
ADS131M04_DMA_MicroSD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000db8c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000294  0800dd6c  0800dd6c  0000ed6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e000  0800e000  0001018c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e000  0800e000  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e008  0800e008  0001018c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e008  0800e008  0000f008  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e00c  0800e00c  0000f00c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000018c  20000000  0800e010  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002154  2000018c  0800e19c  0001018c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200022e0  0800e19c  000102e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001018c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c9f7  00000000  00000000  000101bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004b34  00000000  00000000  0002cbb3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a20  00000000  00000000  000316e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013db  00000000  00000000  00033108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028fb8  00000000  00000000  000344e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000250da  00000000  00000000  0005d49b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e26de  00000000  00000000  00082575  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00164c53  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007354  00000000  00000000  00164c98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000097  00000000  00000000  0016bfec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000018c 	.word	0x2000018c
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800dd54 	.word	0x0800dd54

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000190 	.word	0x20000190
 800021c:	0800dd54 	.word	0x0800dd54

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <HAL_GPIO_EXTI_Callback>:

  return crcWord == crcWordReceived; // Verify CRC
}
*/

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80005ec:	b480      	push	{r7}
 80005ee:	b083      	sub	sp, #12
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	4603      	mov	r3, r0
 80005f4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin); // Prevent unused variable warning

  if (GPIO_Pin == ADS_DRDY_Pin) {
 80005f6:	88fb      	ldrh	r3, [r7, #6]
 80005f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80005fc:	d102      	bne.n	8000604 <HAL_GPIO_EXTI_Callback+0x18>
    ADS_data_ready = true;
 80005fe:	4b04      	ldr	r3, [pc, #16]	@ (8000610 <HAL_GPIO_EXTI_Callback+0x24>)
 8000600:	2201      	movs	r2, #1
 8000602:	701a      	strb	r2, [r3, #0]
  }
}
 8000604:	bf00      	nop
 8000606:	370c      	adds	r7, #12
 8000608:	46bd      	mov	sp, r7
 800060a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060e:	4770      	bx	lr
 8000610:	200001a8 	.word	0x200001a8

08000614 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b084      	sub	sp, #16
 8000618:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800061a:	f000 fe3a 	bl	8001292 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800061e:	f000 f883 	bl	8000728 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000622:	f000 fa1f 	bl	8000a64 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000626:	f000 f8ed 	bl	8000804 <MX_SPI1_Init>
  MX_SPI2_Init();
 800062a:	f000 f929 	bl	8000880 <MX_SPI2_Init>
  MX_FATFS_Init();
 800062e:	f006 fc7b 	bl	8006f28 <MX_FATFS_Init>
  MX_USB_DEVICE_Init();
 8000632:	f00b fe51 	bl	800c2d8 <MX_USB_DEVICE_Init>
  MX_SPI3_Init();
 8000636:	f000 f961 	bl	80008fc <MX_SPI3_Init>
  MX_TIM3_Init();
 800063a:	f000 f99d 	bl	8000978 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  // ADS131M04_Init();
  // HAL_GPIO_WritePin(GPIOB, PIN_LED1_Pin, GPIO_PIN_SET); // Set the reset pin high to exit reset state

  if (mount_sd_card() == FR_OK) {
 800063e:	f000 fb01 	bl	8000c44 <mount_sd_card>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d115      	bne.n	8000674 <main+0x60>
    HAL_GPIO_WritePin(PIN_LED2_GPIO_Port, PIN_LED2_Pin, GPIO_PIN_SET); // Indicate success with LED
 8000648:	2201      	movs	r2, #1
 800064a:	2110      	movs	r1, #16
 800064c:	4829      	ldr	r0, [pc, #164]	@ (80006f4 <main+0xe0>)
 800064e:	f001 f94f 	bl	80018f0 <HAL_GPIO_WritePin>
    printf("SD card mounted!\n");
 8000652:	4829      	ldr	r0, [pc, #164]	@ (80006f8 <main+0xe4>)
 8000654:	f00c fdca 	bl	800d1ec <puts>
    HAL_GPIO_WritePin(PIN_LED2_GPIO_Port, PIN_LED2_Pin, GPIO_PIN_RESET); // Indicate error with LED
    printf("SD card mount failed!\n");
    while (1) {;}
  }

  DWORD free_clusters, free_sectors, total_sectors = 0;
 8000658:	2300      	movs	r3, #0
 800065a:	607b      	str	r3, [r7, #4]

  if (get_statistics(&free_clusters, &free_sectors, &total_sectors) == FR_OK) {
 800065c:	1d3a      	adds	r2, r7, #4
 800065e:	f107 0108 	add.w	r1, r7, #8
 8000662:	f107 030c 	add.w	r3, r7, #12
 8000666:	4618      	mov	r0, r3
 8000668:	f000 fb00 	bl	8000c6c <get_statistics>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d111      	bne.n	8000696 <main+0x82>
 8000672:	e009      	b.n	8000688 <main+0x74>
    HAL_GPIO_WritePin(PIN_LED2_GPIO_Port, PIN_LED2_Pin, GPIO_PIN_RESET); // Indicate error with LED
 8000674:	2200      	movs	r2, #0
 8000676:	2110      	movs	r1, #16
 8000678:	481e      	ldr	r0, [pc, #120]	@ (80006f4 <main+0xe0>)
 800067a:	f001 f939 	bl	80018f0 <HAL_GPIO_WritePin>
    printf("SD card mount failed!\n");
 800067e:	481f      	ldr	r0, [pc, #124]	@ (80006fc <main+0xe8>)
 8000680:	f00c fdb4 	bl	800d1ec <puts>
    while (1) {;}
 8000684:	bf00      	nop
 8000686:	e7fd      	b.n	8000684 <main+0x70>
    printf("Free clusters: %lu, Free sectors: %lu, Total sectors: %lu\n",
 8000688:	68f9      	ldr	r1, [r7, #12]
 800068a:	68ba      	ldr	r2, [r7, #8]
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	481c      	ldr	r0, [pc, #112]	@ (8000700 <main+0xec>)
 8000690:	f00c fd44 	bl	800d11c <iprintf>
 8000694:	e002      	b.n	800069c <main+0x88>
          free_clusters, free_sectors, total_sectors);
  } else {
    printf("Failed to get SD card statistics!\n");
 8000696:	481b      	ldr	r0, [pc, #108]	@ (8000704 <main+0xf0>)
 8000698:	f00c fda8 	bl	800d1ec <puts>
  }

  if (open_file("test.hs") == FR_OK) {
 800069c:	481a      	ldr	r0, [pc, #104]	@ (8000708 <main+0xf4>)
 800069e:	f000 fb17 	bl	8000cd0 <open_file>
 80006a2:	4603      	mov	r3, r0
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d103      	bne.n	80006b0 <main+0x9c>
    printf("File opened successfully!\n");
 80006a8:	4818      	ldr	r0, [pc, #96]	@ (800070c <main+0xf8>)
 80006aa:	f00c fd9f 	bl	800d1ec <puts>
 80006ae:	e002      	b.n	80006b6 <main+0xa2>
  } else {
    printf("Failed to open file!\n");
 80006b0:	4817      	ldr	r0, [pc, #92]	@ (8000710 <main+0xfc>)
 80006b2:	f00c fd9b 	bl	800d1ec <puts>
  }

  if (write_data_to_file("test.hs", data2write, sizeof(data2write)) == FR_OK) {
 80006b6:	220a      	movs	r2, #10
 80006b8:	4916      	ldr	r1, [pc, #88]	@ (8000714 <main+0x100>)
 80006ba:	4813      	ldr	r0, [pc, #76]	@ (8000708 <main+0xf4>)
 80006bc:	f000 fb2a 	bl	8000d14 <write_data_to_file>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d103      	bne.n	80006ce <main+0xba>
    printf("Data written to file successfully!\n");
 80006c6:	4814      	ldr	r0, [pc, #80]	@ (8000718 <main+0x104>)
 80006c8:	f00c fd90 	bl	800d1ec <puts>
 80006cc:	e002      	b.n	80006d4 <main+0xc0>
  } else {
    printf("Failed to write data to file!\n");
 80006ce:	4813      	ldr	r0, [pc, #76]	@ (800071c <main+0x108>)
 80006d0:	f00c fd8c 	bl	800d1ec <puts>
  }

  if (close_file() == FR_OK) {
 80006d4:	f000 faf2 	bl	8000cbc <close_file>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d103      	bne.n	80006e6 <main+0xd2>
    printf("File closed successfully!\n");
 80006de:	4810      	ldr	r0, [pc, #64]	@ (8000720 <main+0x10c>)
 80006e0:	f00c fd84 	bl	800d1ec <puts>
 80006e4:	e003      	b.n	80006ee <main+0xda>
  } else {
    printf("Failed to close file!\n");
 80006e6:	480f      	ldr	r0, [pc, #60]	@ (8000724 <main+0x110>)
 80006e8:	f00c fd80 	bl	800d1ec <puts>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1) {
 80006ec:	bf00      	nop
 80006ee:	bf00      	nop
 80006f0:	e7fd      	b.n	80006ee <main+0xda>
 80006f2:	bf00      	nop
 80006f4:	40020800 	.word	0x40020800
 80006f8:	0800dd6c 	.word	0x0800dd6c
 80006fc:	0800dd80 	.word	0x0800dd80
 8000700:	0800dd98 	.word	0x0800dd98
 8000704:	0800ddd4 	.word	0x0800ddd4
 8000708:	0800ddf8 	.word	0x0800ddf8
 800070c:	0800de00 	.word	0x0800de00
 8000710:	0800de1c 	.word	0x0800de1c
 8000714:	20000000 	.word	0x20000000
 8000718:	0800de34 	.word	0x0800de34
 800071c:	0800de58 	.word	0x0800de58
 8000720:	0800de78 	.word	0x0800de78
 8000724:	0800de94 	.word	0x0800de94

08000728 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b094      	sub	sp, #80	@ 0x50
 800072c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800072e:	f107 0320 	add.w	r3, r7, #32
 8000732:	2230      	movs	r2, #48	@ 0x30
 8000734:	2100      	movs	r1, #0
 8000736:	4618      	mov	r0, r3
 8000738:	f00c fd60 	bl	800d1fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800073c:	f107 030c 	add.w	r3, r7, #12
 8000740:	2200      	movs	r2, #0
 8000742:	601a      	str	r2, [r3, #0]
 8000744:	605a      	str	r2, [r3, #4]
 8000746:	609a      	str	r2, [r3, #8]
 8000748:	60da      	str	r2, [r3, #12]
 800074a:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800074c:	f002 fb8e 	bl	8002e6c <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000750:	4b2a      	ldr	r3, [pc, #168]	@ (80007fc <SystemClock_Config+0xd4>)
 8000752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000754:	4a29      	ldr	r2, [pc, #164]	@ (80007fc <SystemClock_Config+0xd4>)
 8000756:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800075a:	6413      	str	r3, [r2, #64]	@ 0x40
 800075c:	4b27      	ldr	r3, [pc, #156]	@ (80007fc <SystemClock_Config+0xd4>)
 800075e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000760:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000764:	60bb      	str	r3, [r7, #8]
 8000766:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000768:	4b25      	ldr	r3, [pc, #148]	@ (8000800 <SystemClock_Config+0xd8>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	4a24      	ldr	r2, [pc, #144]	@ (8000800 <SystemClock_Config+0xd8>)
 800076e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000772:	6013      	str	r3, [r2, #0]
 8000774:	4b22      	ldr	r3, [pc, #136]	@ (8000800 <SystemClock_Config+0xd8>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800077c:	607b      	str	r3, [r7, #4]
 800077e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000780:	2301      	movs	r3, #1
 8000782:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000784:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000788:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800078a:	2302      	movs	r3, #2
 800078c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800078e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000792:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000794:	2308      	movs	r3, #8
 8000796:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000798:	2360      	movs	r3, #96	@ 0x60
 800079a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800079c:	2302      	movs	r3, #2
 800079e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80007a0:	2304      	movs	r3, #4
 80007a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007a4:	f107 0320 	add.w	r3, r7, #32
 80007a8:	4618      	mov	r0, r3
 80007aa:	f002 fbbf 	bl	8002f2c <HAL_RCC_OscConfig>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d001      	beq.n	80007b8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80007b4:	f000 fa40 	bl	8000c38 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80007b8:	f002 fb68 	bl	8002e8c <HAL_PWREx_EnableOverDrive>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d001      	beq.n	80007c6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80007c2:	f000 fa39 	bl	8000c38 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007c6:	230f      	movs	r3, #15
 80007c8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007ca:	2302      	movs	r3, #2
 80007cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007ce:	2300      	movs	r3, #0
 80007d0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007d2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007d6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007dc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80007de:	f107 030c 	add.w	r3, r7, #12
 80007e2:	2103      	movs	r1, #3
 80007e4:	4618      	mov	r0, r3
 80007e6:	f002 fe45 	bl	8003474 <HAL_RCC_ClockConfig>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d001      	beq.n	80007f4 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80007f0:	f000 fa22 	bl	8000c38 <Error_Handler>
  }
}
 80007f4:	bf00      	nop
 80007f6:	3750      	adds	r7, #80	@ 0x50
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	40023800 	.word	0x40023800
 8000800:	40007000 	.word	0x40007000

08000804 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000808:	4b1b      	ldr	r3, [pc, #108]	@ (8000878 <MX_SPI1_Init+0x74>)
 800080a:	4a1c      	ldr	r2, [pc, #112]	@ (800087c <MX_SPI1_Init+0x78>)
 800080c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800080e:	4b1a      	ldr	r3, [pc, #104]	@ (8000878 <MX_SPI1_Init+0x74>)
 8000810:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000814:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000816:	4b18      	ldr	r3, [pc, #96]	@ (8000878 <MX_SPI1_Init+0x74>)
 8000818:	2200      	movs	r2, #0
 800081a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800081c:	4b16      	ldr	r3, [pc, #88]	@ (8000878 <MX_SPI1_Init+0x74>)
 800081e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000822:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000824:	4b14      	ldr	r3, [pc, #80]	@ (8000878 <MX_SPI1_Init+0x74>)
 8000826:	2200      	movs	r2, #0
 8000828:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800082a:	4b13      	ldr	r3, [pc, #76]	@ (8000878 <MX_SPI1_Init+0x74>)
 800082c:	2200      	movs	r2, #0
 800082e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000830:	4b11      	ldr	r3, [pc, #68]	@ (8000878 <MX_SPI1_Init+0x74>)
 8000832:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000836:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000838:	4b0f      	ldr	r3, [pc, #60]	@ (8000878 <MX_SPI1_Init+0x74>)
 800083a:	2220      	movs	r2, #32
 800083c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800083e:	4b0e      	ldr	r3, [pc, #56]	@ (8000878 <MX_SPI1_Init+0x74>)
 8000840:	2200      	movs	r2, #0
 8000842:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000844:	4b0c      	ldr	r3, [pc, #48]	@ (8000878 <MX_SPI1_Init+0x74>)
 8000846:	2200      	movs	r2, #0
 8000848:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800084a:	4b0b      	ldr	r3, [pc, #44]	@ (8000878 <MX_SPI1_Init+0x74>)
 800084c:	2200      	movs	r2, #0
 800084e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000850:	4b09      	ldr	r3, [pc, #36]	@ (8000878 <MX_SPI1_Init+0x74>)
 8000852:	2207      	movs	r2, #7
 8000854:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000856:	4b08      	ldr	r3, [pc, #32]	@ (8000878 <MX_SPI1_Init+0x74>)
 8000858:	2200      	movs	r2, #0
 800085a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800085c:	4b06      	ldr	r3, [pc, #24]	@ (8000878 <MX_SPI1_Init+0x74>)
 800085e:	2208      	movs	r2, #8
 8000860:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000862:	4805      	ldr	r0, [pc, #20]	@ (8000878 <MX_SPI1_Init+0x74>)
 8000864:	f003 fb4c 	bl	8003f00 <HAL_SPI_Init>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d001      	beq.n	8000872 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800086e:	f000 f9e3 	bl	8000c38 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000872:	bf00      	nop
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	200001ac 	.word	0x200001ac
 800087c:	40013000 	.word	0x40013000

08000880 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000884:	4b1b      	ldr	r3, [pc, #108]	@ (80008f4 <MX_SPI2_Init+0x74>)
 8000886:	4a1c      	ldr	r2, [pc, #112]	@ (80008f8 <MX_SPI2_Init+0x78>)
 8000888:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800088a:	4b1a      	ldr	r3, [pc, #104]	@ (80008f4 <MX_SPI2_Init+0x74>)
 800088c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000890:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000892:	4b18      	ldr	r3, [pc, #96]	@ (80008f4 <MX_SPI2_Init+0x74>)
 8000894:	2200      	movs	r2, #0
 8000896:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000898:	4b16      	ldr	r3, [pc, #88]	@ (80008f4 <MX_SPI2_Init+0x74>)
 800089a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800089e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008a0:	4b14      	ldr	r3, [pc, #80]	@ (80008f4 <MX_SPI2_Init+0x74>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008a6:	4b13      	ldr	r3, [pc, #76]	@ (80008f4 <MX_SPI2_Init+0x74>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80008ac:	4b11      	ldr	r3, [pc, #68]	@ (80008f4 <MX_SPI2_Init+0x74>)
 80008ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008b2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80008b4:	4b0f      	ldr	r3, [pc, #60]	@ (80008f4 <MX_SPI2_Init+0x74>)
 80008b6:	2238      	movs	r2, #56	@ 0x38
 80008b8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008ba:	4b0e      	ldr	r3, [pc, #56]	@ (80008f4 <MX_SPI2_Init+0x74>)
 80008bc:	2200      	movs	r2, #0
 80008be:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80008c0:	4b0c      	ldr	r3, [pc, #48]	@ (80008f4 <MX_SPI2_Init+0x74>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008c6:	4b0b      	ldr	r3, [pc, #44]	@ (80008f4 <MX_SPI2_Init+0x74>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80008cc:	4b09      	ldr	r3, [pc, #36]	@ (80008f4 <MX_SPI2_Init+0x74>)
 80008ce:	2207      	movs	r2, #7
 80008d0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80008d2:	4b08      	ldr	r3, [pc, #32]	@ (80008f4 <MX_SPI2_Init+0x74>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80008d8:	4b06      	ldr	r3, [pc, #24]	@ (80008f4 <MX_SPI2_Init+0x74>)
 80008da:	2208      	movs	r2, #8
 80008dc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80008de:	4805      	ldr	r0, [pc, #20]	@ (80008f4 <MX_SPI2_Init+0x74>)
 80008e0:	f003 fb0e 	bl	8003f00 <HAL_SPI_Init>
 80008e4:	4603      	mov	r3, r0
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d001      	beq.n	80008ee <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80008ea:	f000 f9a5 	bl	8000c38 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80008ee:	bf00      	nop
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	20000210 	.word	0x20000210
 80008f8:	40003800 	.word	0x40003800

080008fc <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000900:	4b1b      	ldr	r3, [pc, #108]	@ (8000970 <MX_SPI3_Init+0x74>)
 8000902:	4a1c      	ldr	r2, [pc, #112]	@ (8000974 <MX_SPI3_Init+0x78>)
 8000904:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000906:	4b1a      	ldr	r3, [pc, #104]	@ (8000970 <MX_SPI3_Init+0x74>)
 8000908:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800090c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800090e:	4b18      	ldr	r3, [pc, #96]	@ (8000970 <MX_SPI3_Init+0x74>)
 8000910:	2200      	movs	r2, #0
 8000912:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000914:	4b16      	ldr	r3, [pc, #88]	@ (8000970 <MX_SPI3_Init+0x74>)
 8000916:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800091a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800091c:	4b14      	ldr	r3, [pc, #80]	@ (8000970 <MX_SPI3_Init+0x74>)
 800091e:	2200      	movs	r2, #0
 8000920:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000922:	4b13      	ldr	r3, [pc, #76]	@ (8000970 <MX_SPI3_Init+0x74>)
 8000924:	2201      	movs	r2, #1
 8000926:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000928:	4b11      	ldr	r3, [pc, #68]	@ (8000970 <MX_SPI3_Init+0x74>)
 800092a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800092e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000930:	4b0f      	ldr	r3, [pc, #60]	@ (8000970 <MX_SPI3_Init+0x74>)
 8000932:	2208      	movs	r2, #8
 8000934:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000936:	4b0e      	ldr	r3, [pc, #56]	@ (8000970 <MX_SPI3_Init+0x74>)
 8000938:	2200      	movs	r2, #0
 800093a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800093c:	4b0c      	ldr	r3, [pc, #48]	@ (8000970 <MX_SPI3_Init+0x74>)
 800093e:	2200      	movs	r2, #0
 8000940:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000942:	4b0b      	ldr	r3, [pc, #44]	@ (8000970 <MX_SPI3_Init+0x74>)
 8000944:	2200      	movs	r2, #0
 8000946:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000948:	4b09      	ldr	r3, [pc, #36]	@ (8000970 <MX_SPI3_Init+0x74>)
 800094a:	2207      	movs	r2, #7
 800094c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800094e:	4b08      	ldr	r3, [pc, #32]	@ (8000970 <MX_SPI3_Init+0x74>)
 8000950:	2200      	movs	r2, #0
 8000952:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000954:	4b06      	ldr	r3, [pc, #24]	@ (8000970 <MX_SPI3_Init+0x74>)
 8000956:	2200      	movs	r2, #0
 8000958:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800095a:	4805      	ldr	r0, [pc, #20]	@ (8000970 <MX_SPI3_Init+0x74>)
 800095c:	f003 fad0 	bl	8003f00 <HAL_SPI_Init>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000966:	f000 f967 	bl	8000c38 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800096a:	bf00      	nop
 800096c:	bd80      	pop	{r7, pc}
 800096e:	bf00      	nop
 8000970:	20000274 	.word	0x20000274
 8000974:	40003c00 	.word	0x40003c00

08000978 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b08e      	sub	sp, #56	@ 0x38
 800097c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800097e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000982:	2200      	movs	r2, #0
 8000984:	601a      	str	r2, [r3, #0]
 8000986:	605a      	str	r2, [r3, #4]
 8000988:	609a      	str	r2, [r3, #8]
 800098a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800098c:	f107 031c 	add.w	r3, r7, #28
 8000990:	2200      	movs	r2, #0
 8000992:	601a      	str	r2, [r3, #0]
 8000994:	605a      	str	r2, [r3, #4]
 8000996:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000998:	463b      	mov	r3, r7
 800099a:	2200      	movs	r2, #0
 800099c:	601a      	str	r2, [r3, #0]
 800099e:	605a      	str	r2, [r3, #4]
 80009a0:	609a      	str	r2, [r3, #8]
 80009a2:	60da      	str	r2, [r3, #12]
 80009a4:	611a      	str	r2, [r3, #16]
 80009a6:	615a      	str	r2, [r3, #20]
 80009a8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80009aa:	4b2c      	ldr	r3, [pc, #176]	@ (8000a5c <MX_TIM3_Init+0xe4>)
 80009ac:	4a2c      	ldr	r2, [pc, #176]	@ (8000a60 <MX_TIM3_Init+0xe8>)
 80009ae:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80009b0:	4b2a      	ldr	r3, [pc, #168]	@ (8000a5c <MX_TIM3_Init+0xe4>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009b6:	4b29      	ldr	r3, [pc, #164]	@ (8000a5c <MX_TIM3_Init+0xe4>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 32;
 80009bc:	4b27      	ldr	r3, [pc, #156]	@ (8000a5c <MX_TIM3_Init+0xe4>)
 80009be:	2220      	movs	r2, #32
 80009c0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009c2:	4b26      	ldr	r3, [pc, #152]	@ (8000a5c <MX_TIM3_Init+0xe4>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80009c8:	4b24      	ldr	r3, [pc, #144]	@ (8000a5c <MX_TIM3_Init+0xe4>)
 80009ca:	2280      	movs	r2, #128	@ 0x80
 80009cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80009ce:	4823      	ldr	r0, [pc, #140]	@ (8000a5c <MX_TIM3_Init+0xe4>)
 80009d0:	f004 f85e 	bl	8004a90 <HAL_TIM_Base_Init>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80009da:	f000 f92d 	bl	8000c38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009de:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80009e4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80009e8:	4619      	mov	r1, r3
 80009ea:	481c      	ldr	r0, [pc, #112]	@ (8000a5c <MX_TIM3_Init+0xe4>)
 80009ec:	f004 fa1c 	bl	8004e28 <HAL_TIM_ConfigClockSource>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80009f6:	f000 f91f 	bl	8000c38 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80009fa:	4818      	ldr	r0, [pc, #96]	@ (8000a5c <MX_TIM3_Init+0xe4>)
 80009fc:	f004 f89f 	bl	8004b3e <HAL_TIM_PWM_Init>
 8000a00:	4603      	mov	r3, r0
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d001      	beq.n	8000a0a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000a06:	f000 f917 	bl	8000c38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000a12:	f107 031c 	add.w	r3, r7, #28
 8000a16:	4619      	mov	r1, r3
 8000a18:	4810      	ldr	r0, [pc, #64]	@ (8000a5c <MX_TIM3_Init+0xe4>)
 8000a1a:	f004 fe6d 	bl	80056f8 <HAL_TIMEx_MasterConfigSynchronization>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000a24:	f000 f908 	bl	8000c38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a28:	2360      	movs	r3, #96	@ 0x60
 8000a2a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a30:	2300      	movs	r3, #0
 8000a32:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a34:	2300      	movs	r3, #0
 8000a36:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a38:	463b      	mov	r3, r7
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	4807      	ldr	r0, [pc, #28]	@ (8000a5c <MX_TIM3_Init+0xe4>)
 8000a40:	f004 f8de 	bl	8004c00 <HAL_TIM_PWM_ConfigChannel>
 8000a44:	4603      	mov	r3, r0
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d001      	beq.n	8000a4e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000a4a:	f000 f8f5 	bl	8000c38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000a4e:	4803      	ldr	r0, [pc, #12]	@ (8000a5c <MX_TIM3_Init+0xe4>)
 8000a50:	f000 fab8 	bl	8000fc4 <HAL_TIM_MspPostInit>

}
 8000a54:	bf00      	nop
 8000a56:	3738      	adds	r7, #56	@ 0x38
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bd80      	pop	{r7, pc}
 8000a5c:	200002d8 	.word	0x200002d8
 8000a60:	40000400 	.word	0x40000400

08000a64 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b08a      	sub	sp, #40	@ 0x28
 8000a68:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a6a:	f107 0314 	add.w	r3, r7, #20
 8000a6e:	2200      	movs	r2, #0
 8000a70:	601a      	str	r2, [r3, #0]
 8000a72:	605a      	str	r2, [r3, #4]
 8000a74:	609a      	str	r2, [r3, #8]
 8000a76:	60da      	str	r2, [r3, #12]
 8000a78:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a7a:	4b6b      	ldr	r3, [pc, #428]	@ (8000c28 <MX_GPIO_Init+0x1c4>)
 8000a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a7e:	4a6a      	ldr	r2, [pc, #424]	@ (8000c28 <MX_GPIO_Init+0x1c4>)
 8000a80:	f043 0304 	orr.w	r3, r3, #4
 8000a84:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a86:	4b68      	ldr	r3, [pc, #416]	@ (8000c28 <MX_GPIO_Init+0x1c4>)
 8000a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a8a:	f003 0304 	and.w	r3, r3, #4
 8000a8e:	613b      	str	r3, [r7, #16]
 8000a90:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a92:	4b65      	ldr	r3, [pc, #404]	@ (8000c28 <MX_GPIO_Init+0x1c4>)
 8000a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a96:	4a64      	ldr	r2, [pc, #400]	@ (8000c28 <MX_GPIO_Init+0x1c4>)
 8000a98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a9e:	4b62      	ldr	r3, [pc, #392]	@ (8000c28 <MX_GPIO_Init+0x1c4>)
 8000aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000aa6:	60fb      	str	r3, [r7, #12]
 8000aa8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aaa:	4b5f      	ldr	r3, [pc, #380]	@ (8000c28 <MX_GPIO_Init+0x1c4>)
 8000aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aae:	4a5e      	ldr	r2, [pc, #376]	@ (8000c28 <MX_GPIO_Init+0x1c4>)
 8000ab0:	f043 0301 	orr.w	r3, r3, #1
 8000ab4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ab6:	4b5c      	ldr	r3, [pc, #368]	@ (8000c28 <MX_GPIO_Init+0x1c4>)
 8000ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aba:	f003 0301 	and.w	r3, r3, #1
 8000abe:	60bb      	str	r3, [r7, #8]
 8000ac0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ac2:	4b59      	ldr	r3, [pc, #356]	@ (8000c28 <MX_GPIO_Init+0x1c4>)
 8000ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ac6:	4a58      	ldr	r2, [pc, #352]	@ (8000c28 <MX_GPIO_Init+0x1c4>)
 8000ac8:	f043 0302 	orr.w	r3, r3, #2
 8000acc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ace:	4b56      	ldr	r3, [pc, #344]	@ (8000c28 <MX_GPIO_Init+0x1c4>)
 8000ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ad2:	f003 0302 	and.w	r3, r3, #2
 8000ad6:	607b      	str	r3, [r7, #4]
 8000ad8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ADS_CS_Pin|LORA_RESET_Pin|PIN_LED2_Pin, GPIO_PIN_RESET);
 8000ada:	2200      	movs	r2, #0
 8000adc:	2119      	movs	r1, #25
 8000ade:	4853      	ldr	r0, [pc, #332]	@ (8000c2c <MX_GPIO_Init+0x1c8>)
 8000ae0:	f000 ff06 	bl	80018f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LORA_CS_Pin|UWB_CS_Pin, GPIO_PIN_SET);
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	f240 2101 	movw	r1, #513	@ 0x201
 8000aea:	4851      	ldr	r0, [pc, #324]	@ (8000c30 <MX_GPIO_Init+0x1cc>)
 8000aec:	f000 ff00 	bl	80018f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UWB_RST_GPIO_Port, UWB_RST_Pin, GPIO_PIN_RESET);
 8000af0:	2200      	movs	r2, #0
 8000af2:	2108      	movs	r1, #8
 8000af4:	484e      	ldr	r0, [pc, #312]	@ (8000c30 <MX_GPIO_Init+0x1cc>)
 8000af6:	f000 fefb 	bl	80018f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PIN_LED1_Pin|ADS_CLK_Pin|ADS_SYNC_RST_Pin, GPIO_PIN_RESET);
 8000afa:	2200      	movs	r2, #0
 8000afc:	f240 1121 	movw	r1, #289	@ 0x121
 8000b00:	484c      	ldr	r0, [pc, #304]	@ (8000c34 <MX_GPIO_Init+0x1d0>)
 8000b02:	f000 fef5 	bl	80018f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8000b06:	2201      	movs	r2, #1
 8000b08:	2140      	movs	r1, #64	@ 0x40
 8000b0a:	4848      	ldr	r0, [pc, #288]	@ (8000c2c <MX_GPIO_Init+0x1c8>)
 8000b0c:	f000 fef0 	bl	80018f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ADS_CS_Pin LORA_RESET_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = ADS_CS_Pin|LORA_RESET_Pin|SD_CS_Pin;
 8000b10:	2349      	movs	r3, #73	@ 0x49
 8000b12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b14:	2301      	movs	r3, #1
 8000b16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b18:	2301      	movs	r3, #1
 8000b1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b20:	f107 0314 	add.w	r3, r7, #20
 8000b24:	4619      	mov	r1, r3
 8000b26:	4841      	ldr	r0, [pc, #260]	@ (8000c2c <MX_GPIO_Init+0x1c8>)
 8000b28:	f000 fd46 	bl	80015b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LORA_CS_Pin UWB_CS_Pin */
  GPIO_InitStruct.Pin = LORA_CS_Pin|UWB_CS_Pin;
 8000b2c:	f240 2301 	movw	r3, #513	@ 0x201
 8000b30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b32:	2301      	movs	r3, #1
 8000b34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b36:	2301      	movs	r3, #1
 8000b38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b3e:	f107 0314 	add.w	r3, r7, #20
 8000b42:	4619      	mov	r1, r3
 8000b44:	483a      	ldr	r0, [pc, #232]	@ (8000c30 <MX_GPIO_Init+0x1cc>)
 8000b46:	f000 fd37 	bl	80015b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : UWB_IRQ_Pin */
  GPIO_InitStruct.Pin = UWB_IRQ_Pin;
 8000b4a:	2304      	movs	r3, #4
 8000b4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b4e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000b52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b54:	2300      	movs	r3, #0
 8000b56:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(UWB_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000b58:	f107 0314 	add.w	r3, r7, #20
 8000b5c:	4619      	mov	r1, r3
 8000b5e:	4834      	ldr	r0, [pc, #208]	@ (8000c30 <MX_GPIO_Init+0x1cc>)
 8000b60:	f000 fd2a 	bl	80015b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : UWB_RST_Pin */
  GPIO_InitStruct.Pin = UWB_RST_Pin;
 8000b64:	2308      	movs	r3, #8
 8000b66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b68:	2301      	movs	r3, #1
 8000b6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b70:	2300      	movs	r3, #0
 8000b72:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(UWB_RST_GPIO_Port, &GPIO_InitStruct);
 8000b74:	f107 0314 	add.w	r3, r7, #20
 8000b78:	4619      	mov	r1, r3
 8000b7a:	482d      	ldr	r0, [pc, #180]	@ (8000c30 <MX_GPIO_Init+0x1cc>)
 8000b7c:	f000 fd1c 	bl	80015b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_IRQ_Pin */
  GPIO_InitStruct.Pin = LORA_IRQ_Pin;
 8000b80:	2310      	movs	r3, #16
 8000b82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b84:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000b88:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000b8a:	2302      	movs	r3, #2
 8000b8c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LORA_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000b8e:	f107 0314 	add.w	r3, r7, #20
 8000b92:	4619      	mov	r1, r3
 8000b94:	4826      	ldr	r0, [pc, #152]	@ (8000c30 <MX_GPIO_Init+0x1cc>)
 8000b96:	f000 fd0f 	bl	80015b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_LED2_Pin */
  GPIO_InitStruct.Pin = PIN_LED2_Pin;
 8000b9a:	2310      	movs	r3, #16
 8000b9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PIN_LED2_GPIO_Port, &GPIO_InitStruct);
 8000baa:	f107 0314 	add.w	r3, r7, #20
 8000bae:	4619      	mov	r1, r3
 8000bb0:	481e      	ldr	r0, [pc, #120]	@ (8000c2c <MX_GPIO_Init+0x1c8>)
 8000bb2:	f000 fd01 	bl	80015b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIN_LED1_Pin ADS_CLK_Pin ADS_SYNC_RST_Pin */
  GPIO_InitStruct.Pin = PIN_LED1_Pin|ADS_CLK_Pin|ADS_SYNC_RST_Pin;
 8000bb6:	f240 1321 	movw	r3, #289	@ 0x121
 8000bba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bbc:	2301      	movs	r3, #1
 8000bbe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bc8:	f107 0314 	add.w	r3, r7, #20
 8000bcc:	4619      	mov	r1, r3
 8000bce:	4819      	ldr	r0, [pc, #100]	@ (8000c34 <MX_GPIO_Init+0x1d0>)
 8000bd0:	f000 fcf2 	bl	80015b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADS_DRDY_Pin */
  GPIO_InitStruct.Pin = ADS_DRDY_Pin;
 8000bd4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000bd8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000bda:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000bde:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be0:	2300      	movs	r3, #0
 8000be2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ADS_DRDY_GPIO_Port, &GPIO_InitStruct);
 8000be4:	f107 0314 	add.w	r3, r7, #20
 8000be8:	4619      	mov	r1, r3
 8000bea:	4812      	ldr	r0, [pc, #72]	@ (8000c34 <MX_GPIO_Init+0x1d0>)
 8000bec:	f000 fce4 	bl	80015b8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	2100      	movs	r1, #0
 8000bf4:	2008      	movs	r0, #8
 8000bf6:	f000 fca8 	bl	800154a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000bfa:	2008      	movs	r0, #8
 8000bfc:	f000 fcc1 	bl	8001582 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8000c00:	2200      	movs	r2, #0
 8000c02:	2100      	movs	r1, #0
 8000c04:	200a      	movs	r0, #10
 8000c06:	f000 fca0 	bl	800154a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000c0a:	200a      	movs	r0, #10
 8000c0c:	f000 fcb9 	bl	8001582 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000c10:	2200      	movs	r2, #0
 8000c12:	2100      	movs	r1, #0
 8000c14:	2017      	movs	r0, #23
 8000c16:	f000 fc98 	bl	800154a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000c1a:	2017      	movs	r0, #23
 8000c1c:	f000 fcb1 	bl	8001582 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c20:	bf00      	nop
 8000c22:	3728      	adds	r7, #40	@ 0x28
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bd80      	pop	{r7, pc}
 8000c28:	40023800 	.word	0x40023800
 8000c2c:	40020800 	.word	0x40020800
 8000c30:	40020000 	.word	0x40020000
 8000c34:	40020400 	.word	0x40020400

08000c38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c3c:	b672      	cpsid	i
}
 8000c3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c40:	bf00      	nop
 8000c42:	e7fd      	b.n	8000c40 <Error_Handler+0x8>

08000c44 <mount_sd_card>:
#include "microsd_fz.h"

FATFS   FatFs; //Fatfs handle
FIL     fil;   //File handle

FRESULT mount_sd_card(void) {
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0
  // Mount the SD card
  FRESULT fres = f_mount(&FatFs, "", 1); //1 = mount now
 8000c4a:	2201      	movs	r2, #1
 8000c4c:	4905      	ldr	r1, [pc, #20]	@ (8000c64 <mount_sd_card+0x20>)
 8000c4e:	4806      	ldr	r0, [pc, #24]	@ (8000c68 <mount_sd_card+0x24>)
 8000c50:	f008 fbf0 	bl	8009434 <f_mount>
 8000c54:	4603      	mov	r3, r0
 8000c56:	71fb      	strb	r3, [r7, #7]
  return fres;
 8000c58:	79fb      	ldrb	r3, [r7, #7]
}
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	3708      	adds	r7, #8
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	0800deac 	.word	0x0800deac
 8000c68:	20000324 	.word	0x20000324

08000c6c <get_statistics>:
 */
FRESULT get_statistics (
  DWORD *free_clusters,
  DWORD *free_sectors, 
  DWORD *total_sectors
) {
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b086      	sub	sp, #24
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	60f8      	str	r0, [r7, #12]
 8000c74:	60b9      	str	r1, [r7, #8]
 8000c76:	607a      	str	r2, [r7, #4]
  FATFS* getFreeFs;
  FRESULT fres = f_getfree("", free_clusters, &getFreeFs);
 8000c78:	f107 0310 	add.w	r3, r7, #16
 8000c7c:	461a      	mov	r2, r3
 8000c7e:	68f9      	ldr	r1, [r7, #12]
 8000c80:	480d      	ldr	r0, [pc, #52]	@ (8000cb8 <get_statistics+0x4c>)
 8000c82:	f009 f9fd 	bl	800a080 <f_getfree>
 8000c86:	4603      	mov	r3, r0
 8000c88:	75fb      	strb	r3, [r7, #23]
  *total_sectors = (getFreeFs->n_fatent - 2) * getFreeFs->csize; // Total sectors = total clusters - reserved clusters
 8000c8a:	693b      	ldr	r3, [r7, #16]
 8000c8c:	695b      	ldr	r3, [r3, #20]
 8000c8e:	3b02      	subs	r3, #2
 8000c90:	693a      	ldr	r2, [r7, #16]
 8000c92:	8952      	ldrh	r2, [r2, #10]
 8000c94:	fb03 f202 	mul.w	r2, r3, r2
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	601a      	str	r2, [r3, #0]
  *free_sectors = *free_clusters * getFreeFs->csize; // Free
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	693a      	ldr	r2, [r7, #16]
 8000ca2:	8952      	ldrh	r2, [r2, #10]
 8000ca4:	fb03 f202 	mul.w	r2, r3, r2
 8000ca8:	68bb      	ldr	r3, [r7, #8]
 8000caa:	601a      	str	r2, [r3, #0]

  return fres;
 8000cac:	7dfb      	ldrb	r3, [r7, #23]
}
 8000cae:	4618      	mov	r0, r3
 8000cb0:	3718      	adds	r7, #24
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	0800deac 	.word	0x0800deac

08000cbc <close_file>:

FRESULT close_file(void) {
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	af00      	add	r7, sp, #0
  return f_close(&fil); // Close the file after reading
 8000cc0:	4802      	ldr	r0, [pc, #8]	@ (8000ccc <close_file+0x10>)
 8000cc2:	f008 ffaa 	bl	8009c1a <f_close>
 8000cc6:	4603      	mov	r3, r0
}
 8000cc8:	4618      	mov	r0, r3
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	20000554 	.word	0x20000554

08000cd0 <open_file>:
 * @param buffer_size 
 * @return FRESULT 
 */
FRESULT open_file (
  const char *filename
) {
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b084      	sub	sp, #16
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  // Open the file for reading
  FRESULT fres = f_open(&fil, filename, FA_READ | FA_OPEN_EXISTING);
 8000cd8:	2201      	movs	r2, #1
 8000cda:	6879      	ldr	r1, [r7, #4]
 8000cdc:	480c      	ldr	r0, [pc, #48]	@ (8000d10 <open_file+0x40>)
 8000cde:	f008 fbef 	bl	80094c0 <f_open>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	73fb      	strb	r3, [r7, #15]

  // FA_CREATE_ALWAYS is used to create a new file, overwriting any existing file with the same name.
  // FA_CREATE_NEW is used to create a new file, but it will fail if the file already exists.
  if (fres != FR_OK) { // If the file does not exist, create it
 8000ce6:	7bfb      	ldrb	r3, [r7, #15]
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d00b      	beq.n	8000d04 <open_file+0x34>
    fres = f_open(&fil, filename, FA_WRITE | FA_CREATE_ALWAYS);
 8000cec:	220a      	movs	r2, #10
 8000cee:	6879      	ldr	r1, [r7, #4]
 8000cf0:	4807      	ldr	r0, [pc, #28]	@ (8000d10 <open_file+0x40>)
 8000cf2:	f008 fbe5 	bl	80094c0 <f_open>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	73fb      	strb	r3, [r7, #15]
    if (fres != FR_OK) {
 8000cfa:	7bfb      	ldrb	r3, [r7, #15]
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d001      	beq.n	8000d04 <open_file+0x34>
      return fres; // Return error if file creation fails
 8000d00:	7bfb      	ldrb	r3, [r7, #15]
 8000d02:	e000      	b.n	8000d06 <open_file+0x36>
    }
  }

  return FR_OK; // Return success
 8000d04:	2300      	movs	r3, #0
}
 8000d06:	4618      	mov	r0, r3
 8000d08:	3710      	adds	r7, #16
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	20000554 	.word	0x20000554

08000d14 <write_data_to_file>:
FRESULT write_data_to_file
(
  const char *filename,
  uint8_t    *data,
  UINT       data_len
) {
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b086      	sub	sp, #24
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	60f8      	str	r0, [r7, #12]
 8000d1c:	60b9      	str	r1, [r7, #8]
 8000d1e:	607a      	str	r2, [r7, #4]
  // Open the file for writing
  FRESULT fres = f_open(&fil, filename, FA_WRITE | FA_OPEN_ALWAYS);
 8000d20:	2212      	movs	r2, #18
 8000d22:	68f9      	ldr	r1, [r7, #12]
 8000d24:	4813      	ldr	r0, [pc, #76]	@ (8000d74 <write_data_to_file+0x60>)
 8000d26:	f008 fbcb 	bl	80094c0 <f_open>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	75fb      	strb	r3, [r7, #23]
  if (fres != FR_OK) {
 8000d2e:	7dfb      	ldrb	r3, [r7, #23]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d001      	beq.n	8000d38 <write_data_to_file+0x24>
    return fres; // Return error if file opening fails
 8000d34:	7dfb      	ldrb	r3, [r7, #23]
 8000d36:	e018      	b.n	8000d6a <write_data_to_file+0x56>
  }

  // Move the file pointer to the end of the file
  f_lseek(&fil, f_size(&fil));
 8000d38:	4b0e      	ldr	r3, [pc, #56]	@ (8000d74 <write_data_to_file+0x60>)
 8000d3a:	68db      	ldr	r3, [r3, #12]
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	480d      	ldr	r0, [pc, #52]	@ (8000d74 <write_data_to_file+0x60>)
 8000d40:	f008 ff95 	bl	8009c6e <f_lseek>

  // Write data to the file
  UINT bytes_written;
  fres = f_write(&fil, data, data_len, &bytes_written);
 8000d44:	f107 0310 	add.w	r3, r7, #16
 8000d48:	687a      	ldr	r2, [r7, #4]
 8000d4a:	68b9      	ldr	r1, [r7, #8]
 8000d4c:	4809      	ldr	r0, [pc, #36]	@ (8000d74 <write_data_to_file+0x60>)
 8000d4e:	f008 fd71 	bl	8009834 <f_write>
 8000d52:	4603      	mov	r3, r0
 8000d54:	75fb      	strb	r3, [r7, #23]

  if (fres != FR_OK || bytes_written < data_len) {
 8000d56:	7dfb      	ldrb	r3, [r7, #23]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d103      	bne.n	8000d64 <write_data_to_file+0x50>
 8000d5c:	693b      	ldr	r3, [r7, #16]
 8000d5e:	687a      	ldr	r2, [r7, #4]
 8000d60:	429a      	cmp	r2, r3
 8000d62:	d901      	bls.n	8000d68 <write_data_to_file+0x54>
    return fres; // Return error if write fails
 8000d64:	7dfb      	ldrb	r3, [r7, #23]
 8000d66:	e000      	b.n	8000d6a <write_data_to_file+0x56>
  }

  return FR_OK; // Return success
 8000d68:	2300      	movs	r3, #0
}
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	3718      	adds	r7, #24
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	20000554 	.word	0x20000554

08000d78 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b083      	sub	sp, #12
 8000d7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000d7e:	4b0f      	ldr	r3, [pc, #60]	@ (8000dbc <HAL_MspInit+0x44>)
 8000d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d82:	4a0e      	ldr	r2, [pc, #56]	@ (8000dbc <HAL_MspInit+0x44>)
 8000d84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d88:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d8a:	4b0c      	ldr	r3, [pc, #48]	@ (8000dbc <HAL_MspInit+0x44>)
 8000d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d92:	607b      	str	r3, [r7, #4]
 8000d94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d96:	4b09      	ldr	r3, [pc, #36]	@ (8000dbc <HAL_MspInit+0x44>)
 8000d98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d9a:	4a08      	ldr	r2, [pc, #32]	@ (8000dbc <HAL_MspInit+0x44>)
 8000d9c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000da0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000da2:	4b06      	ldr	r3, [pc, #24]	@ (8000dbc <HAL_MspInit+0x44>)
 8000da4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000da6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000daa:	603b      	str	r3, [r7, #0]
 8000dac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dae:	bf00      	nop
 8000db0:	370c      	adds	r7, #12
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr
 8000dba:	bf00      	nop
 8000dbc:	40023800 	.word	0x40023800

08000dc0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b090      	sub	sp, #64	@ 0x40
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000dcc:	2200      	movs	r2, #0
 8000dce:	601a      	str	r2, [r3, #0]
 8000dd0:	605a      	str	r2, [r3, #4]
 8000dd2:	609a      	str	r2, [r3, #8]
 8000dd4:	60da      	str	r2, [r3, #12]
 8000dd6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	4a62      	ldr	r2, [pc, #392]	@ (8000f68 <HAL_SPI_MspInit+0x1a8>)
 8000dde:	4293      	cmp	r3, r2
 8000de0:	d128      	bne.n	8000e34 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000de2:	4b62      	ldr	r3, [pc, #392]	@ (8000f6c <HAL_SPI_MspInit+0x1ac>)
 8000de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000de6:	4a61      	ldr	r2, [pc, #388]	@ (8000f6c <HAL_SPI_MspInit+0x1ac>)
 8000de8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000dec:	6453      	str	r3, [r2, #68]	@ 0x44
 8000dee:	4b5f      	ldr	r3, [pc, #380]	@ (8000f6c <HAL_SPI_MspInit+0x1ac>)
 8000df0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000df2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000df6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000df8:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dfa:	4b5c      	ldr	r3, [pc, #368]	@ (8000f6c <HAL_SPI_MspInit+0x1ac>)
 8000dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dfe:	4a5b      	ldr	r2, [pc, #364]	@ (8000f6c <HAL_SPI_MspInit+0x1ac>)
 8000e00:	f043 0301 	orr.w	r3, r3, #1
 8000e04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e06:	4b59      	ldr	r3, [pc, #356]	@ (8000f6c <HAL_SPI_MspInit+0x1ac>)
 8000e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e0a:	f003 0301 	and.w	r3, r3, #1
 8000e0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8000e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000e12:	23e0      	movs	r3, #224	@ 0xe0
 8000e14:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e16:	2302      	movs	r3, #2
 8000e18:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e1e:	2303      	movs	r3, #3
 8000e20:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000e22:	2305      	movs	r3, #5
 8000e24:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e26:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	4850      	ldr	r0, [pc, #320]	@ (8000f70 <HAL_SPI_MspInit+0x1b0>)
 8000e2e:	f000 fbc3 	bl	80015b8 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000e32:	e094      	b.n	8000f5e <HAL_SPI_MspInit+0x19e>
  else if(hspi->Instance==SPI2)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	4a4e      	ldr	r2, [pc, #312]	@ (8000f74 <HAL_SPI_MspInit+0x1b4>)
 8000e3a:	4293      	cmp	r3, r2
 8000e3c:	d145      	bne.n	8000eca <HAL_SPI_MspInit+0x10a>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000e3e:	4b4b      	ldr	r3, [pc, #300]	@ (8000f6c <HAL_SPI_MspInit+0x1ac>)
 8000e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e42:	4a4a      	ldr	r2, [pc, #296]	@ (8000f6c <HAL_SPI_MspInit+0x1ac>)
 8000e44:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e48:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e4a:	4b48      	ldr	r3, [pc, #288]	@ (8000f6c <HAL_SPI_MspInit+0x1ac>)
 8000e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e52:	623b      	str	r3, [r7, #32]
 8000e54:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e56:	4b45      	ldr	r3, [pc, #276]	@ (8000f6c <HAL_SPI_MspInit+0x1ac>)
 8000e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e5a:	4a44      	ldr	r2, [pc, #272]	@ (8000f6c <HAL_SPI_MspInit+0x1ac>)
 8000e5c:	f043 0304 	orr.w	r3, r3, #4
 8000e60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e62:	4b42      	ldr	r3, [pc, #264]	@ (8000f6c <HAL_SPI_MspInit+0x1ac>)
 8000e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e66:	f003 0304 	and.w	r3, r3, #4
 8000e6a:	61fb      	str	r3, [r7, #28]
 8000e6c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e6e:	4b3f      	ldr	r3, [pc, #252]	@ (8000f6c <HAL_SPI_MspInit+0x1ac>)
 8000e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e72:	4a3e      	ldr	r2, [pc, #248]	@ (8000f6c <HAL_SPI_MspInit+0x1ac>)
 8000e74:	f043 0302 	orr.w	r3, r3, #2
 8000e78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e7a:	4b3c      	ldr	r3, [pc, #240]	@ (8000f6c <HAL_SPI_MspInit+0x1ac>)
 8000e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e7e:	f003 0302 	and.w	r3, r3, #2
 8000e82:	61bb      	str	r3, [r7, #24]
 8000e84:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8000e86:	2306      	movs	r3, #6
 8000e88:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e8a:	2302      	movs	r3, #2
 8000e8c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e92:	2303      	movs	r3, #3
 8000e94:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000e96:	2305      	movs	r3, #5
 8000e98:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e9a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	4835      	ldr	r0, [pc, #212]	@ (8000f78 <HAL_SPI_MspInit+0x1b8>)
 8000ea2:	f000 fb89 	bl	80015b8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000ea6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000eaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eac:	2302      	movs	r3, #2
 8000eae:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eb4:	2303      	movs	r3, #3
 8000eb6:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000eb8:	2305      	movs	r3, #5
 8000eba:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ebc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	482e      	ldr	r0, [pc, #184]	@ (8000f7c <HAL_SPI_MspInit+0x1bc>)
 8000ec4:	f000 fb78 	bl	80015b8 <HAL_GPIO_Init>
}
 8000ec8:	e049      	b.n	8000f5e <HAL_SPI_MspInit+0x19e>
  else if(hspi->Instance==SPI3)
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	4a2c      	ldr	r2, [pc, #176]	@ (8000f80 <HAL_SPI_MspInit+0x1c0>)
 8000ed0:	4293      	cmp	r3, r2
 8000ed2:	d144      	bne.n	8000f5e <HAL_SPI_MspInit+0x19e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000ed4:	4b25      	ldr	r3, [pc, #148]	@ (8000f6c <HAL_SPI_MspInit+0x1ac>)
 8000ed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ed8:	4a24      	ldr	r2, [pc, #144]	@ (8000f6c <HAL_SPI_MspInit+0x1ac>)
 8000eda:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000ede:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ee0:	4b22      	ldr	r3, [pc, #136]	@ (8000f6c <HAL_SPI_MspInit+0x1ac>)
 8000ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ee4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000ee8:	617b      	str	r3, [r7, #20]
 8000eea:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eec:	4b1f      	ldr	r3, [pc, #124]	@ (8000f6c <HAL_SPI_MspInit+0x1ac>)
 8000eee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef0:	4a1e      	ldr	r2, [pc, #120]	@ (8000f6c <HAL_SPI_MspInit+0x1ac>)
 8000ef2:	f043 0304 	orr.w	r3, r3, #4
 8000ef6:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ef8:	4b1c      	ldr	r3, [pc, #112]	@ (8000f6c <HAL_SPI_MspInit+0x1ac>)
 8000efa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000efc:	f003 0304 	and.w	r3, r3, #4
 8000f00:	613b      	str	r3, [r7, #16]
 8000f02:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f04:	4b19      	ldr	r3, [pc, #100]	@ (8000f6c <HAL_SPI_MspInit+0x1ac>)
 8000f06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f08:	4a18      	ldr	r2, [pc, #96]	@ (8000f6c <HAL_SPI_MspInit+0x1ac>)
 8000f0a:	f043 0302 	orr.w	r3, r3, #2
 8000f0e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f10:	4b16      	ldr	r3, [pc, #88]	@ (8000f6c <HAL_SPI_MspInit+0x1ac>)
 8000f12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f14:	f003 0302 	and.w	r3, r3, #2
 8000f18:	60fb      	str	r3, [r7, #12]
 8000f1a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000f1c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000f20:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f22:	2302      	movs	r3, #2
 8000f24:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f26:	2300      	movs	r3, #0
 8000f28:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f2a:	2303      	movs	r3, #3
 8000f2c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000f2e:	2306      	movs	r3, #6
 8000f30:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f32:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000f36:	4619      	mov	r1, r3
 8000f38:	480f      	ldr	r0, [pc, #60]	@ (8000f78 <HAL_SPI_MspInit+0x1b8>)
 8000f3a:	f000 fb3d 	bl	80015b8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000f3e:	2308      	movs	r3, #8
 8000f40:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f42:	2302      	movs	r3, #2
 8000f44:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f46:	2300      	movs	r3, #0
 8000f48:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f4a:	2303      	movs	r3, #3
 8000f4c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000f4e:	2306      	movs	r3, #6
 8000f50:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f52:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000f56:	4619      	mov	r1, r3
 8000f58:	4808      	ldr	r0, [pc, #32]	@ (8000f7c <HAL_SPI_MspInit+0x1bc>)
 8000f5a:	f000 fb2d 	bl	80015b8 <HAL_GPIO_Init>
}
 8000f5e:	bf00      	nop
 8000f60:	3740      	adds	r7, #64	@ 0x40
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	40013000 	.word	0x40013000
 8000f6c:	40023800 	.word	0x40023800
 8000f70:	40020000 	.word	0x40020000
 8000f74:	40003800 	.word	0x40003800
 8000f78:	40020800 	.word	0x40020800
 8000f7c:	40020400 	.word	0x40020400
 8000f80:	40003c00 	.word	0x40003c00

08000f84 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b085      	sub	sp, #20
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4a0a      	ldr	r2, [pc, #40]	@ (8000fbc <HAL_TIM_Base_MspInit+0x38>)
 8000f92:	4293      	cmp	r3, r2
 8000f94:	d10b      	bne.n	8000fae <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f96:	4b0a      	ldr	r3, [pc, #40]	@ (8000fc0 <HAL_TIM_Base_MspInit+0x3c>)
 8000f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f9a:	4a09      	ldr	r2, [pc, #36]	@ (8000fc0 <HAL_TIM_Base_MspInit+0x3c>)
 8000f9c:	f043 0302 	orr.w	r3, r3, #2
 8000fa0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fa2:	4b07      	ldr	r3, [pc, #28]	@ (8000fc0 <HAL_TIM_Base_MspInit+0x3c>)
 8000fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fa6:	f003 0302 	and.w	r3, r3, #2
 8000faa:	60fb      	str	r3, [r7, #12]
 8000fac:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8000fae:	bf00      	nop
 8000fb0:	3714      	adds	r7, #20
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop
 8000fbc:	40000400 	.word	0x40000400
 8000fc0:	40023800 	.word	0x40023800

08000fc4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b088      	sub	sp, #32
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fcc:	f107 030c 	add.w	r3, r7, #12
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	601a      	str	r2, [r3, #0]
 8000fd4:	605a      	str	r2, [r3, #4]
 8000fd6:	609a      	str	r2, [r3, #8]
 8000fd8:	60da      	str	r2, [r3, #12]
 8000fda:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	4a11      	ldr	r2, [pc, #68]	@ (8001028 <HAL_TIM_MspPostInit+0x64>)
 8000fe2:	4293      	cmp	r3, r2
 8000fe4:	d11b      	bne.n	800101e <HAL_TIM_MspPostInit+0x5a>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fe6:	4b11      	ldr	r3, [pc, #68]	@ (800102c <HAL_TIM_MspPostInit+0x68>)
 8000fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fea:	4a10      	ldr	r2, [pc, #64]	@ (800102c <HAL_TIM_MspPostInit+0x68>)
 8000fec:	f043 0302 	orr.w	r3, r3, #2
 8000ff0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ff2:	4b0e      	ldr	r3, [pc, #56]	@ (800102c <HAL_TIM_MspPostInit+0x68>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff6:	f003 0302 	and.w	r3, r3, #2
 8000ffa:	60bb      	str	r3, [r7, #8]
 8000ffc:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000ffe:	2310      	movs	r3, #16
 8001000:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001002:	2302      	movs	r3, #2
 8001004:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001006:	2300      	movs	r3, #0
 8001008:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800100a:	2300      	movs	r3, #0
 800100c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800100e:	2302      	movs	r3, #2
 8001010:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001012:	f107 030c 	add.w	r3, r7, #12
 8001016:	4619      	mov	r1, r3
 8001018:	4805      	ldr	r0, [pc, #20]	@ (8001030 <HAL_TIM_MspPostInit+0x6c>)
 800101a:	f000 facd 	bl	80015b8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800101e:	bf00      	nop
 8001020:	3720      	adds	r7, #32
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	40000400 	.word	0x40000400
 800102c:	40023800 	.word	0x40023800
 8001030:	40020400 	.word	0x40020400

08001034 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001038:	bf00      	nop
 800103a:	e7fd      	b.n	8001038 <NMI_Handler+0x4>

0800103c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001040:	bf00      	nop
 8001042:	e7fd      	b.n	8001040 <HardFault_Handler+0x4>

08001044 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001048:	bf00      	nop
 800104a:	e7fd      	b.n	8001048 <MemManage_Handler+0x4>

0800104c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001050:	bf00      	nop
 8001052:	e7fd      	b.n	8001050 <BusFault_Handler+0x4>

08001054 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001058:	bf00      	nop
 800105a:	e7fd      	b.n	8001058 <UsageFault_Handler+0x4>

0800105c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001060:	bf00      	nop
 8001062:	46bd      	mov	sp, r7
 8001064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001068:	4770      	bx	lr

0800106a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800106a:	b480      	push	{r7}
 800106c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800106e:	bf00      	nop
 8001070:	46bd      	mov	sp, r7
 8001072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001076:	4770      	bx	lr

08001078 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800107c:	bf00      	nop
 800107e:	46bd      	mov	sp, r7
 8001080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001084:	4770      	bx	lr

08001086 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001086:	b580      	push	{r7, lr}
 8001088:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800108a:	f000 f93f 	bl	800130c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800108e:	bf00      	nop
 8001090:	bd80      	pop	{r7, pc}

08001092 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001092:	b580      	push	{r7, lr}
 8001094:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(UWB_IRQ_Pin);
 8001096:	2004      	movs	r0, #4
 8001098:	f000 fc44 	bl	8001924 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800109c:	bf00      	nop
 800109e:	bd80      	pop	{r7, pc}

080010a0 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LORA_IRQ_Pin);
 80010a4:	2010      	movs	r0, #16
 80010a6:	f000 fc3d 	bl	8001924 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80010aa:	bf00      	nop
 80010ac:	bd80      	pop	{r7, pc}

080010ae <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80010ae:	b580      	push	{r7, lr}
 80010b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ADS_DRDY_Pin);
 80010b2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80010b6:	f000 fc35 	bl	8001924 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80010ba:	bf00      	nop
 80010bc:	bd80      	pop	{r7, pc}
	...

080010c0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80010c4:	4802      	ldr	r0, [pc, #8]	@ (80010d0 <OTG_FS_IRQHandler+0x10>)
 80010c6:	f000 fd7d 	bl	8001bc4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80010ca:	bf00      	nop
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	20001cb4 	.word	0x20001cb4

080010d4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b086      	sub	sp, #24
 80010d8:	af00      	add	r7, sp, #0
 80010da:	60f8      	str	r0, [r7, #12]
 80010dc:	60b9      	str	r1, [r7, #8]
 80010de:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010e0:	2300      	movs	r3, #0
 80010e2:	617b      	str	r3, [r7, #20]
 80010e4:	e00a      	b.n	80010fc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80010e6:	f3af 8000 	nop.w
 80010ea:	4601      	mov	r1, r0
 80010ec:	68bb      	ldr	r3, [r7, #8]
 80010ee:	1c5a      	adds	r2, r3, #1
 80010f0:	60ba      	str	r2, [r7, #8]
 80010f2:	b2ca      	uxtb	r2, r1
 80010f4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010f6:	697b      	ldr	r3, [r7, #20]
 80010f8:	3301      	adds	r3, #1
 80010fa:	617b      	str	r3, [r7, #20]
 80010fc:	697a      	ldr	r2, [r7, #20]
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	429a      	cmp	r2, r3
 8001102:	dbf0      	blt.n	80010e6 <_read+0x12>
  }

  return len;
 8001104:	687b      	ldr	r3, [r7, #4]
}
 8001106:	4618      	mov	r0, r3
 8001108:	3718      	adds	r7, #24
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}

0800110e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800110e:	b580      	push	{r7, lr}
 8001110:	b086      	sub	sp, #24
 8001112:	af00      	add	r7, sp, #0
 8001114:	60f8      	str	r0, [r7, #12]
 8001116:	60b9      	str	r1, [r7, #8]
 8001118:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800111a:	2300      	movs	r3, #0
 800111c:	617b      	str	r3, [r7, #20]
 800111e:	e009      	b.n	8001134 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	1c5a      	adds	r2, r3, #1
 8001124:	60ba      	str	r2, [r7, #8]
 8001126:	781b      	ldrb	r3, [r3, #0]
 8001128:	4618      	mov	r0, r3
 800112a:	f00b f9ca 	bl	800c4c2 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800112e:	697b      	ldr	r3, [r7, #20]
 8001130:	3301      	adds	r3, #1
 8001132:	617b      	str	r3, [r7, #20]
 8001134:	697a      	ldr	r2, [r7, #20]
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	429a      	cmp	r2, r3
 800113a:	dbf1      	blt.n	8001120 <_write+0x12>
  }
  return len;
 800113c:	687b      	ldr	r3, [r7, #4]
}
 800113e:	4618      	mov	r0, r3
 8001140:	3718      	adds	r7, #24
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}

08001146 <_close>:

int _close(int file)
{
 8001146:	b480      	push	{r7}
 8001148:	b083      	sub	sp, #12
 800114a:	af00      	add	r7, sp, #0
 800114c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800114e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001152:	4618      	mov	r0, r3
 8001154:	370c      	adds	r7, #12
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr

0800115e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800115e:	b480      	push	{r7}
 8001160:	b083      	sub	sp, #12
 8001162:	af00      	add	r7, sp, #0
 8001164:	6078      	str	r0, [r7, #4]
 8001166:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800116e:	605a      	str	r2, [r3, #4]
  return 0;
 8001170:	2300      	movs	r3, #0
}
 8001172:	4618      	mov	r0, r3
 8001174:	370c      	adds	r7, #12
 8001176:	46bd      	mov	sp, r7
 8001178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117c:	4770      	bx	lr

0800117e <_isatty>:

int _isatty(int file)
{
 800117e:	b480      	push	{r7}
 8001180:	b083      	sub	sp, #12
 8001182:	af00      	add	r7, sp, #0
 8001184:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001186:	2301      	movs	r3, #1
}
 8001188:	4618      	mov	r0, r3
 800118a:	370c      	adds	r7, #12
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr

08001194 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001194:	b480      	push	{r7}
 8001196:	b085      	sub	sp, #20
 8001198:	af00      	add	r7, sp, #0
 800119a:	60f8      	str	r0, [r7, #12]
 800119c:	60b9      	str	r1, [r7, #8]
 800119e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80011a0:	2300      	movs	r3, #0
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	3714      	adds	r7, #20
 80011a6:	46bd      	mov	sp, r7
 80011a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ac:	4770      	bx	lr
	...

080011b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b086      	sub	sp, #24
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011b8:	4a14      	ldr	r2, [pc, #80]	@ (800120c <_sbrk+0x5c>)
 80011ba:	4b15      	ldr	r3, [pc, #84]	@ (8001210 <_sbrk+0x60>)
 80011bc:	1ad3      	subs	r3, r2, r3
 80011be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011c0:	697b      	ldr	r3, [r7, #20]
 80011c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011c4:	4b13      	ldr	r3, [pc, #76]	@ (8001214 <_sbrk+0x64>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d102      	bne.n	80011d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011cc:	4b11      	ldr	r3, [pc, #68]	@ (8001214 <_sbrk+0x64>)
 80011ce:	4a12      	ldr	r2, [pc, #72]	@ (8001218 <_sbrk+0x68>)
 80011d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011d2:	4b10      	ldr	r3, [pc, #64]	@ (8001214 <_sbrk+0x64>)
 80011d4:	681a      	ldr	r2, [r3, #0]
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	4413      	add	r3, r2
 80011da:	693a      	ldr	r2, [r7, #16]
 80011dc:	429a      	cmp	r2, r3
 80011de:	d207      	bcs.n	80011f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011e0:	f00c f824 	bl	800d22c <__errno>
 80011e4:	4603      	mov	r3, r0
 80011e6:	220c      	movs	r2, #12
 80011e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80011ee:	e009      	b.n	8001204 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011f0:	4b08      	ldr	r3, [pc, #32]	@ (8001214 <_sbrk+0x64>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011f6:	4b07      	ldr	r3, [pc, #28]	@ (8001214 <_sbrk+0x64>)
 80011f8:	681a      	ldr	r2, [r3, #0]
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	4413      	add	r3, r2
 80011fe:	4a05      	ldr	r2, [pc, #20]	@ (8001214 <_sbrk+0x64>)
 8001200:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001202:	68fb      	ldr	r3, [r7, #12]
}
 8001204:	4618      	mov	r0, r3
 8001206:	3718      	adds	r7, #24
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	20040000 	.word	0x20040000
 8001210:	00000400 	.word	0x00000400
 8001214:	20000784 	.word	0x20000784
 8001218:	200022e0 	.word	0x200022e0

0800121c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001220:	4b06      	ldr	r3, [pc, #24]	@ (800123c <SystemInit+0x20>)
 8001222:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001226:	4a05      	ldr	r2, [pc, #20]	@ (800123c <SystemInit+0x20>)
 8001228:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800122c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001230:	bf00      	nop
 8001232:	46bd      	mov	sp, r7
 8001234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001238:	4770      	bx	lr
 800123a:	bf00      	nop
 800123c:	e000ed00 	.word	0xe000ed00

08001240 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001240:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001278 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit 
 8001244:	f7ff ffea 	bl	800121c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001248:	480c      	ldr	r0, [pc, #48]	@ (800127c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800124a:	490d      	ldr	r1, [pc, #52]	@ (8001280 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800124c:	4a0d      	ldr	r2, [pc, #52]	@ (8001284 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800124e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001250:	e002      	b.n	8001258 <LoopCopyDataInit>

08001252 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001252:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001254:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001256:	3304      	adds	r3, #4

08001258 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001258:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800125a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800125c:	d3f9      	bcc.n	8001252 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800125e:	4a0a      	ldr	r2, [pc, #40]	@ (8001288 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001260:	4c0a      	ldr	r4, [pc, #40]	@ (800128c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001262:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001264:	e001      	b.n	800126a <LoopFillZerobss>

08001266 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001266:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001268:	3204      	adds	r2, #4

0800126a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800126a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800126c:	d3fb      	bcc.n	8001266 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800126e:	f00b ffe3 	bl	800d238 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001272:	f7ff f9cf 	bl	8000614 <main>
  bx  lr    
 8001276:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001278:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 800127c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001280:	2000018c 	.word	0x2000018c
  ldr r2, =_sidata
 8001284:	0800e010 	.word	0x0800e010
  ldr r2, =_sbss
 8001288:	2000018c 	.word	0x2000018c
  ldr r4, =_ebss
 800128c:	200022e0 	.word	0x200022e0

08001290 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001290:	e7fe      	b.n	8001290 <ADC_IRQHandler>

08001292 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001292:	b580      	push	{r7, lr}
 8001294:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001296:	2003      	movs	r0, #3
 8001298:	f000 f94c 	bl	8001534 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800129c:	200f      	movs	r0, #15
 800129e:	f000 f805 	bl	80012ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012a2:	f7ff fd69 	bl	8000d78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012a6:	2300      	movs	r3, #0
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	bd80      	pop	{r7, pc}

080012ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012b4:	4b12      	ldr	r3, [pc, #72]	@ (8001300 <HAL_InitTick+0x54>)
 80012b6:	681a      	ldr	r2, [r3, #0]
 80012b8:	4b12      	ldr	r3, [pc, #72]	@ (8001304 <HAL_InitTick+0x58>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	4619      	mov	r1, r3
 80012be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80012c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80012ca:	4618      	mov	r0, r3
 80012cc:	f000 f967 	bl	800159e <HAL_SYSTICK_Config>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012d6:	2301      	movs	r3, #1
 80012d8:	e00e      	b.n	80012f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	2b0f      	cmp	r3, #15
 80012de:	d80a      	bhi.n	80012f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012e0:	2200      	movs	r2, #0
 80012e2:	6879      	ldr	r1, [r7, #4]
 80012e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80012e8:	f000 f92f 	bl	800154a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012ec:	4a06      	ldr	r2, [pc, #24]	@ (8001308 <HAL_InitTick+0x5c>)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012f2:	2300      	movs	r3, #0
 80012f4:	e000      	b.n	80012f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012f6:	2301      	movs	r3, #1
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3708      	adds	r7, #8
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	2000000c 	.word	0x2000000c
 8001304:	20000014 	.word	0x20000014
 8001308:	20000010 	.word	0x20000010

0800130c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001310:	4b06      	ldr	r3, [pc, #24]	@ (800132c <HAL_IncTick+0x20>)
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	461a      	mov	r2, r3
 8001316:	4b06      	ldr	r3, [pc, #24]	@ (8001330 <HAL_IncTick+0x24>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4413      	add	r3, r2
 800131c:	4a04      	ldr	r2, [pc, #16]	@ (8001330 <HAL_IncTick+0x24>)
 800131e:	6013      	str	r3, [r2, #0]
}
 8001320:	bf00      	nop
 8001322:	46bd      	mov	sp, r7
 8001324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop
 800132c:	20000014 	.word	0x20000014
 8001330:	20000788 	.word	0x20000788

08001334 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
  return uwTick;
 8001338:	4b03      	ldr	r3, [pc, #12]	@ (8001348 <HAL_GetTick+0x14>)
 800133a:	681b      	ldr	r3, [r3, #0]
}
 800133c:	4618      	mov	r0, r3
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr
 8001346:	bf00      	nop
 8001348:	20000788 	.word	0x20000788

0800134c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b084      	sub	sp, #16
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001354:	f7ff ffee 	bl	8001334 <HAL_GetTick>
 8001358:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001364:	d005      	beq.n	8001372 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001366:	4b0a      	ldr	r3, [pc, #40]	@ (8001390 <HAL_Delay+0x44>)
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	461a      	mov	r2, r3
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	4413      	add	r3, r2
 8001370:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001372:	bf00      	nop
 8001374:	f7ff ffde 	bl	8001334 <HAL_GetTick>
 8001378:	4602      	mov	r2, r0
 800137a:	68bb      	ldr	r3, [r7, #8]
 800137c:	1ad3      	subs	r3, r2, r3
 800137e:	68fa      	ldr	r2, [r7, #12]
 8001380:	429a      	cmp	r2, r3
 8001382:	d8f7      	bhi.n	8001374 <HAL_Delay+0x28>
  {
  }
}
 8001384:	bf00      	nop
 8001386:	bf00      	nop
 8001388:	3710      	adds	r7, #16
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	20000014 	.word	0x20000014

08001394 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001394:	b480      	push	{r7}
 8001396:	b085      	sub	sp, #20
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	f003 0307 	and.w	r3, r3, #7
 80013a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013a4:	4b0b      	ldr	r3, [pc, #44]	@ (80013d4 <__NVIC_SetPriorityGrouping+0x40>)
 80013a6:	68db      	ldr	r3, [r3, #12]
 80013a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013aa:	68ba      	ldr	r2, [r7, #8]
 80013ac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80013b0:	4013      	ands	r3, r2
 80013b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013b8:	68bb      	ldr	r3, [r7, #8]
 80013ba:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80013bc:	4b06      	ldr	r3, [pc, #24]	@ (80013d8 <__NVIC_SetPriorityGrouping+0x44>)
 80013be:	4313      	orrs	r3, r2
 80013c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013c2:	4a04      	ldr	r2, [pc, #16]	@ (80013d4 <__NVIC_SetPriorityGrouping+0x40>)
 80013c4:	68bb      	ldr	r3, [r7, #8]
 80013c6:	60d3      	str	r3, [r2, #12]
}
 80013c8:	bf00      	nop
 80013ca:	3714      	adds	r7, #20
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr
 80013d4:	e000ed00 	.word	0xe000ed00
 80013d8:	05fa0000 	.word	0x05fa0000

080013dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013dc:	b480      	push	{r7}
 80013de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013e0:	4b04      	ldr	r3, [pc, #16]	@ (80013f4 <__NVIC_GetPriorityGrouping+0x18>)
 80013e2:	68db      	ldr	r3, [r3, #12]
 80013e4:	0a1b      	lsrs	r3, r3, #8
 80013e6:	f003 0307 	and.w	r3, r3, #7
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	46bd      	mov	sp, r7
 80013ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f2:	4770      	bx	lr
 80013f4:	e000ed00 	.word	0xe000ed00

080013f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b083      	sub	sp, #12
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	4603      	mov	r3, r0
 8001400:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001402:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001406:	2b00      	cmp	r3, #0
 8001408:	db0b      	blt.n	8001422 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800140a:	79fb      	ldrb	r3, [r7, #7]
 800140c:	f003 021f 	and.w	r2, r3, #31
 8001410:	4907      	ldr	r1, [pc, #28]	@ (8001430 <__NVIC_EnableIRQ+0x38>)
 8001412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001416:	095b      	lsrs	r3, r3, #5
 8001418:	2001      	movs	r0, #1
 800141a:	fa00 f202 	lsl.w	r2, r0, r2
 800141e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001422:	bf00      	nop
 8001424:	370c      	adds	r7, #12
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr
 800142e:	bf00      	nop
 8001430:	e000e100 	.word	0xe000e100

08001434 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001434:	b480      	push	{r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	4603      	mov	r3, r0
 800143c:	6039      	str	r1, [r7, #0]
 800143e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001440:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001444:	2b00      	cmp	r3, #0
 8001446:	db0a      	blt.n	800145e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	b2da      	uxtb	r2, r3
 800144c:	490c      	ldr	r1, [pc, #48]	@ (8001480 <__NVIC_SetPriority+0x4c>)
 800144e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001452:	0112      	lsls	r2, r2, #4
 8001454:	b2d2      	uxtb	r2, r2
 8001456:	440b      	add	r3, r1
 8001458:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800145c:	e00a      	b.n	8001474 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	b2da      	uxtb	r2, r3
 8001462:	4908      	ldr	r1, [pc, #32]	@ (8001484 <__NVIC_SetPriority+0x50>)
 8001464:	79fb      	ldrb	r3, [r7, #7]
 8001466:	f003 030f 	and.w	r3, r3, #15
 800146a:	3b04      	subs	r3, #4
 800146c:	0112      	lsls	r2, r2, #4
 800146e:	b2d2      	uxtb	r2, r2
 8001470:	440b      	add	r3, r1
 8001472:	761a      	strb	r2, [r3, #24]
}
 8001474:	bf00      	nop
 8001476:	370c      	adds	r7, #12
 8001478:	46bd      	mov	sp, r7
 800147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147e:	4770      	bx	lr
 8001480:	e000e100 	.word	0xe000e100
 8001484:	e000ed00 	.word	0xe000ed00

08001488 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001488:	b480      	push	{r7}
 800148a:	b089      	sub	sp, #36	@ 0x24
 800148c:	af00      	add	r7, sp, #0
 800148e:	60f8      	str	r0, [r7, #12]
 8001490:	60b9      	str	r1, [r7, #8]
 8001492:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	f003 0307 	and.w	r3, r3, #7
 800149a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800149c:	69fb      	ldr	r3, [r7, #28]
 800149e:	f1c3 0307 	rsb	r3, r3, #7
 80014a2:	2b04      	cmp	r3, #4
 80014a4:	bf28      	it	cs
 80014a6:	2304      	movcs	r3, #4
 80014a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014aa:	69fb      	ldr	r3, [r7, #28]
 80014ac:	3304      	adds	r3, #4
 80014ae:	2b06      	cmp	r3, #6
 80014b0:	d902      	bls.n	80014b8 <NVIC_EncodePriority+0x30>
 80014b2:	69fb      	ldr	r3, [r7, #28]
 80014b4:	3b03      	subs	r3, #3
 80014b6:	e000      	b.n	80014ba <NVIC_EncodePriority+0x32>
 80014b8:	2300      	movs	r3, #0
 80014ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014bc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80014c0:	69bb      	ldr	r3, [r7, #24]
 80014c2:	fa02 f303 	lsl.w	r3, r2, r3
 80014c6:	43da      	mvns	r2, r3
 80014c8:	68bb      	ldr	r3, [r7, #8]
 80014ca:	401a      	ands	r2, r3
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014d0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	fa01 f303 	lsl.w	r3, r1, r3
 80014da:	43d9      	mvns	r1, r3
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014e0:	4313      	orrs	r3, r2
         );
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	3724      	adds	r7, #36	@ 0x24
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr
	...

080014f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	3b01      	subs	r3, #1
 80014fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001500:	d301      	bcc.n	8001506 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001502:	2301      	movs	r3, #1
 8001504:	e00f      	b.n	8001526 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001506:	4a0a      	ldr	r2, [pc, #40]	@ (8001530 <SysTick_Config+0x40>)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	3b01      	subs	r3, #1
 800150c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800150e:	210f      	movs	r1, #15
 8001510:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001514:	f7ff ff8e 	bl	8001434 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001518:	4b05      	ldr	r3, [pc, #20]	@ (8001530 <SysTick_Config+0x40>)
 800151a:	2200      	movs	r2, #0
 800151c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800151e:	4b04      	ldr	r3, [pc, #16]	@ (8001530 <SysTick_Config+0x40>)
 8001520:	2207      	movs	r2, #7
 8001522:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001524:	2300      	movs	r3, #0
}
 8001526:	4618      	mov	r0, r3
 8001528:	3708      	adds	r7, #8
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	e000e010 	.word	0xe000e010

08001534 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800153c:	6878      	ldr	r0, [r7, #4]
 800153e:	f7ff ff29 	bl	8001394 <__NVIC_SetPriorityGrouping>
}
 8001542:	bf00      	nop
 8001544:	3708      	adds	r7, #8
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}

0800154a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800154a:	b580      	push	{r7, lr}
 800154c:	b086      	sub	sp, #24
 800154e:	af00      	add	r7, sp, #0
 8001550:	4603      	mov	r3, r0
 8001552:	60b9      	str	r1, [r7, #8]
 8001554:	607a      	str	r2, [r7, #4]
 8001556:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001558:	2300      	movs	r3, #0
 800155a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800155c:	f7ff ff3e 	bl	80013dc <__NVIC_GetPriorityGrouping>
 8001560:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001562:	687a      	ldr	r2, [r7, #4]
 8001564:	68b9      	ldr	r1, [r7, #8]
 8001566:	6978      	ldr	r0, [r7, #20]
 8001568:	f7ff ff8e 	bl	8001488 <NVIC_EncodePriority>
 800156c:	4602      	mov	r2, r0
 800156e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001572:	4611      	mov	r1, r2
 8001574:	4618      	mov	r0, r3
 8001576:	f7ff ff5d 	bl	8001434 <__NVIC_SetPriority>
}
 800157a:	bf00      	nop
 800157c:	3718      	adds	r7, #24
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}

08001582 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001582:	b580      	push	{r7, lr}
 8001584:	b082      	sub	sp, #8
 8001586:	af00      	add	r7, sp, #0
 8001588:	4603      	mov	r3, r0
 800158a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800158c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001590:	4618      	mov	r0, r3
 8001592:	f7ff ff31 	bl	80013f8 <__NVIC_EnableIRQ>
}
 8001596:	bf00      	nop
 8001598:	3708      	adds	r7, #8
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}

0800159e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800159e:	b580      	push	{r7, lr}
 80015a0:	b082      	sub	sp, #8
 80015a2:	af00      	add	r7, sp, #0
 80015a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015a6:	6878      	ldr	r0, [r7, #4]
 80015a8:	f7ff ffa2 	bl	80014f0 <SysTick_Config>
 80015ac:	4603      	mov	r3, r0
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	3708      	adds	r7, #8
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
	...

080015b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b089      	sub	sp, #36	@ 0x24
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
 80015c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80015c2:	2300      	movs	r3, #0
 80015c4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80015c6:	2300      	movs	r3, #0
 80015c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80015ca:	2300      	movs	r3, #0
 80015cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80015ce:	2300      	movs	r3, #0
 80015d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80015d2:	2300      	movs	r3, #0
 80015d4:	61fb      	str	r3, [r7, #28]
 80015d6:	e169      	b.n	80018ac <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80015d8:	2201      	movs	r2, #1
 80015da:	69fb      	ldr	r3, [r7, #28]
 80015dc:	fa02 f303 	lsl.w	r3, r2, r3
 80015e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	697a      	ldr	r2, [r7, #20]
 80015e8:	4013      	ands	r3, r2
 80015ea:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80015ec:	693a      	ldr	r2, [r7, #16]
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	429a      	cmp	r2, r3
 80015f2:	f040 8158 	bne.w	80018a6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	f003 0303 	and.w	r3, r3, #3
 80015fe:	2b01      	cmp	r3, #1
 8001600:	d005      	beq.n	800160e <HAL_GPIO_Init+0x56>
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	f003 0303 	and.w	r3, r3, #3
 800160a:	2b02      	cmp	r3, #2
 800160c:	d130      	bne.n	8001670 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	689b      	ldr	r3, [r3, #8]
 8001612:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001614:	69fb      	ldr	r3, [r7, #28]
 8001616:	005b      	lsls	r3, r3, #1
 8001618:	2203      	movs	r2, #3
 800161a:	fa02 f303 	lsl.w	r3, r2, r3
 800161e:	43db      	mvns	r3, r3
 8001620:	69ba      	ldr	r2, [r7, #24]
 8001622:	4013      	ands	r3, r2
 8001624:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	68da      	ldr	r2, [r3, #12]
 800162a:	69fb      	ldr	r3, [r7, #28]
 800162c:	005b      	lsls	r3, r3, #1
 800162e:	fa02 f303 	lsl.w	r3, r2, r3
 8001632:	69ba      	ldr	r2, [r7, #24]
 8001634:	4313      	orrs	r3, r2
 8001636:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	69ba      	ldr	r2, [r7, #24]
 800163c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001644:	2201      	movs	r2, #1
 8001646:	69fb      	ldr	r3, [r7, #28]
 8001648:	fa02 f303 	lsl.w	r3, r2, r3
 800164c:	43db      	mvns	r3, r3
 800164e:	69ba      	ldr	r2, [r7, #24]
 8001650:	4013      	ands	r3, r2
 8001652:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	091b      	lsrs	r3, r3, #4
 800165a:	f003 0201 	and.w	r2, r3, #1
 800165e:	69fb      	ldr	r3, [r7, #28]
 8001660:	fa02 f303 	lsl.w	r3, r2, r3
 8001664:	69ba      	ldr	r2, [r7, #24]
 8001666:	4313      	orrs	r3, r2
 8001668:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	69ba      	ldr	r2, [r7, #24]
 800166e:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	f003 0303 	and.w	r3, r3, #3
 8001678:	2b03      	cmp	r3, #3
 800167a:	d017      	beq.n	80016ac <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	68db      	ldr	r3, [r3, #12]
 8001680:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001682:	69fb      	ldr	r3, [r7, #28]
 8001684:	005b      	lsls	r3, r3, #1
 8001686:	2203      	movs	r2, #3
 8001688:	fa02 f303 	lsl.w	r3, r2, r3
 800168c:	43db      	mvns	r3, r3
 800168e:	69ba      	ldr	r2, [r7, #24]
 8001690:	4013      	ands	r3, r2
 8001692:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	689a      	ldr	r2, [r3, #8]
 8001698:	69fb      	ldr	r3, [r7, #28]
 800169a:	005b      	lsls	r3, r3, #1
 800169c:	fa02 f303 	lsl.w	r3, r2, r3
 80016a0:	69ba      	ldr	r2, [r7, #24]
 80016a2:	4313      	orrs	r3, r2
 80016a4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	69ba      	ldr	r2, [r7, #24]
 80016aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	f003 0303 	and.w	r3, r3, #3
 80016b4:	2b02      	cmp	r3, #2
 80016b6:	d123      	bne.n	8001700 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80016b8:	69fb      	ldr	r3, [r7, #28]
 80016ba:	08da      	lsrs	r2, r3, #3
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	3208      	adds	r2, #8
 80016c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80016c6:	69fb      	ldr	r3, [r7, #28]
 80016c8:	f003 0307 	and.w	r3, r3, #7
 80016cc:	009b      	lsls	r3, r3, #2
 80016ce:	220f      	movs	r2, #15
 80016d0:	fa02 f303 	lsl.w	r3, r2, r3
 80016d4:	43db      	mvns	r3, r3
 80016d6:	69ba      	ldr	r2, [r7, #24]
 80016d8:	4013      	ands	r3, r2
 80016da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	691a      	ldr	r2, [r3, #16]
 80016e0:	69fb      	ldr	r3, [r7, #28]
 80016e2:	f003 0307 	and.w	r3, r3, #7
 80016e6:	009b      	lsls	r3, r3, #2
 80016e8:	fa02 f303 	lsl.w	r3, r2, r3
 80016ec:	69ba      	ldr	r2, [r7, #24]
 80016ee:	4313      	orrs	r3, r2
 80016f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80016f2:	69fb      	ldr	r3, [r7, #28]
 80016f4:	08da      	lsrs	r2, r3, #3
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	3208      	adds	r2, #8
 80016fa:	69b9      	ldr	r1, [r7, #24]
 80016fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001706:	69fb      	ldr	r3, [r7, #28]
 8001708:	005b      	lsls	r3, r3, #1
 800170a:	2203      	movs	r2, #3
 800170c:	fa02 f303 	lsl.w	r3, r2, r3
 8001710:	43db      	mvns	r3, r3
 8001712:	69ba      	ldr	r2, [r7, #24]
 8001714:	4013      	ands	r3, r2
 8001716:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	f003 0203 	and.w	r2, r3, #3
 8001720:	69fb      	ldr	r3, [r7, #28]
 8001722:	005b      	lsls	r3, r3, #1
 8001724:	fa02 f303 	lsl.w	r3, r2, r3
 8001728:	69ba      	ldr	r2, [r7, #24]
 800172a:	4313      	orrs	r3, r2
 800172c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	69ba      	ldr	r2, [r7, #24]
 8001732:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800173c:	2b00      	cmp	r3, #0
 800173e:	f000 80b2 	beq.w	80018a6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001742:	4b60      	ldr	r3, [pc, #384]	@ (80018c4 <HAL_GPIO_Init+0x30c>)
 8001744:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001746:	4a5f      	ldr	r2, [pc, #380]	@ (80018c4 <HAL_GPIO_Init+0x30c>)
 8001748:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800174c:	6453      	str	r3, [r2, #68]	@ 0x44
 800174e:	4b5d      	ldr	r3, [pc, #372]	@ (80018c4 <HAL_GPIO_Init+0x30c>)
 8001750:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001752:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001756:	60fb      	str	r3, [r7, #12]
 8001758:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800175a:	4a5b      	ldr	r2, [pc, #364]	@ (80018c8 <HAL_GPIO_Init+0x310>)
 800175c:	69fb      	ldr	r3, [r7, #28]
 800175e:	089b      	lsrs	r3, r3, #2
 8001760:	3302      	adds	r3, #2
 8001762:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001766:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001768:	69fb      	ldr	r3, [r7, #28]
 800176a:	f003 0303 	and.w	r3, r3, #3
 800176e:	009b      	lsls	r3, r3, #2
 8001770:	220f      	movs	r2, #15
 8001772:	fa02 f303 	lsl.w	r3, r2, r3
 8001776:	43db      	mvns	r3, r3
 8001778:	69ba      	ldr	r2, [r7, #24]
 800177a:	4013      	ands	r3, r2
 800177c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	4a52      	ldr	r2, [pc, #328]	@ (80018cc <HAL_GPIO_Init+0x314>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d02b      	beq.n	80017de <HAL_GPIO_Init+0x226>
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	4a51      	ldr	r2, [pc, #324]	@ (80018d0 <HAL_GPIO_Init+0x318>)
 800178a:	4293      	cmp	r3, r2
 800178c:	d025      	beq.n	80017da <HAL_GPIO_Init+0x222>
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	4a50      	ldr	r2, [pc, #320]	@ (80018d4 <HAL_GPIO_Init+0x31c>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d01f      	beq.n	80017d6 <HAL_GPIO_Init+0x21e>
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	4a4f      	ldr	r2, [pc, #316]	@ (80018d8 <HAL_GPIO_Init+0x320>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d019      	beq.n	80017d2 <HAL_GPIO_Init+0x21a>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	4a4e      	ldr	r2, [pc, #312]	@ (80018dc <HAL_GPIO_Init+0x324>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d013      	beq.n	80017ce <HAL_GPIO_Init+0x216>
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	4a4d      	ldr	r2, [pc, #308]	@ (80018e0 <HAL_GPIO_Init+0x328>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d00d      	beq.n	80017ca <HAL_GPIO_Init+0x212>
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	4a4c      	ldr	r2, [pc, #304]	@ (80018e4 <HAL_GPIO_Init+0x32c>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d007      	beq.n	80017c6 <HAL_GPIO_Init+0x20e>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	4a4b      	ldr	r2, [pc, #300]	@ (80018e8 <HAL_GPIO_Init+0x330>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d101      	bne.n	80017c2 <HAL_GPIO_Init+0x20a>
 80017be:	2307      	movs	r3, #7
 80017c0:	e00e      	b.n	80017e0 <HAL_GPIO_Init+0x228>
 80017c2:	2308      	movs	r3, #8
 80017c4:	e00c      	b.n	80017e0 <HAL_GPIO_Init+0x228>
 80017c6:	2306      	movs	r3, #6
 80017c8:	e00a      	b.n	80017e0 <HAL_GPIO_Init+0x228>
 80017ca:	2305      	movs	r3, #5
 80017cc:	e008      	b.n	80017e0 <HAL_GPIO_Init+0x228>
 80017ce:	2304      	movs	r3, #4
 80017d0:	e006      	b.n	80017e0 <HAL_GPIO_Init+0x228>
 80017d2:	2303      	movs	r3, #3
 80017d4:	e004      	b.n	80017e0 <HAL_GPIO_Init+0x228>
 80017d6:	2302      	movs	r3, #2
 80017d8:	e002      	b.n	80017e0 <HAL_GPIO_Init+0x228>
 80017da:	2301      	movs	r3, #1
 80017dc:	e000      	b.n	80017e0 <HAL_GPIO_Init+0x228>
 80017de:	2300      	movs	r3, #0
 80017e0:	69fa      	ldr	r2, [r7, #28]
 80017e2:	f002 0203 	and.w	r2, r2, #3
 80017e6:	0092      	lsls	r2, r2, #2
 80017e8:	4093      	lsls	r3, r2
 80017ea:	69ba      	ldr	r2, [r7, #24]
 80017ec:	4313      	orrs	r3, r2
 80017ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80017f0:	4935      	ldr	r1, [pc, #212]	@ (80018c8 <HAL_GPIO_Init+0x310>)
 80017f2:	69fb      	ldr	r3, [r7, #28]
 80017f4:	089b      	lsrs	r3, r3, #2
 80017f6:	3302      	adds	r3, #2
 80017f8:	69ba      	ldr	r2, [r7, #24]
 80017fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80017fe:	4b3b      	ldr	r3, [pc, #236]	@ (80018ec <HAL_GPIO_Init+0x334>)
 8001800:	689b      	ldr	r3, [r3, #8]
 8001802:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001804:	693b      	ldr	r3, [r7, #16]
 8001806:	43db      	mvns	r3, r3
 8001808:	69ba      	ldr	r2, [r7, #24]
 800180a:	4013      	ands	r3, r2
 800180c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001816:	2b00      	cmp	r3, #0
 8001818:	d003      	beq.n	8001822 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800181a:	69ba      	ldr	r2, [r7, #24]
 800181c:	693b      	ldr	r3, [r7, #16]
 800181e:	4313      	orrs	r3, r2
 8001820:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001822:	4a32      	ldr	r2, [pc, #200]	@ (80018ec <HAL_GPIO_Init+0x334>)
 8001824:	69bb      	ldr	r3, [r7, #24]
 8001826:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001828:	4b30      	ldr	r3, [pc, #192]	@ (80018ec <HAL_GPIO_Init+0x334>)
 800182a:	68db      	ldr	r3, [r3, #12]
 800182c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800182e:	693b      	ldr	r3, [r7, #16]
 8001830:	43db      	mvns	r3, r3
 8001832:	69ba      	ldr	r2, [r7, #24]
 8001834:	4013      	ands	r3, r2
 8001836:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001840:	2b00      	cmp	r3, #0
 8001842:	d003      	beq.n	800184c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001844:	69ba      	ldr	r2, [r7, #24]
 8001846:	693b      	ldr	r3, [r7, #16]
 8001848:	4313      	orrs	r3, r2
 800184a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800184c:	4a27      	ldr	r2, [pc, #156]	@ (80018ec <HAL_GPIO_Init+0x334>)
 800184e:	69bb      	ldr	r3, [r7, #24]
 8001850:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001852:	4b26      	ldr	r3, [pc, #152]	@ (80018ec <HAL_GPIO_Init+0x334>)
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001858:	693b      	ldr	r3, [r7, #16]
 800185a:	43db      	mvns	r3, r3
 800185c:	69ba      	ldr	r2, [r7, #24]
 800185e:	4013      	ands	r3, r2
 8001860:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800186a:	2b00      	cmp	r3, #0
 800186c:	d003      	beq.n	8001876 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800186e:	69ba      	ldr	r2, [r7, #24]
 8001870:	693b      	ldr	r3, [r7, #16]
 8001872:	4313      	orrs	r3, r2
 8001874:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001876:	4a1d      	ldr	r2, [pc, #116]	@ (80018ec <HAL_GPIO_Init+0x334>)
 8001878:	69bb      	ldr	r3, [r7, #24]
 800187a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800187c:	4b1b      	ldr	r3, [pc, #108]	@ (80018ec <HAL_GPIO_Init+0x334>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001882:	693b      	ldr	r3, [r7, #16]
 8001884:	43db      	mvns	r3, r3
 8001886:	69ba      	ldr	r2, [r7, #24]
 8001888:	4013      	ands	r3, r2
 800188a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001894:	2b00      	cmp	r3, #0
 8001896:	d003      	beq.n	80018a0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001898:	69ba      	ldr	r2, [r7, #24]
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	4313      	orrs	r3, r2
 800189e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80018a0:	4a12      	ldr	r2, [pc, #72]	@ (80018ec <HAL_GPIO_Init+0x334>)
 80018a2:	69bb      	ldr	r3, [r7, #24]
 80018a4:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80018a6:	69fb      	ldr	r3, [r7, #28]
 80018a8:	3301      	adds	r3, #1
 80018aa:	61fb      	str	r3, [r7, #28]
 80018ac:	69fb      	ldr	r3, [r7, #28]
 80018ae:	2b0f      	cmp	r3, #15
 80018b0:	f67f ae92 	bls.w	80015d8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80018b4:	bf00      	nop
 80018b6:	bf00      	nop
 80018b8:	3724      	adds	r7, #36	@ 0x24
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr
 80018c2:	bf00      	nop
 80018c4:	40023800 	.word	0x40023800
 80018c8:	40013800 	.word	0x40013800
 80018cc:	40020000 	.word	0x40020000
 80018d0:	40020400 	.word	0x40020400
 80018d4:	40020800 	.word	0x40020800
 80018d8:	40020c00 	.word	0x40020c00
 80018dc:	40021000 	.word	0x40021000
 80018e0:	40021400 	.word	0x40021400
 80018e4:	40021800 	.word	0x40021800
 80018e8:	40021c00 	.word	0x40021c00
 80018ec:	40013c00 	.word	0x40013c00

080018f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b083      	sub	sp, #12
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
 80018f8:	460b      	mov	r3, r1
 80018fa:	807b      	strh	r3, [r7, #2]
 80018fc:	4613      	mov	r3, r2
 80018fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001900:	787b      	ldrb	r3, [r7, #1]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d003      	beq.n	800190e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001906:	887a      	ldrh	r2, [r7, #2]
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800190c:	e003      	b.n	8001916 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800190e:	887b      	ldrh	r3, [r7, #2]
 8001910:	041a      	lsls	r2, r3, #16
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	619a      	str	r2, [r3, #24]
}
 8001916:	bf00      	nop
 8001918:	370c      	adds	r7, #12
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr
	...

08001924 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	4603      	mov	r3, r0
 800192c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800192e:	4b08      	ldr	r3, [pc, #32]	@ (8001950 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001930:	695a      	ldr	r2, [r3, #20]
 8001932:	88fb      	ldrh	r3, [r7, #6]
 8001934:	4013      	ands	r3, r2
 8001936:	2b00      	cmp	r3, #0
 8001938:	d006      	beq.n	8001948 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800193a:	4a05      	ldr	r2, [pc, #20]	@ (8001950 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800193c:	88fb      	ldrh	r3, [r7, #6]
 800193e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001940:	88fb      	ldrh	r3, [r7, #6]
 8001942:	4618      	mov	r0, r3
 8001944:	f7fe fe52 	bl	80005ec <HAL_GPIO_EXTI_Callback>
  }
}
 8001948:	bf00      	nop
 800194a:	3708      	adds	r7, #8
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}
 8001950:	40013c00 	.word	0x40013c00

08001954 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b086      	sub	sp, #24
 8001958:	af02      	add	r7, sp, #8
 800195a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d101      	bne.n	8001966 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001962:	2301      	movs	r3, #1
 8001964:	e108      	b.n	8001b78 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001972:	b2db      	uxtb	r3, r3
 8001974:	2b00      	cmp	r3, #0
 8001976:	d106      	bne.n	8001986 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2200      	movs	r2, #0
 800197c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001980:	6878      	ldr	r0, [r7, #4]
 8001982:	f00a fed9 	bl	800c738 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2203      	movs	r2, #3
 800198a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800198e:	68bb      	ldr	r3, [r7, #8]
 8001990:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001994:	d102      	bne.n	800199c <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2200      	movs	r2, #0
 800199a:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4618      	mov	r0, r3
 80019a2:	f004 f876 	bl	8005a92 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6818      	ldr	r0, [r3, #0]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	7c1a      	ldrb	r2, [r3, #16]
 80019ae:	f88d 2000 	strb.w	r2, [sp]
 80019b2:	3304      	adds	r3, #4
 80019b4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019b6:	f003 ff2d 	bl	8005814 <USB_CoreInit>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d005      	beq.n	80019cc <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2202      	movs	r2, #2
 80019c4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80019c8:	2301      	movs	r3, #1
 80019ca:	e0d5      	b.n	8001b78 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	2100      	movs	r1, #0
 80019d2:	4618      	mov	r0, r3
 80019d4:	f004 f86e 	bl	8005ab4 <USB_SetCurrentMode>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d005      	beq.n	80019ea <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2202      	movs	r2, #2
 80019e2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80019e6:	2301      	movs	r3, #1
 80019e8:	e0c6      	b.n	8001b78 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80019ea:	2300      	movs	r3, #0
 80019ec:	73fb      	strb	r3, [r7, #15]
 80019ee:	e04a      	b.n	8001a86 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80019f0:	7bfa      	ldrb	r2, [r7, #15]
 80019f2:	6879      	ldr	r1, [r7, #4]
 80019f4:	4613      	mov	r3, r2
 80019f6:	00db      	lsls	r3, r3, #3
 80019f8:	4413      	add	r3, r2
 80019fa:	009b      	lsls	r3, r3, #2
 80019fc:	440b      	add	r3, r1
 80019fe:	3315      	adds	r3, #21
 8001a00:	2201      	movs	r2, #1
 8001a02:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001a04:	7bfa      	ldrb	r2, [r7, #15]
 8001a06:	6879      	ldr	r1, [r7, #4]
 8001a08:	4613      	mov	r3, r2
 8001a0a:	00db      	lsls	r3, r3, #3
 8001a0c:	4413      	add	r3, r2
 8001a0e:	009b      	lsls	r3, r3, #2
 8001a10:	440b      	add	r3, r1
 8001a12:	3314      	adds	r3, #20
 8001a14:	7bfa      	ldrb	r2, [r7, #15]
 8001a16:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001a18:	7bfa      	ldrb	r2, [r7, #15]
 8001a1a:	7bfb      	ldrb	r3, [r7, #15]
 8001a1c:	b298      	uxth	r0, r3
 8001a1e:	6879      	ldr	r1, [r7, #4]
 8001a20:	4613      	mov	r3, r2
 8001a22:	00db      	lsls	r3, r3, #3
 8001a24:	4413      	add	r3, r2
 8001a26:	009b      	lsls	r3, r3, #2
 8001a28:	440b      	add	r3, r1
 8001a2a:	332e      	adds	r3, #46	@ 0x2e
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001a30:	7bfa      	ldrb	r2, [r7, #15]
 8001a32:	6879      	ldr	r1, [r7, #4]
 8001a34:	4613      	mov	r3, r2
 8001a36:	00db      	lsls	r3, r3, #3
 8001a38:	4413      	add	r3, r2
 8001a3a:	009b      	lsls	r3, r3, #2
 8001a3c:	440b      	add	r3, r1
 8001a3e:	3318      	adds	r3, #24
 8001a40:	2200      	movs	r2, #0
 8001a42:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001a44:	7bfa      	ldrb	r2, [r7, #15]
 8001a46:	6879      	ldr	r1, [r7, #4]
 8001a48:	4613      	mov	r3, r2
 8001a4a:	00db      	lsls	r3, r3, #3
 8001a4c:	4413      	add	r3, r2
 8001a4e:	009b      	lsls	r3, r3, #2
 8001a50:	440b      	add	r3, r1
 8001a52:	331c      	adds	r3, #28
 8001a54:	2200      	movs	r2, #0
 8001a56:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001a58:	7bfa      	ldrb	r2, [r7, #15]
 8001a5a:	6879      	ldr	r1, [r7, #4]
 8001a5c:	4613      	mov	r3, r2
 8001a5e:	00db      	lsls	r3, r3, #3
 8001a60:	4413      	add	r3, r2
 8001a62:	009b      	lsls	r3, r3, #2
 8001a64:	440b      	add	r3, r1
 8001a66:	3320      	adds	r3, #32
 8001a68:	2200      	movs	r2, #0
 8001a6a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001a6c:	7bfa      	ldrb	r2, [r7, #15]
 8001a6e:	6879      	ldr	r1, [r7, #4]
 8001a70:	4613      	mov	r3, r2
 8001a72:	00db      	lsls	r3, r3, #3
 8001a74:	4413      	add	r3, r2
 8001a76:	009b      	lsls	r3, r3, #2
 8001a78:	440b      	add	r3, r1
 8001a7a:	3324      	adds	r3, #36	@ 0x24
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a80:	7bfb      	ldrb	r3, [r7, #15]
 8001a82:	3301      	adds	r3, #1
 8001a84:	73fb      	strb	r3, [r7, #15]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	791b      	ldrb	r3, [r3, #4]
 8001a8a:	7bfa      	ldrb	r2, [r7, #15]
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d3af      	bcc.n	80019f0 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a90:	2300      	movs	r3, #0
 8001a92:	73fb      	strb	r3, [r7, #15]
 8001a94:	e044      	b.n	8001b20 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001a96:	7bfa      	ldrb	r2, [r7, #15]
 8001a98:	6879      	ldr	r1, [r7, #4]
 8001a9a:	4613      	mov	r3, r2
 8001a9c:	00db      	lsls	r3, r3, #3
 8001a9e:	4413      	add	r3, r2
 8001aa0:	009b      	lsls	r3, r3, #2
 8001aa2:	440b      	add	r3, r1
 8001aa4:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001aac:	7bfa      	ldrb	r2, [r7, #15]
 8001aae:	6879      	ldr	r1, [r7, #4]
 8001ab0:	4613      	mov	r3, r2
 8001ab2:	00db      	lsls	r3, r3, #3
 8001ab4:	4413      	add	r3, r2
 8001ab6:	009b      	lsls	r3, r3, #2
 8001ab8:	440b      	add	r3, r1
 8001aba:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001abe:	7bfa      	ldrb	r2, [r7, #15]
 8001ac0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001ac2:	7bfa      	ldrb	r2, [r7, #15]
 8001ac4:	6879      	ldr	r1, [r7, #4]
 8001ac6:	4613      	mov	r3, r2
 8001ac8:	00db      	lsls	r3, r3, #3
 8001aca:	4413      	add	r3, r2
 8001acc:	009b      	lsls	r3, r3, #2
 8001ace:	440b      	add	r3, r1
 8001ad0:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001ad8:	7bfa      	ldrb	r2, [r7, #15]
 8001ada:	6879      	ldr	r1, [r7, #4]
 8001adc:	4613      	mov	r3, r2
 8001ade:	00db      	lsls	r3, r3, #3
 8001ae0:	4413      	add	r3, r2
 8001ae2:	009b      	lsls	r3, r3, #2
 8001ae4:	440b      	add	r3, r1
 8001ae6:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001aea:	2200      	movs	r2, #0
 8001aec:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001aee:	7bfa      	ldrb	r2, [r7, #15]
 8001af0:	6879      	ldr	r1, [r7, #4]
 8001af2:	4613      	mov	r3, r2
 8001af4:	00db      	lsls	r3, r3, #3
 8001af6:	4413      	add	r3, r2
 8001af8:	009b      	lsls	r3, r3, #2
 8001afa:	440b      	add	r3, r1
 8001afc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001b00:	2200      	movs	r2, #0
 8001b02:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001b04:	7bfa      	ldrb	r2, [r7, #15]
 8001b06:	6879      	ldr	r1, [r7, #4]
 8001b08:	4613      	mov	r3, r2
 8001b0a:	00db      	lsls	r3, r3, #3
 8001b0c:	4413      	add	r3, r2
 8001b0e:	009b      	lsls	r3, r3, #2
 8001b10:	440b      	add	r3, r1
 8001b12:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001b16:	2200      	movs	r2, #0
 8001b18:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b1a:	7bfb      	ldrb	r3, [r7, #15]
 8001b1c:	3301      	adds	r3, #1
 8001b1e:	73fb      	strb	r3, [r7, #15]
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	791b      	ldrb	r3, [r3, #4]
 8001b24:	7bfa      	ldrb	r2, [r7, #15]
 8001b26:	429a      	cmp	r2, r3
 8001b28:	d3b5      	bcc.n	8001a96 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6818      	ldr	r0, [r3, #0]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	7c1a      	ldrb	r2, [r3, #16]
 8001b32:	f88d 2000 	strb.w	r2, [sp]
 8001b36:	3304      	adds	r3, #4
 8001b38:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b3a:	f004 f807 	bl	8005b4c <USB_DevInit>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d005      	beq.n	8001b50 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2202      	movs	r2, #2
 8001b48:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	e013      	b.n	8001b78 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2200      	movs	r2, #0
 8001b54:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	2201      	movs	r2, #1
 8001b5a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	7b1b      	ldrb	r3, [r3, #12]
 8001b62:	2b01      	cmp	r3, #1
 8001b64:	d102      	bne.n	8001b6c <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001b66:	6878      	ldr	r0, [r7, #4]
 8001b68:	f001 f95c 	bl	8002e24 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4618      	mov	r0, r3
 8001b72:	f005 f85c 	bl	8006c2e <USB_DevDisconnect>

  return HAL_OK;
 8001b76:	2300      	movs	r3, #0
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	3710      	adds	r7, #16
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}

08001b80 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001b8e:	2b01      	cmp	r3, #1
 8001b90:	d101      	bne.n	8001b96 <HAL_PCD_Start+0x16>
 8001b92:	2302      	movs	r3, #2
 8001b94:	e012      	b.n	8001bbc <HAL_PCD_Start+0x3c>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2201      	movs	r2, #1
 8001b9a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_ENABLE(hpcd);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f003 ff64 	bl	8005a70 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4618      	mov	r0, r3
 8001bae:	f005 f81d 	bl	8006bec <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001bba:	2300      	movs	r3, #0
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	3708      	adds	r7, #8
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}

08001bc4 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001bc4:	b590      	push	{r4, r7, lr}
 8001bc6:	b08d      	sub	sp, #52	@ 0x34
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001bd2:	6a3b      	ldr	r3, [r7, #32]
 8001bd4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f005 f8db 	bl	8006d96 <USB_GetMode>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	f040 84b9 	bne.w	800255a <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4618      	mov	r0, r3
 8001bee:	f005 f83f 	bl	8006c70 <USB_ReadInterrupts>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	f000 84af 	beq.w	8002558 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001bfa:	69fb      	ldr	r3, [r7, #28]
 8001bfc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001c00:	689b      	ldr	r3, [r3, #8]
 8001c02:	0a1b      	lsrs	r3, r3, #8
 8001c04:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4618      	mov	r0, r3
 8001c14:	f005 f82c 	bl	8006c70 <USB_ReadInterrupts>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	f003 0302 	and.w	r3, r3, #2
 8001c1e:	2b02      	cmp	r3, #2
 8001c20:	d107      	bne.n	8001c32 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	695a      	ldr	r2, [r3, #20]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f002 0202 	and.w	r2, r2, #2
 8001c30:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4618      	mov	r0, r3
 8001c38:	f005 f81a 	bl	8006c70 <USB_ReadInterrupts>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	f003 0310 	and.w	r3, r3, #16
 8001c42:	2b10      	cmp	r3, #16
 8001c44:	d161      	bne.n	8001d0a <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	699a      	ldr	r2, [r3, #24]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f022 0210 	bic.w	r2, r2, #16
 8001c54:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001c56:	6a3b      	ldr	r3, [r7, #32]
 8001c58:	6a1b      	ldr	r3, [r3, #32]
 8001c5a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8001c5c:	69bb      	ldr	r3, [r7, #24]
 8001c5e:	f003 020f 	and.w	r2, r3, #15
 8001c62:	4613      	mov	r3, r2
 8001c64:	00db      	lsls	r3, r3, #3
 8001c66:	4413      	add	r3, r2
 8001c68:	009b      	lsls	r3, r3, #2
 8001c6a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001c6e:	687a      	ldr	r2, [r7, #4]
 8001c70:	4413      	add	r3, r2
 8001c72:	3304      	adds	r3, #4
 8001c74:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001c76:	69bb      	ldr	r3, [r7, #24]
 8001c78:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001c7c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001c80:	d124      	bne.n	8001ccc <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001c82:	69ba      	ldr	r2, [r7, #24]
 8001c84:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8001c88:	4013      	ands	r3, r2
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d035      	beq.n	8001cfa <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001c8e:	697b      	ldr	r3, [r7, #20]
 8001c90:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001c92:	69bb      	ldr	r3, [r7, #24]
 8001c94:	091b      	lsrs	r3, r3, #4
 8001c96:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001c98:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001c9c:	b29b      	uxth	r3, r3
 8001c9e:	461a      	mov	r2, r3
 8001ca0:	6a38      	ldr	r0, [r7, #32]
 8001ca2:	f004 fe51 	bl	8006948 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	68da      	ldr	r2, [r3, #12]
 8001caa:	69bb      	ldr	r3, [r7, #24]
 8001cac:	091b      	lsrs	r3, r3, #4
 8001cae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001cb2:	441a      	add	r2, r3
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	695a      	ldr	r2, [r3, #20]
 8001cbc:	69bb      	ldr	r3, [r7, #24]
 8001cbe:	091b      	lsrs	r3, r3, #4
 8001cc0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001cc4:	441a      	add	r2, r3
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	615a      	str	r2, [r3, #20]
 8001cca:	e016      	b.n	8001cfa <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8001ccc:	69bb      	ldr	r3, [r7, #24]
 8001cce:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001cd2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001cd6:	d110      	bne.n	8001cfa <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001cde:	2208      	movs	r2, #8
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	6a38      	ldr	r0, [r7, #32]
 8001ce4:	f004 fe30 	bl	8006948 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	695a      	ldr	r2, [r3, #20]
 8001cec:	69bb      	ldr	r3, [r7, #24]
 8001cee:	091b      	lsrs	r3, r3, #4
 8001cf0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001cf4:	441a      	add	r2, r3
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	699a      	ldr	r2, [r3, #24]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f042 0210 	orr.w	r2, r2, #16
 8001d08:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f004 ffae 	bl	8006c70 <USB_ReadInterrupts>
 8001d14:	4603      	mov	r3, r0
 8001d16:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001d1a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001d1e:	f040 80a7 	bne.w	8001e70 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001d22:	2300      	movs	r3, #0
 8001d24:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f004 ffb3 	bl	8006c96 <USB_ReadDevAllOutEpInterrupt>
 8001d30:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8001d32:	e099      	b.n	8001e68 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001d34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d36:	f003 0301 	and.w	r3, r3, #1
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	f000 808e 	beq.w	8001e5c <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d46:	b2d2      	uxtb	r2, r2
 8001d48:	4611      	mov	r1, r2
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f004 ffd7 	bl	8006cfe <USB_ReadDevOutEPInterrupt>
 8001d50:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	f003 0301 	and.w	r3, r3, #1
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d00c      	beq.n	8001d76 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d5e:	015a      	lsls	r2, r3, #5
 8001d60:	69fb      	ldr	r3, [r7, #28]
 8001d62:	4413      	add	r3, r2
 8001d64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001d68:	461a      	mov	r2, r3
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001d6e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001d70:	6878      	ldr	r0, [r7, #4]
 8001d72:	f000 fed1 	bl	8002b18 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001d76:	693b      	ldr	r3, [r7, #16]
 8001d78:	f003 0308 	and.w	r3, r3, #8
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d00c      	beq.n	8001d9a <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d82:	015a      	lsls	r2, r3, #5
 8001d84:	69fb      	ldr	r3, [r7, #28]
 8001d86:	4413      	add	r3, r2
 8001d88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001d8c:	461a      	mov	r2, r3
 8001d8e:	2308      	movs	r3, #8
 8001d90:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001d92:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001d94:	6878      	ldr	r0, [r7, #4]
 8001d96:	f000 ffa7 	bl	8002ce8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	f003 0310 	and.w	r3, r3, #16
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d008      	beq.n	8001db6 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001da6:	015a      	lsls	r2, r3, #5
 8001da8:	69fb      	ldr	r3, [r7, #28]
 8001daa:	4413      	add	r3, r2
 8001dac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001db0:	461a      	mov	r2, r3
 8001db2:	2310      	movs	r3, #16
 8001db4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8001db6:	693b      	ldr	r3, [r7, #16]
 8001db8:	f003 0302 	and.w	r3, r3, #2
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d030      	beq.n	8001e22 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8001dc0:	6a3b      	ldr	r3, [r7, #32]
 8001dc2:	695b      	ldr	r3, [r3, #20]
 8001dc4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dc8:	2b80      	cmp	r3, #128	@ 0x80
 8001dca:	d109      	bne.n	8001de0 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8001dcc:	69fb      	ldr	r3, [r7, #28]
 8001dce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	69fa      	ldr	r2, [r7, #28]
 8001dd6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001dda:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001dde:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8001de0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001de2:	4613      	mov	r3, r2
 8001de4:	00db      	lsls	r3, r3, #3
 8001de6:	4413      	add	r3, r2
 8001de8:	009b      	lsls	r3, r3, #2
 8001dea:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001dee:	687a      	ldr	r2, [r7, #4]
 8001df0:	4413      	add	r3, r2
 8001df2:	3304      	adds	r3, #4
 8001df4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001df6:	697b      	ldr	r3, [r7, #20]
 8001df8:	78db      	ldrb	r3, [r3, #3]
 8001dfa:	2b01      	cmp	r3, #1
 8001dfc:	d108      	bne.n	8001e10 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8001dfe:	697b      	ldr	r3, [r7, #20]
 8001e00:	2200      	movs	r2, #0
 8001e02:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e06:	b2db      	uxtb	r3, r3
 8001e08:	4619      	mov	r1, r3
 8001e0a:	6878      	ldr	r0, [r7, #4]
 8001e0c:	f00a fdb8 	bl	800c980 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8001e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e12:	015a      	lsls	r2, r3, #5
 8001e14:	69fb      	ldr	r3, [r7, #28]
 8001e16:	4413      	add	r3, r2
 8001e18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001e1c:	461a      	mov	r2, r3
 8001e1e:	2302      	movs	r3, #2
 8001e20:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001e22:	693b      	ldr	r3, [r7, #16]
 8001e24:	f003 0320 	and.w	r3, r3, #32
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d008      	beq.n	8001e3e <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e2e:	015a      	lsls	r2, r3, #5
 8001e30:	69fb      	ldr	r3, [r7, #28]
 8001e32:	4413      	add	r3, r2
 8001e34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001e38:	461a      	mov	r2, r3
 8001e3a:	2320      	movs	r3, #32
 8001e3c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d009      	beq.n	8001e5c <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001e48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e4a:	015a      	lsls	r2, r3, #5
 8001e4c:	69fb      	ldr	r3, [r7, #28]
 8001e4e:	4413      	add	r3, r2
 8001e50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001e54:	461a      	mov	r2, r3
 8001e56:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e5a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8001e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e5e:	3301      	adds	r3, #1
 8001e60:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001e62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e64:	085b      	lsrs	r3, r3, #1
 8001e66:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001e68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	f47f af62 	bne.w	8001d34 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4618      	mov	r0, r3
 8001e76:	f004 fefb 	bl	8006c70 <USB_ReadInterrupts>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e80:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001e84:	f040 80db 	bne.w	800203e <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f004 ff1c 	bl	8006cca <USB_ReadDevAllInEpInterrupt>
 8001e92:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8001e94:	2300      	movs	r3, #0
 8001e96:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8001e98:	e0cd      	b.n	8002036 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001e9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e9c:	f003 0301 	and.w	r3, r3, #1
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	f000 80c2 	beq.w	800202a <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001eac:	b2d2      	uxtb	r2, r2
 8001eae:	4611      	mov	r1, r2
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f004 ff42 	bl	8006d3a <USB_ReadDevInEPInterrupt>
 8001eb6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001eb8:	693b      	ldr	r3, [r7, #16]
 8001eba:	f003 0301 	and.w	r3, r3, #1
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d057      	beq.n	8001f72 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ec4:	f003 030f 	and.w	r3, r3, #15
 8001ec8:	2201      	movs	r2, #1
 8001eca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ece:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001ed0:	69fb      	ldr	r3, [r7, #28]
 8001ed2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001ed6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	43db      	mvns	r3, r3
 8001edc:	69f9      	ldr	r1, [r7, #28]
 8001ede:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ee8:	015a      	lsls	r2, r3, #5
 8001eea:	69fb      	ldr	r3, [r7, #28]
 8001eec:	4413      	add	r3, r2
 8001eee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001ef2:	461a      	mov	r2, r3
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	799b      	ldrb	r3, [r3, #6]
 8001efc:	2b01      	cmp	r3, #1
 8001efe:	d132      	bne.n	8001f66 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8001f00:	6879      	ldr	r1, [r7, #4]
 8001f02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f04:	4613      	mov	r3, r2
 8001f06:	00db      	lsls	r3, r3, #3
 8001f08:	4413      	add	r3, r2
 8001f0a:	009b      	lsls	r3, r3, #2
 8001f0c:	440b      	add	r3, r1
 8001f0e:	3320      	adds	r3, #32
 8001f10:	6819      	ldr	r1, [r3, #0]
 8001f12:	6878      	ldr	r0, [r7, #4]
 8001f14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f16:	4613      	mov	r3, r2
 8001f18:	00db      	lsls	r3, r3, #3
 8001f1a:	4413      	add	r3, r2
 8001f1c:	009b      	lsls	r3, r3, #2
 8001f1e:	4403      	add	r3, r0
 8001f20:	331c      	adds	r3, #28
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4419      	add	r1, r3
 8001f26:	6878      	ldr	r0, [r7, #4]
 8001f28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f2a:	4613      	mov	r3, r2
 8001f2c:	00db      	lsls	r3, r3, #3
 8001f2e:	4413      	add	r3, r2
 8001f30:	009b      	lsls	r3, r3, #2
 8001f32:	4403      	add	r3, r0
 8001f34:	3320      	adds	r3, #32
 8001f36:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8001f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d113      	bne.n	8001f66 <HAL_PCD_IRQHandler+0x3a2>
 8001f3e:	6879      	ldr	r1, [r7, #4]
 8001f40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f42:	4613      	mov	r3, r2
 8001f44:	00db      	lsls	r3, r3, #3
 8001f46:	4413      	add	r3, r2
 8001f48:	009b      	lsls	r3, r3, #2
 8001f4a:	440b      	add	r3, r1
 8001f4c:	3324      	adds	r3, #36	@ 0x24
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d108      	bne.n	8001f66 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6818      	ldr	r0, [r3, #0]
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001f5e:	461a      	mov	r2, r3
 8001f60:	2101      	movs	r1, #1
 8001f62:	f004 ff4b 	bl	8006dfc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8001f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f68:	b2db      	uxtb	r3, r3
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	6878      	ldr	r0, [r7, #4]
 8001f6e:	f00a fc82 	bl	800c876 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	f003 0308 	and.w	r3, r3, #8
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d008      	beq.n	8001f8e <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f7e:	015a      	lsls	r2, r3, #5
 8001f80:	69fb      	ldr	r3, [r7, #28]
 8001f82:	4413      	add	r3, r2
 8001f84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001f88:	461a      	mov	r2, r3
 8001f8a:	2308      	movs	r3, #8
 8001f8c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001f8e:	693b      	ldr	r3, [r7, #16]
 8001f90:	f003 0310 	and.w	r3, r3, #16
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d008      	beq.n	8001faa <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f9a:	015a      	lsls	r2, r3, #5
 8001f9c:	69fb      	ldr	r3, [r7, #28]
 8001f9e:	4413      	add	r3, r2
 8001fa0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001fa4:	461a      	mov	r2, r3
 8001fa6:	2310      	movs	r3, #16
 8001fa8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d008      	beq.n	8001fc6 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8001fb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fb6:	015a      	lsls	r2, r3, #5
 8001fb8:	69fb      	ldr	r3, [r7, #28]
 8001fba:	4413      	add	r3, r2
 8001fbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001fc0:	461a      	mov	r2, r3
 8001fc2:	2340      	movs	r3, #64	@ 0x40
 8001fc4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001fc6:	693b      	ldr	r3, [r7, #16]
 8001fc8:	f003 0302 	and.w	r3, r3, #2
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d023      	beq.n	8002018 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8001fd0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001fd2:	6a38      	ldr	r0, [r7, #32]
 8001fd4:	f003 ff2a 	bl	8005e2c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8001fd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fda:	4613      	mov	r3, r2
 8001fdc:	00db      	lsls	r3, r3, #3
 8001fde:	4413      	add	r3, r2
 8001fe0:	009b      	lsls	r3, r3, #2
 8001fe2:	3310      	adds	r3, #16
 8001fe4:	687a      	ldr	r2, [r7, #4]
 8001fe6:	4413      	add	r3, r2
 8001fe8:	3304      	adds	r3, #4
 8001fea:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	78db      	ldrb	r3, [r3, #3]
 8001ff0:	2b01      	cmp	r3, #1
 8001ff2:	d108      	bne.n	8002006 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	4619      	mov	r1, r3
 8002000:	6878      	ldr	r0, [r7, #4]
 8002002:	f00a fccf 	bl	800c9a4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002008:	015a      	lsls	r2, r3, #5
 800200a:	69fb      	ldr	r3, [r7, #28]
 800200c:	4413      	add	r3, r2
 800200e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002012:	461a      	mov	r2, r3
 8002014:	2302      	movs	r3, #2
 8002016:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002018:	693b      	ldr	r3, [r7, #16]
 800201a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800201e:	2b00      	cmp	r3, #0
 8002020:	d003      	beq.n	800202a <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002022:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002024:	6878      	ldr	r0, [r7, #4]
 8002026:	f000 fcea 	bl	80029fe <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800202a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800202c:	3301      	adds	r3, #1
 800202e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002030:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002032:	085b      	lsrs	r3, r3, #1
 8002034:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002036:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002038:	2b00      	cmp	r3, #0
 800203a:	f47f af2e 	bne.w	8001e9a <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4618      	mov	r0, r3
 8002044:	f004 fe14 	bl	8006c70 <USB_ReadInterrupts>
 8002048:	4603      	mov	r3, r0
 800204a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800204e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002052:	d122      	bne.n	800209a <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002054:	69fb      	ldr	r3, [r7, #28]
 8002056:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	69fa      	ldr	r2, [r7, #28]
 800205e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002062:	f023 0301 	bic.w	r3, r3, #1
 8002066:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800206e:	2b01      	cmp	r3, #1
 8002070:	d108      	bne.n	8002084 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2200      	movs	r2, #0
 8002076:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800207a:	2100      	movs	r1, #0
 800207c:	6878      	ldr	r0, [r7, #4]
 800207e:	f00a fe4d 	bl	800cd1c <HAL_PCDEx_LPM_Callback>
 8002082:	e002      	b.n	800208a <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002084:	6878      	ldr	r0, [r7, #4]
 8002086:	f00a fc6d 	bl	800c964 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	695a      	ldr	r2, [r3, #20]
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8002098:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4618      	mov	r0, r3
 80020a0:	f004 fde6 	bl	8006c70 <USB_ReadInterrupts>
 80020a4:	4603      	mov	r3, r0
 80020a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80020aa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80020ae:	d112      	bne.n	80020d6 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80020b0:	69fb      	ldr	r3, [r7, #28]
 80020b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80020b6:	689b      	ldr	r3, [r3, #8]
 80020b8:	f003 0301 	and.w	r3, r3, #1
 80020bc:	2b01      	cmp	r3, #1
 80020be:	d102      	bne.n	80020c6 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80020c0:	6878      	ldr	r0, [r7, #4]
 80020c2:	f00a fc29 	bl	800c918 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	695a      	ldr	r2, [r3, #20]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80020d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4618      	mov	r0, r3
 80020dc:	f004 fdc8 	bl	8006c70 <USB_ReadInterrupts>
 80020e0:	4603      	mov	r3, r0
 80020e2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80020e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80020ea:	d121      	bne.n	8002130 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	695a      	ldr	r2, [r3, #20]
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 80020fa:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002102:	2b00      	cmp	r3, #0
 8002104:	d111      	bne.n	800212a <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2201      	movs	r2, #1
 800210a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002114:	089b      	lsrs	r3, r3, #2
 8002116:	f003 020f 	and.w	r2, r3, #15
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002120:	2101      	movs	r1, #1
 8002122:	6878      	ldr	r0, [r7, #4]
 8002124:	f00a fdfa 	bl	800cd1c <HAL_PCDEx_LPM_Callback>
 8002128:	e002      	b.n	8002130 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800212a:	6878      	ldr	r0, [r7, #4]
 800212c:	f00a fbf4 	bl	800c918 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4618      	mov	r0, r3
 8002136:	f004 fd9b 	bl	8006c70 <USB_ReadInterrupts>
 800213a:	4603      	mov	r3, r0
 800213c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002140:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002144:	f040 80b7 	bne.w	80022b6 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002148:	69fb      	ldr	r3, [r7, #28]
 800214a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	69fa      	ldr	r2, [r7, #28]
 8002152:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002156:	f023 0301 	bic.w	r3, r3, #1
 800215a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	2110      	movs	r1, #16
 8002162:	4618      	mov	r0, r3
 8002164:	f003 fe62 	bl	8005e2c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002168:	2300      	movs	r3, #0
 800216a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800216c:	e046      	b.n	80021fc <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800216e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002170:	015a      	lsls	r2, r3, #5
 8002172:	69fb      	ldr	r3, [r7, #28]
 8002174:	4413      	add	r3, r2
 8002176:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800217a:	461a      	mov	r2, r3
 800217c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002180:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002182:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002184:	015a      	lsls	r2, r3, #5
 8002186:	69fb      	ldr	r3, [r7, #28]
 8002188:	4413      	add	r3, r2
 800218a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002192:	0151      	lsls	r1, r2, #5
 8002194:	69fa      	ldr	r2, [r7, #28]
 8002196:	440a      	add	r2, r1
 8002198:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800219c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80021a0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80021a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021a4:	015a      	lsls	r2, r3, #5
 80021a6:	69fb      	ldr	r3, [r7, #28]
 80021a8:	4413      	add	r3, r2
 80021aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80021ae:	461a      	mov	r2, r3
 80021b0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80021b4:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80021b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021b8:	015a      	lsls	r2, r3, #5
 80021ba:	69fb      	ldr	r3, [r7, #28]
 80021bc:	4413      	add	r3, r2
 80021be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80021c6:	0151      	lsls	r1, r2, #5
 80021c8:	69fa      	ldr	r2, [r7, #28]
 80021ca:	440a      	add	r2, r1
 80021cc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80021d0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80021d4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80021d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021d8:	015a      	lsls	r2, r3, #5
 80021da:	69fb      	ldr	r3, [r7, #28]
 80021dc:	4413      	add	r3, r2
 80021de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80021e6:	0151      	lsls	r1, r2, #5
 80021e8:	69fa      	ldr	r2, [r7, #28]
 80021ea:	440a      	add	r2, r1
 80021ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80021f0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80021f4:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80021f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021f8:	3301      	adds	r3, #1
 80021fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	791b      	ldrb	r3, [r3, #4]
 8002200:	461a      	mov	r2, r3
 8002202:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002204:	4293      	cmp	r3, r2
 8002206:	d3b2      	bcc.n	800216e <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002208:	69fb      	ldr	r3, [r7, #28]
 800220a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800220e:	69db      	ldr	r3, [r3, #28]
 8002210:	69fa      	ldr	r2, [r7, #28]
 8002212:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002216:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800221a:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	7bdb      	ldrb	r3, [r3, #15]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d016      	beq.n	8002252 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002224:	69fb      	ldr	r3, [r7, #28]
 8002226:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800222a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800222e:	69fa      	ldr	r2, [r7, #28]
 8002230:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002234:	f043 030b 	orr.w	r3, r3, #11
 8002238:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800223c:	69fb      	ldr	r3, [r7, #28]
 800223e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002242:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002244:	69fa      	ldr	r2, [r7, #28]
 8002246:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800224a:	f043 030b 	orr.w	r3, r3, #11
 800224e:	6453      	str	r3, [r2, #68]	@ 0x44
 8002250:	e015      	b.n	800227e <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002258:	695a      	ldr	r2, [r3, #20]
 800225a:	69fb      	ldr	r3, [r7, #28]
 800225c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002260:	4619      	mov	r1, r3
 8002262:	f242 032b 	movw	r3, #8235	@ 0x202b
 8002266:	4313      	orrs	r3, r2
 8002268:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800226a:	69fb      	ldr	r3, [r7, #28]
 800226c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002270:	691b      	ldr	r3, [r3, #16]
 8002272:	69fa      	ldr	r2, [r7, #28]
 8002274:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002278:	f043 030b 	orr.w	r3, r3, #11
 800227c:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800227e:	69fb      	ldr	r3, [r7, #28]
 8002280:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	69fa      	ldr	r2, [r7, #28]
 8002288:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800228c:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002290:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6818      	ldr	r0, [r3, #0]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80022a0:	461a      	mov	r2, r3
 80022a2:	f004 fdab 	bl	8006dfc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	695a      	ldr	r2, [r3, #20]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80022b4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4618      	mov	r0, r3
 80022bc:	f004 fcd8 	bl	8006c70 <USB_ReadInterrupts>
 80022c0:	4603      	mov	r3, r0
 80022c2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80022c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80022ca:	d123      	bne.n	8002314 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4618      	mov	r0, r3
 80022d2:	f004 fd6f 	bl	8006db4 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4618      	mov	r0, r3
 80022dc:	f003 fe1f 	bl	8005f1e <USB_GetDevSpeed>
 80022e0:	4603      	mov	r3, r0
 80022e2:	461a      	mov	r2, r3
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681c      	ldr	r4, [r3, #0]
 80022ec:	f001 fab2 	bl	8003854 <HAL_RCC_GetHCLKFreq>
 80022f0:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80022f6:	461a      	mov	r2, r3
 80022f8:	4620      	mov	r0, r4
 80022fa:	f003 fb17 	bl	800592c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80022fe:	6878      	ldr	r0, [r7, #4]
 8002300:	f00a fae1 	bl	800c8c6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	695a      	ldr	r2, [r3, #20]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002312:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4618      	mov	r0, r3
 800231a:	f004 fca9 	bl	8006c70 <USB_ReadInterrupts>
 800231e:	4603      	mov	r3, r0
 8002320:	f003 0308 	and.w	r3, r3, #8
 8002324:	2b08      	cmp	r3, #8
 8002326:	d10a      	bne.n	800233e <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002328:	6878      	ldr	r0, [r7, #4]
 800232a:	f00a fabe 	bl	800c8aa <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	695a      	ldr	r2, [r3, #20]
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f002 0208 	and.w	r2, r2, #8
 800233c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4618      	mov	r0, r3
 8002344:	f004 fc94 	bl	8006c70 <USB_ReadInterrupts>
 8002348:	4603      	mov	r3, r0
 800234a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800234e:	2b80      	cmp	r3, #128	@ 0x80
 8002350:	d123      	bne.n	800239a <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002352:	6a3b      	ldr	r3, [r7, #32]
 8002354:	699b      	ldr	r3, [r3, #24]
 8002356:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800235a:	6a3b      	ldr	r3, [r7, #32]
 800235c:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800235e:	2301      	movs	r3, #1
 8002360:	627b      	str	r3, [r7, #36]	@ 0x24
 8002362:	e014      	b.n	800238e <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002364:	6879      	ldr	r1, [r7, #4]
 8002366:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002368:	4613      	mov	r3, r2
 800236a:	00db      	lsls	r3, r3, #3
 800236c:	4413      	add	r3, r2
 800236e:	009b      	lsls	r3, r3, #2
 8002370:	440b      	add	r3, r1
 8002372:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002376:	781b      	ldrb	r3, [r3, #0]
 8002378:	2b01      	cmp	r3, #1
 800237a:	d105      	bne.n	8002388 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800237c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800237e:	b2db      	uxtb	r3, r3
 8002380:	4619      	mov	r1, r3
 8002382:	6878      	ldr	r0, [r7, #4]
 8002384:	f000 fb0a 	bl	800299c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800238a:	3301      	adds	r3, #1
 800238c:	627b      	str	r3, [r7, #36]	@ 0x24
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	791b      	ldrb	r3, [r3, #4]
 8002392:	461a      	mov	r2, r3
 8002394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002396:	4293      	cmp	r3, r2
 8002398:	d3e4      	bcc.n	8002364 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4618      	mov	r0, r3
 80023a0:	f004 fc66 	bl	8006c70 <USB_ReadInterrupts>
 80023a4:	4603      	mov	r3, r0
 80023a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80023ae:	d13c      	bne.n	800242a <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80023b0:	2301      	movs	r3, #1
 80023b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80023b4:	e02b      	b.n	800240e <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80023b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023b8:	015a      	lsls	r2, r3, #5
 80023ba:	69fb      	ldr	r3, [r7, #28]
 80023bc:	4413      	add	r3, r2
 80023be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80023c6:	6879      	ldr	r1, [r7, #4]
 80023c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023ca:	4613      	mov	r3, r2
 80023cc:	00db      	lsls	r3, r3, #3
 80023ce:	4413      	add	r3, r2
 80023d0:	009b      	lsls	r3, r3, #2
 80023d2:	440b      	add	r3, r1
 80023d4:	3318      	adds	r3, #24
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d115      	bne.n	8002408 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80023dc:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80023de:	2b00      	cmp	r3, #0
 80023e0:	da12      	bge.n	8002408 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80023e2:	6879      	ldr	r1, [r7, #4]
 80023e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023e6:	4613      	mov	r3, r2
 80023e8:	00db      	lsls	r3, r3, #3
 80023ea:	4413      	add	r3, r2
 80023ec:	009b      	lsls	r3, r3, #2
 80023ee:	440b      	add	r3, r1
 80023f0:	3317      	adds	r3, #23
 80023f2:	2201      	movs	r2, #1
 80023f4:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80023f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80023fe:	b2db      	uxtb	r3, r3
 8002400:	4619      	mov	r1, r3
 8002402:	6878      	ldr	r0, [r7, #4]
 8002404:	f000 faca 	bl	800299c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800240a:	3301      	adds	r3, #1
 800240c:	627b      	str	r3, [r7, #36]	@ 0x24
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	791b      	ldrb	r3, [r3, #4]
 8002412:	461a      	mov	r2, r3
 8002414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002416:	4293      	cmp	r3, r2
 8002418:	d3cd      	bcc.n	80023b6 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	695a      	ldr	r2, [r3, #20]
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002428:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4618      	mov	r0, r3
 8002430:	f004 fc1e 	bl	8006c70 <USB_ReadInterrupts>
 8002434:	4603      	mov	r3, r0
 8002436:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800243a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800243e:	d156      	bne.n	80024ee <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002440:	2301      	movs	r3, #1
 8002442:	627b      	str	r3, [r7, #36]	@ 0x24
 8002444:	e045      	b.n	80024d2 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002448:	015a      	lsls	r2, r3, #5
 800244a:	69fb      	ldr	r3, [r7, #28]
 800244c:	4413      	add	r3, r2
 800244e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002456:	6879      	ldr	r1, [r7, #4]
 8002458:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800245a:	4613      	mov	r3, r2
 800245c:	00db      	lsls	r3, r3, #3
 800245e:	4413      	add	r3, r2
 8002460:	009b      	lsls	r3, r3, #2
 8002462:	440b      	add	r3, r1
 8002464:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002468:	781b      	ldrb	r3, [r3, #0]
 800246a:	2b01      	cmp	r3, #1
 800246c:	d12e      	bne.n	80024cc <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800246e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002470:	2b00      	cmp	r3, #0
 8002472:	da2b      	bge.n	80024cc <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8002474:	69bb      	ldr	r3, [r7, #24]
 8002476:	0c1a      	lsrs	r2, r3, #16
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800247e:	4053      	eors	r3, r2
 8002480:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002484:	2b00      	cmp	r3, #0
 8002486:	d121      	bne.n	80024cc <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002488:	6879      	ldr	r1, [r7, #4]
 800248a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800248c:	4613      	mov	r3, r2
 800248e:	00db      	lsls	r3, r3, #3
 8002490:	4413      	add	r3, r2
 8002492:	009b      	lsls	r3, r3, #2
 8002494:	440b      	add	r3, r1
 8002496:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800249a:	2201      	movs	r2, #1
 800249c:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800249e:	6a3b      	ldr	r3, [r7, #32]
 80024a0:	699b      	ldr	r3, [r3, #24]
 80024a2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80024a6:	6a3b      	ldr	r3, [r7, #32]
 80024a8:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80024aa:	6a3b      	ldr	r3, [r7, #32]
 80024ac:	695b      	ldr	r3, [r3, #20]
 80024ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d10a      	bne.n	80024cc <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80024b6:	69fb      	ldr	r3, [r7, #28]
 80024b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	69fa      	ldr	r2, [r7, #28]
 80024c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80024c4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80024c8:	6053      	str	r3, [r2, #4]
            break;
 80024ca:	e008      	b.n	80024de <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80024cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ce:	3301      	adds	r3, #1
 80024d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	791b      	ldrb	r3, [r3, #4]
 80024d6:	461a      	mov	r2, r3
 80024d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024da:	4293      	cmp	r3, r2
 80024dc:	d3b3      	bcc.n	8002446 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	695a      	ldr	r2, [r3, #20]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80024ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4618      	mov	r0, r3
 80024f4:	f004 fbbc 	bl	8006c70 <USB_ReadInterrupts>
 80024f8:	4603      	mov	r3, r0
 80024fa:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80024fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002502:	d10a      	bne.n	800251a <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002504:	6878      	ldr	r0, [r7, #4]
 8002506:	f00a fa5f 	bl	800c9c8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	695a      	ldr	r2, [r3, #20]
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002518:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4618      	mov	r0, r3
 8002520:	f004 fba6 	bl	8006c70 <USB_ReadInterrupts>
 8002524:	4603      	mov	r3, r0
 8002526:	f003 0304 	and.w	r3, r3, #4
 800252a:	2b04      	cmp	r3, #4
 800252c:	d115      	bne.n	800255a <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002536:	69bb      	ldr	r3, [r7, #24]
 8002538:	f003 0304 	and.w	r3, r3, #4
 800253c:	2b00      	cmp	r3, #0
 800253e:	d002      	beq.n	8002546 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002540:	6878      	ldr	r0, [r7, #4]
 8002542:	f00a fa4f 	bl	800c9e4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	6859      	ldr	r1, [r3, #4]
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	69ba      	ldr	r2, [r7, #24]
 8002552:	430a      	orrs	r2, r1
 8002554:	605a      	str	r2, [r3, #4]
 8002556:	e000      	b.n	800255a <HAL_PCD_IRQHandler+0x996>
      return;
 8002558:	bf00      	nop
    }
  }
}
 800255a:	3734      	adds	r7, #52	@ 0x34
 800255c:	46bd      	mov	sp, r7
 800255e:	bd90      	pop	{r4, r7, pc}

08002560 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
 8002568:	460b      	mov	r3, r1
 800256a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002572:	2b01      	cmp	r3, #1
 8002574:	d101      	bne.n	800257a <HAL_PCD_SetAddress+0x1a>
 8002576:	2302      	movs	r3, #2
 8002578:	e012      	b.n	80025a0 <HAL_PCD_SetAddress+0x40>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2201      	movs	r2, #1
 800257e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	78fa      	ldrb	r2, [r7, #3]
 8002586:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	78fa      	ldrb	r2, [r7, #3]
 800258e:	4611      	mov	r1, r2
 8002590:	4618      	mov	r0, r3
 8002592:	f004 fb05 	bl	8006ba0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2200      	movs	r2, #0
 800259a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800259e:	2300      	movs	r3, #0
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	3708      	adds	r7, #8
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}

080025a8 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b084      	sub	sp, #16
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
 80025b0:	4608      	mov	r0, r1
 80025b2:	4611      	mov	r1, r2
 80025b4:	461a      	mov	r2, r3
 80025b6:	4603      	mov	r3, r0
 80025b8:	70fb      	strb	r3, [r7, #3]
 80025ba:	460b      	mov	r3, r1
 80025bc:	803b      	strh	r3, [r7, #0]
 80025be:	4613      	mov	r3, r2
 80025c0:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80025c2:	2300      	movs	r3, #0
 80025c4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80025c6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	da0f      	bge.n	80025ee <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80025ce:	78fb      	ldrb	r3, [r7, #3]
 80025d0:	f003 020f 	and.w	r2, r3, #15
 80025d4:	4613      	mov	r3, r2
 80025d6:	00db      	lsls	r3, r3, #3
 80025d8:	4413      	add	r3, r2
 80025da:	009b      	lsls	r3, r3, #2
 80025dc:	3310      	adds	r3, #16
 80025de:	687a      	ldr	r2, [r7, #4]
 80025e0:	4413      	add	r3, r2
 80025e2:	3304      	adds	r3, #4
 80025e4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	2201      	movs	r2, #1
 80025ea:	705a      	strb	r2, [r3, #1]
 80025ec:	e00f      	b.n	800260e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80025ee:	78fb      	ldrb	r3, [r7, #3]
 80025f0:	f003 020f 	and.w	r2, r3, #15
 80025f4:	4613      	mov	r3, r2
 80025f6:	00db      	lsls	r3, r3, #3
 80025f8:	4413      	add	r3, r2
 80025fa:	009b      	lsls	r3, r3, #2
 80025fc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002600:	687a      	ldr	r2, [r7, #4]
 8002602:	4413      	add	r3, r2
 8002604:	3304      	adds	r3, #4
 8002606:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	2200      	movs	r2, #0
 800260c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800260e:	78fb      	ldrb	r3, [r7, #3]
 8002610:	f003 030f 	and.w	r3, r3, #15
 8002614:	b2da      	uxtb	r2, r3
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800261a:	883b      	ldrh	r3, [r7, #0]
 800261c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	78ba      	ldrb	r2, [r7, #2]
 8002628:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	785b      	ldrb	r3, [r3, #1]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d004      	beq.n	800263c <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	781b      	ldrb	r3, [r3, #0]
 8002636:	461a      	mov	r2, r3
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800263c:	78bb      	ldrb	r3, [r7, #2]
 800263e:	2b02      	cmp	r3, #2
 8002640:	d102      	bne.n	8002648 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	2200      	movs	r2, #0
 8002646:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800264e:	2b01      	cmp	r3, #1
 8002650:	d101      	bne.n	8002656 <HAL_PCD_EP_Open+0xae>
 8002652:	2302      	movs	r3, #2
 8002654:	e00e      	b.n	8002674 <HAL_PCD_EP_Open+0xcc>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2201      	movs	r2, #1
 800265a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	68f9      	ldr	r1, [r7, #12]
 8002664:	4618      	mov	r0, r3
 8002666:	f003 fc7f 	bl	8005f68 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2200      	movs	r2, #0
 800266e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8002672:	7afb      	ldrb	r3, [r7, #11]
}
 8002674:	4618      	mov	r0, r3
 8002676:	3710      	adds	r7, #16
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}

0800267c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b084      	sub	sp, #16
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
 8002684:	460b      	mov	r3, r1
 8002686:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002688:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800268c:	2b00      	cmp	r3, #0
 800268e:	da0f      	bge.n	80026b0 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002690:	78fb      	ldrb	r3, [r7, #3]
 8002692:	f003 020f 	and.w	r2, r3, #15
 8002696:	4613      	mov	r3, r2
 8002698:	00db      	lsls	r3, r3, #3
 800269a:	4413      	add	r3, r2
 800269c:	009b      	lsls	r3, r3, #2
 800269e:	3310      	adds	r3, #16
 80026a0:	687a      	ldr	r2, [r7, #4]
 80026a2:	4413      	add	r3, r2
 80026a4:	3304      	adds	r3, #4
 80026a6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	2201      	movs	r2, #1
 80026ac:	705a      	strb	r2, [r3, #1]
 80026ae:	e00f      	b.n	80026d0 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80026b0:	78fb      	ldrb	r3, [r7, #3]
 80026b2:	f003 020f 	and.w	r2, r3, #15
 80026b6:	4613      	mov	r3, r2
 80026b8:	00db      	lsls	r3, r3, #3
 80026ba:	4413      	add	r3, r2
 80026bc:	009b      	lsls	r3, r3, #2
 80026be:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80026c2:	687a      	ldr	r2, [r7, #4]
 80026c4:	4413      	add	r3, r2
 80026c6:	3304      	adds	r3, #4
 80026c8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	2200      	movs	r2, #0
 80026ce:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80026d0:	78fb      	ldrb	r3, [r7, #3]
 80026d2:	f003 030f 	and.w	r3, r3, #15
 80026d6:	b2da      	uxtb	r2, r3
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80026e2:	2b01      	cmp	r3, #1
 80026e4:	d101      	bne.n	80026ea <HAL_PCD_EP_Close+0x6e>
 80026e6:	2302      	movs	r3, #2
 80026e8:	e00e      	b.n	8002708 <HAL_PCD_EP_Close+0x8c>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2201      	movs	r2, #1
 80026ee:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	68f9      	ldr	r1, [r7, #12]
 80026f8:	4618      	mov	r0, r3
 80026fa:	f003 fcbd 	bl	8006078 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2200      	movs	r2, #0
 8002702:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8002706:	2300      	movs	r3, #0
}
 8002708:	4618      	mov	r0, r3
 800270a:	3710      	adds	r7, #16
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}

08002710 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b086      	sub	sp, #24
 8002714:	af00      	add	r7, sp, #0
 8002716:	60f8      	str	r0, [r7, #12]
 8002718:	607a      	str	r2, [r7, #4]
 800271a:	603b      	str	r3, [r7, #0]
 800271c:	460b      	mov	r3, r1
 800271e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002720:	7afb      	ldrb	r3, [r7, #11]
 8002722:	f003 020f 	and.w	r2, r3, #15
 8002726:	4613      	mov	r3, r2
 8002728:	00db      	lsls	r3, r3, #3
 800272a:	4413      	add	r3, r2
 800272c:	009b      	lsls	r3, r3, #2
 800272e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002732:	68fa      	ldr	r2, [r7, #12]
 8002734:	4413      	add	r3, r2
 8002736:	3304      	adds	r3, #4
 8002738:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	687a      	ldr	r2, [r7, #4]
 800273e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	683a      	ldr	r2, [r7, #0]
 8002744:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	2200      	movs	r2, #0
 800274a:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	2200      	movs	r2, #0
 8002750:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002752:	7afb      	ldrb	r3, [r7, #11]
 8002754:	f003 030f 	and.w	r3, r3, #15
 8002758:	b2da      	uxtb	r2, r3
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	799b      	ldrb	r3, [r3, #6]
 8002762:	2b01      	cmp	r3, #1
 8002764:	d102      	bne.n	800276c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002766:	687a      	ldr	r2, [r7, #4]
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	6818      	ldr	r0, [r3, #0]
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	799b      	ldrb	r3, [r3, #6]
 8002774:	461a      	mov	r2, r3
 8002776:	6979      	ldr	r1, [r7, #20]
 8002778:	f003 fd5a 	bl	8006230 <USB_EPStartXfer>

  return HAL_OK;
 800277c:	2300      	movs	r3, #0
}
 800277e:	4618      	mov	r0, r3
 8002780:	3718      	adds	r7, #24
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}

08002786 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8002786:	b480      	push	{r7}
 8002788:	b083      	sub	sp, #12
 800278a:	af00      	add	r7, sp, #0
 800278c:	6078      	str	r0, [r7, #4]
 800278e:	460b      	mov	r3, r1
 8002790:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002792:	78fb      	ldrb	r3, [r7, #3]
 8002794:	f003 020f 	and.w	r2, r3, #15
 8002798:	6879      	ldr	r1, [r7, #4]
 800279a:	4613      	mov	r3, r2
 800279c:	00db      	lsls	r3, r3, #3
 800279e:	4413      	add	r3, r2
 80027a0:	009b      	lsls	r3, r3, #2
 80027a2:	440b      	add	r3, r1
 80027a4:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80027a8:	681b      	ldr	r3, [r3, #0]
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	370c      	adds	r7, #12
 80027ae:	46bd      	mov	sp, r7
 80027b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b4:	4770      	bx	lr

080027b6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80027b6:	b580      	push	{r7, lr}
 80027b8:	b086      	sub	sp, #24
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	60f8      	str	r0, [r7, #12]
 80027be:	607a      	str	r2, [r7, #4]
 80027c0:	603b      	str	r3, [r7, #0]
 80027c2:	460b      	mov	r3, r1
 80027c4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80027c6:	7afb      	ldrb	r3, [r7, #11]
 80027c8:	f003 020f 	and.w	r2, r3, #15
 80027cc:	4613      	mov	r3, r2
 80027ce:	00db      	lsls	r3, r3, #3
 80027d0:	4413      	add	r3, r2
 80027d2:	009b      	lsls	r3, r3, #2
 80027d4:	3310      	adds	r3, #16
 80027d6:	68fa      	ldr	r2, [r7, #12]
 80027d8:	4413      	add	r3, r2
 80027da:	3304      	adds	r3, #4
 80027dc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80027de:	697b      	ldr	r3, [r7, #20]
 80027e0:	687a      	ldr	r2, [r7, #4]
 80027e2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	683a      	ldr	r2, [r7, #0]
 80027e8:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	2200      	movs	r2, #0
 80027ee:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80027f0:	697b      	ldr	r3, [r7, #20]
 80027f2:	2201      	movs	r2, #1
 80027f4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80027f6:	7afb      	ldrb	r3, [r7, #11]
 80027f8:	f003 030f 	and.w	r3, r3, #15
 80027fc:	b2da      	uxtb	r2, r3
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	799b      	ldrb	r3, [r3, #6]
 8002806:	2b01      	cmp	r3, #1
 8002808:	d102      	bne.n	8002810 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800280a:	687a      	ldr	r2, [r7, #4]
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	6818      	ldr	r0, [r3, #0]
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	799b      	ldrb	r3, [r3, #6]
 8002818:	461a      	mov	r2, r3
 800281a:	6979      	ldr	r1, [r7, #20]
 800281c:	f003 fd08 	bl	8006230 <USB_EPStartXfer>

  return HAL_OK;
 8002820:	2300      	movs	r3, #0
}
 8002822:	4618      	mov	r0, r3
 8002824:	3718      	adds	r7, #24
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}

0800282a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800282a:	b580      	push	{r7, lr}
 800282c:	b084      	sub	sp, #16
 800282e:	af00      	add	r7, sp, #0
 8002830:	6078      	str	r0, [r7, #4]
 8002832:	460b      	mov	r3, r1
 8002834:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002836:	78fb      	ldrb	r3, [r7, #3]
 8002838:	f003 030f 	and.w	r3, r3, #15
 800283c:	687a      	ldr	r2, [r7, #4]
 800283e:	7912      	ldrb	r2, [r2, #4]
 8002840:	4293      	cmp	r3, r2
 8002842:	d901      	bls.n	8002848 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002844:	2301      	movs	r3, #1
 8002846:	e04f      	b.n	80028e8 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002848:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800284c:	2b00      	cmp	r3, #0
 800284e:	da0f      	bge.n	8002870 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002850:	78fb      	ldrb	r3, [r7, #3]
 8002852:	f003 020f 	and.w	r2, r3, #15
 8002856:	4613      	mov	r3, r2
 8002858:	00db      	lsls	r3, r3, #3
 800285a:	4413      	add	r3, r2
 800285c:	009b      	lsls	r3, r3, #2
 800285e:	3310      	adds	r3, #16
 8002860:	687a      	ldr	r2, [r7, #4]
 8002862:	4413      	add	r3, r2
 8002864:	3304      	adds	r3, #4
 8002866:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	2201      	movs	r2, #1
 800286c:	705a      	strb	r2, [r3, #1]
 800286e:	e00d      	b.n	800288c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002870:	78fa      	ldrb	r2, [r7, #3]
 8002872:	4613      	mov	r3, r2
 8002874:	00db      	lsls	r3, r3, #3
 8002876:	4413      	add	r3, r2
 8002878:	009b      	lsls	r3, r3, #2
 800287a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800287e:	687a      	ldr	r2, [r7, #4]
 8002880:	4413      	add	r3, r2
 8002882:	3304      	adds	r3, #4
 8002884:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	2200      	movs	r2, #0
 800288a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	2201      	movs	r2, #1
 8002890:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002892:	78fb      	ldrb	r3, [r7, #3]
 8002894:	f003 030f 	and.w	r3, r3, #15
 8002898:	b2da      	uxtb	r2, r3
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	d101      	bne.n	80028ac <HAL_PCD_EP_SetStall+0x82>
 80028a8:	2302      	movs	r3, #2
 80028aa:	e01d      	b.n	80028e8 <HAL_PCD_EP_SetStall+0xbe>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2201      	movs	r2, #1
 80028b0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	68f9      	ldr	r1, [r7, #12]
 80028ba:	4618      	mov	r0, r3
 80028bc:	f004 f89c 	bl	80069f8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80028c0:	78fb      	ldrb	r3, [r7, #3]
 80028c2:	f003 030f 	and.w	r3, r3, #15
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d109      	bne.n	80028de <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6818      	ldr	r0, [r3, #0]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	7999      	ldrb	r1, [r3, #6]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80028d8:	461a      	mov	r2, r3
 80028da:	f004 fa8f 	bl	8006dfc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2200      	movs	r2, #0
 80028e2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80028e6:	2300      	movs	r3, #0
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	3710      	adds	r7, #16
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}

080028f0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b084      	sub	sp, #16
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
 80028f8:	460b      	mov	r3, r1
 80028fa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80028fc:	78fb      	ldrb	r3, [r7, #3]
 80028fe:	f003 030f 	and.w	r3, r3, #15
 8002902:	687a      	ldr	r2, [r7, #4]
 8002904:	7912      	ldrb	r2, [r2, #4]
 8002906:	4293      	cmp	r3, r2
 8002908:	d901      	bls.n	800290e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800290a:	2301      	movs	r3, #1
 800290c:	e042      	b.n	8002994 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800290e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002912:	2b00      	cmp	r3, #0
 8002914:	da0f      	bge.n	8002936 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002916:	78fb      	ldrb	r3, [r7, #3]
 8002918:	f003 020f 	and.w	r2, r3, #15
 800291c:	4613      	mov	r3, r2
 800291e:	00db      	lsls	r3, r3, #3
 8002920:	4413      	add	r3, r2
 8002922:	009b      	lsls	r3, r3, #2
 8002924:	3310      	adds	r3, #16
 8002926:	687a      	ldr	r2, [r7, #4]
 8002928:	4413      	add	r3, r2
 800292a:	3304      	adds	r3, #4
 800292c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2201      	movs	r2, #1
 8002932:	705a      	strb	r2, [r3, #1]
 8002934:	e00f      	b.n	8002956 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002936:	78fb      	ldrb	r3, [r7, #3]
 8002938:	f003 020f 	and.w	r2, r3, #15
 800293c:	4613      	mov	r3, r2
 800293e:	00db      	lsls	r3, r3, #3
 8002940:	4413      	add	r3, r2
 8002942:	009b      	lsls	r3, r3, #2
 8002944:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002948:	687a      	ldr	r2, [r7, #4]
 800294a:	4413      	add	r3, r2
 800294c:	3304      	adds	r3, #4
 800294e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	2200      	movs	r2, #0
 8002954:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	2200      	movs	r2, #0
 800295a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800295c:	78fb      	ldrb	r3, [r7, #3]
 800295e:	f003 030f 	and.w	r3, r3, #15
 8002962:	b2da      	uxtb	r2, r3
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800296e:	2b01      	cmp	r3, #1
 8002970:	d101      	bne.n	8002976 <HAL_PCD_EP_ClrStall+0x86>
 8002972:	2302      	movs	r3, #2
 8002974:	e00e      	b.n	8002994 <HAL_PCD_EP_ClrStall+0xa4>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2201      	movs	r2, #1
 800297a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	68f9      	ldr	r1, [r7, #12]
 8002984:	4618      	mov	r0, r3
 8002986:	f004 f8a5 	bl	8006ad4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2200      	movs	r2, #0
 800298e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002992:	2300      	movs	r3, #0
}
 8002994:	4618      	mov	r0, r3
 8002996:	3710      	adds	r7, #16
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}

0800299c <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b084      	sub	sp, #16
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
 80029a4:	460b      	mov	r3, r1
 80029a6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80029a8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	da0c      	bge.n	80029ca <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80029b0:	78fb      	ldrb	r3, [r7, #3]
 80029b2:	f003 020f 	and.w	r2, r3, #15
 80029b6:	4613      	mov	r3, r2
 80029b8:	00db      	lsls	r3, r3, #3
 80029ba:	4413      	add	r3, r2
 80029bc:	009b      	lsls	r3, r3, #2
 80029be:	3310      	adds	r3, #16
 80029c0:	687a      	ldr	r2, [r7, #4]
 80029c2:	4413      	add	r3, r2
 80029c4:	3304      	adds	r3, #4
 80029c6:	60fb      	str	r3, [r7, #12]
 80029c8:	e00c      	b.n	80029e4 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80029ca:	78fb      	ldrb	r3, [r7, #3]
 80029cc:	f003 020f 	and.w	r2, r3, #15
 80029d0:	4613      	mov	r3, r2
 80029d2:	00db      	lsls	r3, r3, #3
 80029d4:	4413      	add	r3, r2
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80029dc:	687a      	ldr	r2, [r7, #4]
 80029de:	4413      	add	r3, r2
 80029e0:	3304      	adds	r3, #4
 80029e2:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	68f9      	ldr	r1, [r7, #12]
 80029ea:	4618      	mov	r0, r3
 80029ec:	f003 fec4 	bl	8006778 <USB_EPStopXfer>
 80029f0:	4603      	mov	r3, r0
 80029f2:	72fb      	strb	r3, [r7, #11]

  return ret;
 80029f4:	7afb      	ldrb	r3, [r7, #11]
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	3710      	adds	r7, #16
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}

080029fe <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80029fe:	b580      	push	{r7, lr}
 8002a00:	b08a      	sub	sp, #40	@ 0x28
 8002a02:	af02      	add	r7, sp, #8
 8002a04:	6078      	str	r0, [r7, #4]
 8002a06:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002a0e:	697b      	ldr	r3, [r7, #20]
 8002a10:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002a12:	683a      	ldr	r2, [r7, #0]
 8002a14:	4613      	mov	r3, r2
 8002a16:	00db      	lsls	r3, r3, #3
 8002a18:	4413      	add	r3, r2
 8002a1a:	009b      	lsls	r3, r3, #2
 8002a1c:	3310      	adds	r3, #16
 8002a1e:	687a      	ldr	r2, [r7, #4]
 8002a20:	4413      	add	r3, r2
 8002a22:	3304      	adds	r3, #4
 8002a24:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	695a      	ldr	r2, [r3, #20]
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	691b      	ldr	r3, [r3, #16]
 8002a2e:	429a      	cmp	r2, r3
 8002a30:	d901      	bls.n	8002a36 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	e06b      	b.n	8002b0e <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	691a      	ldr	r2, [r3, #16]
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	695b      	ldr	r3, [r3, #20]
 8002a3e:	1ad3      	subs	r3, r2, r3
 8002a40:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	69fa      	ldr	r2, [r7, #28]
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	d902      	bls.n	8002a52 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	689b      	ldr	r3, [r3, #8]
 8002a50:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002a52:	69fb      	ldr	r3, [r7, #28]
 8002a54:	3303      	adds	r3, #3
 8002a56:	089b      	lsrs	r3, r3, #2
 8002a58:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002a5a:	e02a      	b.n	8002ab2 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	691a      	ldr	r2, [r3, #16]
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	695b      	ldr	r3, [r3, #20]
 8002a64:	1ad3      	subs	r3, r2, r3
 8002a66:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	69fa      	ldr	r2, [r7, #28]
 8002a6e:	429a      	cmp	r2, r3
 8002a70:	d902      	bls.n	8002a78 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002a78:	69fb      	ldr	r3, [r7, #28]
 8002a7a:	3303      	adds	r3, #3
 8002a7c:	089b      	lsrs	r3, r3, #2
 8002a7e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	68d9      	ldr	r1, [r3, #12]
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	b2da      	uxtb	r2, r3
 8002a88:	69fb      	ldr	r3, [r7, #28]
 8002a8a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002a90:	9300      	str	r3, [sp, #0]
 8002a92:	4603      	mov	r3, r0
 8002a94:	6978      	ldr	r0, [r7, #20]
 8002a96:	f003 ff19 	bl	80068cc <USB_WritePacket>

    ep->xfer_buff  += len;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	68da      	ldr	r2, [r3, #12]
 8002a9e:	69fb      	ldr	r3, [r7, #28]
 8002aa0:	441a      	add	r2, r3
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	695a      	ldr	r2, [r3, #20]
 8002aaa:	69fb      	ldr	r3, [r7, #28]
 8002aac:	441a      	add	r2, r3
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	015a      	lsls	r2, r3, #5
 8002ab6:	693b      	ldr	r3, [r7, #16]
 8002ab8:	4413      	add	r3, r2
 8002aba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002abe:	699b      	ldr	r3, [r3, #24]
 8002ac0:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002ac2:	69ba      	ldr	r2, [r7, #24]
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	d809      	bhi.n	8002adc <PCD_WriteEmptyTxFifo+0xde>
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	695a      	ldr	r2, [r3, #20]
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	d203      	bcs.n	8002adc <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	691b      	ldr	r3, [r3, #16]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d1bf      	bne.n	8002a5c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	691a      	ldr	r2, [r3, #16]
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	695b      	ldr	r3, [r3, #20]
 8002ae4:	429a      	cmp	r2, r3
 8002ae6:	d811      	bhi.n	8002b0c <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	f003 030f 	and.w	r3, r3, #15
 8002aee:	2201      	movs	r2, #1
 8002af0:	fa02 f303 	lsl.w	r3, r2, r3
 8002af4:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002afc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002afe:	68bb      	ldr	r3, [r7, #8]
 8002b00:	43db      	mvns	r3, r3
 8002b02:	6939      	ldr	r1, [r7, #16]
 8002b04:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002b08:	4013      	ands	r3, r2
 8002b0a:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8002b0c:	2300      	movs	r3, #0
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3720      	adds	r7, #32
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
	...

08002b18 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b088      	sub	sp, #32
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
 8002b20:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002b28:	69fb      	ldr	r3, [r7, #28]
 8002b2a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002b2c:	69fb      	ldr	r3, [r7, #28]
 8002b2e:	333c      	adds	r3, #60	@ 0x3c
 8002b30:	3304      	adds	r3, #4
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	015a      	lsls	r2, r3, #5
 8002b3a:	69bb      	ldr	r3, [r7, #24]
 8002b3c:	4413      	add	r3, r2
 8002b3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	799b      	ldrb	r3, [r3, #6]
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d17b      	bne.n	8002c46 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	f003 0308 	and.w	r3, r3, #8
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d015      	beq.n	8002b84 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	4a61      	ldr	r2, [pc, #388]	@ (8002ce0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	f240 80b9 	bls.w	8002cd4 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002b62:	693b      	ldr	r3, [r7, #16]
 8002b64:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	f000 80b3 	beq.w	8002cd4 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	015a      	lsls	r2, r3, #5
 8002b72:	69bb      	ldr	r3, [r7, #24]
 8002b74:	4413      	add	r3, r2
 8002b76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b7a:	461a      	mov	r2, r3
 8002b7c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002b80:	6093      	str	r3, [r2, #8]
 8002b82:	e0a7      	b.n	8002cd4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	f003 0320 	and.w	r3, r3, #32
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d009      	beq.n	8002ba2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	015a      	lsls	r2, r3, #5
 8002b92:	69bb      	ldr	r3, [r7, #24]
 8002b94:	4413      	add	r3, r2
 8002b96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b9a:	461a      	mov	r2, r3
 8002b9c:	2320      	movs	r3, #32
 8002b9e:	6093      	str	r3, [r2, #8]
 8002ba0:	e098      	b.n	8002cd4 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	f040 8093 	bne.w	8002cd4 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	4a4b      	ldr	r2, [pc, #300]	@ (8002ce0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d90f      	bls.n	8002bd6 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002bb6:	693b      	ldr	r3, [r7, #16]
 8002bb8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d00a      	beq.n	8002bd6 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	015a      	lsls	r2, r3, #5
 8002bc4:	69bb      	ldr	r3, [r7, #24]
 8002bc6:	4413      	add	r3, r2
 8002bc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002bcc:	461a      	mov	r2, r3
 8002bce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002bd2:	6093      	str	r3, [r2, #8]
 8002bd4:	e07e      	b.n	8002cd4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8002bd6:	683a      	ldr	r2, [r7, #0]
 8002bd8:	4613      	mov	r3, r2
 8002bda:	00db      	lsls	r3, r3, #3
 8002bdc:	4413      	add	r3, r2
 8002bde:	009b      	lsls	r3, r3, #2
 8002be0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002be4:	687a      	ldr	r2, [r7, #4]
 8002be6:	4413      	add	r3, r2
 8002be8:	3304      	adds	r3, #4
 8002bea:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	6a1a      	ldr	r2, [r3, #32]
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	0159      	lsls	r1, r3, #5
 8002bf4:	69bb      	ldr	r3, [r7, #24]
 8002bf6:	440b      	add	r3, r1
 8002bf8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002bfc:	691b      	ldr	r3, [r3, #16]
 8002bfe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c02:	1ad2      	subs	r2, r2, r3
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d114      	bne.n	8002c38 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	691b      	ldr	r3, [r3, #16]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d109      	bne.n	8002c2a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6818      	ldr	r0, [r3, #0]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002c20:	461a      	mov	r2, r3
 8002c22:	2101      	movs	r1, #1
 8002c24:	f004 f8ea 	bl	8006dfc <USB_EP0_OutStart>
 8002c28:	e006      	b.n	8002c38 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	68da      	ldr	r2, [r3, #12]
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	695b      	ldr	r3, [r3, #20]
 8002c32:	441a      	add	r2, r3
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	b2db      	uxtb	r3, r3
 8002c3c:	4619      	mov	r1, r3
 8002c3e:	6878      	ldr	r0, [r7, #4]
 8002c40:	f009 fdfe 	bl	800c840 <HAL_PCD_DataOutStageCallback>
 8002c44:	e046      	b.n	8002cd4 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	4a26      	ldr	r2, [pc, #152]	@ (8002ce4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d124      	bne.n	8002c98 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d00a      	beq.n	8002c6e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	015a      	lsls	r2, r3, #5
 8002c5c:	69bb      	ldr	r3, [r7, #24]
 8002c5e:	4413      	add	r3, r2
 8002c60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c64:	461a      	mov	r2, r3
 8002c66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c6a:	6093      	str	r3, [r2, #8]
 8002c6c:	e032      	b.n	8002cd4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	f003 0320 	and.w	r3, r3, #32
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d008      	beq.n	8002c8a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	015a      	lsls	r2, r3, #5
 8002c7c:	69bb      	ldr	r3, [r7, #24]
 8002c7e:	4413      	add	r3, r2
 8002c80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c84:	461a      	mov	r2, r3
 8002c86:	2320      	movs	r3, #32
 8002c88:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	4619      	mov	r1, r3
 8002c90:	6878      	ldr	r0, [r7, #4]
 8002c92:	f009 fdd5 	bl	800c840 <HAL_PCD_DataOutStageCallback>
 8002c96:	e01d      	b.n	8002cd4 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d114      	bne.n	8002cc8 <PCD_EP_OutXfrComplete_int+0x1b0>
 8002c9e:	6879      	ldr	r1, [r7, #4]
 8002ca0:	683a      	ldr	r2, [r7, #0]
 8002ca2:	4613      	mov	r3, r2
 8002ca4:	00db      	lsls	r3, r3, #3
 8002ca6:	4413      	add	r3, r2
 8002ca8:	009b      	lsls	r3, r3, #2
 8002caa:	440b      	add	r3, r1
 8002cac:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d108      	bne.n	8002cc8 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6818      	ldr	r0, [r3, #0]
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002cc0:	461a      	mov	r2, r3
 8002cc2:	2100      	movs	r1, #0
 8002cc4:	f004 f89a 	bl	8006dfc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	b2db      	uxtb	r3, r3
 8002ccc:	4619      	mov	r1, r3
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	f009 fdb6 	bl	800c840 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002cd4:	2300      	movs	r3, #0
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	3720      	adds	r7, #32
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	4f54300a 	.word	0x4f54300a
 8002ce4:	4f54310a 	.word	0x4f54310a

08002ce8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b086      	sub	sp, #24
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
 8002cf0:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	333c      	adds	r3, #60	@ 0x3c
 8002d00:	3304      	adds	r3, #4
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	015a      	lsls	r2, r3, #5
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	4413      	add	r3, r2
 8002d0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d12:	689b      	ldr	r3, [r3, #8]
 8002d14:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	4a15      	ldr	r2, [pc, #84]	@ (8002d70 <PCD_EP_OutSetupPacket_int+0x88>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d90e      	bls.n	8002d3c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d009      	beq.n	8002d3c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	015a      	lsls	r2, r3, #5
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	4413      	add	r3, r2
 8002d30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d34:	461a      	mov	r2, r3
 8002d36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d3a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002d3c:	6878      	ldr	r0, [r7, #4]
 8002d3e:	f009 fd6d 	bl	800c81c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	4a0a      	ldr	r2, [pc, #40]	@ (8002d70 <PCD_EP_OutSetupPacket_int+0x88>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d90c      	bls.n	8002d64 <PCD_EP_OutSetupPacket_int+0x7c>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	799b      	ldrb	r3, [r3, #6]
 8002d4e:	2b01      	cmp	r3, #1
 8002d50:	d108      	bne.n	8002d64 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6818      	ldr	r0, [r3, #0]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	2101      	movs	r1, #1
 8002d60:	f004 f84c 	bl	8006dfc <USB_EP0_OutStart>
  }

  return HAL_OK;
 8002d64:	2300      	movs	r3, #0
}
 8002d66:	4618      	mov	r0, r3
 8002d68:	3718      	adds	r7, #24
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	4f54300a 	.word	0x4f54300a

08002d74 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002d74:	b480      	push	{r7}
 8002d76:	b085      	sub	sp, #20
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
 8002d7c:	460b      	mov	r3, r1
 8002d7e:	70fb      	strb	r3, [r7, #3]
 8002d80:	4613      	mov	r3, r2
 8002d82:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d8a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002d8c:	78fb      	ldrb	r3, [r7, #3]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d107      	bne.n	8002da2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002d92:	883b      	ldrh	r3, [r7, #0]
 8002d94:	0419      	lsls	r1, r3, #16
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	68ba      	ldr	r2, [r7, #8]
 8002d9c:	430a      	orrs	r2, r1
 8002d9e:	629a      	str	r2, [r3, #40]	@ 0x28
 8002da0:	e028      	b.n	8002df4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002da8:	0c1b      	lsrs	r3, r3, #16
 8002daa:	68ba      	ldr	r2, [r7, #8]
 8002dac:	4413      	add	r3, r2
 8002dae:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002db0:	2300      	movs	r3, #0
 8002db2:	73fb      	strb	r3, [r7, #15]
 8002db4:	e00d      	b.n	8002dd2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	7bfb      	ldrb	r3, [r7, #15]
 8002dbc:	3340      	adds	r3, #64	@ 0x40
 8002dbe:	009b      	lsls	r3, r3, #2
 8002dc0:	4413      	add	r3, r2
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	0c1b      	lsrs	r3, r3, #16
 8002dc6:	68ba      	ldr	r2, [r7, #8]
 8002dc8:	4413      	add	r3, r2
 8002dca:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002dcc:	7bfb      	ldrb	r3, [r7, #15]
 8002dce:	3301      	adds	r3, #1
 8002dd0:	73fb      	strb	r3, [r7, #15]
 8002dd2:	7bfa      	ldrb	r2, [r7, #15]
 8002dd4:	78fb      	ldrb	r3, [r7, #3]
 8002dd6:	3b01      	subs	r3, #1
 8002dd8:	429a      	cmp	r2, r3
 8002dda:	d3ec      	bcc.n	8002db6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002ddc:	883b      	ldrh	r3, [r7, #0]
 8002dde:	0418      	lsls	r0, r3, #16
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6819      	ldr	r1, [r3, #0]
 8002de4:	78fb      	ldrb	r3, [r7, #3]
 8002de6:	3b01      	subs	r3, #1
 8002de8:	68ba      	ldr	r2, [r7, #8]
 8002dea:	4302      	orrs	r2, r0
 8002dec:	3340      	adds	r3, #64	@ 0x40
 8002dee:	009b      	lsls	r3, r3, #2
 8002df0:	440b      	add	r3, r1
 8002df2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002df4:	2300      	movs	r3, #0
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	3714      	adds	r7, #20
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr

08002e02 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002e02:	b480      	push	{r7}
 8002e04:	b083      	sub	sp, #12
 8002e06:	af00      	add	r7, sp, #0
 8002e08:	6078      	str	r0, [r7, #4]
 8002e0a:	460b      	mov	r3, r1
 8002e0c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	887a      	ldrh	r2, [r7, #2]
 8002e14:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002e16:	2300      	movs	r3, #0
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	370c      	adds	r7, #12
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e22:	4770      	bx	lr

08002e24 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b085      	sub	sp, #20
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2201      	movs	r2, #1
 8002e36:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	699b      	ldr	r3, [r3, #24]
 8002e46:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002e52:	4b05      	ldr	r3, [pc, #20]	@ (8002e68 <HAL_PCDEx_ActivateLPM+0x44>)
 8002e54:	4313      	orrs	r3, r2
 8002e56:	68fa      	ldr	r2, [r7, #12]
 8002e58:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8002e5a:	2300      	movs	r3, #0
}
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	3714      	adds	r7, #20
 8002e60:	46bd      	mov	sp, r7
 8002e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e66:	4770      	bx	lr
 8002e68:	10000003 	.word	0x10000003

08002e6c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e70:	4b05      	ldr	r3, [pc, #20]	@ (8002e88 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a04      	ldr	r2, [pc, #16]	@ (8002e88 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002e76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e7a:	6013      	str	r3, [r2, #0]
}
 8002e7c:	bf00      	nop
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e84:	4770      	bx	lr
 8002e86:	bf00      	nop
 8002e88:	40007000 	.word	0x40007000

08002e8c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b082      	sub	sp, #8
 8002e90:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002e92:	2300      	movs	r3, #0
 8002e94:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002e96:	4b23      	ldr	r3, [pc, #140]	@ (8002f24 <HAL_PWREx_EnableOverDrive+0x98>)
 8002e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e9a:	4a22      	ldr	r2, [pc, #136]	@ (8002f24 <HAL_PWREx_EnableOverDrive+0x98>)
 8002e9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ea0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ea2:	4b20      	ldr	r3, [pc, #128]	@ (8002f24 <HAL_PWREx_EnableOverDrive+0x98>)
 8002ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ea6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002eaa:	603b      	str	r3, [r7, #0]
 8002eac:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002eae:	4b1e      	ldr	r3, [pc, #120]	@ (8002f28 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a1d      	ldr	r2, [pc, #116]	@ (8002f28 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002eb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002eb8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002eba:	f7fe fa3b 	bl	8001334 <HAL_GetTick>
 8002ebe:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002ec0:	e009      	b.n	8002ed6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002ec2:	f7fe fa37 	bl	8001334 <HAL_GetTick>
 8002ec6:	4602      	mov	r2, r0
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	1ad3      	subs	r3, r2, r3
 8002ecc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002ed0:	d901      	bls.n	8002ed6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002ed2:	2303      	movs	r3, #3
 8002ed4:	e022      	b.n	8002f1c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002ed6:	4b14      	ldr	r3, [pc, #80]	@ (8002f28 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ede:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ee2:	d1ee      	bne.n	8002ec2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002ee4:	4b10      	ldr	r3, [pc, #64]	@ (8002f28 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a0f      	ldr	r2, [pc, #60]	@ (8002f28 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002eea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002eee:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002ef0:	f7fe fa20 	bl	8001334 <HAL_GetTick>
 8002ef4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002ef6:	e009      	b.n	8002f0c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002ef8:	f7fe fa1c 	bl	8001334 <HAL_GetTick>
 8002efc:	4602      	mov	r2, r0
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	1ad3      	subs	r3, r2, r3
 8002f02:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002f06:	d901      	bls.n	8002f0c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002f08:	2303      	movs	r3, #3
 8002f0a:	e007      	b.n	8002f1c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002f0c:	4b06      	ldr	r3, [pc, #24]	@ (8002f28 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f14:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002f18:	d1ee      	bne.n	8002ef8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002f1a:	2300      	movs	r3, #0
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	3708      	adds	r7, #8
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd80      	pop	{r7, pc}
 8002f24:	40023800 	.word	0x40023800
 8002f28:	40007000 	.word	0x40007000

08002f2c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b086      	sub	sp, #24
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002f34:	2300      	movs	r3, #0
 8002f36:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d101      	bne.n	8002f42 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e291      	b.n	8003466 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 0301 	and.w	r3, r3, #1
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	f000 8087 	beq.w	800305e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f50:	4b96      	ldr	r3, [pc, #600]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 8002f52:	689b      	ldr	r3, [r3, #8]
 8002f54:	f003 030c 	and.w	r3, r3, #12
 8002f58:	2b04      	cmp	r3, #4
 8002f5a:	d00c      	beq.n	8002f76 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f5c:	4b93      	ldr	r3, [pc, #588]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	f003 030c 	and.w	r3, r3, #12
 8002f64:	2b08      	cmp	r3, #8
 8002f66:	d112      	bne.n	8002f8e <HAL_RCC_OscConfig+0x62>
 8002f68:	4b90      	ldr	r3, [pc, #576]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f70:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f74:	d10b      	bne.n	8002f8e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f76:	4b8d      	ldr	r3, [pc, #564]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d06c      	beq.n	800305c <HAL_RCC_OscConfig+0x130>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d168      	bne.n	800305c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e26b      	b.n	8003466 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f96:	d106      	bne.n	8002fa6 <HAL_RCC_OscConfig+0x7a>
 8002f98:	4b84      	ldr	r3, [pc, #528]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4a83      	ldr	r2, [pc, #524]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 8002f9e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fa2:	6013      	str	r3, [r2, #0]
 8002fa4:	e02e      	b.n	8003004 <HAL_RCC_OscConfig+0xd8>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d10c      	bne.n	8002fc8 <HAL_RCC_OscConfig+0x9c>
 8002fae:	4b7f      	ldr	r3, [pc, #508]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a7e      	ldr	r2, [pc, #504]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 8002fb4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fb8:	6013      	str	r3, [r2, #0]
 8002fba:	4b7c      	ldr	r3, [pc, #496]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a7b      	ldr	r2, [pc, #492]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 8002fc0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002fc4:	6013      	str	r3, [r2, #0]
 8002fc6:	e01d      	b.n	8003004 <HAL_RCC_OscConfig+0xd8>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002fd0:	d10c      	bne.n	8002fec <HAL_RCC_OscConfig+0xc0>
 8002fd2:	4b76      	ldr	r3, [pc, #472]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4a75      	ldr	r2, [pc, #468]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 8002fd8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002fdc:	6013      	str	r3, [r2, #0]
 8002fde:	4b73      	ldr	r3, [pc, #460]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a72      	ldr	r2, [pc, #456]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 8002fe4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fe8:	6013      	str	r3, [r2, #0]
 8002fea:	e00b      	b.n	8003004 <HAL_RCC_OscConfig+0xd8>
 8002fec:	4b6f      	ldr	r3, [pc, #444]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a6e      	ldr	r2, [pc, #440]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 8002ff2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ff6:	6013      	str	r3, [r2, #0]
 8002ff8:	4b6c      	ldr	r3, [pc, #432]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a6b      	ldr	r2, [pc, #428]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 8002ffe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003002:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d013      	beq.n	8003034 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800300c:	f7fe f992 	bl	8001334 <HAL_GetTick>
 8003010:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003012:	e008      	b.n	8003026 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003014:	f7fe f98e 	bl	8001334 <HAL_GetTick>
 8003018:	4602      	mov	r2, r0
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	1ad3      	subs	r3, r2, r3
 800301e:	2b64      	cmp	r3, #100	@ 0x64
 8003020:	d901      	bls.n	8003026 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003022:	2303      	movs	r3, #3
 8003024:	e21f      	b.n	8003466 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003026:	4b61      	ldr	r3, [pc, #388]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800302e:	2b00      	cmp	r3, #0
 8003030:	d0f0      	beq.n	8003014 <HAL_RCC_OscConfig+0xe8>
 8003032:	e014      	b.n	800305e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003034:	f7fe f97e 	bl	8001334 <HAL_GetTick>
 8003038:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800303a:	e008      	b.n	800304e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800303c:	f7fe f97a 	bl	8001334 <HAL_GetTick>
 8003040:	4602      	mov	r2, r0
 8003042:	693b      	ldr	r3, [r7, #16]
 8003044:	1ad3      	subs	r3, r2, r3
 8003046:	2b64      	cmp	r3, #100	@ 0x64
 8003048:	d901      	bls.n	800304e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800304a:	2303      	movs	r3, #3
 800304c:	e20b      	b.n	8003466 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800304e:	4b57      	ldr	r3, [pc, #348]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003056:	2b00      	cmp	r3, #0
 8003058:	d1f0      	bne.n	800303c <HAL_RCC_OscConfig+0x110>
 800305a:	e000      	b.n	800305e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800305c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f003 0302 	and.w	r3, r3, #2
 8003066:	2b00      	cmp	r3, #0
 8003068:	d069      	beq.n	800313e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800306a:	4b50      	ldr	r3, [pc, #320]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 800306c:	689b      	ldr	r3, [r3, #8]
 800306e:	f003 030c 	and.w	r3, r3, #12
 8003072:	2b00      	cmp	r3, #0
 8003074:	d00b      	beq.n	800308e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003076:	4b4d      	ldr	r3, [pc, #308]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 8003078:	689b      	ldr	r3, [r3, #8]
 800307a:	f003 030c 	and.w	r3, r3, #12
 800307e:	2b08      	cmp	r3, #8
 8003080:	d11c      	bne.n	80030bc <HAL_RCC_OscConfig+0x190>
 8003082:	4b4a      	ldr	r3, [pc, #296]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800308a:	2b00      	cmp	r3, #0
 800308c:	d116      	bne.n	80030bc <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800308e:	4b47      	ldr	r3, [pc, #284]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 0302 	and.w	r3, r3, #2
 8003096:	2b00      	cmp	r3, #0
 8003098:	d005      	beq.n	80030a6 <HAL_RCC_OscConfig+0x17a>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	68db      	ldr	r3, [r3, #12]
 800309e:	2b01      	cmp	r3, #1
 80030a0:	d001      	beq.n	80030a6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
 80030a4:	e1df      	b.n	8003466 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030a6:	4b41      	ldr	r3, [pc, #260]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	691b      	ldr	r3, [r3, #16]
 80030b2:	00db      	lsls	r3, r3, #3
 80030b4:	493d      	ldr	r1, [pc, #244]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 80030b6:	4313      	orrs	r3, r2
 80030b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030ba:	e040      	b.n	800313e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	68db      	ldr	r3, [r3, #12]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d023      	beq.n	800310c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80030c4:	4b39      	ldr	r3, [pc, #228]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a38      	ldr	r2, [pc, #224]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 80030ca:	f043 0301 	orr.w	r3, r3, #1
 80030ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030d0:	f7fe f930 	bl	8001334 <HAL_GetTick>
 80030d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030d6:	e008      	b.n	80030ea <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030d8:	f7fe f92c 	bl	8001334 <HAL_GetTick>
 80030dc:	4602      	mov	r2, r0
 80030de:	693b      	ldr	r3, [r7, #16]
 80030e0:	1ad3      	subs	r3, r2, r3
 80030e2:	2b02      	cmp	r3, #2
 80030e4:	d901      	bls.n	80030ea <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80030e6:	2303      	movs	r3, #3
 80030e8:	e1bd      	b.n	8003466 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030ea:	4b30      	ldr	r3, [pc, #192]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 0302 	and.w	r3, r3, #2
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d0f0      	beq.n	80030d8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030f6:	4b2d      	ldr	r3, [pc, #180]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	691b      	ldr	r3, [r3, #16]
 8003102:	00db      	lsls	r3, r3, #3
 8003104:	4929      	ldr	r1, [pc, #164]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 8003106:	4313      	orrs	r3, r2
 8003108:	600b      	str	r3, [r1, #0]
 800310a:	e018      	b.n	800313e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800310c:	4b27      	ldr	r3, [pc, #156]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4a26      	ldr	r2, [pc, #152]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 8003112:	f023 0301 	bic.w	r3, r3, #1
 8003116:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003118:	f7fe f90c 	bl	8001334 <HAL_GetTick>
 800311c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800311e:	e008      	b.n	8003132 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003120:	f7fe f908 	bl	8001334 <HAL_GetTick>
 8003124:	4602      	mov	r2, r0
 8003126:	693b      	ldr	r3, [r7, #16]
 8003128:	1ad3      	subs	r3, r2, r3
 800312a:	2b02      	cmp	r3, #2
 800312c:	d901      	bls.n	8003132 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800312e:	2303      	movs	r3, #3
 8003130:	e199      	b.n	8003466 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003132:	4b1e      	ldr	r3, [pc, #120]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f003 0302 	and.w	r3, r3, #2
 800313a:	2b00      	cmp	r3, #0
 800313c:	d1f0      	bne.n	8003120 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f003 0308 	and.w	r3, r3, #8
 8003146:	2b00      	cmp	r3, #0
 8003148:	d038      	beq.n	80031bc <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	695b      	ldr	r3, [r3, #20]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d019      	beq.n	8003186 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003152:	4b16      	ldr	r3, [pc, #88]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 8003154:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003156:	4a15      	ldr	r2, [pc, #84]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 8003158:	f043 0301 	orr.w	r3, r3, #1
 800315c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800315e:	f7fe f8e9 	bl	8001334 <HAL_GetTick>
 8003162:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003164:	e008      	b.n	8003178 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003166:	f7fe f8e5 	bl	8001334 <HAL_GetTick>
 800316a:	4602      	mov	r2, r0
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	1ad3      	subs	r3, r2, r3
 8003170:	2b02      	cmp	r3, #2
 8003172:	d901      	bls.n	8003178 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003174:	2303      	movs	r3, #3
 8003176:	e176      	b.n	8003466 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003178:	4b0c      	ldr	r3, [pc, #48]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 800317a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800317c:	f003 0302 	and.w	r3, r3, #2
 8003180:	2b00      	cmp	r3, #0
 8003182:	d0f0      	beq.n	8003166 <HAL_RCC_OscConfig+0x23a>
 8003184:	e01a      	b.n	80031bc <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003186:	4b09      	ldr	r3, [pc, #36]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 8003188:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800318a:	4a08      	ldr	r2, [pc, #32]	@ (80031ac <HAL_RCC_OscConfig+0x280>)
 800318c:	f023 0301 	bic.w	r3, r3, #1
 8003190:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003192:	f7fe f8cf 	bl	8001334 <HAL_GetTick>
 8003196:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003198:	e00a      	b.n	80031b0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800319a:	f7fe f8cb 	bl	8001334 <HAL_GetTick>
 800319e:	4602      	mov	r2, r0
 80031a0:	693b      	ldr	r3, [r7, #16]
 80031a2:	1ad3      	subs	r3, r2, r3
 80031a4:	2b02      	cmp	r3, #2
 80031a6:	d903      	bls.n	80031b0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80031a8:	2303      	movs	r3, #3
 80031aa:	e15c      	b.n	8003466 <HAL_RCC_OscConfig+0x53a>
 80031ac:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031b0:	4b91      	ldr	r3, [pc, #580]	@ (80033f8 <HAL_RCC_OscConfig+0x4cc>)
 80031b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031b4:	f003 0302 	and.w	r3, r3, #2
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d1ee      	bne.n	800319a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f003 0304 	and.w	r3, r3, #4
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	f000 80a4 	beq.w	8003312 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031ca:	4b8b      	ldr	r3, [pc, #556]	@ (80033f8 <HAL_RCC_OscConfig+0x4cc>)
 80031cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d10d      	bne.n	80031f2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80031d6:	4b88      	ldr	r3, [pc, #544]	@ (80033f8 <HAL_RCC_OscConfig+0x4cc>)
 80031d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031da:	4a87      	ldr	r2, [pc, #540]	@ (80033f8 <HAL_RCC_OscConfig+0x4cc>)
 80031dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80031e2:	4b85      	ldr	r3, [pc, #532]	@ (80033f8 <HAL_RCC_OscConfig+0x4cc>)
 80031e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031ea:	60bb      	str	r3, [r7, #8]
 80031ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031ee:	2301      	movs	r3, #1
 80031f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80031f2:	4b82      	ldr	r3, [pc, #520]	@ (80033fc <HAL_RCC_OscConfig+0x4d0>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d118      	bne.n	8003230 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80031fe:	4b7f      	ldr	r3, [pc, #508]	@ (80033fc <HAL_RCC_OscConfig+0x4d0>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a7e      	ldr	r2, [pc, #504]	@ (80033fc <HAL_RCC_OscConfig+0x4d0>)
 8003204:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003208:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800320a:	f7fe f893 	bl	8001334 <HAL_GetTick>
 800320e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003210:	e008      	b.n	8003224 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003212:	f7fe f88f 	bl	8001334 <HAL_GetTick>
 8003216:	4602      	mov	r2, r0
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	1ad3      	subs	r3, r2, r3
 800321c:	2b64      	cmp	r3, #100	@ 0x64
 800321e:	d901      	bls.n	8003224 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003220:	2303      	movs	r3, #3
 8003222:	e120      	b.n	8003466 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003224:	4b75      	ldr	r3, [pc, #468]	@ (80033fc <HAL_RCC_OscConfig+0x4d0>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800322c:	2b00      	cmp	r3, #0
 800322e:	d0f0      	beq.n	8003212 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	2b01      	cmp	r3, #1
 8003236:	d106      	bne.n	8003246 <HAL_RCC_OscConfig+0x31a>
 8003238:	4b6f      	ldr	r3, [pc, #444]	@ (80033f8 <HAL_RCC_OscConfig+0x4cc>)
 800323a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800323c:	4a6e      	ldr	r2, [pc, #440]	@ (80033f8 <HAL_RCC_OscConfig+0x4cc>)
 800323e:	f043 0301 	orr.w	r3, r3, #1
 8003242:	6713      	str	r3, [r2, #112]	@ 0x70
 8003244:	e02d      	b.n	80032a2 <HAL_RCC_OscConfig+0x376>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d10c      	bne.n	8003268 <HAL_RCC_OscConfig+0x33c>
 800324e:	4b6a      	ldr	r3, [pc, #424]	@ (80033f8 <HAL_RCC_OscConfig+0x4cc>)
 8003250:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003252:	4a69      	ldr	r2, [pc, #420]	@ (80033f8 <HAL_RCC_OscConfig+0x4cc>)
 8003254:	f023 0301 	bic.w	r3, r3, #1
 8003258:	6713      	str	r3, [r2, #112]	@ 0x70
 800325a:	4b67      	ldr	r3, [pc, #412]	@ (80033f8 <HAL_RCC_OscConfig+0x4cc>)
 800325c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800325e:	4a66      	ldr	r2, [pc, #408]	@ (80033f8 <HAL_RCC_OscConfig+0x4cc>)
 8003260:	f023 0304 	bic.w	r3, r3, #4
 8003264:	6713      	str	r3, [r2, #112]	@ 0x70
 8003266:	e01c      	b.n	80032a2 <HAL_RCC_OscConfig+0x376>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	2b05      	cmp	r3, #5
 800326e:	d10c      	bne.n	800328a <HAL_RCC_OscConfig+0x35e>
 8003270:	4b61      	ldr	r3, [pc, #388]	@ (80033f8 <HAL_RCC_OscConfig+0x4cc>)
 8003272:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003274:	4a60      	ldr	r2, [pc, #384]	@ (80033f8 <HAL_RCC_OscConfig+0x4cc>)
 8003276:	f043 0304 	orr.w	r3, r3, #4
 800327a:	6713      	str	r3, [r2, #112]	@ 0x70
 800327c:	4b5e      	ldr	r3, [pc, #376]	@ (80033f8 <HAL_RCC_OscConfig+0x4cc>)
 800327e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003280:	4a5d      	ldr	r2, [pc, #372]	@ (80033f8 <HAL_RCC_OscConfig+0x4cc>)
 8003282:	f043 0301 	orr.w	r3, r3, #1
 8003286:	6713      	str	r3, [r2, #112]	@ 0x70
 8003288:	e00b      	b.n	80032a2 <HAL_RCC_OscConfig+0x376>
 800328a:	4b5b      	ldr	r3, [pc, #364]	@ (80033f8 <HAL_RCC_OscConfig+0x4cc>)
 800328c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800328e:	4a5a      	ldr	r2, [pc, #360]	@ (80033f8 <HAL_RCC_OscConfig+0x4cc>)
 8003290:	f023 0301 	bic.w	r3, r3, #1
 8003294:	6713      	str	r3, [r2, #112]	@ 0x70
 8003296:	4b58      	ldr	r3, [pc, #352]	@ (80033f8 <HAL_RCC_OscConfig+0x4cc>)
 8003298:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800329a:	4a57      	ldr	r2, [pc, #348]	@ (80033f8 <HAL_RCC_OscConfig+0x4cc>)
 800329c:	f023 0304 	bic.w	r3, r3, #4
 80032a0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d015      	beq.n	80032d6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032aa:	f7fe f843 	bl	8001334 <HAL_GetTick>
 80032ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032b0:	e00a      	b.n	80032c8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032b2:	f7fe f83f 	bl	8001334 <HAL_GetTick>
 80032b6:	4602      	mov	r2, r0
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	1ad3      	subs	r3, r2, r3
 80032bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d901      	bls.n	80032c8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80032c4:	2303      	movs	r3, #3
 80032c6:	e0ce      	b.n	8003466 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032c8:	4b4b      	ldr	r3, [pc, #300]	@ (80033f8 <HAL_RCC_OscConfig+0x4cc>)
 80032ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032cc:	f003 0302 	and.w	r3, r3, #2
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d0ee      	beq.n	80032b2 <HAL_RCC_OscConfig+0x386>
 80032d4:	e014      	b.n	8003300 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032d6:	f7fe f82d 	bl	8001334 <HAL_GetTick>
 80032da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032dc:	e00a      	b.n	80032f4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032de:	f7fe f829 	bl	8001334 <HAL_GetTick>
 80032e2:	4602      	mov	r2, r0
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	1ad3      	subs	r3, r2, r3
 80032e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d901      	bls.n	80032f4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80032f0:	2303      	movs	r3, #3
 80032f2:	e0b8      	b.n	8003466 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032f4:	4b40      	ldr	r3, [pc, #256]	@ (80033f8 <HAL_RCC_OscConfig+0x4cc>)
 80032f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032f8:	f003 0302 	and.w	r3, r3, #2
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d1ee      	bne.n	80032de <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003300:	7dfb      	ldrb	r3, [r7, #23]
 8003302:	2b01      	cmp	r3, #1
 8003304:	d105      	bne.n	8003312 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003306:	4b3c      	ldr	r3, [pc, #240]	@ (80033f8 <HAL_RCC_OscConfig+0x4cc>)
 8003308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800330a:	4a3b      	ldr	r2, [pc, #236]	@ (80033f8 <HAL_RCC_OscConfig+0x4cc>)
 800330c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003310:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	699b      	ldr	r3, [r3, #24]
 8003316:	2b00      	cmp	r3, #0
 8003318:	f000 80a4 	beq.w	8003464 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800331c:	4b36      	ldr	r3, [pc, #216]	@ (80033f8 <HAL_RCC_OscConfig+0x4cc>)
 800331e:	689b      	ldr	r3, [r3, #8]
 8003320:	f003 030c 	and.w	r3, r3, #12
 8003324:	2b08      	cmp	r3, #8
 8003326:	d06b      	beq.n	8003400 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	699b      	ldr	r3, [r3, #24]
 800332c:	2b02      	cmp	r3, #2
 800332e:	d149      	bne.n	80033c4 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003330:	4b31      	ldr	r3, [pc, #196]	@ (80033f8 <HAL_RCC_OscConfig+0x4cc>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a30      	ldr	r2, [pc, #192]	@ (80033f8 <HAL_RCC_OscConfig+0x4cc>)
 8003336:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800333a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800333c:	f7fd fffa 	bl	8001334 <HAL_GetTick>
 8003340:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003342:	e008      	b.n	8003356 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003344:	f7fd fff6 	bl	8001334 <HAL_GetTick>
 8003348:	4602      	mov	r2, r0
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	1ad3      	subs	r3, r2, r3
 800334e:	2b02      	cmp	r3, #2
 8003350:	d901      	bls.n	8003356 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003352:	2303      	movs	r3, #3
 8003354:	e087      	b.n	8003466 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003356:	4b28      	ldr	r3, [pc, #160]	@ (80033f8 <HAL_RCC_OscConfig+0x4cc>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800335e:	2b00      	cmp	r3, #0
 8003360:	d1f0      	bne.n	8003344 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	69da      	ldr	r2, [r3, #28]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6a1b      	ldr	r3, [r3, #32]
 800336a:	431a      	orrs	r2, r3
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003370:	019b      	lsls	r3, r3, #6
 8003372:	431a      	orrs	r2, r3
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003378:	085b      	lsrs	r3, r3, #1
 800337a:	3b01      	subs	r3, #1
 800337c:	041b      	lsls	r3, r3, #16
 800337e:	431a      	orrs	r2, r3
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003384:	061b      	lsls	r3, r3, #24
 8003386:	4313      	orrs	r3, r2
 8003388:	4a1b      	ldr	r2, [pc, #108]	@ (80033f8 <HAL_RCC_OscConfig+0x4cc>)
 800338a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800338e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003390:	4b19      	ldr	r3, [pc, #100]	@ (80033f8 <HAL_RCC_OscConfig+0x4cc>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a18      	ldr	r2, [pc, #96]	@ (80033f8 <HAL_RCC_OscConfig+0x4cc>)
 8003396:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800339a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800339c:	f7fd ffca 	bl	8001334 <HAL_GetTick>
 80033a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033a2:	e008      	b.n	80033b6 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033a4:	f7fd ffc6 	bl	8001334 <HAL_GetTick>
 80033a8:	4602      	mov	r2, r0
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	1ad3      	subs	r3, r2, r3
 80033ae:	2b02      	cmp	r3, #2
 80033b0:	d901      	bls.n	80033b6 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80033b2:	2303      	movs	r3, #3
 80033b4:	e057      	b.n	8003466 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033b6:	4b10      	ldr	r3, [pc, #64]	@ (80033f8 <HAL_RCC_OscConfig+0x4cc>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d0f0      	beq.n	80033a4 <HAL_RCC_OscConfig+0x478>
 80033c2:	e04f      	b.n	8003464 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033c4:	4b0c      	ldr	r3, [pc, #48]	@ (80033f8 <HAL_RCC_OscConfig+0x4cc>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a0b      	ldr	r2, [pc, #44]	@ (80033f8 <HAL_RCC_OscConfig+0x4cc>)
 80033ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80033ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033d0:	f7fd ffb0 	bl	8001334 <HAL_GetTick>
 80033d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033d6:	e008      	b.n	80033ea <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033d8:	f7fd ffac 	bl	8001334 <HAL_GetTick>
 80033dc:	4602      	mov	r2, r0
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	1ad3      	subs	r3, r2, r3
 80033e2:	2b02      	cmp	r3, #2
 80033e4:	d901      	bls.n	80033ea <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80033e6:	2303      	movs	r3, #3
 80033e8:	e03d      	b.n	8003466 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033ea:	4b03      	ldr	r3, [pc, #12]	@ (80033f8 <HAL_RCC_OscConfig+0x4cc>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d1f0      	bne.n	80033d8 <HAL_RCC_OscConfig+0x4ac>
 80033f6:	e035      	b.n	8003464 <HAL_RCC_OscConfig+0x538>
 80033f8:	40023800 	.word	0x40023800
 80033fc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003400:	4b1b      	ldr	r3, [pc, #108]	@ (8003470 <HAL_RCC_OscConfig+0x544>)
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	699b      	ldr	r3, [r3, #24]
 800340a:	2b01      	cmp	r3, #1
 800340c:	d028      	beq.n	8003460 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003418:	429a      	cmp	r2, r3
 800341a:	d121      	bne.n	8003460 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003426:	429a      	cmp	r2, r3
 8003428:	d11a      	bne.n	8003460 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800342a:	68fa      	ldr	r2, [r7, #12]
 800342c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003430:	4013      	ands	r3, r2
 8003432:	687a      	ldr	r2, [r7, #4]
 8003434:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003436:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003438:	4293      	cmp	r3, r2
 800343a:	d111      	bne.n	8003460 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003446:	085b      	lsrs	r3, r3, #1
 8003448:	3b01      	subs	r3, #1
 800344a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800344c:	429a      	cmp	r2, r3
 800344e:	d107      	bne.n	8003460 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800345a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800345c:	429a      	cmp	r2, r3
 800345e:	d001      	beq.n	8003464 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8003460:	2301      	movs	r3, #1
 8003462:	e000      	b.n	8003466 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8003464:	2300      	movs	r3, #0
}
 8003466:	4618      	mov	r0, r3
 8003468:	3718      	adds	r7, #24
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}
 800346e:	bf00      	nop
 8003470:	40023800 	.word	0x40023800

08003474 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b084      	sub	sp, #16
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
 800347c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800347e:	2300      	movs	r3, #0
 8003480:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d101      	bne.n	800348c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	e0d0      	b.n	800362e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800348c:	4b6a      	ldr	r3, [pc, #424]	@ (8003638 <HAL_RCC_ClockConfig+0x1c4>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f003 030f 	and.w	r3, r3, #15
 8003494:	683a      	ldr	r2, [r7, #0]
 8003496:	429a      	cmp	r2, r3
 8003498:	d910      	bls.n	80034bc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800349a:	4b67      	ldr	r3, [pc, #412]	@ (8003638 <HAL_RCC_ClockConfig+0x1c4>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f023 020f 	bic.w	r2, r3, #15
 80034a2:	4965      	ldr	r1, [pc, #404]	@ (8003638 <HAL_RCC_ClockConfig+0x1c4>)
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	4313      	orrs	r3, r2
 80034a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034aa:	4b63      	ldr	r3, [pc, #396]	@ (8003638 <HAL_RCC_ClockConfig+0x1c4>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f003 030f 	and.w	r3, r3, #15
 80034b2:	683a      	ldr	r2, [r7, #0]
 80034b4:	429a      	cmp	r2, r3
 80034b6:	d001      	beq.n	80034bc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e0b8      	b.n	800362e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f003 0302 	and.w	r3, r3, #2
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d020      	beq.n	800350a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f003 0304 	and.w	r3, r3, #4
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d005      	beq.n	80034e0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034d4:	4b59      	ldr	r3, [pc, #356]	@ (800363c <HAL_RCC_ClockConfig+0x1c8>)
 80034d6:	689b      	ldr	r3, [r3, #8]
 80034d8:	4a58      	ldr	r2, [pc, #352]	@ (800363c <HAL_RCC_ClockConfig+0x1c8>)
 80034da:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80034de:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f003 0308 	and.w	r3, r3, #8
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d005      	beq.n	80034f8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80034ec:	4b53      	ldr	r3, [pc, #332]	@ (800363c <HAL_RCC_ClockConfig+0x1c8>)
 80034ee:	689b      	ldr	r3, [r3, #8]
 80034f0:	4a52      	ldr	r2, [pc, #328]	@ (800363c <HAL_RCC_ClockConfig+0x1c8>)
 80034f2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80034f6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034f8:	4b50      	ldr	r3, [pc, #320]	@ (800363c <HAL_RCC_ClockConfig+0x1c8>)
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	494d      	ldr	r1, [pc, #308]	@ (800363c <HAL_RCC_ClockConfig+0x1c8>)
 8003506:	4313      	orrs	r3, r2
 8003508:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f003 0301 	and.w	r3, r3, #1
 8003512:	2b00      	cmp	r3, #0
 8003514:	d040      	beq.n	8003598 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	2b01      	cmp	r3, #1
 800351c:	d107      	bne.n	800352e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800351e:	4b47      	ldr	r3, [pc, #284]	@ (800363c <HAL_RCC_ClockConfig+0x1c8>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003526:	2b00      	cmp	r3, #0
 8003528:	d115      	bne.n	8003556 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	e07f      	b.n	800362e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	2b02      	cmp	r3, #2
 8003534:	d107      	bne.n	8003546 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003536:	4b41      	ldr	r3, [pc, #260]	@ (800363c <HAL_RCC_ClockConfig+0x1c8>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800353e:	2b00      	cmp	r3, #0
 8003540:	d109      	bne.n	8003556 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003542:	2301      	movs	r3, #1
 8003544:	e073      	b.n	800362e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003546:	4b3d      	ldr	r3, [pc, #244]	@ (800363c <HAL_RCC_ClockConfig+0x1c8>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f003 0302 	and.w	r3, r3, #2
 800354e:	2b00      	cmp	r3, #0
 8003550:	d101      	bne.n	8003556 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	e06b      	b.n	800362e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003556:	4b39      	ldr	r3, [pc, #228]	@ (800363c <HAL_RCC_ClockConfig+0x1c8>)
 8003558:	689b      	ldr	r3, [r3, #8]
 800355a:	f023 0203 	bic.w	r2, r3, #3
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	4936      	ldr	r1, [pc, #216]	@ (800363c <HAL_RCC_ClockConfig+0x1c8>)
 8003564:	4313      	orrs	r3, r2
 8003566:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003568:	f7fd fee4 	bl	8001334 <HAL_GetTick>
 800356c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800356e:	e00a      	b.n	8003586 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003570:	f7fd fee0 	bl	8001334 <HAL_GetTick>
 8003574:	4602      	mov	r2, r0
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	1ad3      	subs	r3, r2, r3
 800357a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800357e:	4293      	cmp	r3, r2
 8003580:	d901      	bls.n	8003586 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003582:	2303      	movs	r3, #3
 8003584:	e053      	b.n	800362e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003586:	4b2d      	ldr	r3, [pc, #180]	@ (800363c <HAL_RCC_ClockConfig+0x1c8>)
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	f003 020c 	and.w	r2, r3, #12
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	009b      	lsls	r3, r3, #2
 8003594:	429a      	cmp	r2, r3
 8003596:	d1eb      	bne.n	8003570 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003598:	4b27      	ldr	r3, [pc, #156]	@ (8003638 <HAL_RCC_ClockConfig+0x1c4>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f003 030f 	and.w	r3, r3, #15
 80035a0:	683a      	ldr	r2, [r7, #0]
 80035a2:	429a      	cmp	r2, r3
 80035a4:	d210      	bcs.n	80035c8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035a6:	4b24      	ldr	r3, [pc, #144]	@ (8003638 <HAL_RCC_ClockConfig+0x1c4>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f023 020f 	bic.w	r2, r3, #15
 80035ae:	4922      	ldr	r1, [pc, #136]	@ (8003638 <HAL_RCC_ClockConfig+0x1c4>)
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	4313      	orrs	r3, r2
 80035b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035b6:	4b20      	ldr	r3, [pc, #128]	@ (8003638 <HAL_RCC_ClockConfig+0x1c4>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f003 030f 	and.w	r3, r3, #15
 80035be:	683a      	ldr	r2, [r7, #0]
 80035c0:	429a      	cmp	r2, r3
 80035c2:	d001      	beq.n	80035c8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80035c4:	2301      	movs	r3, #1
 80035c6:	e032      	b.n	800362e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f003 0304 	and.w	r3, r3, #4
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d008      	beq.n	80035e6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035d4:	4b19      	ldr	r3, [pc, #100]	@ (800363c <HAL_RCC_ClockConfig+0x1c8>)
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	68db      	ldr	r3, [r3, #12]
 80035e0:	4916      	ldr	r1, [pc, #88]	@ (800363c <HAL_RCC_ClockConfig+0x1c8>)
 80035e2:	4313      	orrs	r3, r2
 80035e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f003 0308 	and.w	r3, r3, #8
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d009      	beq.n	8003606 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80035f2:	4b12      	ldr	r3, [pc, #72]	@ (800363c <HAL_RCC_ClockConfig+0x1c8>)
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	691b      	ldr	r3, [r3, #16]
 80035fe:	00db      	lsls	r3, r3, #3
 8003600:	490e      	ldr	r1, [pc, #56]	@ (800363c <HAL_RCC_ClockConfig+0x1c8>)
 8003602:	4313      	orrs	r3, r2
 8003604:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003606:	f000 f821 	bl	800364c <HAL_RCC_GetSysClockFreq>
 800360a:	4602      	mov	r2, r0
 800360c:	4b0b      	ldr	r3, [pc, #44]	@ (800363c <HAL_RCC_ClockConfig+0x1c8>)
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	091b      	lsrs	r3, r3, #4
 8003612:	f003 030f 	and.w	r3, r3, #15
 8003616:	490a      	ldr	r1, [pc, #40]	@ (8003640 <HAL_RCC_ClockConfig+0x1cc>)
 8003618:	5ccb      	ldrb	r3, [r1, r3]
 800361a:	fa22 f303 	lsr.w	r3, r2, r3
 800361e:	4a09      	ldr	r2, [pc, #36]	@ (8003644 <HAL_RCC_ClockConfig+0x1d0>)
 8003620:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003622:	4b09      	ldr	r3, [pc, #36]	@ (8003648 <HAL_RCC_ClockConfig+0x1d4>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4618      	mov	r0, r3
 8003628:	f7fd fe40 	bl	80012ac <HAL_InitTick>

  return HAL_OK;
 800362c:	2300      	movs	r3, #0
}
 800362e:	4618      	mov	r0, r3
 8003630:	3710      	adds	r7, #16
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
 8003636:	bf00      	nop
 8003638:	40023c00 	.word	0x40023c00
 800363c:	40023800 	.word	0x40023800
 8003640:	0800df3c 	.word	0x0800df3c
 8003644:	2000000c 	.word	0x2000000c
 8003648:	20000010 	.word	0x20000010

0800364c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800364c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003650:	b094      	sub	sp, #80	@ 0x50
 8003652:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003654:	2300      	movs	r3, #0
 8003656:	647b      	str	r3, [r7, #68]	@ 0x44
 8003658:	2300      	movs	r3, #0
 800365a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800365c:	2300      	movs	r3, #0
 800365e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8003660:	2300      	movs	r3, #0
 8003662:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003664:	4b79      	ldr	r3, [pc, #484]	@ (800384c <HAL_RCC_GetSysClockFreq+0x200>)
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	f003 030c 	and.w	r3, r3, #12
 800366c:	2b08      	cmp	r3, #8
 800366e:	d00d      	beq.n	800368c <HAL_RCC_GetSysClockFreq+0x40>
 8003670:	2b08      	cmp	r3, #8
 8003672:	f200 80e1 	bhi.w	8003838 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003676:	2b00      	cmp	r3, #0
 8003678:	d002      	beq.n	8003680 <HAL_RCC_GetSysClockFreq+0x34>
 800367a:	2b04      	cmp	r3, #4
 800367c:	d003      	beq.n	8003686 <HAL_RCC_GetSysClockFreq+0x3a>
 800367e:	e0db      	b.n	8003838 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003680:	4b73      	ldr	r3, [pc, #460]	@ (8003850 <HAL_RCC_GetSysClockFreq+0x204>)
 8003682:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003684:	e0db      	b.n	800383e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003686:	4b72      	ldr	r3, [pc, #456]	@ (8003850 <HAL_RCC_GetSysClockFreq+0x204>)
 8003688:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800368a:	e0d8      	b.n	800383e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800368c:	4b6f      	ldr	r3, [pc, #444]	@ (800384c <HAL_RCC_GetSysClockFreq+0x200>)
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003694:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003696:	4b6d      	ldr	r3, [pc, #436]	@ (800384c <HAL_RCC_GetSysClockFreq+0x200>)
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d063      	beq.n	800376a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036a2:	4b6a      	ldr	r3, [pc, #424]	@ (800384c <HAL_RCC_GetSysClockFreq+0x200>)
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	099b      	lsrs	r3, r3, #6
 80036a8:	2200      	movs	r2, #0
 80036aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80036ac:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80036ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80036b6:	2300      	movs	r3, #0
 80036b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80036ba:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80036be:	4622      	mov	r2, r4
 80036c0:	462b      	mov	r3, r5
 80036c2:	f04f 0000 	mov.w	r0, #0
 80036c6:	f04f 0100 	mov.w	r1, #0
 80036ca:	0159      	lsls	r1, r3, #5
 80036cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80036d0:	0150      	lsls	r0, r2, #5
 80036d2:	4602      	mov	r2, r0
 80036d4:	460b      	mov	r3, r1
 80036d6:	4621      	mov	r1, r4
 80036d8:	1a51      	subs	r1, r2, r1
 80036da:	6139      	str	r1, [r7, #16]
 80036dc:	4629      	mov	r1, r5
 80036de:	eb63 0301 	sbc.w	r3, r3, r1
 80036e2:	617b      	str	r3, [r7, #20]
 80036e4:	f04f 0200 	mov.w	r2, #0
 80036e8:	f04f 0300 	mov.w	r3, #0
 80036ec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80036f0:	4659      	mov	r1, fp
 80036f2:	018b      	lsls	r3, r1, #6
 80036f4:	4651      	mov	r1, sl
 80036f6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80036fa:	4651      	mov	r1, sl
 80036fc:	018a      	lsls	r2, r1, #6
 80036fe:	4651      	mov	r1, sl
 8003700:	ebb2 0801 	subs.w	r8, r2, r1
 8003704:	4659      	mov	r1, fp
 8003706:	eb63 0901 	sbc.w	r9, r3, r1
 800370a:	f04f 0200 	mov.w	r2, #0
 800370e:	f04f 0300 	mov.w	r3, #0
 8003712:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003716:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800371a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800371e:	4690      	mov	r8, r2
 8003720:	4699      	mov	r9, r3
 8003722:	4623      	mov	r3, r4
 8003724:	eb18 0303 	adds.w	r3, r8, r3
 8003728:	60bb      	str	r3, [r7, #8]
 800372a:	462b      	mov	r3, r5
 800372c:	eb49 0303 	adc.w	r3, r9, r3
 8003730:	60fb      	str	r3, [r7, #12]
 8003732:	f04f 0200 	mov.w	r2, #0
 8003736:	f04f 0300 	mov.w	r3, #0
 800373a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800373e:	4629      	mov	r1, r5
 8003740:	028b      	lsls	r3, r1, #10
 8003742:	4621      	mov	r1, r4
 8003744:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003748:	4621      	mov	r1, r4
 800374a:	028a      	lsls	r2, r1, #10
 800374c:	4610      	mov	r0, r2
 800374e:	4619      	mov	r1, r3
 8003750:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003752:	2200      	movs	r2, #0
 8003754:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003756:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003758:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800375c:	f7fc fdb0 	bl	80002c0 <__aeabi_uldivmod>
 8003760:	4602      	mov	r2, r0
 8003762:	460b      	mov	r3, r1
 8003764:	4613      	mov	r3, r2
 8003766:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003768:	e058      	b.n	800381c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800376a:	4b38      	ldr	r3, [pc, #224]	@ (800384c <HAL_RCC_GetSysClockFreq+0x200>)
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	099b      	lsrs	r3, r3, #6
 8003770:	2200      	movs	r2, #0
 8003772:	4618      	mov	r0, r3
 8003774:	4611      	mov	r1, r2
 8003776:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800377a:	623b      	str	r3, [r7, #32]
 800377c:	2300      	movs	r3, #0
 800377e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003780:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003784:	4642      	mov	r2, r8
 8003786:	464b      	mov	r3, r9
 8003788:	f04f 0000 	mov.w	r0, #0
 800378c:	f04f 0100 	mov.w	r1, #0
 8003790:	0159      	lsls	r1, r3, #5
 8003792:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003796:	0150      	lsls	r0, r2, #5
 8003798:	4602      	mov	r2, r0
 800379a:	460b      	mov	r3, r1
 800379c:	4641      	mov	r1, r8
 800379e:	ebb2 0a01 	subs.w	sl, r2, r1
 80037a2:	4649      	mov	r1, r9
 80037a4:	eb63 0b01 	sbc.w	fp, r3, r1
 80037a8:	f04f 0200 	mov.w	r2, #0
 80037ac:	f04f 0300 	mov.w	r3, #0
 80037b0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80037b4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80037b8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80037bc:	ebb2 040a 	subs.w	r4, r2, sl
 80037c0:	eb63 050b 	sbc.w	r5, r3, fp
 80037c4:	f04f 0200 	mov.w	r2, #0
 80037c8:	f04f 0300 	mov.w	r3, #0
 80037cc:	00eb      	lsls	r3, r5, #3
 80037ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80037d2:	00e2      	lsls	r2, r4, #3
 80037d4:	4614      	mov	r4, r2
 80037d6:	461d      	mov	r5, r3
 80037d8:	4643      	mov	r3, r8
 80037da:	18e3      	adds	r3, r4, r3
 80037dc:	603b      	str	r3, [r7, #0]
 80037de:	464b      	mov	r3, r9
 80037e0:	eb45 0303 	adc.w	r3, r5, r3
 80037e4:	607b      	str	r3, [r7, #4]
 80037e6:	f04f 0200 	mov.w	r2, #0
 80037ea:	f04f 0300 	mov.w	r3, #0
 80037ee:	e9d7 4500 	ldrd	r4, r5, [r7]
 80037f2:	4629      	mov	r1, r5
 80037f4:	028b      	lsls	r3, r1, #10
 80037f6:	4621      	mov	r1, r4
 80037f8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80037fc:	4621      	mov	r1, r4
 80037fe:	028a      	lsls	r2, r1, #10
 8003800:	4610      	mov	r0, r2
 8003802:	4619      	mov	r1, r3
 8003804:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003806:	2200      	movs	r2, #0
 8003808:	61bb      	str	r3, [r7, #24]
 800380a:	61fa      	str	r2, [r7, #28]
 800380c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003810:	f7fc fd56 	bl	80002c0 <__aeabi_uldivmod>
 8003814:	4602      	mov	r2, r0
 8003816:	460b      	mov	r3, r1
 8003818:	4613      	mov	r3, r2
 800381a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800381c:	4b0b      	ldr	r3, [pc, #44]	@ (800384c <HAL_RCC_GetSysClockFreq+0x200>)
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	0c1b      	lsrs	r3, r3, #16
 8003822:	f003 0303 	and.w	r3, r3, #3
 8003826:	3301      	adds	r3, #1
 8003828:	005b      	lsls	r3, r3, #1
 800382a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800382c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800382e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003830:	fbb2 f3f3 	udiv	r3, r2, r3
 8003834:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003836:	e002      	b.n	800383e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003838:	4b05      	ldr	r3, [pc, #20]	@ (8003850 <HAL_RCC_GetSysClockFreq+0x204>)
 800383a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800383c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800383e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003840:	4618      	mov	r0, r3
 8003842:	3750      	adds	r7, #80	@ 0x50
 8003844:	46bd      	mov	sp, r7
 8003846:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800384a:	bf00      	nop
 800384c:	40023800 	.word	0x40023800
 8003850:	00f42400 	.word	0x00f42400

08003854 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003854:	b480      	push	{r7}
 8003856:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003858:	4b03      	ldr	r3, [pc, #12]	@ (8003868 <HAL_RCC_GetHCLKFreq+0x14>)
 800385a:	681b      	ldr	r3, [r3, #0]
}
 800385c:	4618      	mov	r0, r3
 800385e:	46bd      	mov	sp, r7
 8003860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003864:	4770      	bx	lr
 8003866:	bf00      	nop
 8003868:	2000000c 	.word	0x2000000c

0800386c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b088      	sub	sp, #32
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003874:	2300      	movs	r3, #0
 8003876:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003878:	2300      	movs	r3, #0
 800387a:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 800387c:	2300      	movs	r3, #0
 800387e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003880:	2300      	movs	r3, #0
 8003882:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0301 	and.w	r3, r3, #1
 800388c:	2b00      	cmp	r3, #0
 800388e:	d012      	beq.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003890:	4b65      	ldr	r3, [pc, #404]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	4a64      	ldr	r2, [pc, #400]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003896:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800389a:	6093      	str	r3, [r2, #8]
 800389c:	4b62      	ldr	r3, [pc, #392]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800389e:	689a      	ldr	r2, [r3, #8]
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038a4:	4960      	ldr	r1, [pc, #384]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80038a6:	4313      	orrs	r3, r2
 80038a8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d101      	bne.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 80038b2:	2301      	movs	r3, #1
 80038b4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d017      	beq.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80038c2:	4b59      	ldr	r3, [pc, #356]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80038c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80038c8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038d0:	4955      	ldr	r1, [pc, #340]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80038d2:	4313      	orrs	r3, r2
 80038d4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038dc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80038e0:	d101      	bne.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 80038e2:	2301      	movs	r3, #1
 80038e4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d101      	bne.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 80038ee:	2301      	movs	r3, #1
 80038f0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d017      	beq.n	800392e <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80038fe:	4b4a      	ldr	r3, [pc, #296]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003900:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003904:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800390c:	4946      	ldr	r1, [pc, #280]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800390e:	4313      	orrs	r3, r2
 8003910:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003918:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800391c:	d101      	bne.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 800391e:	2301      	movs	r3, #1
 8003920:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003926:	2b00      	cmp	r3, #0
 8003928:	d101      	bne.n	800392e <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 800392a:	2301      	movs	r3, #1
 800392c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f003 0320 	and.w	r3, r3, #32
 8003936:	2b00      	cmp	r3, #0
 8003938:	f000 808b 	beq.w	8003a52 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800393c:	4b3a      	ldr	r3, [pc, #232]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800393e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003940:	4a39      	ldr	r2, [pc, #228]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003942:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003946:	6413      	str	r3, [r2, #64]	@ 0x40
 8003948:	4b37      	ldr	r3, [pc, #220]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800394a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800394c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003950:	60fb      	str	r3, [r7, #12]
 8003952:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003954:	4b35      	ldr	r3, [pc, #212]	@ (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a34      	ldr	r2, [pc, #208]	@ (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800395a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800395e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003960:	f7fd fce8 	bl	8001334 <HAL_GetTick>
 8003964:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003966:	e008      	b.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003968:	f7fd fce4 	bl	8001334 <HAL_GetTick>
 800396c:	4602      	mov	r2, r0
 800396e:	697b      	ldr	r3, [r7, #20]
 8003970:	1ad3      	subs	r3, r2, r3
 8003972:	2b64      	cmp	r3, #100	@ 0x64
 8003974:	d901      	bls.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003976:	2303      	movs	r3, #3
 8003978:	e2bc      	b.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800397a:	4b2c      	ldr	r3, [pc, #176]	@ (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003982:	2b00      	cmp	r3, #0
 8003984:	d0f0      	beq.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003986:	4b28      	ldr	r3, [pc, #160]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003988:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800398a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800398e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003990:	693b      	ldr	r3, [r7, #16]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d035      	beq.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800399a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800399e:	693a      	ldr	r2, [r7, #16]
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d02e      	beq.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80039a4:	4b20      	ldr	r3, [pc, #128]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039ac:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80039ae:	4b1e      	ldr	r3, [pc, #120]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039b2:	4a1d      	ldr	r2, [pc, #116]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039b8:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80039ba:	4b1b      	ldr	r3, [pc, #108]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039be:	4a1a      	ldr	r2, [pc, #104]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039c4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80039c6:	4a18      	ldr	r2, [pc, #96]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039c8:	693b      	ldr	r3, [r7, #16]
 80039ca:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80039cc:	4b16      	ldr	r3, [pc, #88]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039d0:	f003 0301 	and.w	r3, r3, #1
 80039d4:	2b01      	cmp	r3, #1
 80039d6:	d114      	bne.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039d8:	f7fd fcac 	bl	8001334 <HAL_GetTick>
 80039dc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039de:	e00a      	b.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039e0:	f7fd fca8 	bl	8001334 <HAL_GetTick>
 80039e4:	4602      	mov	r2, r0
 80039e6:	697b      	ldr	r3, [r7, #20]
 80039e8:	1ad3      	subs	r3, r2, r3
 80039ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d901      	bls.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 80039f2:	2303      	movs	r3, #3
 80039f4:	e27e      	b.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x688>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039f6:	4b0c      	ldr	r3, [pc, #48]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039fa:	f003 0302 	and.w	r3, r3, #2
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d0ee      	beq.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a0a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a0e:	d111      	bne.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 8003a10:	4b05      	ldr	r3, [pc, #20]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003a12:	689b      	ldr	r3, [r3, #8]
 8003a14:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8003a1c:	4b04      	ldr	r3, [pc, #16]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003a1e:	400b      	ands	r3, r1
 8003a20:	4901      	ldr	r1, [pc, #4]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003a22:	4313      	orrs	r3, r2
 8003a24:	608b      	str	r3, [r1, #8]
 8003a26:	e00b      	b.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8003a28:	40023800 	.word	0x40023800
 8003a2c:	40007000 	.word	0x40007000
 8003a30:	0ffffcff 	.word	0x0ffffcff
 8003a34:	4ba4      	ldr	r3, [pc, #656]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	4aa3      	ldr	r2, [pc, #652]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a3a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003a3e:	6093      	str	r3, [r2, #8]
 8003a40:	4ba1      	ldr	r3, [pc, #644]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a42:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a4c:	499e      	ldr	r1, [pc, #632]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0310 	and.w	r3, r3, #16
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d010      	beq.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003a5e:	4b9a      	ldr	r3, [pc, #616]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a60:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a64:	4a98      	ldr	r2, [pc, #608]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a66:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003a6a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003a6e:	4b96      	ldr	r3, [pc, #600]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a70:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a78:	4993      	ldr	r1, [pc, #588]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d00a      	beq.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003a8c:	4b8e      	ldr	r3, [pc, #568]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a92:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a9a:	498b      	ldr	r1, [pc, #556]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d00a      	beq.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003aae:	4b86      	ldr	r3, [pc, #536]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003ab0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ab4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003abc:	4982      	ldr	r1, [pc, #520]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d00a      	beq.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003ad0:	4b7d      	ldr	r3, [pc, #500]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003ad2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ad6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003ade:	497a      	ldr	r1, [pc, #488]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d00a      	beq.n	8003b08 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003af2:	4b75      	ldr	r3, [pc, #468]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003af4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003af8:	f023 0203 	bic.w	r2, r3, #3
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b00:	4971      	ldr	r1, [pc, #452]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b02:	4313      	orrs	r3, r2
 8003b04:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d00a      	beq.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003b14:	4b6c      	ldr	r3, [pc, #432]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b1a:	f023 020c 	bic.w	r2, r3, #12
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b22:	4969      	ldr	r1, [pc, #420]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b24:	4313      	orrs	r3, r2
 8003b26:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d00a      	beq.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003b36:	4b64      	ldr	r3, [pc, #400]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b3c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b44:	4960      	ldr	r1, [pc, #384]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b46:	4313      	orrs	r3, r2
 8003b48:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d00a      	beq.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003b58:	4b5b      	ldr	r3, [pc, #364]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b5e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b66:	4958      	ldr	r1, [pc, #352]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d00a      	beq.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003b7a:	4b53      	ldr	r3, [pc, #332]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b80:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b88:	494f      	ldr	r1, [pc, #316]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d00a      	beq.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003b9c:	4b4a      	ldr	r3, [pc, #296]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ba2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003baa:	4947      	ldr	r1, [pc, #284]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003bac:	4313      	orrs	r3, r2
 8003bae:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d00a      	beq.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003bbe:	4b42      	ldr	r3, [pc, #264]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003bc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bc4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bcc:	493e      	ldr	r1, [pc, #248]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d00a      	beq.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003be0:	4b39      	ldr	r3, [pc, #228]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003be2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003be6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bee:	4936      	ldr	r1, [pc, #216]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d011      	beq.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003c02:	4b31      	ldr	r3, [pc, #196]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c08:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c10:	492d      	ldr	r1, [pc, #180]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c12:	4313      	orrs	r3, r2
 8003c14:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c1c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003c20:	d101      	bne.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 8003c22:	2301      	movs	r3, #1
 8003c24:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d00a      	beq.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003c32:	4b25      	ldr	r3, [pc, #148]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c38:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c40:	4921      	ldr	r1, [pc, #132]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c42:	4313      	orrs	r3, r2
 8003c44:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d00a      	beq.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003c54:	4b1c      	ldr	r3, [pc, #112]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c5a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003c62:	4919      	ldr	r1, [pc, #100]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c64:	4313      	orrs	r3, r2
 8003c66:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d00a      	beq.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003c76:	4b14      	ldr	r3, [pc, #80]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c7c:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c84:	4910      	ldr	r1, [pc, #64]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c86:	4313      	orrs	r3, r2
 8003c88:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003c8c:	69fb      	ldr	r3, [r7, #28]
 8003c8e:	2b01      	cmp	r3, #1
 8003c90:	d006      	beq.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x434>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	f000 809d 	beq.w	8003dda <HAL_RCCEx_PeriphCLKConfig+0x56e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003ca0:	4b09      	ldr	r3, [pc, #36]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a08      	ldr	r2, [pc, #32]	@ (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003ca6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003caa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cac:	f7fd fb42 	bl	8001334 <HAL_GetTick>
 8003cb0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003cb2:	e00b      	b.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003cb4:	f7fd fb3e 	bl	8001334 <HAL_GetTick>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	697b      	ldr	r3, [r7, #20]
 8003cbc:	1ad3      	subs	r3, r2, r3
 8003cbe:	2b64      	cmp	r3, #100	@ 0x64
 8003cc0:	d904      	bls.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003cc2:	2303      	movs	r3, #3
 8003cc4:	e116      	b.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x688>
 8003cc6:	bf00      	nop
 8003cc8:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003ccc:	4b8b      	ldr	r3, [pc, #556]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d1ed      	bne.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x448>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f003 0301 	and.w	r3, r3, #1
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d017      	beq.n	8003d14 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d113      	bne.n	8003d14 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003cec:	4b83      	ldr	r3, [pc, #524]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003cee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003cf2:	0e1b      	lsrs	r3, r3, #24
 8003cf4:	f003 030f 	and.w	r3, r3, #15
 8003cf8:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	019a      	lsls	r2, r3, #6
 8003d00:	693b      	ldr	r3, [r7, #16]
 8003d02:	061b      	lsls	r3, r3, #24
 8003d04:	431a      	orrs	r2, r3
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	689b      	ldr	r3, [r3, #8]
 8003d0a:	071b      	lsls	r3, r3, #28
 8003d0c:	497b      	ldr	r1, [pc, #492]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d004      	beq.n	8003d2a <HAL_RCCEx_PeriphCLKConfig+0x4be>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d24:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003d28:	d00a      	beq.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d024      	beq.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x514>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d3a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d3e:	d11f      	bne.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x514>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003d40:	4b6e      	ldr	r3, [pc, #440]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003d42:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d46:	0f1b      	lsrs	r3, r3, #28
 8003d48:	f003 0307 	and.w	r3, r3, #7
 8003d4c:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	019a      	lsls	r2, r3, #6
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	68db      	ldr	r3, [r3, #12]
 8003d58:	061b      	lsls	r3, r3, #24
 8003d5a:	431a      	orrs	r2, r3
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	071b      	lsls	r3, r3, #28
 8003d60:	4966      	ldr	r1, [pc, #408]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003d62:	4313      	orrs	r3, r2
 8003d64:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003d68:	4b64      	ldr	r3, [pc, #400]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003d6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003d6e:	f023 021f 	bic.w	r2, r3, #31
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	69db      	ldr	r3, [r3, #28]
 8003d76:	3b01      	subs	r3, #1
 8003d78:	4960      	ldr	r1, [pc, #384]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d00d      	beq.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x53c>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	019a      	lsls	r2, r3, #6
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	68db      	ldr	r3, [r3, #12]
 8003d96:	061b      	lsls	r3, r3, #24
 8003d98:	431a      	orrs	r2, r3
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	689b      	ldr	r3, [r3, #8]
 8003d9e:	071b      	lsls	r3, r3, #28
 8003da0:	4956      	ldr	r1, [pc, #344]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003da2:	4313      	orrs	r3, r2
 8003da4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003da8:	4b54      	ldr	r3, [pc, #336]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a53      	ldr	r2, [pc, #332]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003dae:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003db2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003db4:	f7fd fabe 	bl	8001334 <HAL_GetTick>
 8003db8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003dba:	e008      	b.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003dbc:	f7fd faba 	bl	8001334 <HAL_GetTick>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	1ad3      	subs	r3, r2, r3
 8003dc6:	2b64      	cmp	r3, #100	@ 0x64
 8003dc8:	d901      	bls.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0x562>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003dca:	2303      	movs	r3, #3
 8003dcc:	e092      	b.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003dce:	4b4b      	ldr	r3, [pc, #300]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d0f0      	beq.n	8003dbc <HAL_RCCEx_PeriphCLKConfig+0x550>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003dda:	69bb      	ldr	r3, [r7, #24]
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	f040 8088 	bne.w	8003ef2 <HAL_RCCEx_PeriphCLKConfig+0x686>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003de2:	4b46      	ldr	r3, [pc, #280]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4a45      	ldr	r2, [pc, #276]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003de8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003dec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003dee:	f7fd faa1 	bl	8001334 <HAL_GetTick>
 8003df2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003df4:	e008      	b.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003df6:	f7fd fa9d 	bl	8001334 <HAL_GetTick>
 8003dfa:	4602      	mov	r2, r0
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	1ad3      	subs	r3, r2, r3
 8003e00:	2b64      	cmp	r3, #100	@ 0x64
 8003e02:	d901      	bls.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003e04:	2303      	movs	r3, #3
 8003e06:	e075      	b.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003e08:	4b3c      	ldr	r3, [pc, #240]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003e10:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003e14:	d0ef      	beq.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0x58a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d003      	beq.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x5be>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d009      	beq.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0x5d2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d024      	beq.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0x614>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d120      	bne.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0x614>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003e3e:	4b2f      	ldr	r3, [pc, #188]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e44:	0c1b      	lsrs	r3, r3, #16
 8003e46:	f003 0303 	and.w	r3, r3, #3
 8003e4a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	691b      	ldr	r3, [r3, #16]
 8003e50:	019a      	lsls	r2, r3, #6
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	041b      	lsls	r3, r3, #16
 8003e56:	431a      	orrs	r2, r3
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	695b      	ldr	r3, [r3, #20]
 8003e5c:	061b      	lsls	r3, r3, #24
 8003e5e:	4927      	ldr	r1, [pc, #156]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e60:	4313      	orrs	r3, r2
 8003e62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003e66:	4b25      	ldr	r3, [pc, #148]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e68:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003e6c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6a1b      	ldr	r3, [r3, #32]
 8003e74:	3b01      	subs	r3, #1
 8003e76:	021b      	lsls	r3, r3, #8
 8003e78:	4920      	ldr	r1, [pc, #128]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d018      	beq.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x652>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e90:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003e94:	d113      	bne.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x652>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003e96:	4b19      	ldr	r3, [pc, #100]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e9c:	0e1b      	lsrs	r3, r3, #24
 8003e9e:	f003 030f 	and.w	r3, r3, #15
 8003ea2:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	691b      	ldr	r3, [r3, #16]
 8003ea8:	019a      	lsls	r2, r3, #6
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	699b      	ldr	r3, [r3, #24]
 8003eae:	041b      	lsls	r3, r3, #16
 8003eb0:	431a      	orrs	r2, r3
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	061b      	lsls	r3, r3, #24
 8003eb6:	4911      	ldr	r1, [pc, #68]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003ebe:	4b0f      	ldr	r3, [pc, #60]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4a0e      	ldr	r2, [pc, #56]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003ec4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ec8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003eca:	f7fd fa33 	bl	8001334 <HAL_GetTick>
 8003ece:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003ed0:	e008      	b.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x678>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003ed2:	f7fd fa2f 	bl	8001334 <HAL_GetTick>
 8003ed6:	4602      	mov	r2, r0
 8003ed8:	697b      	ldr	r3, [r7, #20]
 8003eda:	1ad3      	subs	r3, r2, r3
 8003edc:	2b64      	cmp	r3, #100	@ 0x64
 8003ede:	d901      	bls.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x678>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003ee0:	2303      	movs	r3, #3
 8003ee2:	e007      	b.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003ee4:	4b05      	ldr	r3, [pc, #20]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003eec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003ef0:	d1ef      	bne.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x666>
      }
    }
  }
  return HAL_OK;
 8003ef2:	2300      	movs	r3, #0
}
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	3720      	adds	r7, #32
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}
 8003efc:	40023800 	.word	0x40023800

08003f00 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b084      	sub	sp, #16
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d101      	bne.n	8003f12 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003f0e:	2301      	movs	r3, #1
 8003f10:	e09d      	b.n	800404e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d108      	bne.n	8003f2c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f22:	d009      	beq.n	8003f38 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2200      	movs	r2, #0
 8003f28:	61da      	str	r2, [r3, #28]
 8003f2a:	e005      	b.n	8003f38 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2200      	movs	r2, #0
 8003f36:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003f44:	b2db      	uxtb	r3, r3
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d106      	bne.n	8003f58 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003f52:	6878      	ldr	r0, [r7, #4]
 8003f54:	f7fc ff34 	bl	8000dc0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2202      	movs	r2, #2
 8003f5c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	681a      	ldr	r2, [r3, #0]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f6e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	68db      	ldr	r3, [r3, #12]
 8003f74:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003f78:	d902      	bls.n	8003f80 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	60fb      	str	r3, [r7, #12]
 8003f7e:	e002      	b.n	8003f86 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003f80:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003f84:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	68db      	ldr	r3, [r3, #12]
 8003f8a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003f8e:	d007      	beq.n	8003fa0 <HAL_SPI_Init+0xa0>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	68db      	ldr	r3, [r3, #12]
 8003f94:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003f98:	d002      	beq.n	8003fa0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	689b      	ldr	r3, [r3, #8]
 8003fac:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003fb0:	431a      	orrs	r2, r3
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	691b      	ldr	r3, [r3, #16]
 8003fb6:	f003 0302 	and.w	r3, r3, #2
 8003fba:	431a      	orrs	r2, r3
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	695b      	ldr	r3, [r3, #20]
 8003fc0:	f003 0301 	and.w	r3, r3, #1
 8003fc4:	431a      	orrs	r2, r3
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	699b      	ldr	r3, [r3, #24]
 8003fca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003fce:	431a      	orrs	r2, r3
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	69db      	ldr	r3, [r3, #28]
 8003fd4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003fd8:	431a      	orrs	r2, r3
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6a1b      	ldr	r3, [r3, #32]
 8003fde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fe2:	ea42 0103 	orr.w	r1, r2, r3
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fea:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	430a      	orrs	r2, r1
 8003ff4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	699b      	ldr	r3, [r3, #24]
 8003ffa:	0c1b      	lsrs	r3, r3, #16
 8003ffc:	f003 0204 	and.w	r2, r3, #4
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004004:	f003 0310 	and.w	r3, r3, #16
 8004008:	431a      	orrs	r2, r3
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800400e:	f003 0308 	and.w	r3, r3, #8
 8004012:	431a      	orrs	r2, r3
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	68db      	ldr	r3, [r3, #12]
 8004018:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800401c:	ea42 0103 	orr.w	r1, r2, r3
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	430a      	orrs	r2, r1
 800402c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	69da      	ldr	r2, [r3, #28]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800403c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2200      	movs	r2, #0
 8004042:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2201      	movs	r2, #1
 8004048:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800404c:	2300      	movs	r3, #0
}
 800404e:	4618      	mov	r0, r3
 8004050:	3710      	adds	r7, #16
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}

08004056 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004056:	b580      	push	{r7, lr}
 8004058:	b088      	sub	sp, #32
 800405a:	af00      	add	r7, sp, #0
 800405c:	60f8      	str	r0, [r7, #12]
 800405e:	60b9      	str	r1, [r7, #8]
 8004060:	603b      	str	r3, [r7, #0]
 8004062:	4613      	mov	r3, r2
 8004064:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004066:	f7fd f965 	bl	8001334 <HAL_GetTick>
 800406a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800406c:	88fb      	ldrh	r3, [r7, #6]
 800406e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004076:	b2db      	uxtb	r3, r3
 8004078:	2b01      	cmp	r3, #1
 800407a:	d001      	beq.n	8004080 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800407c:	2302      	movs	r3, #2
 800407e:	e15c      	b.n	800433a <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d002      	beq.n	800408c <HAL_SPI_Transmit+0x36>
 8004086:	88fb      	ldrh	r3, [r7, #6]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d101      	bne.n	8004090 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800408c:	2301      	movs	r3, #1
 800408e:	e154      	b.n	800433a <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004096:	2b01      	cmp	r3, #1
 8004098:	d101      	bne.n	800409e <HAL_SPI_Transmit+0x48>
 800409a:	2302      	movs	r3, #2
 800409c:	e14d      	b.n	800433a <HAL_SPI_Transmit+0x2e4>
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2201      	movs	r2, #1
 80040a2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2203      	movs	r2, #3
 80040aa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2200      	movs	r2, #0
 80040b2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	68ba      	ldr	r2, [r7, #8]
 80040b8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	88fa      	ldrh	r2, [r7, #6]
 80040be:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	88fa      	ldrh	r2, [r7, #6]
 80040c4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2200      	movs	r2, #0
 80040ca:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	2200      	movs	r2, #0
 80040d0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	2200      	movs	r2, #0
 80040d8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	2200      	movs	r2, #0
 80040e0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	2200      	movs	r2, #0
 80040e6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040f0:	d10f      	bne.n	8004112 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	681a      	ldr	r2, [r3, #0]
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004100:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	681a      	ldr	r2, [r3, #0]
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004110:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800411c:	2b40      	cmp	r3, #64	@ 0x40
 800411e:	d007      	beq.n	8004130 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	681a      	ldr	r2, [r3, #0]
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800412e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	68db      	ldr	r3, [r3, #12]
 8004134:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004138:	d952      	bls.n	80041e0 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d002      	beq.n	8004148 <HAL_SPI_Transmit+0xf2>
 8004142:	8b7b      	ldrh	r3, [r7, #26]
 8004144:	2b01      	cmp	r3, #1
 8004146:	d145      	bne.n	80041d4 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800414c:	881a      	ldrh	r2, [r3, #0]
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004158:	1c9a      	adds	r2, r3, #2
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004162:	b29b      	uxth	r3, r3
 8004164:	3b01      	subs	r3, #1
 8004166:	b29a      	uxth	r2, r3
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800416c:	e032      	b.n	80041d4 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	689b      	ldr	r3, [r3, #8]
 8004174:	f003 0302 	and.w	r3, r3, #2
 8004178:	2b02      	cmp	r3, #2
 800417a:	d112      	bne.n	80041a2 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004180:	881a      	ldrh	r2, [r3, #0]
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800418c:	1c9a      	adds	r2, r3, #2
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004196:	b29b      	uxth	r3, r3
 8004198:	3b01      	subs	r3, #1
 800419a:	b29a      	uxth	r2, r3
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80041a0:	e018      	b.n	80041d4 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80041a2:	f7fd f8c7 	bl	8001334 <HAL_GetTick>
 80041a6:	4602      	mov	r2, r0
 80041a8:	69fb      	ldr	r3, [r7, #28]
 80041aa:	1ad3      	subs	r3, r2, r3
 80041ac:	683a      	ldr	r2, [r7, #0]
 80041ae:	429a      	cmp	r2, r3
 80041b0:	d803      	bhi.n	80041ba <HAL_SPI_Transmit+0x164>
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80041b8:	d102      	bne.n	80041c0 <HAL_SPI_Transmit+0x16a>
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d109      	bne.n	80041d4 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2201      	movs	r2, #1
 80041c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	2200      	movs	r2, #0
 80041cc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80041d0:	2303      	movs	r3, #3
 80041d2:	e0b2      	b.n	800433a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041d8:	b29b      	uxth	r3, r3
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d1c7      	bne.n	800416e <HAL_SPI_Transmit+0x118>
 80041de:	e083      	b.n	80042e8 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d002      	beq.n	80041ee <HAL_SPI_Transmit+0x198>
 80041e8:	8b7b      	ldrh	r3, [r7, #26]
 80041ea:	2b01      	cmp	r3, #1
 80041ec:	d177      	bne.n	80042de <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041f2:	b29b      	uxth	r3, r3
 80041f4:	2b01      	cmp	r3, #1
 80041f6:	d912      	bls.n	800421e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041fc:	881a      	ldrh	r2, [r3, #0]
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004208:	1c9a      	adds	r2, r3, #2
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004212:	b29b      	uxth	r3, r3
 8004214:	3b02      	subs	r3, #2
 8004216:	b29a      	uxth	r2, r3
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800421c:	e05f      	b.n	80042de <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	330c      	adds	r3, #12
 8004228:	7812      	ldrb	r2, [r2, #0]
 800422a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004230:	1c5a      	adds	r2, r3, #1
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800423a:	b29b      	uxth	r3, r3
 800423c:	3b01      	subs	r3, #1
 800423e:	b29a      	uxth	r2, r3
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004244:	e04b      	b.n	80042de <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	689b      	ldr	r3, [r3, #8]
 800424c:	f003 0302 	and.w	r3, r3, #2
 8004250:	2b02      	cmp	r3, #2
 8004252:	d12b      	bne.n	80042ac <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004258:	b29b      	uxth	r3, r3
 800425a:	2b01      	cmp	r3, #1
 800425c:	d912      	bls.n	8004284 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004262:	881a      	ldrh	r2, [r3, #0]
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800426e:	1c9a      	adds	r2, r3, #2
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004278:	b29b      	uxth	r3, r3
 800427a:	3b02      	subs	r3, #2
 800427c:	b29a      	uxth	r2, r3
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004282:	e02c      	b.n	80042de <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	330c      	adds	r3, #12
 800428e:	7812      	ldrb	r2, [r2, #0]
 8004290:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004296:	1c5a      	adds	r2, r3, #1
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042a0:	b29b      	uxth	r3, r3
 80042a2:	3b01      	subs	r3, #1
 80042a4:	b29a      	uxth	r2, r3
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80042aa:	e018      	b.n	80042de <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80042ac:	f7fd f842 	bl	8001334 <HAL_GetTick>
 80042b0:	4602      	mov	r2, r0
 80042b2:	69fb      	ldr	r3, [r7, #28]
 80042b4:	1ad3      	subs	r3, r2, r3
 80042b6:	683a      	ldr	r2, [r7, #0]
 80042b8:	429a      	cmp	r2, r3
 80042ba:	d803      	bhi.n	80042c4 <HAL_SPI_Transmit+0x26e>
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80042c2:	d102      	bne.n	80042ca <HAL_SPI_Transmit+0x274>
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d109      	bne.n	80042de <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	2201      	movs	r2, #1
 80042ce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	2200      	movs	r2, #0
 80042d6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80042da:	2303      	movs	r3, #3
 80042dc:	e02d      	b.n	800433a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042e2:	b29b      	uxth	r3, r3
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d1ae      	bne.n	8004246 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80042e8:	69fa      	ldr	r2, [r7, #28]
 80042ea:	6839      	ldr	r1, [r7, #0]
 80042ec:	68f8      	ldr	r0, [r7, #12]
 80042ee:	f000 fb65 	bl	80049bc <SPI_EndRxTxTransaction>
 80042f2:	4603      	mov	r3, r0
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d002      	beq.n	80042fe <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	2220      	movs	r2, #32
 80042fc:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	689b      	ldr	r3, [r3, #8]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d10a      	bne.n	800431c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004306:	2300      	movs	r3, #0
 8004308:	617b      	str	r3, [r7, #20]
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	68db      	ldr	r3, [r3, #12]
 8004310:	617b      	str	r3, [r7, #20]
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	617b      	str	r3, [r7, #20]
 800431a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2201      	movs	r2, #1
 8004320:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2200      	movs	r2, #0
 8004328:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004330:	2b00      	cmp	r3, #0
 8004332:	d001      	beq.n	8004338 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004334:	2301      	movs	r3, #1
 8004336:	e000      	b.n	800433a <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004338:	2300      	movs	r3, #0
  }
}
 800433a:	4618      	mov	r0, r3
 800433c:	3720      	adds	r7, #32
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}

08004342 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004342:	b580      	push	{r7, lr}
 8004344:	b08a      	sub	sp, #40	@ 0x28
 8004346:	af00      	add	r7, sp, #0
 8004348:	60f8      	str	r0, [r7, #12]
 800434a:	60b9      	str	r1, [r7, #8]
 800434c:	607a      	str	r2, [r7, #4]
 800434e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004350:	2301      	movs	r3, #1
 8004352:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004354:	f7fc ffee 	bl	8001334 <HAL_GetTick>
 8004358:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004360:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004368:	887b      	ldrh	r3, [r7, #2]
 800436a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800436c:	887b      	ldrh	r3, [r7, #2]
 800436e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004370:	7ffb      	ldrb	r3, [r7, #31]
 8004372:	2b01      	cmp	r3, #1
 8004374:	d00c      	beq.n	8004390 <HAL_SPI_TransmitReceive+0x4e>
 8004376:	69bb      	ldr	r3, [r7, #24]
 8004378:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800437c:	d106      	bne.n	800438c <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	689b      	ldr	r3, [r3, #8]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d102      	bne.n	800438c <HAL_SPI_TransmitReceive+0x4a>
 8004386:	7ffb      	ldrb	r3, [r7, #31]
 8004388:	2b04      	cmp	r3, #4
 800438a:	d001      	beq.n	8004390 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800438c:	2302      	movs	r3, #2
 800438e:	e1f3      	b.n	8004778 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d005      	beq.n	80043a2 <HAL_SPI_TransmitReceive+0x60>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d002      	beq.n	80043a2 <HAL_SPI_TransmitReceive+0x60>
 800439c:	887b      	ldrh	r3, [r7, #2]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d101      	bne.n	80043a6 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80043a2:	2301      	movs	r3, #1
 80043a4:	e1e8      	b.n	8004778 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	d101      	bne.n	80043b4 <HAL_SPI_TransmitReceive+0x72>
 80043b0:	2302      	movs	r3, #2
 80043b2:	e1e1      	b.n	8004778 <HAL_SPI_TransmitReceive+0x436>
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	2201      	movs	r2, #1
 80043b8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80043c2:	b2db      	uxtb	r3, r3
 80043c4:	2b04      	cmp	r3, #4
 80043c6:	d003      	beq.n	80043d0 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2205      	movs	r2, #5
 80043cc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	2200      	movs	r2, #0
 80043d4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	687a      	ldr	r2, [r7, #4]
 80043da:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	887a      	ldrh	r2, [r7, #2]
 80043e0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	887a      	ldrh	r2, [r7, #2]
 80043e8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	68ba      	ldr	r2, [r7, #8]
 80043f0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	887a      	ldrh	r2, [r7, #2]
 80043f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	887a      	ldrh	r2, [r7, #2]
 80043fc:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	2200      	movs	r2, #0
 8004402:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2200      	movs	r2, #0
 8004408:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	68db      	ldr	r3, [r3, #12]
 800440e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004412:	d802      	bhi.n	800441a <HAL_SPI_TransmitReceive+0xd8>
 8004414:	8abb      	ldrh	r3, [r7, #20]
 8004416:	2b01      	cmp	r3, #1
 8004418:	d908      	bls.n	800442c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	685a      	ldr	r2, [r3, #4]
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004428:	605a      	str	r2, [r3, #4]
 800442a:	e007      	b.n	800443c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	685a      	ldr	r2, [r3, #4]
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800443a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004446:	2b40      	cmp	r3, #64	@ 0x40
 8004448:	d007      	beq.n	800445a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	681a      	ldr	r2, [r3, #0]
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004458:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	68db      	ldr	r3, [r3, #12]
 800445e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004462:	f240 8083 	bls.w	800456c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d002      	beq.n	8004474 <HAL_SPI_TransmitReceive+0x132>
 800446e:	8afb      	ldrh	r3, [r7, #22]
 8004470:	2b01      	cmp	r3, #1
 8004472:	d16f      	bne.n	8004554 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004478:	881a      	ldrh	r2, [r3, #0]
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004484:	1c9a      	adds	r2, r3, #2
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800448e:	b29b      	uxth	r3, r3
 8004490:	3b01      	subs	r3, #1
 8004492:	b29a      	uxth	r2, r3
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004498:	e05c      	b.n	8004554 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	f003 0302 	and.w	r3, r3, #2
 80044a4:	2b02      	cmp	r3, #2
 80044a6:	d11b      	bne.n	80044e0 <HAL_SPI_TransmitReceive+0x19e>
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044ac:	b29b      	uxth	r3, r3
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d016      	beq.n	80044e0 <HAL_SPI_TransmitReceive+0x19e>
 80044b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044b4:	2b01      	cmp	r3, #1
 80044b6:	d113      	bne.n	80044e0 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044bc:	881a      	ldrh	r2, [r3, #0]
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044c8:	1c9a      	adds	r2, r3, #2
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044d2:	b29b      	uxth	r3, r3
 80044d4:	3b01      	subs	r3, #1
 80044d6:	b29a      	uxth	r2, r3
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80044dc:	2300      	movs	r3, #0
 80044de:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	689b      	ldr	r3, [r3, #8]
 80044e6:	f003 0301 	and.w	r3, r3, #1
 80044ea:	2b01      	cmp	r3, #1
 80044ec:	d11c      	bne.n	8004528 <HAL_SPI_TransmitReceive+0x1e6>
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80044f4:	b29b      	uxth	r3, r3
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d016      	beq.n	8004528 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	68da      	ldr	r2, [r3, #12]
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004504:	b292      	uxth	r2, r2
 8004506:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800450c:	1c9a      	adds	r2, r3, #2
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004518:	b29b      	uxth	r3, r3
 800451a:	3b01      	subs	r3, #1
 800451c:	b29a      	uxth	r2, r3
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004524:	2301      	movs	r3, #1
 8004526:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004528:	f7fc ff04 	bl	8001334 <HAL_GetTick>
 800452c:	4602      	mov	r2, r0
 800452e:	6a3b      	ldr	r3, [r7, #32]
 8004530:	1ad3      	subs	r3, r2, r3
 8004532:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004534:	429a      	cmp	r2, r3
 8004536:	d80d      	bhi.n	8004554 <HAL_SPI_TransmitReceive+0x212>
 8004538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800453a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800453e:	d009      	beq.n	8004554 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	2201      	movs	r2, #1
 8004544:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	2200      	movs	r2, #0
 800454c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004550:	2303      	movs	r3, #3
 8004552:	e111      	b.n	8004778 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004558:	b29b      	uxth	r3, r3
 800455a:	2b00      	cmp	r3, #0
 800455c:	d19d      	bne.n	800449a <HAL_SPI_TransmitReceive+0x158>
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004564:	b29b      	uxth	r3, r3
 8004566:	2b00      	cmp	r3, #0
 8004568:	d197      	bne.n	800449a <HAL_SPI_TransmitReceive+0x158>
 800456a:	e0e5      	b.n	8004738 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d003      	beq.n	800457c <HAL_SPI_TransmitReceive+0x23a>
 8004574:	8afb      	ldrh	r3, [r7, #22]
 8004576:	2b01      	cmp	r3, #1
 8004578:	f040 80d1 	bne.w	800471e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004580:	b29b      	uxth	r3, r3
 8004582:	2b01      	cmp	r3, #1
 8004584:	d912      	bls.n	80045ac <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800458a:	881a      	ldrh	r2, [r3, #0]
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004596:	1c9a      	adds	r2, r3, #2
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045a0:	b29b      	uxth	r3, r3
 80045a2:	3b02      	subs	r3, #2
 80045a4:	b29a      	uxth	r2, r3
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80045aa:	e0b8      	b.n	800471e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	330c      	adds	r3, #12
 80045b6:	7812      	ldrb	r2, [r2, #0]
 80045b8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045be:	1c5a      	adds	r2, r3, #1
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045c8:	b29b      	uxth	r3, r3
 80045ca:	3b01      	subs	r3, #1
 80045cc:	b29a      	uxth	r2, r3
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80045d2:	e0a4      	b.n	800471e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	f003 0302 	and.w	r3, r3, #2
 80045de:	2b02      	cmp	r3, #2
 80045e0:	d134      	bne.n	800464c <HAL_SPI_TransmitReceive+0x30a>
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045e6:	b29b      	uxth	r3, r3
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d02f      	beq.n	800464c <HAL_SPI_TransmitReceive+0x30a>
 80045ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d12c      	bne.n	800464c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045f6:	b29b      	uxth	r3, r3
 80045f8:	2b01      	cmp	r3, #1
 80045fa:	d912      	bls.n	8004622 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004600:	881a      	ldrh	r2, [r3, #0]
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800460c:	1c9a      	adds	r2, r3, #2
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004616:	b29b      	uxth	r3, r3
 8004618:	3b02      	subs	r3, #2
 800461a:	b29a      	uxth	r2, r3
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004620:	e012      	b.n	8004648 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	330c      	adds	r3, #12
 800462c:	7812      	ldrb	r2, [r2, #0]
 800462e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004634:	1c5a      	adds	r2, r3, #1
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800463e:	b29b      	uxth	r3, r3
 8004640:	3b01      	subs	r3, #1
 8004642:	b29a      	uxth	r2, r3
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004648:	2300      	movs	r3, #0
 800464a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	689b      	ldr	r3, [r3, #8]
 8004652:	f003 0301 	and.w	r3, r3, #1
 8004656:	2b01      	cmp	r3, #1
 8004658:	d148      	bne.n	80046ec <HAL_SPI_TransmitReceive+0x3aa>
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004660:	b29b      	uxth	r3, r3
 8004662:	2b00      	cmp	r3, #0
 8004664:	d042      	beq.n	80046ec <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800466c:	b29b      	uxth	r3, r3
 800466e:	2b01      	cmp	r3, #1
 8004670:	d923      	bls.n	80046ba <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	68da      	ldr	r2, [r3, #12]
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800467c:	b292      	uxth	r2, r2
 800467e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004684:	1c9a      	adds	r2, r3, #2
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004690:	b29b      	uxth	r3, r3
 8004692:	3b02      	subs	r3, #2
 8004694:	b29a      	uxth	r2, r3
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80046a2:	b29b      	uxth	r3, r3
 80046a4:	2b01      	cmp	r3, #1
 80046a6:	d81f      	bhi.n	80046e8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	685a      	ldr	r2, [r3, #4]
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80046b6:	605a      	str	r2, [r3, #4]
 80046b8:	e016      	b.n	80046e8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f103 020c 	add.w	r2, r3, #12
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046c6:	7812      	ldrb	r2, [r2, #0]
 80046c8:	b2d2      	uxtb	r2, r2
 80046ca:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046d0:	1c5a      	adds	r2, r3, #1
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80046dc:	b29b      	uxth	r3, r3
 80046de:	3b01      	subs	r3, #1
 80046e0:	b29a      	uxth	r2, r3
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80046e8:	2301      	movs	r3, #1
 80046ea:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80046ec:	f7fc fe22 	bl	8001334 <HAL_GetTick>
 80046f0:	4602      	mov	r2, r0
 80046f2:	6a3b      	ldr	r3, [r7, #32]
 80046f4:	1ad3      	subs	r3, r2, r3
 80046f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80046f8:	429a      	cmp	r2, r3
 80046fa:	d803      	bhi.n	8004704 <HAL_SPI_TransmitReceive+0x3c2>
 80046fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046fe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004702:	d102      	bne.n	800470a <HAL_SPI_TransmitReceive+0x3c8>
 8004704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004706:	2b00      	cmp	r3, #0
 8004708:	d109      	bne.n	800471e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2201      	movs	r2, #1
 800470e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	2200      	movs	r2, #0
 8004716:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800471a:	2303      	movs	r3, #3
 800471c:	e02c      	b.n	8004778 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004722:	b29b      	uxth	r3, r3
 8004724:	2b00      	cmp	r3, #0
 8004726:	f47f af55 	bne.w	80045d4 <HAL_SPI_TransmitReceive+0x292>
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004730:	b29b      	uxth	r3, r3
 8004732:	2b00      	cmp	r3, #0
 8004734:	f47f af4e 	bne.w	80045d4 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004738:	6a3a      	ldr	r2, [r7, #32]
 800473a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800473c:	68f8      	ldr	r0, [r7, #12]
 800473e:	f000 f93d 	bl	80049bc <SPI_EndRxTxTransaction>
 8004742:	4603      	mov	r3, r0
 8004744:	2b00      	cmp	r3, #0
 8004746:	d008      	beq.n	800475a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	2220      	movs	r2, #32
 800474c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	2200      	movs	r2, #0
 8004752:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8004756:	2301      	movs	r3, #1
 8004758:	e00e      	b.n	8004778 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	2201      	movs	r2, #1
 800475e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	2200      	movs	r2, #0
 8004766:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800476e:	2b00      	cmp	r3, #0
 8004770:	d001      	beq.n	8004776 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e000      	b.n	8004778 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8004776:	2300      	movs	r3, #0
  }
}
 8004778:	4618      	mov	r0, r3
 800477a:	3728      	adds	r7, #40	@ 0x28
 800477c:	46bd      	mov	sp, r7
 800477e:	bd80      	pop	{r7, pc}

08004780 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b088      	sub	sp, #32
 8004784:	af00      	add	r7, sp, #0
 8004786:	60f8      	str	r0, [r7, #12]
 8004788:	60b9      	str	r1, [r7, #8]
 800478a:	603b      	str	r3, [r7, #0]
 800478c:	4613      	mov	r3, r2
 800478e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004790:	f7fc fdd0 	bl	8001334 <HAL_GetTick>
 8004794:	4602      	mov	r2, r0
 8004796:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004798:	1a9b      	subs	r3, r3, r2
 800479a:	683a      	ldr	r2, [r7, #0]
 800479c:	4413      	add	r3, r2
 800479e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80047a0:	f7fc fdc8 	bl	8001334 <HAL_GetTick>
 80047a4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80047a6:	4b39      	ldr	r3, [pc, #228]	@ (800488c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	015b      	lsls	r3, r3, #5
 80047ac:	0d1b      	lsrs	r3, r3, #20
 80047ae:	69fa      	ldr	r2, [r7, #28]
 80047b0:	fb02 f303 	mul.w	r3, r2, r3
 80047b4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80047b6:	e055      	b.n	8004864 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80047be:	d051      	beq.n	8004864 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80047c0:	f7fc fdb8 	bl	8001334 <HAL_GetTick>
 80047c4:	4602      	mov	r2, r0
 80047c6:	69bb      	ldr	r3, [r7, #24]
 80047c8:	1ad3      	subs	r3, r2, r3
 80047ca:	69fa      	ldr	r2, [r7, #28]
 80047cc:	429a      	cmp	r2, r3
 80047ce:	d902      	bls.n	80047d6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80047d0:	69fb      	ldr	r3, [r7, #28]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d13d      	bne.n	8004852 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	685a      	ldr	r2, [r3, #4]
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80047e4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80047ee:	d111      	bne.n	8004814 <SPI_WaitFlagStateUntilTimeout+0x94>
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	689b      	ldr	r3, [r3, #8]
 80047f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047f8:	d004      	beq.n	8004804 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	689b      	ldr	r3, [r3, #8]
 80047fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004802:	d107      	bne.n	8004814 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	681a      	ldr	r2, [r3, #0]
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004812:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004818:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800481c:	d10f      	bne.n	800483e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	681a      	ldr	r2, [r3, #0]
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800482c:	601a      	str	r2, [r3, #0]
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	681a      	ldr	r2, [r3, #0]
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800483c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	2201      	movs	r2, #1
 8004842:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	2200      	movs	r2, #0
 800484a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800484e:	2303      	movs	r3, #3
 8004850:	e018      	b.n	8004884 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d102      	bne.n	800485e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004858:	2300      	movs	r3, #0
 800485a:	61fb      	str	r3, [r7, #28]
 800485c:	e002      	b.n	8004864 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800485e:	697b      	ldr	r3, [r7, #20]
 8004860:	3b01      	subs	r3, #1
 8004862:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	689a      	ldr	r2, [r3, #8]
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	4013      	ands	r3, r2
 800486e:	68ba      	ldr	r2, [r7, #8]
 8004870:	429a      	cmp	r2, r3
 8004872:	bf0c      	ite	eq
 8004874:	2301      	moveq	r3, #1
 8004876:	2300      	movne	r3, #0
 8004878:	b2db      	uxtb	r3, r3
 800487a:	461a      	mov	r2, r3
 800487c:	79fb      	ldrb	r3, [r7, #7]
 800487e:	429a      	cmp	r2, r3
 8004880:	d19a      	bne.n	80047b8 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8004882:	2300      	movs	r3, #0
}
 8004884:	4618      	mov	r0, r3
 8004886:	3720      	adds	r7, #32
 8004888:	46bd      	mov	sp, r7
 800488a:	bd80      	pop	{r7, pc}
 800488c:	2000000c 	.word	0x2000000c

08004890 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b08a      	sub	sp, #40	@ 0x28
 8004894:	af00      	add	r7, sp, #0
 8004896:	60f8      	str	r0, [r7, #12]
 8004898:	60b9      	str	r1, [r7, #8]
 800489a:	607a      	str	r2, [r7, #4]
 800489c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800489e:	2300      	movs	r3, #0
 80048a0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80048a2:	f7fc fd47 	bl	8001334 <HAL_GetTick>
 80048a6:	4602      	mov	r2, r0
 80048a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048aa:	1a9b      	subs	r3, r3, r2
 80048ac:	683a      	ldr	r2, [r7, #0]
 80048ae:	4413      	add	r3, r2
 80048b0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80048b2:	f7fc fd3f 	bl	8001334 <HAL_GetTick>
 80048b6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	330c      	adds	r3, #12
 80048be:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80048c0:	4b3d      	ldr	r3, [pc, #244]	@ (80049b8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	4613      	mov	r3, r2
 80048c6:	009b      	lsls	r3, r3, #2
 80048c8:	4413      	add	r3, r2
 80048ca:	00da      	lsls	r2, r3, #3
 80048cc:	1ad3      	subs	r3, r2, r3
 80048ce:	0d1b      	lsrs	r3, r3, #20
 80048d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048d2:	fb02 f303 	mul.w	r3, r2, r3
 80048d6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80048d8:	e061      	b.n	800499e <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80048da:	68bb      	ldr	r3, [r7, #8]
 80048dc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80048e0:	d107      	bne.n	80048f2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d104      	bne.n	80048f2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80048e8:	69fb      	ldr	r3, [r7, #28]
 80048ea:	781b      	ldrb	r3, [r3, #0]
 80048ec:	b2db      	uxtb	r3, r3
 80048ee:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80048f0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80048f8:	d051      	beq.n	800499e <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80048fa:	f7fc fd1b 	bl	8001334 <HAL_GetTick>
 80048fe:	4602      	mov	r2, r0
 8004900:	6a3b      	ldr	r3, [r7, #32]
 8004902:	1ad3      	subs	r3, r2, r3
 8004904:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004906:	429a      	cmp	r2, r3
 8004908:	d902      	bls.n	8004910 <SPI_WaitFifoStateUntilTimeout+0x80>
 800490a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800490c:	2b00      	cmp	r3, #0
 800490e:	d13d      	bne.n	800498c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	685a      	ldr	r2, [r3, #4]
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800491e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004928:	d111      	bne.n	800494e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	689b      	ldr	r3, [r3, #8]
 800492e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004932:	d004      	beq.n	800493e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800493c:	d107      	bne.n	800494e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	681a      	ldr	r2, [r3, #0]
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800494c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004952:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004956:	d10f      	bne.n	8004978 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004966:	601a      	str	r2, [r3, #0]
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	681a      	ldr	r2, [r3, #0]
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004976:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	2201      	movs	r2, #1
 800497c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	2200      	movs	r2, #0
 8004984:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004988:	2303      	movs	r3, #3
 800498a:	e011      	b.n	80049b0 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800498c:	69bb      	ldr	r3, [r7, #24]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d102      	bne.n	8004998 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8004992:	2300      	movs	r3, #0
 8004994:	627b      	str	r3, [r7, #36]	@ 0x24
 8004996:	e002      	b.n	800499e <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8004998:	69bb      	ldr	r3, [r7, #24]
 800499a:	3b01      	subs	r3, #1
 800499c:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	689a      	ldr	r2, [r3, #8]
 80049a4:	68bb      	ldr	r3, [r7, #8]
 80049a6:	4013      	ands	r3, r2
 80049a8:	687a      	ldr	r2, [r7, #4]
 80049aa:	429a      	cmp	r2, r3
 80049ac:	d195      	bne.n	80048da <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 80049ae:	2300      	movs	r3, #0
}
 80049b0:	4618      	mov	r0, r3
 80049b2:	3728      	adds	r7, #40	@ 0x28
 80049b4:	46bd      	mov	sp, r7
 80049b6:	bd80      	pop	{r7, pc}
 80049b8:	2000000c 	.word	0x2000000c

080049bc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b088      	sub	sp, #32
 80049c0:	af02      	add	r7, sp, #8
 80049c2:	60f8      	str	r0, [r7, #12]
 80049c4:	60b9      	str	r1, [r7, #8]
 80049c6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	9300      	str	r3, [sp, #0]
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	2200      	movs	r2, #0
 80049d0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80049d4:	68f8      	ldr	r0, [r7, #12]
 80049d6:	f7ff ff5b 	bl	8004890 <SPI_WaitFifoStateUntilTimeout>
 80049da:	4603      	mov	r3, r0
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d007      	beq.n	80049f0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049e4:	f043 0220 	orr.w	r2, r3, #32
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80049ec:	2303      	movs	r3, #3
 80049ee:	e046      	b.n	8004a7e <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80049f0:	4b25      	ldr	r3, [pc, #148]	@ (8004a88 <SPI_EndRxTxTransaction+0xcc>)
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a25      	ldr	r2, [pc, #148]	@ (8004a8c <SPI_EndRxTxTransaction+0xd0>)
 80049f6:	fba2 2303 	umull	r2, r3, r2, r3
 80049fa:	0d5b      	lsrs	r3, r3, #21
 80049fc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004a00:	fb02 f303 	mul.w	r3, r2, r3
 8004a04:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004a0e:	d112      	bne.n	8004a36 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	9300      	str	r3, [sp, #0]
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	2200      	movs	r2, #0
 8004a18:	2180      	movs	r1, #128	@ 0x80
 8004a1a:	68f8      	ldr	r0, [r7, #12]
 8004a1c:	f7ff feb0 	bl	8004780 <SPI_WaitFlagStateUntilTimeout>
 8004a20:	4603      	mov	r3, r0
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d016      	beq.n	8004a54 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a2a:	f043 0220 	orr.w	r2, r3, #32
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8004a32:	2303      	movs	r3, #3
 8004a34:	e023      	b.n	8004a7e <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004a36:	697b      	ldr	r3, [r7, #20]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d00a      	beq.n	8004a52 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	3b01      	subs	r3, #1
 8004a40:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	689b      	ldr	r3, [r3, #8]
 8004a48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a4c:	2b80      	cmp	r3, #128	@ 0x80
 8004a4e:	d0f2      	beq.n	8004a36 <SPI_EndRxTxTransaction+0x7a>
 8004a50:	e000      	b.n	8004a54 <SPI_EndRxTxTransaction+0x98>
        break;
 8004a52:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	9300      	str	r3, [sp, #0]
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004a60:	68f8      	ldr	r0, [r7, #12]
 8004a62:	f7ff ff15 	bl	8004890 <SPI_WaitFifoStateUntilTimeout>
 8004a66:	4603      	mov	r3, r0
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d007      	beq.n	8004a7c <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a70:	f043 0220 	orr.w	r2, r3, #32
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004a78:	2303      	movs	r3, #3
 8004a7a:	e000      	b.n	8004a7e <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8004a7c:	2300      	movs	r3, #0
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	3718      	adds	r7, #24
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}
 8004a86:	bf00      	nop
 8004a88:	2000000c 	.word	0x2000000c
 8004a8c:	165e9f81 	.word	0x165e9f81

08004a90 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b082      	sub	sp, #8
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d101      	bne.n	8004aa2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	e049      	b.n	8004b36 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004aa8:	b2db      	uxtb	r3, r3
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d106      	bne.n	8004abc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ab6:	6878      	ldr	r0, [r7, #4]
 8004ab8:	f7fc fa64 	bl	8000f84 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2202      	movs	r2, #2
 8004ac0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681a      	ldr	r2, [r3, #0]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	3304      	adds	r3, #4
 8004acc:	4619      	mov	r1, r3
 8004ace:	4610      	mov	r0, r2
 8004ad0:	f000 fa74 	bl	8004fbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2201      	movs	r2, #1
 8004ae0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2201      	movs	r2, #1
 8004af0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2201      	movs	r2, #1
 8004af8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2201      	movs	r2, #1
 8004b00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2201      	movs	r2, #1
 8004b08:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2201      	movs	r2, #1
 8004b10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2201      	movs	r2, #1
 8004b18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2201      	movs	r2, #1
 8004b20:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2201      	movs	r2, #1
 8004b28:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2201      	movs	r2, #1
 8004b30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004b34:	2300      	movs	r3, #0
}
 8004b36:	4618      	mov	r0, r3
 8004b38:	3708      	adds	r7, #8
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bd80      	pop	{r7, pc}

08004b3e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004b3e:	b580      	push	{r7, lr}
 8004b40:	b082      	sub	sp, #8
 8004b42:	af00      	add	r7, sp, #0
 8004b44:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d101      	bne.n	8004b50 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	e049      	b.n	8004be4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b56:	b2db      	uxtb	r3, r3
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d106      	bne.n	8004b6a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004b64:	6878      	ldr	r0, [r7, #4]
 8004b66:	f000 f841 	bl	8004bec <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2202      	movs	r2, #2
 8004b6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681a      	ldr	r2, [r3, #0]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	3304      	adds	r3, #4
 8004b7a:	4619      	mov	r1, r3
 8004b7c:	4610      	mov	r0, r2
 8004b7e:	f000 fa1d 	bl	8004fbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2201      	movs	r2, #1
 8004b86:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2201      	movs	r2, #1
 8004b8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2201      	movs	r2, #1
 8004b96:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2201      	movs	r2, #1
 8004b9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2201      	movs	r2, #1
 8004ba6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2201      	movs	r2, #1
 8004bae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2201      	movs	r2, #1
 8004bb6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2201      	movs	r2, #1
 8004bbe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2201      	movs	r2, #1
 8004bce:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2201      	movs	r2, #1
 8004bd6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2201      	movs	r2, #1
 8004bde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004be2:	2300      	movs	r3, #0
}
 8004be4:	4618      	mov	r0, r3
 8004be6:	3708      	adds	r7, #8
 8004be8:	46bd      	mov	sp, r7
 8004bea:	bd80      	pop	{r7, pc}

08004bec <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b083      	sub	sp, #12
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004bf4:	bf00      	nop
 8004bf6:	370c      	adds	r7, #12
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfe:	4770      	bx	lr

08004c00 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b086      	sub	sp, #24
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	60f8      	str	r0, [r7, #12]
 8004c08:	60b9      	str	r1, [r7, #8]
 8004c0a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c16:	2b01      	cmp	r3, #1
 8004c18:	d101      	bne.n	8004c1e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004c1a:	2302      	movs	r3, #2
 8004c1c:	e0ff      	b.n	8004e1e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2201      	movs	r2, #1
 8004c22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2b14      	cmp	r3, #20
 8004c2a:	f200 80f0 	bhi.w	8004e0e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004c2e:	a201      	add	r2, pc, #4	@ (adr r2, 8004c34 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004c30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c34:	08004c89 	.word	0x08004c89
 8004c38:	08004e0f 	.word	0x08004e0f
 8004c3c:	08004e0f 	.word	0x08004e0f
 8004c40:	08004e0f 	.word	0x08004e0f
 8004c44:	08004cc9 	.word	0x08004cc9
 8004c48:	08004e0f 	.word	0x08004e0f
 8004c4c:	08004e0f 	.word	0x08004e0f
 8004c50:	08004e0f 	.word	0x08004e0f
 8004c54:	08004d0b 	.word	0x08004d0b
 8004c58:	08004e0f 	.word	0x08004e0f
 8004c5c:	08004e0f 	.word	0x08004e0f
 8004c60:	08004e0f 	.word	0x08004e0f
 8004c64:	08004d4b 	.word	0x08004d4b
 8004c68:	08004e0f 	.word	0x08004e0f
 8004c6c:	08004e0f 	.word	0x08004e0f
 8004c70:	08004e0f 	.word	0x08004e0f
 8004c74:	08004d8d 	.word	0x08004d8d
 8004c78:	08004e0f 	.word	0x08004e0f
 8004c7c:	08004e0f 	.word	0x08004e0f
 8004c80:	08004e0f 	.word	0x08004e0f
 8004c84:	08004dcd 	.word	0x08004dcd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	68b9      	ldr	r1, [r7, #8]
 8004c8e:	4618      	mov	r0, r3
 8004c90:	f000 fa3a 	bl	8005108 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	699a      	ldr	r2, [r3, #24]
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f042 0208 	orr.w	r2, r2, #8
 8004ca2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	699a      	ldr	r2, [r3, #24]
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f022 0204 	bic.w	r2, r2, #4
 8004cb2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	6999      	ldr	r1, [r3, #24]
 8004cba:	68bb      	ldr	r3, [r7, #8]
 8004cbc:	691a      	ldr	r2, [r3, #16]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	430a      	orrs	r2, r1
 8004cc4:	619a      	str	r2, [r3, #24]
      break;
 8004cc6:	e0a5      	b.n	8004e14 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	68b9      	ldr	r1, [r7, #8]
 8004cce:	4618      	mov	r0, r3
 8004cd0:	f000 fa8c 	bl	80051ec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	699a      	ldr	r2, [r3, #24]
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004ce2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	699a      	ldr	r2, [r3, #24]
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004cf2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	6999      	ldr	r1, [r3, #24]
 8004cfa:	68bb      	ldr	r3, [r7, #8]
 8004cfc:	691b      	ldr	r3, [r3, #16]
 8004cfe:	021a      	lsls	r2, r3, #8
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	430a      	orrs	r2, r1
 8004d06:	619a      	str	r2, [r3, #24]
      break;
 8004d08:	e084      	b.n	8004e14 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	68b9      	ldr	r1, [r7, #8]
 8004d10:	4618      	mov	r0, r3
 8004d12:	f000 fae3 	bl	80052dc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	69da      	ldr	r2, [r3, #28]
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f042 0208 	orr.w	r2, r2, #8
 8004d24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	69da      	ldr	r2, [r3, #28]
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f022 0204 	bic.w	r2, r2, #4
 8004d34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	69d9      	ldr	r1, [r3, #28]
 8004d3c:	68bb      	ldr	r3, [r7, #8]
 8004d3e:	691a      	ldr	r2, [r3, #16]
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	430a      	orrs	r2, r1
 8004d46:	61da      	str	r2, [r3, #28]
      break;
 8004d48:	e064      	b.n	8004e14 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	68b9      	ldr	r1, [r7, #8]
 8004d50:	4618      	mov	r0, r3
 8004d52:	f000 fb39 	bl	80053c8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	69da      	ldr	r2, [r3, #28]
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d64:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	69da      	ldr	r2, [r3, #28]
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d74:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	69d9      	ldr	r1, [r3, #28]
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	691b      	ldr	r3, [r3, #16]
 8004d80:	021a      	lsls	r2, r3, #8
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	430a      	orrs	r2, r1
 8004d88:	61da      	str	r2, [r3, #28]
      break;
 8004d8a:	e043      	b.n	8004e14 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	68b9      	ldr	r1, [r7, #8]
 8004d92:	4618      	mov	r0, r3
 8004d94:	f000 fb70 	bl	8005478 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f042 0208 	orr.w	r2, r2, #8
 8004da6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f022 0204 	bic.w	r2, r2, #4
 8004db6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004dbe:	68bb      	ldr	r3, [r7, #8]
 8004dc0:	691a      	ldr	r2, [r3, #16]
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	430a      	orrs	r2, r1
 8004dc8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004dca:	e023      	b.n	8004e14 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	68b9      	ldr	r1, [r7, #8]
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	f000 fba2 	bl	800551c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004de6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004df6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004dfe:	68bb      	ldr	r3, [r7, #8]
 8004e00:	691b      	ldr	r3, [r3, #16]
 8004e02:	021a      	lsls	r2, r3, #8
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	430a      	orrs	r2, r1
 8004e0a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004e0c:	e002      	b.n	8004e14 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004e0e:	2301      	movs	r3, #1
 8004e10:	75fb      	strb	r3, [r7, #23]
      break;
 8004e12:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2200      	movs	r2, #0
 8004e18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004e1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e1e:	4618      	mov	r0, r3
 8004e20:	3718      	adds	r7, #24
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}
 8004e26:	bf00      	nop

08004e28 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b084      	sub	sp, #16
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
 8004e30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e32:	2300      	movs	r3, #0
 8004e34:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e3c:	2b01      	cmp	r3, #1
 8004e3e:	d101      	bne.n	8004e44 <HAL_TIM_ConfigClockSource+0x1c>
 8004e40:	2302      	movs	r3, #2
 8004e42:	e0b4      	b.n	8004fae <HAL_TIM_ConfigClockSource+0x186>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2201      	movs	r2, #1
 8004e48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2202      	movs	r2, #2
 8004e50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e5c:	68ba      	ldr	r2, [r7, #8]
 8004e5e:	4b56      	ldr	r3, [pc, #344]	@ (8004fb8 <HAL_TIM_ConfigClockSource+0x190>)
 8004e60:	4013      	ands	r3, r2
 8004e62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004e6a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	68ba      	ldr	r2, [r7, #8]
 8004e72:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e7c:	d03e      	beq.n	8004efc <HAL_TIM_ConfigClockSource+0xd4>
 8004e7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e82:	f200 8087 	bhi.w	8004f94 <HAL_TIM_ConfigClockSource+0x16c>
 8004e86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e8a:	f000 8086 	beq.w	8004f9a <HAL_TIM_ConfigClockSource+0x172>
 8004e8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e92:	d87f      	bhi.n	8004f94 <HAL_TIM_ConfigClockSource+0x16c>
 8004e94:	2b70      	cmp	r3, #112	@ 0x70
 8004e96:	d01a      	beq.n	8004ece <HAL_TIM_ConfigClockSource+0xa6>
 8004e98:	2b70      	cmp	r3, #112	@ 0x70
 8004e9a:	d87b      	bhi.n	8004f94 <HAL_TIM_ConfigClockSource+0x16c>
 8004e9c:	2b60      	cmp	r3, #96	@ 0x60
 8004e9e:	d050      	beq.n	8004f42 <HAL_TIM_ConfigClockSource+0x11a>
 8004ea0:	2b60      	cmp	r3, #96	@ 0x60
 8004ea2:	d877      	bhi.n	8004f94 <HAL_TIM_ConfigClockSource+0x16c>
 8004ea4:	2b50      	cmp	r3, #80	@ 0x50
 8004ea6:	d03c      	beq.n	8004f22 <HAL_TIM_ConfigClockSource+0xfa>
 8004ea8:	2b50      	cmp	r3, #80	@ 0x50
 8004eaa:	d873      	bhi.n	8004f94 <HAL_TIM_ConfigClockSource+0x16c>
 8004eac:	2b40      	cmp	r3, #64	@ 0x40
 8004eae:	d058      	beq.n	8004f62 <HAL_TIM_ConfigClockSource+0x13a>
 8004eb0:	2b40      	cmp	r3, #64	@ 0x40
 8004eb2:	d86f      	bhi.n	8004f94 <HAL_TIM_ConfigClockSource+0x16c>
 8004eb4:	2b30      	cmp	r3, #48	@ 0x30
 8004eb6:	d064      	beq.n	8004f82 <HAL_TIM_ConfigClockSource+0x15a>
 8004eb8:	2b30      	cmp	r3, #48	@ 0x30
 8004eba:	d86b      	bhi.n	8004f94 <HAL_TIM_ConfigClockSource+0x16c>
 8004ebc:	2b20      	cmp	r3, #32
 8004ebe:	d060      	beq.n	8004f82 <HAL_TIM_ConfigClockSource+0x15a>
 8004ec0:	2b20      	cmp	r3, #32
 8004ec2:	d867      	bhi.n	8004f94 <HAL_TIM_ConfigClockSource+0x16c>
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d05c      	beq.n	8004f82 <HAL_TIM_ConfigClockSource+0x15a>
 8004ec8:	2b10      	cmp	r3, #16
 8004eca:	d05a      	beq.n	8004f82 <HAL_TIM_ConfigClockSource+0x15a>
 8004ecc:	e062      	b.n	8004f94 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004ede:	f000 fbeb 	bl	80056b8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	689b      	ldr	r3, [r3, #8]
 8004ee8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004ef0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	68ba      	ldr	r2, [r7, #8]
 8004ef8:	609a      	str	r2, [r3, #8]
      break;
 8004efa:	e04f      	b.n	8004f9c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004f0c:	f000 fbd4 	bl	80056b8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	689a      	ldr	r2, [r3, #8]
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004f1e:	609a      	str	r2, [r3, #8]
      break;
 8004f20:	e03c      	b.n	8004f9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f2e:	461a      	mov	r2, r3
 8004f30:	f000 fb48 	bl	80055c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	2150      	movs	r1, #80	@ 0x50
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	f000 fba1 	bl	8005682 <TIM_ITRx_SetConfig>
      break;
 8004f40:	e02c      	b.n	8004f9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f4e:	461a      	mov	r2, r3
 8004f50:	f000 fb67 	bl	8005622 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	2160      	movs	r1, #96	@ 0x60
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	f000 fb91 	bl	8005682 <TIM_ITRx_SetConfig>
      break;
 8004f60:	e01c      	b.n	8004f9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f6e:	461a      	mov	r2, r3
 8004f70:	f000 fb28 	bl	80055c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	2140      	movs	r1, #64	@ 0x40
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	f000 fb81 	bl	8005682 <TIM_ITRx_SetConfig>
      break;
 8004f80:	e00c      	b.n	8004f9c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681a      	ldr	r2, [r3, #0]
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4619      	mov	r1, r3
 8004f8c:	4610      	mov	r0, r2
 8004f8e:	f000 fb78 	bl	8005682 <TIM_ITRx_SetConfig>
      break;
 8004f92:	e003      	b.n	8004f9c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004f94:	2301      	movs	r3, #1
 8004f96:	73fb      	strb	r3, [r7, #15]
      break;
 8004f98:	e000      	b.n	8004f9c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004f9a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2201      	movs	r2, #1
 8004fa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004fac:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fae:	4618      	mov	r0, r3
 8004fb0:	3710      	adds	r7, #16
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bd80      	pop	{r7, pc}
 8004fb6:	bf00      	nop
 8004fb8:	fffeff88 	.word	0xfffeff88

08004fbc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b085      	sub	sp, #20
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
 8004fc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	4a43      	ldr	r2, [pc, #268]	@ (80050dc <TIM_Base_SetConfig+0x120>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d013      	beq.n	8004ffc <TIM_Base_SetConfig+0x40>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fda:	d00f      	beq.n	8004ffc <TIM_Base_SetConfig+0x40>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	4a40      	ldr	r2, [pc, #256]	@ (80050e0 <TIM_Base_SetConfig+0x124>)
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	d00b      	beq.n	8004ffc <TIM_Base_SetConfig+0x40>
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	4a3f      	ldr	r2, [pc, #252]	@ (80050e4 <TIM_Base_SetConfig+0x128>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d007      	beq.n	8004ffc <TIM_Base_SetConfig+0x40>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	4a3e      	ldr	r2, [pc, #248]	@ (80050e8 <TIM_Base_SetConfig+0x12c>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d003      	beq.n	8004ffc <TIM_Base_SetConfig+0x40>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	4a3d      	ldr	r2, [pc, #244]	@ (80050ec <TIM_Base_SetConfig+0x130>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d108      	bne.n	800500e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005002:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	68fa      	ldr	r2, [r7, #12]
 800500a:	4313      	orrs	r3, r2
 800500c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	4a32      	ldr	r2, [pc, #200]	@ (80050dc <TIM_Base_SetConfig+0x120>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d02b      	beq.n	800506e <TIM_Base_SetConfig+0xb2>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800501c:	d027      	beq.n	800506e <TIM_Base_SetConfig+0xb2>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	4a2f      	ldr	r2, [pc, #188]	@ (80050e0 <TIM_Base_SetConfig+0x124>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d023      	beq.n	800506e <TIM_Base_SetConfig+0xb2>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	4a2e      	ldr	r2, [pc, #184]	@ (80050e4 <TIM_Base_SetConfig+0x128>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d01f      	beq.n	800506e <TIM_Base_SetConfig+0xb2>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	4a2d      	ldr	r2, [pc, #180]	@ (80050e8 <TIM_Base_SetConfig+0x12c>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d01b      	beq.n	800506e <TIM_Base_SetConfig+0xb2>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	4a2c      	ldr	r2, [pc, #176]	@ (80050ec <TIM_Base_SetConfig+0x130>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d017      	beq.n	800506e <TIM_Base_SetConfig+0xb2>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	4a2b      	ldr	r2, [pc, #172]	@ (80050f0 <TIM_Base_SetConfig+0x134>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d013      	beq.n	800506e <TIM_Base_SetConfig+0xb2>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	4a2a      	ldr	r2, [pc, #168]	@ (80050f4 <TIM_Base_SetConfig+0x138>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d00f      	beq.n	800506e <TIM_Base_SetConfig+0xb2>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	4a29      	ldr	r2, [pc, #164]	@ (80050f8 <TIM_Base_SetConfig+0x13c>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d00b      	beq.n	800506e <TIM_Base_SetConfig+0xb2>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	4a28      	ldr	r2, [pc, #160]	@ (80050fc <TIM_Base_SetConfig+0x140>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d007      	beq.n	800506e <TIM_Base_SetConfig+0xb2>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	4a27      	ldr	r2, [pc, #156]	@ (8005100 <TIM_Base_SetConfig+0x144>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d003      	beq.n	800506e <TIM_Base_SetConfig+0xb2>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	4a26      	ldr	r2, [pc, #152]	@ (8005104 <TIM_Base_SetConfig+0x148>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d108      	bne.n	8005080 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005074:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	68db      	ldr	r3, [r3, #12]
 800507a:	68fa      	ldr	r2, [r7, #12]
 800507c:	4313      	orrs	r3, r2
 800507e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	695b      	ldr	r3, [r3, #20]
 800508a:	4313      	orrs	r3, r2
 800508c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	689a      	ldr	r2, [r3, #8]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	681a      	ldr	r2, [r3, #0]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	4a0e      	ldr	r2, [pc, #56]	@ (80050dc <TIM_Base_SetConfig+0x120>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d003      	beq.n	80050ae <TIM_Base_SetConfig+0xf2>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	4a10      	ldr	r2, [pc, #64]	@ (80050ec <TIM_Base_SetConfig+0x130>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d103      	bne.n	80050b6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	691a      	ldr	r2, [r3, #16]
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f043 0204 	orr.w	r2, r3, #4
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2201      	movs	r2, #1
 80050c6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	68fa      	ldr	r2, [r7, #12]
 80050cc:	601a      	str	r2, [r3, #0]
}
 80050ce:	bf00      	nop
 80050d0:	3714      	adds	r7, #20
 80050d2:	46bd      	mov	sp, r7
 80050d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d8:	4770      	bx	lr
 80050da:	bf00      	nop
 80050dc:	40010000 	.word	0x40010000
 80050e0:	40000400 	.word	0x40000400
 80050e4:	40000800 	.word	0x40000800
 80050e8:	40000c00 	.word	0x40000c00
 80050ec:	40010400 	.word	0x40010400
 80050f0:	40014000 	.word	0x40014000
 80050f4:	40014400 	.word	0x40014400
 80050f8:	40014800 	.word	0x40014800
 80050fc:	40001800 	.word	0x40001800
 8005100:	40001c00 	.word	0x40001c00
 8005104:	40002000 	.word	0x40002000

08005108 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005108:	b480      	push	{r7}
 800510a:	b087      	sub	sp, #28
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
 8005110:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6a1b      	ldr	r3, [r3, #32]
 8005116:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6a1b      	ldr	r3, [r3, #32]
 800511c:	f023 0201 	bic.w	r2, r3, #1
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	699b      	ldr	r3, [r3, #24]
 800512e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005130:	68fa      	ldr	r2, [r7, #12]
 8005132:	4b2b      	ldr	r3, [pc, #172]	@ (80051e0 <TIM_OC1_SetConfig+0xd8>)
 8005134:	4013      	ands	r3, r2
 8005136:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	f023 0303 	bic.w	r3, r3, #3
 800513e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	68fa      	ldr	r2, [r7, #12]
 8005146:	4313      	orrs	r3, r2
 8005148:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800514a:	697b      	ldr	r3, [r7, #20]
 800514c:	f023 0302 	bic.w	r3, r3, #2
 8005150:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	689b      	ldr	r3, [r3, #8]
 8005156:	697a      	ldr	r2, [r7, #20]
 8005158:	4313      	orrs	r3, r2
 800515a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	4a21      	ldr	r2, [pc, #132]	@ (80051e4 <TIM_OC1_SetConfig+0xdc>)
 8005160:	4293      	cmp	r3, r2
 8005162:	d003      	beq.n	800516c <TIM_OC1_SetConfig+0x64>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	4a20      	ldr	r2, [pc, #128]	@ (80051e8 <TIM_OC1_SetConfig+0xe0>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d10c      	bne.n	8005186 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800516c:	697b      	ldr	r3, [r7, #20]
 800516e:	f023 0308 	bic.w	r3, r3, #8
 8005172:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	68db      	ldr	r3, [r3, #12]
 8005178:	697a      	ldr	r2, [r7, #20]
 800517a:	4313      	orrs	r3, r2
 800517c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	f023 0304 	bic.w	r3, r3, #4
 8005184:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	4a16      	ldr	r2, [pc, #88]	@ (80051e4 <TIM_OC1_SetConfig+0xdc>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d003      	beq.n	8005196 <TIM_OC1_SetConfig+0x8e>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	4a15      	ldr	r2, [pc, #84]	@ (80051e8 <TIM_OC1_SetConfig+0xe0>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d111      	bne.n	80051ba <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005196:	693b      	ldr	r3, [r7, #16]
 8005198:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800519c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800519e:	693b      	ldr	r3, [r7, #16]
 80051a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80051a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	695b      	ldr	r3, [r3, #20]
 80051aa:	693a      	ldr	r2, [r7, #16]
 80051ac:	4313      	orrs	r3, r2
 80051ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	699b      	ldr	r3, [r3, #24]
 80051b4:	693a      	ldr	r2, [r7, #16]
 80051b6:	4313      	orrs	r3, r2
 80051b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	693a      	ldr	r2, [r7, #16]
 80051be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	68fa      	ldr	r2, [r7, #12]
 80051c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	685a      	ldr	r2, [r3, #4]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	697a      	ldr	r2, [r7, #20]
 80051d2:	621a      	str	r2, [r3, #32]
}
 80051d4:	bf00      	nop
 80051d6:	371c      	adds	r7, #28
 80051d8:	46bd      	mov	sp, r7
 80051da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051de:	4770      	bx	lr
 80051e0:	fffeff8f 	.word	0xfffeff8f
 80051e4:	40010000 	.word	0x40010000
 80051e8:	40010400 	.word	0x40010400

080051ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b087      	sub	sp, #28
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
 80051f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6a1b      	ldr	r3, [r3, #32]
 80051fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6a1b      	ldr	r3, [r3, #32]
 8005200:	f023 0210 	bic.w	r2, r3, #16
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	699b      	ldr	r3, [r3, #24]
 8005212:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005214:	68fa      	ldr	r2, [r7, #12]
 8005216:	4b2e      	ldr	r3, [pc, #184]	@ (80052d0 <TIM_OC2_SetConfig+0xe4>)
 8005218:	4013      	ands	r3, r2
 800521a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005222:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005224:	683b      	ldr	r3, [r7, #0]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	021b      	lsls	r3, r3, #8
 800522a:	68fa      	ldr	r2, [r7, #12]
 800522c:	4313      	orrs	r3, r2
 800522e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005230:	697b      	ldr	r3, [r7, #20]
 8005232:	f023 0320 	bic.w	r3, r3, #32
 8005236:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	689b      	ldr	r3, [r3, #8]
 800523c:	011b      	lsls	r3, r3, #4
 800523e:	697a      	ldr	r2, [r7, #20]
 8005240:	4313      	orrs	r3, r2
 8005242:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	4a23      	ldr	r2, [pc, #140]	@ (80052d4 <TIM_OC2_SetConfig+0xe8>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d003      	beq.n	8005254 <TIM_OC2_SetConfig+0x68>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	4a22      	ldr	r2, [pc, #136]	@ (80052d8 <TIM_OC2_SetConfig+0xec>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d10d      	bne.n	8005270 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005254:	697b      	ldr	r3, [r7, #20]
 8005256:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800525a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	68db      	ldr	r3, [r3, #12]
 8005260:	011b      	lsls	r3, r3, #4
 8005262:	697a      	ldr	r2, [r7, #20]
 8005264:	4313      	orrs	r3, r2
 8005266:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005268:	697b      	ldr	r3, [r7, #20]
 800526a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800526e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	4a18      	ldr	r2, [pc, #96]	@ (80052d4 <TIM_OC2_SetConfig+0xe8>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d003      	beq.n	8005280 <TIM_OC2_SetConfig+0x94>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	4a17      	ldr	r2, [pc, #92]	@ (80052d8 <TIM_OC2_SetConfig+0xec>)
 800527c:	4293      	cmp	r3, r2
 800527e:	d113      	bne.n	80052a8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005280:	693b      	ldr	r3, [r7, #16]
 8005282:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005286:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005288:	693b      	ldr	r3, [r7, #16]
 800528a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800528e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	695b      	ldr	r3, [r3, #20]
 8005294:	009b      	lsls	r3, r3, #2
 8005296:	693a      	ldr	r2, [r7, #16]
 8005298:	4313      	orrs	r3, r2
 800529a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	699b      	ldr	r3, [r3, #24]
 80052a0:	009b      	lsls	r3, r3, #2
 80052a2:	693a      	ldr	r2, [r7, #16]
 80052a4:	4313      	orrs	r3, r2
 80052a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	693a      	ldr	r2, [r7, #16]
 80052ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	68fa      	ldr	r2, [r7, #12]
 80052b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	685a      	ldr	r2, [r3, #4]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	697a      	ldr	r2, [r7, #20]
 80052c0:	621a      	str	r2, [r3, #32]
}
 80052c2:	bf00      	nop
 80052c4:	371c      	adds	r7, #28
 80052c6:	46bd      	mov	sp, r7
 80052c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052cc:	4770      	bx	lr
 80052ce:	bf00      	nop
 80052d0:	feff8fff 	.word	0xfeff8fff
 80052d4:	40010000 	.word	0x40010000
 80052d8:	40010400 	.word	0x40010400

080052dc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80052dc:	b480      	push	{r7}
 80052de:	b087      	sub	sp, #28
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
 80052e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6a1b      	ldr	r3, [r3, #32]
 80052ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6a1b      	ldr	r3, [r3, #32]
 80052f0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	69db      	ldr	r3, [r3, #28]
 8005302:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005304:	68fa      	ldr	r2, [r7, #12]
 8005306:	4b2d      	ldr	r3, [pc, #180]	@ (80053bc <TIM_OC3_SetConfig+0xe0>)
 8005308:	4013      	ands	r3, r2
 800530a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	f023 0303 	bic.w	r3, r3, #3
 8005312:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	68fa      	ldr	r2, [r7, #12]
 800531a:	4313      	orrs	r3, r2
 800531c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800531e:	697b      	ldr	r3, [r7, #20]
 8005320:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005324:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	689b      	ldr	r3, [r3, #8]
 800532a:	021b      	lsls	r3, r3, #8
 800532c:	697a      	ldr	r2, [r7, #20]
 800532e:	4313      	orrs	r3, r2
 8005330:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	4a22      	ldr	r2, [pc, #136]	@ (80053c0 <TIM_OC3_SetConfig+0xe4>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d003      	beq.n	8005342 <TIM_OC3_SetConfig+0x66>
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	4a21      	ldr	r2, [pc, #132]	@ (80053c4 <TIM_OC3_SetConfig+0xe8>)
 800533e:	4293      	cmp	r3, r2
 8005340:	d10d      	bne.n	800535e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005342:	697b      	ldr	r3, [r7, #20]
 8005344:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005348:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	68db      	ldr	r3, [r3, #12]
 800534e:	021b      	lsls	r3, r3, #8
 8005350:	697a      	ldr	r2, [r7, #20]
 8005352:	4313      	orrs	r3, r2
 8005354:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005356:	697b      	ldr	r3, [r7, #20]
 8005358:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800535c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	4a17      	ldr	r2, [pc, #92]	@ (80053c0 <TIM_OC3_SetConfig+0xe4>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d003      	beq.n	800536e <TIM_OC3_SetConfig+0x92>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	4a16      	ldr	r2, [pc, #88]	@ (80053c4 <TIM_OC3_SetConfig+0xe8>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d113      	bne.n	8005396 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005374:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005376:	693b      	ldr	r3, [r7, #16]
 8005378:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800537c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	695b      	ldr	r3, [r3, #20]
 8005382:	011b      	lsls	r3, r3, #4
 8005384:	693a      	ldr	r2, [r7, #16]
 8005386:	4313      	orrs	r3, r2
 8005388:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	699b      	ldr	r3, [r3, #24]
 800538e:	011b      	lsls	r3, r3, #4
 8005390:	693a      	ldr	r2, [r7, #16]
 8005392:	4313      	orrs	r3, r2
 8005394:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	693a      	ldr	r2, [r7, #16]
 800539a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	68fa      	ldr	r2, [r7, #12]
 80053a0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	685a      	ldr	r2, [r3, #4]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	697a      	ldr	r2, [r7, #20]
 80053ae:	621a      	str	r2, [r3, #32]
}
 80053b0:	bf00      	nop
 80053b2:	371c      	adds	r7, #28
 80053b4:	46bd      	mov	sp, r7
 80053b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ba:	4770      	bx	lr
 80053bc:	fffeff8f 	.word	0xfffeff8f
 80053c0:	40010000 	.word	0x40010000
 80053c4:	40010400 	.word	0x40010400

080053c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80053c8:	b480      	push	{r7}
 80053ca:	b087      	sub	sp, #28
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
 80053d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6a1b      	ldr	r3, [r3, #32]
 80053d6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6a1b      	ldr	r3, [r3, #32]
 80053dc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	69db      	ldr	r3, [r3, #28]
 80053ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80053f0:	68fa      	ldr	r2, [r7, #12]
 80053f2:	4b1e      	ldr	r3, [pc, #120]	@ (800546c <TIM_OC4_SetConfig+0xa4>)
 80053f4:	4013      	ands	r3, r2
 80053f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	021b      	lsls	r3, r3, #8
 8005406:	68fa      	ldr	r2, [r7, #12]
 8005408:	4313      	orrs	r3, r2
 800540a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800540c:	693b      	ldr	r3, [r7, #16]
 800540e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005412:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	689b      	ldr	r3, [r3, #8]
 8005418:	031b      	lsls	r3, r3, #12
 800541a:	693a      	ldr	r2, [r7, #16]
 800541c:	4313      	orrs	r3, r2
 800541e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	4a13      	ldr	r2, [pc, #76]	@ (8005470 <TIM_OC4_SetConfig+0xa8>)
 8005424:	4293      	cmp	r3, r2
 8005426:	d003      	beq.n	8005430 <TIM_OC4_SetConfig+0x68>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	4a12      	ldr	r2, [pc, #72]	@ (8005474 <TIM_OC4_SetConfig+0xac>)
 800542c:	4293      	cmp	r3, r2
 800542e:	d109      	bne.n	8005444 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005430:	697b      	ldr	r3, [r7, #20]
 8005432:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005436:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	695b      	ldr	r3, [r3, #20]
 800543c:	019b      	lsls	r3, r3, #6
 800543e:	697a      	ldr	r2, [r7, #20]
 8005440:	4313      	orrs	r3, r2
 8005442:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	697a      	ldr	r2, [r7, #20]
 8005448:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	68fa      	ldr	r2, [r7, #12]
 800544e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005450:	683b      	ldr	r3, [r7, #0]
 8005452:	685a      	ldr	r2, [r3, #4]
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	693a      	ldr	r2, [r7, #16]
 800545c:	621a      	str	r2, [r3, #32]
}
 800545e:	bf00      	nop
 8005460:	371c      	adds	r7, #28
 8005462:	46bd      	mov	sp, r7
 8005464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005468:	4770      	bx	lr
 800546a:	bf00      	nop
 800546c:	feff8fff 	.word	0xfeff8fff
 8005470:	40010000 	.word	0x40010000
 8005474:	40010400 	.word	0x40010400

08005478 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005478:	b480      	push	{r7}
 800547a:	b087      	sub	sp, #28
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
 8005480:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6a1b      	ldr	r3, [r3, #32]
 8005486:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6a1b      	ldr	r3, [r3, #32]
 800548c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	685b      	ldr	r3, [r3, #4]
 8005498:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800549e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80054a0:	68fa      	ldr	r2, [r7, #12]
 80054a2:	4b1b      	ldr	r3, [pc, #108]	@ (8005510 <TIM_OC5_SetConfig+0x98>)
 80054a4:	4013      	ands	r3, r2
 80054a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	68fa      	ldr	r2, [r7, #12]
 80054ae:	4313      	orrs	r3, r2
 80054b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80054b2:	693b      	ldr	r3, [r7, #16]
 80054b4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80054b8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	689b      	ldr	r3, [r3, #8]
 80054be:	041b      	lsls	r3, r3, #16
 80054c0:	693a      	ldr	r2, [r7, #16]
 80054c2:	4313      	orrs	r3, r2
 80054c4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	4a12      	ldr	r2, [pc, #72]	@ (8005514 <TIM_OC5_SetConfig+0x9c>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d003      	beq.n	80054d6 <TIM_OC5_SetConfig+0x5e>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	4a11      	ldr	r2, [pc, #68]	@ (8005518 <TIM_OC5_SetConfig+0xa0>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d109      	bne.n	80054ea <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80054d6:	697b      	ldr	r3, [r7, #20]
 80054d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054dc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	695b      	ldr	r3, [r3, #20]
 80054e2:	021b      	lsls	r3, r3, #8
 80054e4:	697a      	ldr	r2, [r7, #20]
 80054e6:	4313      	orrs	r3, r2
 80054e8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	697a      	ldr	r2, [r7, #20]
 80054ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	68fa      	ldr	r2, [r7, #12]
 80054f4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	685a      	ldr	r2, [r3, #4]
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	693a      	ldr	r2, [r7, #16]
 8005502:	621a      	str	r2, [r3, #32]
}
 8005504:	bf00      	nop
 8005506:	371c      	adds	r7, #28
 8005508:	46bd      	mov	sp, r7
 800550a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550e:	4770      	bx	lr
 8005510:	fffeff8f 	.word	0xfffeff8f
 8005514:	40010000 	.word	0x40010000
 8005518:	40010400 	.word	0x40010400

0800551c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800551c:	b480      	push	{r7}
 800551e:	b087      	sub	sp, #28
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
 8005524:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6a1b      	ldr	r3, [r3, #32]
 800552a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6a1b      	ldr	r3, [r3, #32]
 8005530:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005542:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005544:	68fa      	ldr	r2, [r7, #12]
 8005546:	4b1c      	ldr	r3, [pc, #112]	@ (80055b8 <TIM_OC6_SetConfig+0x9c>)
 8005548:	4013      	ands	r3, r2
 800554a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	021b      	lsls	r3, r3, #8
 8005552:	68fa      	ldr	r2, [r7, #12]
 8005554:	4313      	orrs	r3, r2
 8005556:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005558:	693b      	ldr	r3, [r7, #16]
 800555a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800555e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	051b      	lsls	r3, r3, #20
 8005566:	693a      	ldr	r2, [r7, #16]
 8005568:	4313      	orrs	r3, r2
 800556a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	4a13      	ldr	r2, [pc, #76]	@ (80055bc <TIM_OC6_SetConfig+0xa0>)
 8005570:	4293      	cmp	r3, r2
 8005572:	d003      	beq.n	800557c <TIM_OC6_SetConfig+0x60>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	4a12      	ldr	r2, [pc, #72]	@ (80055c0 <TIM_OC6_SetConfig+0xa4>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d109      	bne.n	8005590 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800557c:	697b      	ldr	r3, [r7, #20]
 800557e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005582:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	695b      	ldr	r3, [r3, #20]
 8005588:	029b      	lsls	r3, r3, #10
 800558a:	697a      	ldr	r2, [r7, #20]
 800558c:	4313      	orrs	r3, r2
 800558e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	697a      	ldr	r2, [r7, #20]
 8005594:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	68fa      	ldr	r2, [r7, #12]
 800559a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	685a      	ldr	r2, [r3, #4]
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	693a      	ldr	r2, [r7, #16]
 80055a8:	621a      	str	r2, [r3, #32]
}
 80055aa:	bf00      	nop
 80055ac:	371c      	adds	r7, #28
 80055ae:	46bd      	mov	sp, r7
 80055b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b4:	4770      	bx	lr
 80055b6:	bf00      	nop
 80055b8:	feff8fff 	.word	0xfeff8fff
 80055bc:	40010000 	.word	0x40010000
 80055c0:	40010400 	.word	0x40010400

080055c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80055c4:	b480      	push	{r7}
 80055c6:	b087      	sub	sp, #28
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	60f8      	str	r0, [r7, #12]
 80055cc:	60b9      	str	r1, [r7, #8]
 80055ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	6a1b      	ldr	r3, [r3, #32]
 80055d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	6a1b      	ldr	r3, [r3, #32]
 80055da:	f023 0201 	bic.w	r2, r3, #1
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	699b      	ldr	r3, [r3, #24]
 80055e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80055e8:	693b      	ldr	r3, [r7, #16]
 80055ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80055ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	011b      	lsls	r3, r3, #4
 80055f4:	693a      	ldr	r2, [r7, #16]
 80055f6:	4313      	orrs	r3, r2
 80055f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	f023 030a 	bic.w	r3, r3, #10
 8005600:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005602:	697a      	ldr	r2, [r7, #20]
 8005604:	68bb      	ldr	r3, [r7, #8]
 8005606:	4313      	orrs	r3, r2
 8005608:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	693a      	ldr	r2, [r7, #16]
 800560e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	697a      	ldr	r2, [r7, #20]
 8005614:	621a      	str	r2, [r3, #32]
}
 8005616:	bf00      	nop
 8005618:	371c      	adds	r7, #28
 800561a:	46bd      	mov	sp, r7
 800561c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005620:	4770      	bx	lr

08005622 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005622:	b480      	push	{r7}
 8005624:	b087      	sub	sp, #28
 8005626:	af00      	add	r7, sp, #0
 8005628:	60f8      	str	r0, [r7, #12]
 800562a:	60b9      	str	r1, [r7, #8]
 800562c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	6a1b      	ldr	r3, [r3, #32]
 8005632:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	6a1b      	ldr	r3, [r3, #32]
 8005638:	f023 0210 	bic.w	r2, r3, #16
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	699b      	ldr	r3, [r3, #24]
 8005644:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005646:	693b      	ldr	r3, [r7, #16]
 8005648:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800564c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	031b      	lsls	r3, r3, #12
 8005652:	693a      	ldr	r2, [r7, #16]
 8005654:	4313      	orrs	r3, r2
 8005656:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005658:	697b      	ldr	r3, [r7, #20]
 800565a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800565e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	011b      	lsls	r3, r3, #4
 8005664:	697a      	ldr	r2, [r7, #20]
 8005666:	4313      	orrs	r3, r2
 8005668:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	693a      	ldr	r2, [r7, #16]
 800566e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	697a      	ldr	r2, [r7, #20]
 8005674:	621a      	str	r2, [r3, #32]
}
 8005676:	bf00      	nop
 8005678:	371c      	adds	r7, #28
 800567a:	46bd      	mov	sp, r7
 800567c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005680:	4770      	bx	lr

08005682 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005682:	b480      	push	{r7}
 8005684:	b085      	sub	sp, #20
 8005686:	af00      	add	r7, sp, #0
 8005688:	6078      	str	r0, [r7, #4]
 800568a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	689b      	ldr	r3, [r3, #8]
 8005690:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005698:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800569a:	683a      	ldr	r2, [r7, #0]
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	4313      	orrs	r3, r2
 80056a0:	f043 0307 	orr.w	r3, r3, #7
 80056a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	68fa      	ldr	r2, [r7, #12]
 80056aa:	609a      	str	r2, [r3, #8]
}
 80056ac:	bf00      	nop
 80056ae:	3714      	adds	r7, #20
 80056b0:	46bd      	mov	sp, r7
 80056b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b6:	4770      	bx	lr

080056b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80056b8:	b480      	push	{r7}
 80056ba:	b087      	sub	sp, #28
 80056bc:	af00      	add	r7, sp, #0
 80056be:	60f8      	str	r0, [r7, #12]
 80056c0:	60b9      	str	r1, [r7, #8]
 80056c2:	607a      	str	r2, [r7, #4]
 80056c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	689b      	ldr	r3, [r3, #8]
 80056ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80056d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	021a      	lsls	r2, r3, #8
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	431a      	orrs	r2, r3
 80056dc:	68bb      	ldr	r3, [r7, #8]
 80056de:	4313      	orrs	r3, r2
 80056e0:	697a      	ldr	r2, [r7, #20]
 80056e2:	4313      	orrs	r3, r2
 80056e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	697a      	ldr	r2, [r7, #20]
 80056ea:	609a      	str	r2, [r3, #8]
}
 80056ec:	bf00      	nop
 80056ee:	371c      	adds	r7, #28
 80056f0:	46bd      	mov	sp, r7
 80056f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f6:	4770      	bx	lr

080056f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80056f8:	b480      	push	{r7}
 80056fa:	b085      	sub	sp, #20
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
 8005700:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005708:	2b01      	cmp	r3, #1
 800570a:	d101      	bne.n	8005710 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800570c:	2302      	movs	r3, #2
 800570e:	e06d      	b.n	80057ec <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2201      	movs	r2, #1
 8005714:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2202      	movs	r2, #2
 800571c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	685b      	ldr	r3, [r3, #4]
 8005726:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	689b      	ldr	r3, [r3, #8]
 800572e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a30      	ldr	r2, [pc, #192]	@ (80057f8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d004      	beq.n	8005744 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4a2f      	ldr	r2, [pc, #188]	@ (80057fc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d108      	bne.n	8005756 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800574a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	68fa      	ldr	r2, [r7, #12]
 8005752:	4313      	orrs	r3, r2
 8005754:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800575c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	68fa      	ldr	r2, [r7, #12]
 8005764:	4313      	orrs	r3, r2
 8005766:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	68fa      	ldr	r2, [r7, #12]
 800576e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a20      	ldr	r2, [pc, #128]	@ (80057f8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d022      	beq.n	80057c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005782:	d01d      	beq.n	80057c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4a1d      	ldr	r2, [pc, #116]	@ (8005800 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d018      	beq.n	80057c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4a1c      	ldr	r2, [pc, #112]	@ (8005804 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d013      	beq.n	80057c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a1a      	ldr	r2, [pc, #104]	@ (8005808 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d00e      	beq.n	80057c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	4a15      	ldr	r2, [pc, #84]	@ (80057fc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d009      	beq.n	80057c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a16      	ldr	r2, [pc, #88]	@ (800580c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d004      	beq.n	80057c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	4a15      	ldr	r2, [pc, #84]	@ (8005810 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d10c      	bne.n	80057da <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80057c6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	689b      	ldr	r3, [r3, #8]
 80057cc:	68ba      	ldr	r2, [r7, #8]
 80057ce:	4313      	orrs	r3, r2
 80057d0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	68ba      	ldr	r2, [r7, #8]
 80057d8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2201      	movs	r2, #1
 80057de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2200      	movs	r2, #0
 80057e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80057ea:	2300      	movs	r3, #0
}
 80057ec:	4618      	mov	r0, r3
 80057ee:	3714      	adds	r7, #20
 80057f0:	46bd      	mov	sp, r7
 80057f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f6:	4770      	bx	lr
 80057f8:	40010000 	.word	0x40010000
 80057fc:	40010400 	.word	0x40010400
 8005800:	40000400 	.word	0x40000400
 8005804:	40000800 	.word	0x40000800
 8005808:	40000c00 	.word	0x40000c00
 800580c:	40014000 	.word	0x40014000
 8005810:	40001800 	.word	0x40001800

08005814 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005814:	b084      	sub	sp, #16
 8005816:	b580      	push	{r7, lr}
 8005818:	b084      	sub	sp, #16
 800581a:	af00      	add	r7, sp, #0
 800581c:	6078      	str	r0, [r7, #4]
 800581e:	f107 001c 	add.w	r0, r7, #28
 8005822:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005826:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800582a:	2b01      	cmp	r3, #1
 800582c:	d127      	bne.n	800587e <USB_CoreInit+0x6a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005832:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	68da      	ldr	r2, [r3, #12]
 800583e:	4b3a      	ldr	r3, [pc, #232]	@ (8005928 <USB_CoreInit+0x114>)
 8005840:	4013      	ands	r3, r2
 8005842:	687a      	ldr	r2, [r7, #4]
 8005844:	60d3      	str	r3, [r2, #12]

#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	68db      	ldr	r3, [r3, #12]
 800584a:	f043 0210 	orr.w	r2, r3, #16
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	60da      	str	r2, [r3, #12]
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	68db      	ldr	r3, [r3, #12]
 8005856:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800585e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005862:	2b01      	cmp	r3, #1
 8005864:	d105      	bne.n	8005872 <USB_CoreInit+0x5e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	68db      	ldr	r3, [r3, #12]
 800586a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	f001 fb20 	bl	8006eb8 <USB_CoreReset>
 8005878:	4603      	mov	r3, r0
 800587a:	73fb      	strb	r3, [r7, #15]
 800587c:	e03c      	b.n	80058f8 <USB_CoreInit+0xe4>
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800587e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005882:	2b03      	cmp	r3, #3
 8005884:	d127      	bne.n	80058d6 <USB_CoreInit+0xc2>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800588a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The UTMI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	68da      	ldr	r2, [r3, #12]
 8005896:	4b24      	ldr	r3, [pc, #144]	@ (8005928 <USB_CoreInit+0x114>)
 8005898:	4013      	ands	r3, r2
 800589a:	687a      	ldr	r2, [r7, #4]
 800589c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	68db      	ldr	r3, [r3, #12]
 80058a2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	60da      	str	r2, [r3, #12]

    /* Select UTMI Interface */
    USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	68db      	ldr	r3, [r3, #12]
 80058ae:	f023 0210 	bic.w	r2, r3, #16
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	60da      	str	r2, [r3, #12]
    {
      return HAL_ERROR;
    }
#endif /* USBPHYC */

    if (cfg.use_external_vbus == 1U)
 80058b6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80058ba:	2b01      	cmp	r3, #1
 80058bc:	d105      	bne.n	80058ca <USB_CoreInit+0xb6>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	68db      	ldr	r3, [r3, #12]
 80058c2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80058ca:	6878      	ldr	r0, [r7, #4]
 80058cc:	f001 faf4 	bl	8006eb8 <USB_CoreReset>
 80058d0:	4603      	mov	r3, r0
 80058d2:	73fb      	strb	r3, [r7, #15]
 80058d4:	e010      	b.n	80058f8 <USB_CoreInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	68db      	ldr	r3, [r3, #12]
 80058da:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80058e2:	6878      	ldr	r0, [r7, #4]
 80058e4:	f001 fae8 	bl	8006eb8 <USB_CoreReset>
 80058e8:	4603      	mov	r3, r0
 80058ea:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058f0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 80058f8:	7fbb      	ldrb	r3, [r7, #30]
 80058fa:	2b01      	cmp	r3, #1
 80058fc:	d10b      	bne.n	8005916 <USB_CoreInit+0x102>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	689b      	ldr	r3, [r3, #8]
 8005902:	f043 0206 	orr.w	r2, r3, #6
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	689b      	ldr	r3, [r3, #8]
 800590e:	f043 0220 	orr.w	r2, r3, #32
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005916:	7bfb      	ldrb	r3, [r7, #15]
}
 8005918:	4618      	mov	r0, r3
 800591a:	3710      	adds	r7, #16
 800591c:	46bd      	mov	sp, r7
 800591e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005922:	b004      	add	sp, #16
 8005924:	4770      	bx	lr
 8005926:	bf00      	nop
 8005928:	ffbdffbf 	.word	0xffbdffbf

0800592c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800592c:	b480      	push	{r7}
 800592e:	b087      	sub	sp, #28
 8005930:	af00      	add	r7, sp, #0
 8005932:	60f8      	str	r0, [r7, #12]
 8005934:	60b9      	str	r1, [r7, #8]
 8005936:	4613      	mov	r3, r2
 8005938:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800593a:	79fb      	ldrb	r3, [r7, #7]
 800593c:	2b02      	cmp	r3, #2
 800593e:	d165      	bne.n	8005a0c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005940:	68bb      	ldr	r3, [r7, #8]
 8005942:	4a41      	ldr	r2, [pc, #260]	@ (8005a48 <USB_SetTurnaroundTime+0x11c>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d906      	bls.n	8005956 <USB_SetTurnaroundTime+0x2a>
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	4a40      	ldr	r2, [pc, #256]	@ (8005a4c <USB_SetTurnaroundTime+0x120>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d202      	bcs.n	8005956 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005950:	230f      	movs	r3, #15
 8005952:	617b      	str	r3, [r7, #20]
 8005954:	e062      	b.n	8005a1c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005956:	68bb      	ldr	r3, [r7, #8]
 8005958:	4a3c      	ldr	r2, [pc, #240]	@ (8005a4c <USB_SetTurnaroundTime+0x120>)
 800595a:	4293      	cmp	r3, r2
 800595c:	d306      	bcc.n	800596c <USB_SetTurnaroundTime+0x40>
 800595e:	68bb      	ldr	r3, [r7, #8]
 8005960:	4a3b      	ldr	r2, [pc, #236]	@ (8005a50 <USB_SetTurnaroundTime+0x124>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d202      	bcs.n	800596c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8005966:	230e      	movs	r3, #14
 8005968:	617b      	str	r3, [r7, #20]
 800596a:	e057      	b.n	8005a1c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	4a38      	ldr	r2, [pc, #224]	@ (8005a50 <USB_SetTurnaroundTime+0x124>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d306      	bcc.n	8005982 <USB_SetTurnaroundTime+0x56>
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	4a37      	ldr	r2, [pc, #220]	@ (8005a54 <USB_SetTurnaroundTime+0x128>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d202      	bcs.n	8005982 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800597c:	230d      	movs	r3, #13
 800597e:	617b      	str	r3, [r7, #20]
 8005980:	e04c      	b.n	8005a1c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	4a33      	ldr	r2, [pc, #204]	@ (8005a54 <USB_SetTurnaroundTime+0x128>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d306      	bcc.n	8005998 <USB_SetTurnaroundTime+0x6c>
 800598a:	68bb      	ldr	r3, [r7, #8]
 800598c:	4a32      	ldr	r2, [pc, #200]	@ (8005a58 <USB_SetTurnaroundTime+0x12c>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d802      	bhi.n	8005998 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8005992:	230c      	movs	r3, #12
 8005994:	617b      	str	r3, [r7, #20]
 8005996:	e041      	b.n	8005a1c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	4a2f      	ldr	r2, [pc, #188]	@ (8005a58 <USB_SetTurnaroundTime+0x12c>)
 800599c:	4293      	cmp	r3, r2
 800599e:	d906      	bls.n	80059ae <USB_SetTurnaroundTime+0x82>
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	4a2e      	ldr	r2, [pc, #184]	@ (8005a5c <USB_SetTurnaroundTime+0x130>)
 80059a4:	4293      	cmp	r3, r2
 80059a6:	d802      	bhi.n	80059ae <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80059a8:	230b      	movs	r3, #11
 80059aa:	617b      	str	r3, [r7, #20]
 80059ac:	e036      	b.n	8005a1c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	4a2a      	ldr	r2, [pc, #168]	@ (8005a5c <USB_SetTurnaroundTime+0x130>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d906      	bls.n	80059c4 <USB_SetTurnaroundTime+0x98>
 80059b6:	68bb      	ldr	r3, [r7, #8]
 80059b8:	4a29      	ldr	r2, [pc, #164]	@ (8005a60 <USB_SetTurnaroundTime+0x134>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d802      	bhi.n	80059c4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80059be:	230a      	movs	r3, #10
 80059c0:	617b      	str	r3, [r7, #20]
 80059c2:	e02b      	b.n	8005a1c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	4a26      	ldr	r2, [pc, #152]	@ (8005a60 <USB_SetTurnaroundTime+0x134>)
 80059c8:	4293      	cmp	r3, r2
 80059ca:	d906      	bls.n	80059da <USB_SetTurnaroundTime+0xae>
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	4a25      	ldr	r2, [pc, #148]	@ (8005a64 <USB_SetTurnaroundTime+0x138>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d202      	bcs.n	80059da <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80059d4:	2309      	movs	r3, #9
 80059d6:	617b      	str	r3, [r7, #20]
 80059d8:	e020      	b.n	8005a1c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80059da:	68bb      	ldr	r3, [r7, #8]
 80059dc:	4a21      	ldr	r2, [pc, #132]	@ (8005a64 <USB_SetTurnaroundTime+0x138>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d306      	bcc.n	80059f0 <USB_SetTurnaroundTime+0xc4>
 80059e2:	68bb      	ldr	r3, [r7, #8]
 80059e4:	4a20      	ldr	r2, [pc, #128]	@ (8005a68 <USB_SetTurnaroundTime+0x13c>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d802      	bhi.n	80059f0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80059ea:	2308      	movs	r3, #8
 80059ec:	617b      	str	r3, [r7, #20]
 80059ee:	e015      	b.n	8005a1c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	4a1d      	ldr	r2, [pc, #116]	@ (8005a68 <USB_SetTurnaroundTime+0x13c>)
 80059f4:	4293      	cmp	r3, r2
 80059f6:	d906      	bls.n	8005a06 <USB_SetTurnaroundTime+0xda>
 80059f8:	68bb      	ldr	r3, [r7, #8]
 80059fa:	4a1c      	ldr	r2, [pc, #112]	@ (8005a6c <USB_SetTurnaroundTime+0x140>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d202      	bcs.n	8005a06 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005a00:	2307      	movs	r3, #7
 8005a02:	617b      	str	r3, [r7, #20]
 8005a04:	e00a      	b.n	8005a1c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005a06:	2306      	movs	r3, #6
 8005a08:	617b      	str	r3, [r7, #20]
 8005a0a:	e007      	b.n	8005a1c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005a0c:	79fb      	ldrb	r3, [r7, #7]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d102      	bne.n	8005a18 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005a12:	2309      	movs	r3, #9
 8005a14:	617b      	str	r3, [r7, #20]
 8005a16:	e001      	b.n	8005a1c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005a18:	2309      	movs	r3, #9
 8005a1a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	68db      	ldr	r3, [r3, #12]
 8005a20:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	68da      	ldr	r2, [r3, #12]
 8005a2c:	697b      	ldr	r3, [r7, #20]
 8005a2e:	029b      	lsls	r3, r3, #10
 8005a30:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8005a34:	431a      	orrs	r2, r3
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005a3a:	2300      	movs	r3, #0
}
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	371c      	adds	r7, #28
 8005a40:	46bd      	mov	sp, r7
 8005a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a46:	4770      	bx	lr
 8005a48:	00d8acbf 	.word	0x00d8acbf
 8005a4c:	00e4e1c0 	.word	0x00e4e1c0
 8005a50:	00f42400 	.word	0x00f42400
 8005a54:	01067380 	.word	0x01067380
 8005a58:	011a499f 	.word	0x011a499f
 8005a5c:	01312cff 	.word	0x01312cff
 8005a60:	014ca43f 	.word	0x014ca43f
 8005a64:	016e3600 	.word	0x016e3600
 8005a68:	01a6ab1f 	.word	0x01a6ab1f
 8005a6c:	01e84800 	.word	0x01e84800

08005a70 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005a70:	b480      	push	{r7}
 8005a72:	b083      	sub	sp, #12
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	f043 0201 	orr.w	r2, r3, #1
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005a84:	2300      	movs	r3, #0
}
 8005a86:	4618      	mov	r0, r3
 8005a88:	370c      	adds	r7, #12
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a90:	4770      	bx	lr

08005a92 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005a92:	b480      	push	{r7}
 8005a94:	b083      	sub	sp, #12
 8005a96:	af00      	add	r7, sp, #0
 8005a98:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	689b      	ldr	r3, [r3, #8]
 8005a9e:	f023 0201 	bic.w	r2, r3, #1
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005aa6:	2300      	movs	r3, #0
}
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	370c      	adds	r7, #12
 8005aac:	46bd      	mov	sp, r7
 8005aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab2:	4770      	bx	lr

08005ab4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b084      	sub	sp, #16
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
 8005abc:	460b      	mov	r3, r1
 8005abe:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	68db      	ldr	r3, [r3, #12]
 8005ac8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005ad0:	78fb      	ldrb	r3, [r7, #3]
 8005ad2:	2b01      	cmp	r3, #1
 8005ad4:	d115      	bne.n	8005b02 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	68db      	ldr	r3, [r3, #12]
 8005ada:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005ae2:	200a      	movs	r0, #10
 8005ae4:	f7fb fc32 	bl	800134c <HAL_Delay>
      ms += 10U;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	330a      	adds	r3, #10
 8005aec:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005aee:	6878      	ldr	r0, [r7, #4]
 8005af0:	f001 f951 	bl	8006d96 <USB_GetMode>
 8005af4:	4603      	mov	r3, r0
 8005af6:	2b01      	cmp	r3, #1
 8005af8:	d01e      	beq.n	8005b38 <USB_SetCurrentMode+0x84>
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	2bc7      	cmp	r3, #199	@ 0xc7
 8005afe:	d9f0      	bls.n	8005ae2 <USB_SetCurrentMode+0x2e>
 8005b00:	e01a      	b.n	8005b38 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005b02:	78fb      	ldrb	r3, [r7, #3]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d115      	bne.n	8005b34 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	68db      	ldr	r3, [r3, #12]
 8005b0c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005b14:	200a      	movs	r0, #10
 8005b16:	f7fb fc19 	bl	800134c <HAL_Delay>
      ms += 10U;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	330a      	adds	r3, #10
 8005b1e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005b20:	6878      	ldr	r0, [r7, #4]
 8005b22:	f001 f938 	bl	8006d96 <USB_GetMode>
 8005b26:	4603      	mov	r3, r0
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d005      	beq.n	8005b38 <USB_SetCurrentMode+0x84>
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	2bc7      	cmp	r3, #199	@ 0xc7
 8005b30:	d9f0      	bls.n	8005b14 <USB_SetCurrentMode+0x60>
 8005b32:	e001      	b.n	8005b38 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005b34:	2301      	movs	r3, #1
 8005b36:	e005      	b.n	8005b44 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	2bc8      	cmp	r3, #200	@ 0xc8
 8005b3c:	d101      	bne.n	8005b42 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005b3e:	2301      	movs	r3, #1
 8005b40:	e000      	b.n	8005b44 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005b42:	2300      	movs	r3, #0
}
 8005b44:	4618      	mov	r0, r3
 8005b46:	3710      	adds	r7, #16
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	bd80      	pop	{r7, pc}

08005b4c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005b4c:	b084      	sub	sp, #16
 8005b4e:	b580      	push	{r7, lr}
 8005b50:	b086      	sub	sp, #24
 8005b52:	af00      	add	r7, sp, #0
 8005b54:	6078      	str	r0, [r7, #4]
 8005b56:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005b5a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005b5e:	2300      	movs	r3, #0
 8005b60:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005b66:	2300      	movs	r3, #0
 8005b68:	613b      	str	r3, [r7, #16]
 8005b6a:	e009      	b.n	8005b80 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005b6c:	687a      	ldr	r2, [r7, #4]
 8005b6e:	693b      	ldr	r3, [r7, #16]
 8005b70:	3340      	adds	r3, #64	@ 0x40
 8005b72:	009b      	lsls	r3, r3, #2
 8005b74:	4413      	add	r3, r2
 8005b76:	2200      	movs	r2, #0
 8005b78:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005b7a:	693b      	ldr	r3, [r7, #16]
 8005b7c:	3301      	adds	r3, #1
 8005b7e:	613b      	str	r3, [r7, #16]
 8005b80:	693b      	ldr	r3, [r7, #16]
 8005b82:	2b0e      	cmp	r3, #14
 8005b84:	d9f2      	bls.n	8005b6c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005b86:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d11c      	bne.n	8005bc8 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b94:	685b      	ldr	r3, [r3, #4]
 8005b96:	68fa      	ldr	r2, [r7, #12]
 8005b98:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005b9c:	f043 0302 	orr.w	r3, r3, #2
 8005ba0:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ba6:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	601a      	str	r2, [r3, #0]
 8005bc6:	e005      	b.n	8005bd4 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bcc:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005bda:	461a      	mov	r2, r3
 8005bdc:	2300      	movs	r3, #0
 8005bde:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005be0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005be4:	2b01      	cmp	r3, #1
 8005be6:	d10d      	bne.n	8005c04 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005be8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d104      	bne.n	8005bfa <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005bf0:	2100      	movs	r1, #0
 8005bf2:	6878      	ldr	r0, [r7, #4]
 8005bf4:	f000 f97a 	bl	8005eec <USB_SetDevSpeed>
 8005bf8:	e01a      	b.n	8005c30 <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005bfa:	2101      	movs	r1, #1
 8005bfc:	6878      	ldr	r0, [r7, #4]
 8005bfe:	f000 f975 	bl	8005eec <USB_SetDevSpeed>
 8005c02:	e015      	b.n	8005c30 <USB_DevInit+0xe4>
    }
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8005c04:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005c08:	2b03      	cmp	r3, #3
 8005c0a:	d10d      	bne.n	8005c28 <USB_DevInit+0xdc>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005c0c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d104      	bne.n	8005c1e <USB_DevInit+0xd2>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005c14:	2100      	movs	r1, #0
 8005c16:	6878      	ldr	r0, [r7, #4]
 8005c18:	f000 f968 	bl	8005eec <USB_SetDevSpeed>
 8005c1c:	e008      	b.n	8005c30 <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005c1e:	2101      	movs	r1, #1
 8005c20:	6878      	ldr	r0, [r7, #4]
 8005c22:	f000 f963 	bl	8005eec <USB_SetDevSpeed>
 8005c26:	e003      	b.n	8005c30 <USB_DevInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005c28:	2103      	movs	r1, #3
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f000 f95e 	bl	8005eec <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005c30:	2110      	movs	r1, #16
 8005c32:	6878      	ldr	r0, [r7, #4]
 8005c34:	f000 f8fa 	bl	8005e2c <USB_FlushTxFifo>
 8005c38:	4603      	mov	r3, r0
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d001      	beq.n	8005c42 <USB_DevInit+0xf6>
  {
    ret = HAL_ERROR;
 8005c3e:	2301      	movs	r3, #1
 8005c40:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005c42:	6878      	ldr	r0, [r7, #4]
 8005c44:	f000 f924 	bl	8005e90 <USB_FlushRxFifo>
 8005c48:	4603      	mov	r3, r0
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d001      	beq.n	8005c52 <USB_DevInit+0x106>
  {
    ret = HAL_ERROR;
 8005c4e:	2301      	movs	r3, #1
 8005c50:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c58:	461a      	mov	r2, r3
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c64:	461a      	mov	r2, r3
 8005c66:	2300      	movs	r3, #0
 8005c68:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c70:	461a      	mov	r2, r3
 8005c72:	2300      	movs	r3, #0
 8005c74:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005c76:	2300      	movs	r3, #0
 8005c78:	613b      	str	r3, [r7, #16]
 8005c7a:	e043      	b.n	8005d04 <USB_DevInit+0x1b8>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005c7c:	693b      	ldr	r3, [r7, #16]
 8005c7e:	015a      	lsls	r2, r3, #5
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	4413      	add	r3, r2
 8005c84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005c8e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005c92:	d118      	bne.n	8005cc6 <USB_DevInit+0x17a>
    {
      if (i == 0U)
 8005c94:	693b      	ldr	r3, [r7, #16]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d10a      	bne.n	8005cb0 <USB_DevInit+0x164>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005c9a:	693b      	ldr	r3, [r7, #16]
 8005c9c:	015a      	lsls	r2, r3, #5
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	4413      	add	r3, r2
 8005ca2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ca6:	461a      	mov	r2, r3
 8005ca8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005cac:	6013      	str	r3, [r2, #0]
 8005cae:	e013      	b.n	8005cd8 <USB_DevInit+0x18c>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005cb0:	693b      	ldr	r3, [r7, #16]
 8005cb2:	015a      	lsls	r2, r3, #5
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	4413      	add	r3, r2
 8005cb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005cbc:	461a      	mov	r2, r3
 8005cbe:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005cc2:	6013      	str	r3, [r2, #0]
 8005cc4:	e008      	b.n	8005cd8 <USB_DevInit+0x18c>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005cc6:	693b      	ldr	r3, [r7, #16]
 8005cc8:	015a      	lsls	r2, r3, #5
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	4413      	add	r3, r2
 8005cce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005cd2:	461a      	mov	r2, r3
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005cd8:	693b      	ldr	r3, [r7, #16]
 8005cda:	015a      	lsls	r2, r3, #5
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	4413      	add	r3, r2
 8005ce0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ce4:	461a      	mov	r2, r3
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005cea:	693b      	ldr	r3, [r7, #16]
 8005cec:	015a      	lsls	r2, r3, #5
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	4413      	add	r3, r2
 8005cf2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005cf6:	461a      	mov	r2, r3
 8005cf8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005cfc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005cfe:	693b      	ldr	r3, [r7, #16]
 8005d00:	3301      	adds	r3, #1
 8005d02:	613b      	str	r3, [r7, #16]
 8005d04:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005d08:	461a      	mov	r2, r3
 8005d0a:	693b      	ldr	r3, [r7, #16]
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d3b5      	bcc.n	8005c7c <USB_DevInit+0x130>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005d10:	2300      	movs	r3, #0
 8005d12:	613b      	str	r3, [r7, #16]
 8005d14:	e043      	b.n	8005d9e <USB_DevInit+0x252>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005d16:	693b      	ldr	r3, [r7, #16]
 8005d18:	015a      	lsls	r2, r3, #5
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	4413      	add	r3, r2
 8005d1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005d28:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005d2c:	d118      	bne.n	8005d60 <USB_DevInit+0x214>
    {
      if (i == 0U)
 8005d2e:	693b      	ldr	r3, [r7, #16]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d10a      	bne.n	8005d4a <USB_DevInit+0x1fe>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005d34:	693b      	ldr	r3, [r7, #16]
 8005d36:	015a      	lsls	r2, r3, #5
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	4413      	add	r3, r2
 8005d3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d40:	461a      	mov	r2, r3
 8005d42:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005d46:	6013      	str	r3, [r2, #0]
 8005d48:	e013      	b.n	8005d72 <USB_DevInit+0x226>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005d4a:	693b      	ldr	r3, [r7, #16]
 8005d4c:	015a      	lsls	r2, r3, #5
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	4413      	add	r3, r2
 8005d52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d56:	461a      	mov	r2, r3
 8005d58:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005d5c:	6013      	str	r3, [r2, #0]
 8005d5e:	e008      	b.n	8005d72 <USB_DevInit+0x226>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005d60:	693b      	ldr	r3, [r7, #16]
 8005d62:	015a      	lsls	r2, r3, #5
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	4413      	add	r3, r2
 8005d68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d6c:	461a      	mov	r2, r3
 8005d6e:	2300      	movs	r3, #0
 8005d70:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005d72:	693b      	ldr	r3, [r7, #16]
 8005d74:	015a      	lsls	r2, r3, #5
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	4413      	add	r3, r2
 8005d7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d7e:	461a      	mov	r2, r3
 8005d80:	2300      	movs	r3, #0
 8005d82:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005d84:	693b      	ldr	r3, [r7, #16]
 8005d86:	015a      	lsls	r2, r3, #5
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	4413      	add	r3, r2
 8005d8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d90:	461a      	mov	r2, r3
 8005d92:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005d96:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005d98:	693b      	ldr	r3, [r7, #16]
 8005d9a:	3301      	adds	r3, #1
 8005d9c:	613b      	str	r3, [r7, #16]
 8005d9e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005da2:	461a      	mov	r2, r3
 8005da4:	693b      	ldr	r3, [r7, #16]
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d3b5      	bcc.n	8005d16 <USB_DevInit+0x1ca>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005db0:	691b      	ldr	r3, [r3, #16]
 8005db2:	68fa      	ldr	r2, [r7, #12]
 8005db4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005db8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005dbc:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005dca:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005dcc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d105      	bne.n	8005de0 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	699b      	ldr	r3, [r3, #24]
 8005dd8:	f043 0210 	orr.w	r2, r3, #16
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	699a      	ldr	r2, [r3, #24]
 8005de4:	4b0f      	ldr	r3, [pc, #60]	@ (8005e24 <USB_DevInit+0x2d8>)
 8005de6:	4313      	orrs	r3, r2
 8005de8:	687a      	ldr	r2, [r7, #4]
 8005dea:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005dec:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d005      	beq.n	8005e00 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	699b      	ldr	r3, [r3, #24]
 8005df8:	f043 0208 	orr.w	r2, r3, #8
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005e00:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005e04:	2b01      	cmp	r3, #1
 8005e06:	d105      	bne.n	8005e14 <USB_DevInit+0x2c8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	699a      	ldr	r2, [r3, #24]
 8005e0c:	4b06      	ldr	r3, [pc, #24]	@ (8005e28 <USB_DevInit+0x2dc>)
 8005e0e:	4313      	orrs	r3, r2
 8005e10:	687a      	ldr	r2, [r7, #4]
 8005e12:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005e14:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e16:	4618      	mov	r0, r3
 8005e18:	3718      	adds	r7, #24
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005e20:	b004      	add	sp, #16
 8005e22:	4770      	bx	lr
 8005e24:	803c3800 	.word	0x803c3800
 8005e28:	40000004 	.word	0x40000004

08005e2c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b085      	sub	sp, #20
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
 8005e34:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005e36:	2300      	movs	r3, #0
 8005e38:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	3301      	adds	r3, #1
 8005e3e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005e46:	d901      	bls.n	8005e4c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005e48:	2303      	movs	r3, #3
 8005e4a:	e01b      	b.n	8005e84 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	691b      	ldr	r3, [r3, #16]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	daf2      	bge.n	8005e3a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005e54:	2300      	movs	r3, #0
 8005e56:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	019b      	lsls	r3, r3, #6
 8005e5c:	f043 0220 	orr.w	r2, r3, #32
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	3301      	adds	r3, #1
 8005e68:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005e70:	d901      	bls.n	8005e76 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005e72:	2303      	movs	r3, #3
 8005e74:	e006      	b.n	8005e84 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	691b      	ldr	r3, [r3, #16]
 8005e7a:	f003 0320 	and.w	r3, r3, #32
 8005e7e:	2b20      	cmp	r3, #32
 8005e80:	d0f0      	beq.n	8005e64 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005e82:	2300      	movs	r3, #0
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	3714      	adds	r7, #20
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8e:	4770      	bx	lr

08005e90 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005e90:	b480      	push	{r7}
 8005e92:	b085      	sub	sp, #20
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005e98:	2300      	movs	r3, #0
 8005e9a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	3301      	adds	r3, #1
 8005ea0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005ea8:	d901      	bls.n	8005eae <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005eaa:	2303      	movs	r3, #3
 8005eac:	e018      	b.n	8005ee0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	691b      	ldr	r3, [r3, #16]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	daf2      	bge.n	8005e9c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2210      	movs	r2, #16
 8005ebe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	3301      	adds	r3, #1
 8005ec4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005ecc:	d901      	bls.n	8005ed2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005ece:	2303      	movs	r3, #3
 8005ed0:	e006      	b.n	8005ee0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	691b      	ldr	r3, [r3, #16]
 8005ed6:	f003 0310 	and.w	r3, r3, #16
 8005eda:	2b10      	cmp	r3, #16
 8005edc:	d0f0      	beq.n	8005ec0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005ede:	2300      	movs	r3, #0
}
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	3714      	adds	r7, #20
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eea:	4770      	bx	lr

08005eec <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005eec:	b480      	push	{r7}
 8005eee:	b085      	sub	sp, #20
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
 8005ef4:	460b      	mov	r3, r1
 8005ef6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f02:	681a      	ldr	r2, [r3, #0]
 8005f04:	78fb      	ldrb	r3, [r7, #3]
 8005f06:	68f9      	ldr	r1, [r7, #12]
 8005f08:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005f0c:	4313      	orrs	r3, r2
 8005f0e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005f10:	2300      	movs	r3, #0
}
 8005f12:	4618      	mov	r0, r3
 8005f14:	3714      	adds	r7, #20
 8005f16:	46bd      	mov	sp, r7
 8005f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1c:	4770      	bx	lr

08005f1e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8005f1e:	b480      	push	{r7}
 8005f20:	b087      	sub	sp, #28
 8005f22:	af00      	add	r7, sp, #0
 8005f24:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f30:	689b      	ldr	r3, [r3, #8]
 8005f32:	f003 0306 	and.w	r3, r3, #6
 8005f36:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d102      	bne.n	8005f44 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	75fb      	strb	r3, [r7, #23]
 8005f42:	e00a      	b.n	8005f5a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	2b02      	cmp	r3, #2
 8005f48:	d002      	beq.n	8005f50 <USB_GetDevSpeed+0x32>
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	2b06      	cmp	r3, #6
 8005f4e:	d102      	bne.n	8005f56 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005f50:	2302      	movs	r3, #2
 8005f52:	75fb      	strb	r3, [r7, #23]
 8005f54:	e001      	b.n	8005f5a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8005f56:	230f      	movs	r3, #15
 8005f58:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005f5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	371c      	adds	r7, #28
 8005f60:	46bd      	mov	sp, r7
 8005f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f66:	4770      	bx	lr

08005f68 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005f68:	b480      	push	{r7}
 8005f6a:	b085      	sub	sp, #20
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
 8005f70:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	781b      	ldrb	r3, [r3, #0]
 8005f7a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	785b      	ldrb	r3, [r3, #1]
 8005f80:	2b01      	cmp	r3, #1
 8005f82:	d139      	bne.n	8005ff8 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f8a:	69da      	ldr	r2, [r3, #28]
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	781b      	ldrb	r3, [r3, #0]
 8005f90:	f003 030f 	and.w	r3, r3, #15
 8005f94:	2101      	movs	r1, #1
 8005f96:	fa01 f303 	lsl.w	r3, r1, r3
 8005f9a:	b29b      	uxth	r3, r3
 8005f9c:	68f9      	ldr	r1, [r7, #12]
 8005f9e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	015a      	lsls	r2, r3, #5
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	4413      	add	r3, r2
 8005fae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d153      	bne.n	8006064 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	015a      	lsls	r2, r3, #5
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	4413      	add	r3, r2
 8005fc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fc8:	681a      	ldr	r2, [r3, #0]
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	689b      	ldr	r3, [r3, #8]
 8005fce:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	791b      	ldrb	r3, [r3, #4]
 8005fd6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005fd8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	059b      	lsls	r3, r3, #22
 8005fde:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005fe0:	431a      	orrs	r2, r3
 8005fe2:	68bb      	ldr	r3, [r7, #8]
 8005fe4:	0159      	lsls	r1, r3, #5
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	440b      	add	r3, r1
 8005fea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fee:	4619      	mov	r1, r3
 8005ff0:	4b20      	ldr	r3, [pc, #128]	@ (8006074 <USB_ActivateEndpoint+0x10c>)
 8005ff2:	4313      	orrs	r3, r2
 8005ff4:	600b      	str	r3, [r1, #0]
 8005ff6:	e035      	b.n	8006064 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ffe:	69da      	ldr	r2, [r3, #28]
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	781b      	ldrb	r3, [r3, #0]
 8006004:	f003 030f 	and.w	r3, r3, #15
 8006008:	2101      	movs	r1, #1
 800600a:	fa01 f303 	lsl.w	r3, r1, r3
 800600e:	041b      	lsls	r3, r3, #16
 8006010:	68f9      	ldr	r1, [r7, #12]
 8006012:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006016:	4313      	orrs	r3, r2
 8006018:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	015a      	lsls	r2, r3, #5
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	4413      	add	r3, r2
 8006022:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800602c:	2b00      	cmp	r3, #0
 800602e:	d119      	bne.n	8006064 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006030:	68bb      	ldr	r3, [r7, #8]
 8006032:	015a      	lsls	r2, r3, #5
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	4413      	add	r3, r2
 8006038:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800603c:	681a      	ldr	r2, [r3, #0]
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	689b      	ldr	r3, [r3, #8]
 8006042:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	791b      	ldrb	r3, [r3, #4]
 800604a:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800604c:	430b      	orrs	r3, r1
 800604e:	431a      	orrs	r2, r3
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	0159      	lsls	r1, r3, #5
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	440b      	add	r3, r1
 8006058:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800605c:	4619      	mov	r1, r3
 800605e:	4b05      	ldr	r3, [pc, #20]	@ (8006074 <USB_ActivateEndpoint+0x10c>)
 8006060:	4313      	orrs	r3, r2
 8006062:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006064:	2300      	movs	r3, #0
}
 8006066:	4618      	mov	r0, r3
 8006068:	3714      	adds	r7, #20
 800606a:	46bd      	mov	sp, r7
 800606c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006070:	4770      	bx	lr
 8006072:	bf00      	nop
 8006074:	10008000 	.word	0x10008000

08006078 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006078:	b480      	push	{r7}
 800607a:	b085      	sub	sp, #20
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
 8006080:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	781b      	ldrb	r3, [r3, #0]
 800608a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	785b      	ldrb	r3, [r3, #1]
 8006090:	2b01      	cmp	r3, #1
 8006092:	d161      	bne.n	8006158 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006094:	68bb      	ldr	r3, [r7, #8]
 8006096:	015a      	lsls	r2, r3, #5
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	4413      	add	r3, r2
 800609c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80060a6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80060aa:	d11f      	bne.n	80060ec <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80060ac:	68bb      	ldr	r3, [r7, #8]
 80060ae:	015a      	lsls	r2, r3, #5
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	4413      	add	r3, r2
 80060b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	68ba      	ldr	r2, [r7, #8]
 80060bc:	0151      	lsls	r1, r2, #5
 80060be:	68fa      	ldr	r2, [r7, #12]
 80060c0:	440a      	add	r2, r1
 80060c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80060c6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80060ca:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80060cc:	68bb      	ldr	r3, [r7, #8]
 80060ce:	015a      	lsls	r2, r3, #5
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	4413      	add	r3, r2
 80060d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	68ba      	ldr	r2, [r7, #8]
 80060dc:	0151      	lsls	r1, r2, #5
 80060de:	68fa      	ldr	r2, [r7, #12]
 80060e0:	440a      	add	r2, r1
 80060e2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80060e6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80060ea:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	781b      	ldrb	r3, [r3, #0]
 80060f8:	f003 030f 	and.w	r3, r3, #15
 80060fc:	2101      	movs	r1, #1
 80060fe:	fa01 f303 	lsl.w	r3, r1, r3
 8006102:	b29b      	uxth	r3, r3
 8006104:	43db      	mvns	r3, r3
 8006106:	68f9      	ldr	r1, [r7, #12]
 8006108:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800610c:	4013      	ands	r3, r2
 800610e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006116:	69da      	ldr	r2, [r3, #28]
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	781b      	ldrb	r3, [r3, #0]
 800611c:	f003 030f 	and.w	r3, r3, #15
 8006120:	2101      	movs	r1, #1
 8006122:	fa01 f303 	lsl.w	r3, r1, r3
 8006126:	b29b      	uxth	r3, r3
 8006128:	43db      	mvns	r3, r3
 800612a:	68f9      	ldr	r1, [r7, #12]
 800612c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006130:	4013      	ands	r3, r2
 8006132:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	015a      	lsls	r2, r3, #5
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	4413      	add	r3, r2
 800613c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006140:	681a      	ldr	r2, [r3, #0]
 8006142:	68bb      	ldr	r3, [r7, #8]
 8006144:	0159      	lsls	r1, r3, #5
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	440b      	add	r3, r1
 800614a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800614e:	4619      	mov	r1, r3
 8006150:	4b35      	ldr	r3, [pc, #212]	@ (8006228 <USB_DeactivateEndpoint+0x1b0>)
 8006152:	4013      	ands	r3, r2
 8006154:	600b      	str	r3, [r1, #0]
 8006156:	e060      	b.n	800621a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006158:	68bb      	ldr	r3, [r7, #8]
 800615a:	015a      	lsls	r2, r3, #5
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	4413      	add	r3, r2
 8006160:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800616a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800616e:	d11f      	bne.n	80061b0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	015a      	lsls	r2, r3, #5
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	4413      	add	r3, r2
 8006178:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	68ba      	ldr	r2, [r7, #8]
 8006180:	0151      	lsls	r1, r2, #5
 8006182:	68fa      	ldr	r2, [r7, #12]
 8006184:	440a      	add	r2, r1
 8006186:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800618a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800618e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	015a      	lsls	r2, r3, #5
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	4413      	add	r3, r2
 8006198:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	68ba      	ldr	r2, [r7, #8]
 80061a0:	0151      	lsls	r1, r2, #5
 80061a2:	68fa      	ldr	r2, [r7, #12]
 80061a4:	440a      	add	r2, r1
 80061a6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80061aa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80061ae:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061b6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	781b      	ldrb	r3, [r3, #0]
 80061bc:	f003 030f 	and.w	r3, r3, #15
 80061c0:	2101      	movs	r1, #1
 80061c2:	fa01 f303 	lsl.w	r3, r1, r3
 80061c6:	041b      	lsls	r3, r3, #16
 80061c8:	43db      	mvns	r3, r3
 80061ca:	68f9      	ldr	r1, [r7, #12]
 80061cc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80061d0:	4013      	ands	r3, r2
 80061d2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061da:	69da      	ldr	r2, [r3, #28]
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	781b      	ldrb	r3, [r3, #0]
 80061e0:	f003 030f 	and.w	r3, r3, #15
 80061e4:	2101      	movs	r1, #1
 80061e6:	fa01 f303 	lsl.w	r3, r1, r3
 80061ea:	041b      	lsls	r3, r3, #16
 80061ec:	43db      	mvns	r3, r3
 80061ee:	68f9      	ldr	r1, [r7, #12]
 80061f0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80061f4:	4013      	ands	r3, r2
 80061f6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	015a      	lsls	r2, r3, #5
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	4413      	add	r3, r2
 8006200:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006204:	681a      	ldr	r2, [r3, #0]
 8006206:	68bb      	ldr	r3, [r7, #8]
 8006208:	0159      	lsls	r1, r3, #5
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	440b      	add	r3, r1
 800620e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006212:	4619      	mov	r1, r3
 8006214:	4b05      	ldr	r3, [pc, #20]	@ (800622c <USB_DeactivateEndpoint+0x1b4>)
 8006216:	4013      	ands	r3, r2
 8006218:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800621a:	2300      	movs	r3, #0
}
 800621c:	4618      	mov	r0, r3
 800621e:	3714      	adds	r7, #20
 8006220:	46bd      	mov	sp, r7
 8006222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006226:	4770      	bx	lr
 8006228:	ec337800 	.word	0xec337800
 800622c:	eff37800 	.word	0xeff37800

08006230 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b08a      	sub	sp, #40	@ 0x28
 8006234:	af02      	add	r7, sp, #8
 8006236:	60f8      	str	r0, [r7, #12]
 8006238:	60b9      	str	r1, [r7, #8]
 800623a:	4613      	mov	r3, r2
 800623c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006242:	68bb      	ldr	r3, [r7, #8]
 8006244:	781b      	ldrb	r3, [r3, #0]
 8006246:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006248:	68bb      	ldr	r3, [r7, #8]
 800624a:	785b      	ldrb	r3, [r3, #1]
 800624c:	2b01      	cmp	r3, #1
 800624e:	f040 8185 	bne.w	800655c <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006252:	68bb      	ldr	r3, [r7, #8]
 8006254:	691b      	ldr	r3, [r3, #16]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d132      	bne.n	80062c0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800625a:	69bb      	ldr	r3, [r7, #24]
 800625c:	015a      	lsls	r2, r3, #5
 800625e:	69fb      	ldr	r3, [r7, #28]
 8006260:	4413      	add	r3, r2
 8006262:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006266:	691a      	ldr	r2, [r3, #16]
 8006268:	69bb      	ldr	r3, [r7, #24]
 800626a:	0159      	lsls	r1, r3, #5
 800626c:	69fb      	ldr	r3, [r7, #28]
 800626e:	440b      	add	r3, r1
 8006270:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006274:	4619      	mov	r1, r3
 8006276:	4ba7      	ldr	r3, [pc, #668]	@ (8006514 <USB_EPStartXfer+0x2e4>)
 8006278:	4013      	ands	r3, r2
 800627a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800627c:	69bb      	ldr	r3, [r7, #24]
 800627e:	015a      	lsls	r2, r3, #5
 8006280:	69fb      	ldr	r3, [r7, #28]
 8006282:	4413      	add	r3, r2
 8006284:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006288:	691b      	ldr	r3, [r3, #16]
 800628a:	69ba      	ldr	r2, [r7, #24]
 800628c:	0151      	lsls	r1, r2, #5
 800628e:	69fa      	ldr	r2, [r7, #28]
 8006290:	440a      	add	r2, r1
 8006292:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006296:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800629a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800629c:	69bb      	ldr	r3, [r7, #24]
 800629e:	015a      	lsls	r2, r3, #5
 80062a0:	69fb      	ldr	r3, [r7, #28]
 80062a2:	4413      	add	r3, r2
 80062a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062a8:	691a      	ldr	r2, [r3, #16]
 80062aa:	69bb      	ldr	r3, [r7, #24]
 80062ac:	0159      	lsls	r1, r3, #5
 80062ae:	69fb      	ldr	r3, [r7, #28]
 80062b0:	440b      	add	r3, r1
 80062b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062b6:	4619      	mov	r1, r3
 80062b8:	4b97      	ldr	r3, [pc, #604]	@ (8006518 <USB_EPStartXfer+0x2e8>)
 80062ba:	4013      	ands	r3, r2
 80062bc:	610b      	str	r3, [r1, #16]
 80062be:	e097      	b.n	80063f0 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80062c0:	69bb      	ldr	r3, [r7, #24]
 80062c2:	015a      	lsls	r2, r3, #5
 80062c4:	69fb      	ldr	r3, [r7, #28]
 80062c6:	4413      	add	r3, r2
 80062c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062cc:	691a      	ldr	r2, [r3, #16]
 80062ce:	69bb      	ldr	r3, [r7, #24]
 80062d0:	0159      	lsls	r1, r3, #5
 80062d2:	69fb      	ldr	r3, [r7, #28]
 80062d4:	440b      	add	r3, r1
 80062d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062da:	4619      	mov	r1, r3
 80062dc:	4b8e      	ldr	r3, [pc, #568]	@ (8006518 <USB_EPStartXfer+0x2e8>)
 80062de:	4013      	ands	r3, r2
 80062e0:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80062e2:	69bb      	ldr	r3, [r7, #24]
 80062e4:	015a      	lsls	r2, r3, #5
 80062e6:	69fb      	ldr	r3, [r7, #28]
 80062e8:	4413      	add	r3, r2
 80062ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062ee:	691a      	ldr	r2, [r3, #16]
 80062f0:	69bb      	ldr	r3, [r7, #24]
 80062f2:	0159      	lsls	r1, r3, #5
 80062f4:	69fb      	ldr	r3, [r7, #28]
 80062f6:	440b      	add	r3, r1
 80062f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062fc:	4619      	mov	r1, r3
 80062fe:	4b85      	ldr	r3, [pc, #532]	@ (8006514 <USB_EPStartXfer+0x2e4>)
 8006300:	4013      	ands	r3, r2
 8006302:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8006304:	69bb      	ldr	r3, [r7, #24]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d11a      	bne.n	8006340 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800630a:	68bb      	ldr	r3, [r7, #8]
 800630c:	691a      	ldr	r2, [r3, #16]
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	689b      	ldr	r3, [r3, #8]
 8006312:	429a      	cmp	r2, r3
 8006314:	d903      	bls.n	800631e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	689a      	ldr	r2, [r3, #8]
 800631a:	68bb      	ldr	r3, [r7, #8]
 800631c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800631e:	69bb      	ldr	r3, [r7, #24]
 8006320:	015a      	lsls	r2, r3, #5
 8006322:	69fb      	ldr	r3, [r7, #28]
 8006324:	4413      	add	r3, r2
 8006326:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800632a:	691b      	ldr	r3, [r3, #16]
 800632c:	69ba      	ldr	r2, [r7, #24]
 800632e:	0151      	lsls	r1, r2, #5
 8006330:	69fa      	ldr	r2, [r7, #28]
 8006332:	440a      	add	r2, r1
 8006334:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006338:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800633c:	6113      	str	r3, [r2, #16]
 800633e:	e044      	b.n	80063ca <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006340:	68bb      	ldr	r3, [r7, #8]
 8006342:	691a      	ldr	r2, [r3, #16]
 8006344:	68bb      	ldr	r3, [r7, #8]
 8006346:	689b      	ldr	r3, [r3, #8]
 8006348:	4413      	add	r3, r2
 800634a:	1e5a      	subs	r2, r3, #1
 800634c:	68bb      	ldr	r3, [r7, #8]
 800634e:	689b      	ldr	r3, [r3, #8]
 8006350:	fbb2 f3f3 	udiv	r3, r2, r3
 8006354:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8006356:	69bb      	ldr	r3, [r7, #24]
 8006358:	015a      	lsls	r2, r3, #5
 800635a:	69fb      	ldr	r3, [r7, #28]
 800635c:	4413      	add	r3, r2
 800635e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006362:	691a      	ldr	r2, [r3, #16]
 8006364:	8afb      	ldrh	r3, [r7, #22]
 8006366:	04d9      	lsls	r1, r3, #19
 8006368:	4b6c      	ldr	r3, [pc, #432]	@ (800651c <USB_EPStartXfer+0x2ec>)
 800636a:	400b      	ands	r3, r1
 800636c:	69b9      	ldr	r1, [r7, #24]
 800636e:	0148      	lsls	r0, r1, #5
 8006370:	69f9      	ldr	r1, [r7, #28]
 8006372:	4401      	add	r1, r0
 8006374:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006378:	4313      	orrs	r3, r2
 800637a:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	791b      	ldrb	r3, [r3, #4]
 8006380:	2b01      	cmp	r3, #1
 8006382:	d122      	bne.n	80063ca <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006384:	69bb      	ldr	r3, [r7, #24]
 8006386:	015a      	lsls	r2, r3, #5
 8006388:	69fb      	ldr	r3, [r7, #28]
 800638a:	4413      	add	r3, r2
 800638c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006390:	691b      	ldr	r3, [r3, #16]
 8006392:	69ba      	ldr	r2, [r7, #24]
 8006394:	0151      	lsls	r1, r2, #5
 8006396:	69fa      	ldr	r2, [r7, #28]
 8006398:	440a      	add	r2, r1
 800639a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800639e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80063a2:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80063a4:	69bb      	ldr	r3, [r7, #24]
 80063a6:	015a      	lsls	r2, r3, #5
 80063a8:	69fb      	ldr	r3, [r7, #28]
 80063aa:	4413      	add	r3, r2
 80063ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063b0:	691a      	ldr	r2, [r3, #16]
 80063b2:	8afb      	ldrh	r3, [r7, #22]
 80063b4:	075b      	lsls	r3, r3, #29
 80063b6:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80063ba:	69b9      	ldr	r1, [r7, #24]
 80063bc:	0148      	lsls	r0, r1, #5
 80063be:	69f9      	ldr	r1, [r7, #28]
 80063c0:	4401      	add	r1, r0
 80063c2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80063c6:	4313      	orrs	r3, r2
 80063c8:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80063ca:	69bb      	ldr	r3, [r7, #24]
 80063cc:	015a      	lsls	r2, r3, #5
 80063ce:	69fb      	ldr	r3, [r7, #28]
 80063d0:	4413      	add	r3, r2
 80063d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063d6:	691a      	ldr	r2, [r3, #16]
 80063d8:	68bb      	ldr	r3, [r7, #8]
 80063da:	691b      	ldr	r3, [r3, #16]
 80063dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80063e0:	69b9      	ldr	r1, [r7, #24]
 80063e2:	0148      	lsls	r0, r1, #5
 80063e4:	69f9      	ldr	r1, [r7, #28]
 80063e6:	4401      	add	r1, r0
 80063e8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80063ec:	4313      	orrs	r3, r2
 80063ee:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80063f0:	79fb      	ldrb	r3, [r7, #7]
 80063f2:	2b01      	cmp	r3, #1
 80063f4:	d14b      	bne.n	800648e <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80063f6:	68bb      	ldr	r3, [r7, #8]
 80063f8:	69db      	ldr	r3, [r3, #28]
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d009      	beq.n	8006412 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80063fe:	69bb      	ldr	r3, [r7, #24]
 8006400:	015a      	lsls	r2, r3, #5
 8006402:	69fb      	ldr	r3, [r7, #28]
 8006404:	4413      	add	r3, r2
 8006406:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800640a:	461a      	mov	r2, r3
 800640c:	68bb      	ldr	r3, [r7, #8]
 800640e:	69db      	ldr	r3, [r3, #28]
 8006410:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	791b      	ldrb	r3, [r3, #4]
 8006416:	2b01      	cmp	r3, #1
 8006418:	d128      	bne.n	800646c <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800641a:	69fb      	ldr	r3, [r7, #28]
 800641c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006420:	689b      	ldr	r3, [r3, #8]
 8006422:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006426:	2b00      	cmp	r3, #0
 8006428:	d110      	bne.n	800644c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800642a:	69bb      	ldr	r3, [r7, #24]
 800642c:	015a      	lsls	r2, r3, #5
 800642e:	69fb      	ldr	r3, [r7, #28]
 8006430:	4413      	add	r3, r2
 8006432:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	69ba      	ldr	r2, [r7, #24]
 800643a:	0151      	lsls	r1, r2, #5
 800643c:	69fa      	ldr	r2, [r7, #28]
 800643e:	440a      	add	r2, r1
 8006440:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006444:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006448:	6013      	str	r3, [r2, #0]
 800644a:	e00f      	b.n	800646c <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800644c:	69bb      	ldr	r3, [r7, #24]
 800644e:	015a      	lsls	r2, r3, #5
 8006450:	69fb      	ldr	r3, [r7, #28]
 8006452:	4413      	add	r3, r2
 8006454:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	69ba      	ldr	r2, [r7, #24]
 800645c:	0151      	lsls	r1, r2, #5
 800645e:	69fa      	ldr	r2, [r7, #28]
 8006460:	440a      	add	r2, r1
 8006462:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006466:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800646a:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800646c:	69bb      	ldr	r3, [r7, #24]
 800646e:	015a      	lsls	r2, r3, #5
 8006470:	69fb      	ldr	r3, [r7, #28]
 8006472:	4413      	add	r3, r2
 8006474:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	69ba      	ldr	r2, [r7, #24]
 800647c:	0151      	lsls	r1, r2, #5
 800647e:	69fa      	ldr	r2, [r7, #28]
 8006480:	440a      	add	r2, r1
 8006482:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006486:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800648a:	6013      	str	r3, [r2, #0]
 800648c:	e169      	b.n	8006762 <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800648e:	69bb      	ldr	r3, [r7, #24]
 8006490:	015a      	lsls	r2, r3, #5
 8006492:	69fb      	ldr	r3, [r7, #28]
 8006494:	4413      	add	r3, r2
 8006496:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	69ba      	ldr	r2, [r7, #24]
 800649e:	0151      	lsls	r1, r2, #5
 80064a0:	69fa      	ldr	r2, [r7, #28]
 80064a2:	440a      	add	r2, r1
 80064a4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80064a8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80064ac:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80064ae:	68bb      	ldr	r3, [r7, #8]
 80064b0:	791b      	ldrb	r3, [r3, #4]
 80064b2:	2b01      	cmp	r3, #1
 80064b4:	d015      	beq.n	80064e2 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80064b6:	68bb      	ldr	r3, [r7, #8]
 80064b8:	691b      	ldr	r3, [r3, #16]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	f000 8151 	beq.w	8006762 <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80064c0:	69fb      	ldr	r3, [r7, #28]
 80064c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80064c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80064c8:	68bb      	ldr	r3, [r7, #8]
 80064ca:	781b      	ldrb	r3, [r3, #0]
 80064cc:	f003 030f 	and.w	r3, r3, #15
 80064d0:	2101      	movs	r1, #1
 80064d2:	fa01 f303 	lsl.w	r3, r1, r3
 80064d6:	69f9      	ldr	r1, [r7, #28]
 80064d8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80064dc:	4313      	orrs	r3, r2
 80064de:	634b      	str	r3, [r1, #52]	@ 0x34
 80064e0:	e13f      	b.n	8006762 <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80064e2:	69fb      	ldr	r3, [r7, #28]
 80064e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80064e8:	689b      	ldr	r3, [r3, #8]
 80064ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d116      	bne.n	8006520 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80064f2:	69bb      	ldr	r3, [r7, #24]
 80064f4:	015a      	lsls	r2, r3, #5
 80064f6:	69fb      	ldr	r3, [r7, #28]
 80064f8:	4413      	add	r3, r2
 80064fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	69ba      	ldr	r2, [r7, #24]
 8006502:	0151      	lsls	r1, r2, #5
 8006504:	69fa      	ldr	r2, [r7, #28]
 8006506:	440a      	add	r2, r1
 8006508:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800650c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006510:	6013      	str	r3, [r2, #0]
 8006512:	e015      	b.n	8006540 <USB_EPStartXfer+0x310>
 8006514:	e007ffff 	.word	0xe007ffff
 8006518:	fff80000 	.word	0xfff80000
 800651c:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006520:	69bb      	ldr	r3, [r7, #24]
 8006522:	015a      	lsls	r2, r3, #5
 8006524:	69fb      	ldr	r3, [r7, #28]
 8006526:	4413      	add	r3, r2
 8006528:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	69ba      	ldr	r2, [r7, #24]
 8006530:	0151      	lsls	r1, r2, #5
 8006532:	69fa      	ldr	r2, [r7, #28]
 8006534:	440a      	add	r2, r1
 8006536:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800653a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800653e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006540:	68bb      	ldr	r3, [r7, #8]
 8006542:	68d9      	ldr	r1, [r3, #12]
 8006544:	68bb      	ldr	r3, [r7, #8]
 8006546:	781a      	ldrb	r2, [r3, #0]
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	691b      	ldr	r3, [r3, #16]
 800654c:	b298      	uxth	r0, r3
 800654e:	79fb      	ldrb	r3, [r7, #7]
 8006550:	9300      	str	r3, [sp, #0]
 8006552:	4603      	mov	r3, r0
 8006554:	68f8      	ldr	r0, [r7, #12]
 8006556:	f000 f9b9 	bl	80068cc <USB_WritePacket>
 800655a:	e102      	b.n	8006762 <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800655c:	69bb      	ldr	r3, [r7, #24]
 800655e:	015a      	lsls	r2, r3, #5
 8006560:	69fb      	ldr	r3, [r7, #28]
 8006562:	4413      	add	r3, r2
 8006564:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006568:	691a      	ldr	r2, [r3, #16]
 800656a:	69bb      	ldr	r3, [r7, #24]
 800656c:	0159      	lsls	r1, r3, #5
 800656e:	69fb      	ldr	r3, [r7, #28]
 8006570:	440b      	add	r3, r1
 8006572:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006576:	4619      	mov	r1, r3
 8006578:	4b7c      	ldr	r3, [pc, #496]	@ (800676c <USB_EPStartXfer+0x53c>)
 800657a:	4013      	ands	r3, r2
 800657c:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800657e:	69bb      	ldr	r3, [r7, #24]
 8006580:	015a      	lsls	r2, r3, #5
 8006582:	69fb      	ldr	r3, [r7, #28]
 8006584:	4413      	add	r3, r2
 8006586:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800658a:	691a      	ldr	r2, [r3, #16]
 800658c:	69bb      	ldr	r3, [r7, #24]
 800658e:	0159      	lsls	r1, r3, #5
 8006590:	69fb      	ldr	r3, [r7, #28]
 8006592:	440b      	add	r3, r1
 8006594:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006598:	4619      	mov	r1, r3
 800659a:	4b75      	ldr	r3, [pc, #468]	@ (8006770 <USB_EPStartXfer+0x540>)
 800659c:	4013      	ands	r3, r2
 800659e:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 80065a0:	69bb      	ldr	r3, [r7, #24]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d12f      	bne.n	8006606 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 80065a6:	68bb      	ldr	r3, [r7, #8]
 80065a8:	691b      	ldr	r3, [r3, #16]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d003      	beq.n	80065b6 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 80065ae:	68bb      	ldr	r3, [r7, #8]
 80065b0:	689a      	ldr	r2, [r3, #8]
 80065b2:	68bb      	ldr	r3, [r7, #8]
 80065b4:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	689a      	ldr	r2, [r3, #8]
 80065ba:	68bb      	ldr	r3, [r7, #8]
 80065bc:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80065be:	69bb      	ldr	r3, [r7, #24]
 80065c0:	015a      	lsls	r2, r3, #5
 80065c2:	69fb      	ldr	r3, [r7, #28]
 80065c4:	4413      	add	r3, r2
 80065c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065ca:	691a      	ldr	r2, [r3, #16]
 80065cc:	68bb      	ldr	r3, [r7, #8]
 80065ce:	6a1b      	ldr	r3, [r3, #32]
 80065d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80065d4:	69b9      	ldr	r1, [r7, #24]
 80065d6:	0148      	lsls	r0, r1, #5
 80065d8:	69f9      	ldr	r1, [r7, #28]
 80065da:	4401      	add	r1, r0
 80065dc:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80065e0:	4313      	orrs	r3, r2
 80065e2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80065e4:	69bb      	ldr	r3, [r7, #24]
 80065e6:	015a      	lsls	r2, r3, #5
 80065e8:	69fb      	ldr	r3, [r7, #28]
 80065ea:	4413      	add	r3, r2
 80065ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065f0:	691b      	ldr	r3, [r3, #16]
 80065f2:	69ba      	ldr	r2, [r7, #24]
 80065f4:	0151      	lsls	r1, r2, #5
 80065f6:	69fa      	ldr	r2, [r7, #28]
 80065f8:	440a      	add	r2, r1
 80065fa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80065fe:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006602:	6113      	str	r3, [r2, #16]
 8006604:	e05f      	b.n	80066c6 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8006606:	68bb      	ldr	r3, [r7, #8]
 8006608:	691b      	ldr	r3, [r3, #16]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d123      	bne.n	8006656 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800660e:	69bb      	ldr	r3, [r7, #24]
 8006610:	015a      	lsls	r2, r3, #5
 8006612:	69fb      	ldr	r3, [r7, #28]
 8006614:	4413      	add	r3, r2
 8006616:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800661a:	691a      	ldr	r2, [r3, #16]
 800661c:	68bb      	ldr	r3, [r7, #8]
 800661e:	689b      	ldr	r3, [r3, #8]
 8006620:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006624:	69b9      	ldr	r1, [r7, #24]
 8006626:	0148      	lsls	r0, r1, #5
 8006628:	69f9      	ldr	r1, [r7, #28]
 800662a:	4401      	add	r1, r0
 800662c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006630:	4313      	orrs	r3, r2
 8006632:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006634:	69bb      	ldr	r3, [r7, #24]
 8006636:	015a      	lsls	r2, r3, #5
 8006638:	69fb      	ldr	r3, [r7, #28]
 800663a:	4413      	add	r3, r2
 800663c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006640:	691b      	ldr	r3, [r3, #16]
 8006642:	69ba      	ldr	r2, [r7, #24]
 8006644:	0151      	lsls	r1, r2, #5
 8006646:	69fa      	ldr	r2, [r7, #28]
 8006648:	440a      	add	r2, r1
 800664a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800664e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006652:	6113      	str	r3, [r2, #16]
 8006654:	e037      	b.n	80066c6 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006656:	68bb      	ldr	r3, [r7, #8]
 8006658:	691a      	ldr	r2, [r3, #16]
 800665a:	68bb      	ldr	r3, [r7, #8]
 800665c:	689b      	ldr	r3, [r3, #8]
 800665e:	4413      	add	r3, r2
 8006660:	1e5a      	subs	r2, r3, #1
 8006662:	68bb      	ldr	r3, [r7, #8]
 8006664:	689b      	ldr	r3, [r3, #8]
 8006666:	fbb2 f3f3 	udiv	r3, r2, r3
 800666a:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800666c:	68bb      	ldr	r3, [r7, #8]
 800666e:	689b      	ldr	r3, [r3, #8]
 8006670:	8afa      	ldrh	r2, [r7, #22]
 8006672:	fb03 f202 	mul.w	r2, r3, r2
 8006676:	68bb      	ldr	r3, [r7, #8]
 8006678:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800667a:	69bb      	ldr	r3, [r7, #24]
 800667c:	015a      	lsls	r2, r3, #5
 800667e:	69fb      	ldr	r3, [r7, #28]
 8006680:	4413      	add	r3, r2
 8006682:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006686:	691a      	ldr	r2, [r3, #16]
 8006688:	8afb      	ldrh	r3, [r7, #22]
 800668a:	04d9      	lsls	r1, r3, #19
 800668c:	4b39      	ldr	r3, [pc, #228]	@ (8006774 <USB_EPStartXfer+0x544>)
 800668e:	400b      	ands	r3, r1
 8006690:	69b9      	ldr	r1, [r7, #24]
 8006692:	0148      	lsls	r0, r1, #5
 8006694:	69f9      	ldr	r1, [r7, #28]
 8006696:	4401      	add	r1, r0
 8006698:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800669c:	4313      	orrs	r3, r2
 800669e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80066a0:	69bb      	ldr	r3, [r7, #24]
 80066a2:	015a      	lsls	r2, r3, #5
 80066a4:	69fb      	ldr	r3, [r7, #28]
 80066a6:	4413      	add	r3, r2
 80066a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066ac:	691a      	ldr	r2, [r3, #16]
 80066ae:	68bb      	ldr	r3, [r7, #8]
 80066b0:	6a1b      	ldr	r3, [r3, #32]
 80066b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80066b6:	69b9      	ldr	r1, [r7, #24]
 80066b8:	0148      	lsls	r0, r1, #5
 80066ba:	69f9      	ldr	r1, [r7, #28]
 80066bc:	4401      	add	r1, r0
 80066be:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80066c2:	4313      	orrs	r3, r2
 80066c4:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80066c6:	79fb      	ldrb	r3, [r7, #7]
 80066c8:	2b01      	cmp	r3, #1
 80066ca:	d10d      	bne.n	80066e8 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80066cc:	68bb      	ldr	r3, [r7, #8]
 80066ce:	68db      	ldr	r3, [r3, #12]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d009      	beq.n	80066e8 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80066d4:	68bb      	ldr	r3, [r7, #8]
 80066d6:	68d9      	ldr	r1, [r3, #12]
 80066d8:	69bb      	ldr	r3, [r7, #24]
 80066da:	015a      	lsls	r2, r3, #5
 80066dc:	69fb      	ldr	r3, [r7, #28]
 80066de:	4413      	add	r3, r2
 80066e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066e4:	460a      	mov	r2, r1
 80066e6:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80066e8:	68bb      	ldr	r3, [r7, #8]
 80066ea:	791b      	ldrb	r3, [r3, #4]
 80066ec:	2b01      	cmp	r3, #1
 80066ee:	d128      	bne.n	8006742 <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80066f0:	69fb      	ldr	r3, [r7, #28]
 80066f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80066f6:	689b      	ldr	r3, [r3, #8]
 80066f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d110      	bne.n	8006722 <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006700:	69bb      	ldr	r3, [r7, #24]
 8006702:	015a      	lsls	r2, r3, #5
 8006704:	69fb      	ldr	r3, [r7, #28]
 8006706:	4413      	add	r3, r2
 8006708:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	69ba      	ldr	r2, [r7, #24]
 8006710:	0151      	lsls	r1, r2, #5
 8006712:	69fa      	ldr	r2, [r7, #28]
 8006714:	440a      	add	r2, r1
 8006716:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800671a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800671e:	6013      	str	r3, [r2, #0]
 8006720:	e00f      	b.n	8006742 <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006722:	69bb      	ldr	r3, [r7, #24]
 8006724:	015a      	lsls	r2, r3, #5
 8006726:	69fb      	ldr	r3, [r7, #28]
 8006728:	4413      	add	r3, r2
 800672a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	69ba      	ldr	r2, [r7, #24]
 8006732:	0151      	lsls	r1, r2, #5
 8006734:	69fa      	ldr	r2, [r7, #28]
 8006736:	440a      	add	r2, r1
 8006738:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800673c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006740:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006742:	69bb      	ldr	r3, [r7, #24]
 8006744:	015a      	lsls	r2, r3, #5
 8006746:	69fb      	ldr	r3, [r7, #28]
 8006748:	4413      	add	r3, r2
 800674a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	69ba      	ldr	r2, [r7, #24]
 8006752:	0151      	lsls	r1, r2, #5
 8006754:	69fa      	ldr	r2, [r7, #28]
 8006756:	440a      	add	r2, r1
 8006758:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800675c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006760:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006762:	2300      	movs	r3, #0
}
 8006764:	4618      	mov	r0, r3
 8006766:	3720      	adds	r7, #32
 8006768:	46bd      	mov	sp, r7
 800676a:	bd80      	pop	{r7, pc}
 800676c:	fff80000 	.word	0xfff80000
 8006770:	e007ffff 	.word	0xe007ffff
 8006774:	1ff80000 	.word	0x1ff80000

08006778 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006778:	b480      	push	{r7}
 800677a:	b087      	sub	sp, #28
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
 8006780:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006782:	2300      	movs	r3, #0
 8006784:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8006786:	2300      	movs	r3, #0
 8006788:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	785b      	ldrb	r3, [r3, #1]
 8006792:	2b01      	cmp	r3, #1
 8006794:	d14a      	bne.n	800682c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	781b      	ldrb	r3, [r3, #0]
 800679a:	015a      	lsls	r2, r3, #5
 800679c:	693b      	ldr	r3, [r7, #16]
 800679e:	4413      	add	r3, r2
 80067a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80067aa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80067ae:	f040 8086 	bne.w	80068be <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	781b      	ldrb	r3, [r3, #0]
 80067b6:	015a      	lsls	r2, r3, #5
 80067b8:	693b      	ldr	r3, [r7, #16]
 80067ba:	4413      	add	r3, r2
 80067bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	683a      	ldr	r2, [r7, #0]
 80067c4:	7812      	ldrb	r2, [r2, #0]
 80067c6:	0151      	lsls	r1, r2, #5
 80067c8:	693a      	ldr	r2, [r7, #16]
 80067ca:	440a      	add	r2, r1
 80067cc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80067d0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80067d4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	781b      	ldrb	r3, [r3, #0]
 80067da:	015a      	lsls	r2, r3, #5
 80067dc:	693b      	ldr	r3, [r7, #16]
 80067de:	4413      	add	r3, r2
 80067e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	683a      	ldr	r2, [r7, #0]
 80067e8:	7812      	ldrb	r2, [r2, #0]
 80067ea:	0151      	lsls	r1, r2, #5
 80067ec:	693a      	ldr	r2, [r7, #16]
 80067ee:	440a      	add	r2, r1
 80067f0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80067f4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80067f8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	3301      	adds	r3, #1
 80067fe:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006806:	4293      	cmp	r3, r2
 8006808:	d902      	bls.n	8006810 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800680a:	2301      	movs	r3, #1
 800680c:	75fb      	strb	r3, [r7, #23]
          break;
 800680e:	e056      	b.n	80068be <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	781b      	ldrb	r3, [r3, #0]
 8006814:	015a      	lsls	r2, r3, #5
 8006816:	693b      	ldr	r3, [r7, #16]
 8006818:	4413      	add	r3, r2
 800681a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006824:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006828:	d0e7      	beq.n	80067fa <USB_EPStopXfer+0x82>
 800682a:	e048      	b.n	80068be <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	781b      	ldrb	r3, [r3, #0]
 8006830:	015a      	lsls	r2, r3, #5
 8006832:	693b      	ldr	r3, [r7, #16]
 8006834:	4413      	add	r3, r2
 8006836:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006840:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006844:	d13b      	bne.n	80068be <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	781b      	ldrb	r3, [r3, #0]
 800684a:	015a      	lsls	r2, r3, #5
 800684c:	693b      	ldr	r3, [r7, #16]
 800684e:	4413      	add	r3, r2
 8006850:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	683a      	ldr	r2, [r7, #0]
 8006858:	7812      	ldrb	r2, [r2, #0]
 800685a:	0151      	lsls	r1, r2, #5
 800685c:	693a      	ldr	r2, [r7, #16]
 800685e:	440a      	add	r2, r1
 8006860:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006864:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006868:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	781b      	ldrb	r3, [r3, #0]
 800686e:	015a      	lsls	r2, r3, #5
 8006870:	693b      	ldr	r3, [r7, #16]
 8006872:	4413      	add	r3, r2
 8006874:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	683a      	ldr	r2, [r7, #0]
 800687c:	7812      	ldrb	r2, [r2, #0]
 800687e:	0151      	lsls	r1, r2, #5
 8006880:	693a      	ldr	r2, [r7, #16]
 8006882:	440a      	add	r2, r1
 8006884:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006888:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800688c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	3301      	adds	r3, #1
 8006892:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	f242 7210 	movw	r2, #10000	@ 0x2710
 800689a:	4293      	cmp	r3, r2
 800689c:	d902      	bls.n	80068a4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800689e:	2301      	movs	r3, #1
 80068a0:	75fb      	strb	r3, [r7, #23]
          break;
 80068a2:	e00c      	b.n	80068be <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	781b      	ldrb	r3, [r3, #0]
 80068a8:	015a      	lsls	r2, r3, #5
 80068aa:	693b      	ldr	r3, [r7, #16]
 80068ac:	4413      	add	r3, r2
 80068ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80068b8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80068bc:	d0e7      	beq.n	800688e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80068be:	7dfb      	ldrb	r3, [r7, #23]
}
 80068c0:	4618      	mov	r0, r3
 80068c2:	371c      	adds	r7, #28
 80068c4:	46bd      	mov	sp, r7
 80068c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ca:	4770      	bx	lr

080068cc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80068cc:	b480      	push	{r7}
 80068ce:	b089      	sub	sp, #36	@ 0x24
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	60f8      	str	r0, [r7, #12]
 80068d4:	60b9      	str	r1, [r7, #8]
 80068d6:	4611      	mov	r1, r2
 80068d8:	461a      	mov	r2, r3
 80068da:	460b      	mov	r3, r1
 80068dc:	71fb      	strb	r3, [r7, #7]
 80068de:	4613      	mov	r3, r2
 80068e0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80068e6:	68bb      	ldr	r3, [r7, #8]
 80068e8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80068ea:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d123      	bne.n	800693a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80068f2:	88bb      	ldrh	r3, [r7, #4]
 80068f4:	3303      	adds	r3, #3
 80068f6:	089b      	lsrs	r3, r3, #2
 80068f8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80068fa:	2300      	movs	r3, #0
 80068fc:	61bb      	str	r3, [r7, #24]
 80068fe:	e018      	b.n	8006932 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006900:	79fb      	ldrb	r3, [r7, #7]
 8006902:	031a      	lsls	r2, r3, #12
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	4413      	add	r3, r2
 8006908:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800690c:	461a      	mov	r2, r3
 800690e:	69fb      	ldr	r3, [r7, #28]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006914:	69fb      	ldr	r3, [r7, #28]
 8006916:	3301      	adds	r3, #1
 8006918:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800691a:	69fb      	ldr	r3, [r7, #28]
 800691c:	3301      	adds	r3, #1
 800691e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006920:	69fb      	ldr	r3, [r7, #28]
 8006922:	3301      	adds	r3, #1
 8006924:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006926:	69fb      	ldr	r3, [r7, #28]
 8006928:	3301      	adds	r3, #1
 800692a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800692c:	69bb      	ldr	r3, [r7, #24]
 800692e:	3301      	adds	r3, #1
 8006930:	61bb      	str	r3, [r7, #24]
 8006932:	69ba      	ldr	r2, [r7, #24]
 8006934:	693b      	ldr	r3, [r7, #16]
 8006936:	429a      	cmp	r2, r3
 8006938:	d3e2      	bcc.n	8006900 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800693a:	2300      	movs	r3, #0
}
 800693c:	4618      	mov	r0, r3
 800693e:	3724      	adds	r7, #36	@ 0x24
 8006940:	46bd      	mov	sp, r7
 8006942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006946:	4770      	bx	lr

08006948 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006948:	b480      	push	{r7}
 800694a:	b08b      	sub	sp, #44	@ 0x2c
 800694c:	af00      	add	r7, sp, #0
 800694e:	60f8      	str	r0, [r7, #12]
 8006950:	60b9      	str	r1, [r7, #8]
 8006952:	4613      	mov	r3, r2
 8006954:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800695a:	68bb      	ldr	r3, [r7, #8]
 800695c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800695e:	88fb      	ldrh	r3, [r7, #6]
 8006960:	089b      	lsrs	r3, r3, #2
 8006962:	b29b      	uxth	r3, r3
 8006964:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006966:	88fb      	ldrh	r3, [r7, #6]
 8006968:	f003 0303 	and.w	r3, r3, #3
 800696c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800696e:	2300      	movs	r3, #0
 8006970:	623b      	str	r3, [r7, #32]
 8006972:	e014      	b.n	800699e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006974:	69bb      	ldr	r3, [r7, #24]
 8006976:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800697a:	681a      	ldr	r2, [r3, #0]
 800697c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800697e:	601a      	str	r2, [r3, #0]
    pDest++;
 8006980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006982:	3301      	adds	r3, #1
 8006984:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006988:	3301      	adds	r3, #1
 800698a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800698c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800698e:	3301      	adds	r3, #1
 8006990:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006994:	3301      	adds	r3, #1
 8006996:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006998:	6a3b      	ldr	r3, [r7, #32]
 800699a:	3301      	adds	r3, #1
 800699c:	623b      	str	r3, [r7, #32]
 800699e:	6a3a      	ldr	r2, [r7, #32]
 80069a0:	697b      	ldr	r3, [r7, #20]
 80069a2:	429a      	cmp	r2, r3
 80069a4:	d3e6      	bcc.n	8006974 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80069a6:	8bfb      	ldrh	r3, [r7, #30]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d01e      	beq.n	80069ea <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80069ac:	2300      	movs	r3, #0
 80069ae:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80069b0:	69bb      	ldr	r3, [r7, #24]
 80069b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80069b6:	461a      	mov	r2, r3
 80069b8:	f107 0310 	add.w	r3, r7, #16
 80069bc:	6812      	ldr	r2, [r2, #0]
 80069be:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80069c0:	693a      	ldr	r2, [r7, #16]
 80069c2:	6a3b      	ldr	r3, [r7, #32]
 80069c4:	b2db      	uxtb	r3, r3
 80069c6:	00db      	lsls	r3, r3, #3
 80069c8:	fa22 f303 	lsr.w	r3, r2, r3
 80069cc:	b2da      	uxtb	r2, r3
 80069ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069d0:	701a      	strb	r2, [r3, #0]
      i++;
 80069d2:	6a3b      	ldr	r3, [r7, #32]
 80069d4:	3301      	adds	r3, #1
 80069d6:	623b      	str	r3, [r7, #32]
      pDest++;
 80069d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069da:	3301      	adds	r3, #1
 80069dc:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80069de:	8bfb      	ldrh	r3, [r7, #30]
 80069e0:	3b01      	subs	r3, #1
 80069e2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80069e4:	8bfb      	ldrh	r3, [r7, #30]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d1ea      	bne.n	80069c0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80069ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80069ec:	4618      	mov	r0, r3
 80069ee:	372c      	adds	r7, #44	@ 0x2c
 80069f0:	46bd      	mov	sp, r7
 80069f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f6:	4770      	bx	lr

080069f8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80069f8:	b480      	push	{r7}
 80069fa:	b085      	sub	sp, #20
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
 8006a00:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	781b      	ldrb	r3, [r3, #0]
 8006a0a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	785b      	ldrb	r3, [r3, #1]
 8006a10:	2b01      	cmp	r3, #1
 8006a12:	d12c      	bne.n	8006a6e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006a14:	68bb      	ldr	r3, [r7, #8]
 8006a16:	015a      	lsls	r2, r3, #5
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	4413      	add	r3, r2
 8006a1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	db12      	blt.n	8006a4c <USB_EPSetStall+0x54>
 8006a26:	68bb      	ldr	r3, [r7, #8]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d00f      	beq.n	8006a4c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	015a      	lsls	r2, r3, #5
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	4413      	add	r3, r2
 8006a34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	68ba      	ldr	r2, [r7, #8]
 8006a3c:	0151      	lsls	r1, r2, #5
 8006a3e:	68fa      	ldr	r2, [r7, #12]
 8006a40:	440a      	add	r2, r1
 8006a42:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006a46:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006a4a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006a4c:	68bb      	ldr	r3, [r7, #8]
 8006a4e:	015a      	lsls	r2, r3, #5
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	4413      	add	r3, r2
 8006a54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	68ba      	ldr	r2, [r7, #8]
 8006a5c:	0151      	lsls	r1, r2, #5
 8006a5e:	68fa      	ldr	r2, [r7, #12]
 8006a60:	440a      	add	r2, r1
 8006a62:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006a66:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006a6a:	6013      	str	r3, [r2, #0]
 8006a6c:	e02b      	b.n	8006ac6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006a6e:	68bb      	ldr	r3, [r7, #8]
 8006a70:	015a      	lsls	r2, r3, #5
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	4413      	add	r3, r2
 8006a76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	db12      	blt.n	8006aa6 <USB_EPSetStall+0xae>
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d00f      	beq.n	8006aa6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006a86:	68bb      	ldr	r3, [r7, #8]
 8006a88:	015a      	lsls	r2, r3, #5
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	4413      	add	r3, r2
 8006a8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	68ba      	ldr	r2, [r7, #8]
 8006a96:	0151      	lsls	r1, r2, #5
 8006a98:	68fa      	ldr	r2, [r7, #12]
 8006a9a:	440a      	add	r2, r1
 8006a9c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006aa0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006aa4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006aa6:	68bb      	ldr	r3, [r7, #8]
 8006aa8:	015a      	lsls	r2, r3, #5
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	4413      	add	r3, r2
 8006aae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	68ba      	ldr	r2, [r7, #8]
 8006ab6:	0151      	lsls	r1, r2, #5
 8006ab8:	68fa      	ldr	r2, [r7, #12]
 8006aba:	440a      	add	r2, r1
 8006abc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006ac0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006ac4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006ac6:	2300      	movs	r3, #0
}
 8006ac8:	4618      	mov	r0, r3
 8006aca:	3714      	adds	r7, #20
 8006acc:	46bd      	mov	sp, r7
 8006ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad2:	4770      	bx	lr

08006ad4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006ad4:	b480      	push	{r7}
 8006ad6:	b085      	sub	sp, #20
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
 8006adc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	781b      	ldrb	r3, [r3, #0]
 8006ae6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	785b      	ldrb	r3, [r3, #1]
 8006aec:	2b01      	cmp	r3, #1
 8006aee:	d128      	bne.n	8006b42 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006af0:	68bb      	ldr	r3, [r7, #8]
 8006af2:	015a      	lsls	r2, r3, #5
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	4413      	add	r3, r2
 8006af8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	68ba      	ldr	r2, [r7, #8]
 8006b00:	0151      	lsls	r1, r2, #5
 8006b02:	68fa      	ldr	r2, [r7, #12]
 8006b04:	440a      	add	r2, r1
 8006b06:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b0a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006b0e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	791b      	ldrb	r3, [r3, #4]
 8006b14:	2b03      	cmp	r3, #3
 8006b16:	d003      	beq.n	8006b20 <USB_EPClearStall+0x4c>
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	791b      	ldrb	r3, [r3, #4]
 8006b1c:	2b02      	cmp	r3, #2
 8006b1e:	d138      	bne.n	8006b92 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006b20:	68bb      	ldr	r3, [r7, #8]
 8006b22:	015a      	lsls	r2, r3, #5
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	4413      	add	r3, r2
 8006b28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	68ba      	ldr	r2, [r7, #8]
 8006b30:	0151      	lsls	r1, r2, #5
 8006b32:	68fa      	ldr	r2, [r7, #12]
 8006b34:	440a      	add	r2, r1
 8006b36:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006b3e:	6013      	str	r3, [r2, #0]
 8006b40:	e027      	b.n	8006b92 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006b42:	68bb      	ldr	r3, [r7, #8]
 8006b44:	015a      	lsls	r2, r3, #5
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	4413      	add	r3, r2
 8006b4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	68ba      	ldr	r2, [r7, #8]
 8006b52:	0151      	lsls	r1, r2, #5
 8006b54:	68fa      	ldr	r2, [r7, #12]
 8006b56:	440a      	add	r2, r1
 8006b58:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006b5c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006b60:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	791b      	ldrb	r3, [r3, #4]
 8006b66:	2b03      	cmp	r3, #3
 8006b68:	d003      	beq.n	8006b72 <USB_EPClearStall+0x9e>
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	791b      	ldrb	r3, [r3, #4]
 8006b6e:	2b02      	cmp	r3, #2
 8006b70:	d10f      	bne.n	8006b92 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006b72:	68bb      	ldr	r3, [r7, #8]
 8006b74:	015a      	lsls	r2, r3, #5
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	4413      	add	r3, r2
 8006b7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	68ba      	ldr	r2, [r7, #8]
 8006b82:	0151      	lsls	r1, r2, #5
 8006b84:	68fa      	ldr	r2, [r7, #12]
 8006b86:	440a      	add	r2, r1
 8006b88:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006b8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006b90:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006b92:	2300      	movs	r3, #0
}
 8006b94:	4618      	mov	r0, r3
 8006b96:	3714      	adds	r7, #20
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9e:	4770      	bx	lr

08006ba0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006ba0:	b480      	push	{r7}
 8006ba2:	b085      	sub	sp, #20
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
 8006ba8:	460b      	mov	r3, r1
 8006baa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	68fa      	ldr	r2, [r7, #12]
 8006bba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006bbe:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006bc2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bca:	681a      	ldr	r2, [r3, #0]
 8006bcc:	78fb      	ldrb	r3, [r7, #3]
 8006bce:	011b      	lsls	r3, r3, #4
 8006bd0:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8006bd4:	68f9      	ldr	r1, [r7, #12]
 8006bd6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8006bde:	2300      	movs	r3, #0
}
 8006be0:	4618      	mov	r0, r3
 8006be2:	3714      	adds	r7, #20
 8006be4:	46bd      	mov	sp, r7
 8006be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bea:	4770      	bx	lr

08006bec <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006bec:	b480      	push	{r7}
 8006bee:	b085      	sub	sp, #20
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	68fa      	ldr	r2, [r7, #12]
 8006c02:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006c06:	f023 0303 	bic.w	r3, r3, #3
 8006c0a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c12:	685b      	ldr	r3, [r3, #4]
 8006c14:	68fa      	ldr	r2, [r7, #12]
 8006c16:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006c1a:	f023 0302 	bic.w	r3, r3, #2
 8006c1e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006c20:	2300      	movs	r3, #0
}
 8006c22:	4618      	mov	r0, r3
 8006c24:	3714      	adds	r7, #20
 8006c26:	46bd      	mov	sp, r7
 8006c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2c:	4770      	bx	lr

08006c2e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006c2e:	b480      	push	{r7}
 8006c30:	b085      	sub	sp, #20
 8006c32:	af00      	add	r7, sp, #0
 8006c34:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	68fa      	ldr	r2, [r7, #12]
 8006c44:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006c48:	f023 0303 	bic.w	r3, r3, #3
 8006c4c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c54:	685b      	ldr	r3, [r3, #4]
 8006c56:	68fa      	ldr	r2, [r7, #12]
 8006c58:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006c5c:	f043 0302 	orr.w	r3, r3, #2
 8006c60:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006c62:	2300      	movs	r3, #0
}
 8006c64:	4618      	mov	r0, r3
 8006c66:	3714      	adds	r7, #20
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6e:	4770      	bx	lr

08006c70 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006c70:	b480      	push	{r7}
 8006c72:	b085      	sub	sp, #20
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	695b      	ldr	r3, [r3, #20]
 8006c7c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	699b      	ldr	r3, [r3, #24]
 8006c82:	68fa      	ldr	r2, [r7, #12]
 8006c84:	4013      	ands	r3, r2
 8006c86:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006c88:	68fb      	ldr	r3, [r7, #12]
}
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	3714      	adds	r7, #20
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c94:	4770      	bx	lr

08006c96 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006c96:	b480      	push	{r7}
 8006c98:	b085      	sub	sp, #20
 8006c9a:	af00      	add	r7, sp, #0
 8006c9c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ca8:	699b      	ldr	r3, [r3, #24]
 8006caa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cb2:	69db      	ldr	r3, [r3, #28]
 8006cb4:	68ba      	ldr	r2, [r7, #8]
 8006cb6:	4013      	ands	r3, r2
 8006cb8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006cba:	68bb      	ldr	r3, [r7, #8]
 8006cbc:	0c1b      	lsrs	r3, r3, #16
}
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	3714      	adds	r7, #20
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc8:	4770      	bx	lr

08006cca <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006cca:	b480      	push	{r7}
 8006ccc:	b085      	sub	sp, #20
 8006cce:	af00      	add	r7, sp, #0
 8006cd0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cdc:	699b      	ldr	r3, [r3, #24]
 8006cde:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ce6:	69db      	ldr	r3, [r3, #28]
 8006ce8:	68ba      	ldr	r2, [r7, #8]
 8006cea:	4013      	ands	r3, r2
 8006cec:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006cee:	68bb      	ldr	r3, [r7, #8]
 8006cf0:	b29b      	uxth	r3, r3
}
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	3714      	adds	r7, #20
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfc:	4770      	bx	lr

08006cfe <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006cfe:	b480      	push	{r7}
 8006d00:	b085      	sub	sp, #20
 8006d02:	af00      	add	r7, sp, #0
 8006d04:	6078      	str	r0, [r7, #4]
 8006d06:	460b      	mov	r3, r1
 8006d08:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006d0e:	78fb      	ldrb	r3, [r7, #3]
 8006d10:	015a      	lsls	r2, r3, #5
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	4413      	add	r3, r2
 8006d16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d1a:	689b      	ldr	r3, [r3, #8]
 8006d1c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d24:	695b      	ldr	r3, [r3, #20]
 8006d26:	68ba      	ldr	r2, [r7, #8]
 8006d28:	4013      	ands	r3, r2
 8006d2a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006d2c:	68bb      	ldr	r3, [r7, #8]
}
 8006d2e:	4618      	mov	r0, r3
 8006d30:	3714      	adds	r7, #20
 8006d32:	46bd      	mov	sp, r7
 8006d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d38:	4770      	bx	lr

08006d3a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006d3a:	b480      	push	{r7}
 8006d3c:	b087      	sub	sp, #28
 8006d3e:	af00      	add	r7, sp, #0
 8006d40:	6078      	str	r0, [r7, #4]
 8006d42:	460b      	mov	r3, r1
 8006d44:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8006d4a:	697b      	ldr	r3, [r7, #20]
 8006d4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d50:	691b      	ldr	r3, [r3, #16]
 8006d52:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006d54:	697b      	ldr	r3, [r7, #20]
 8006d56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d5c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006d5e:	78fb      	ldrb	r3, [r7, #3]
 8006d60:	f003 030f 	and.w	r3, r3, #15
 8006d64:	68fa      	ldr	r2, [r7, #12]
 8006d66:	fa22 f303 	lsr.w	r3, r2, r3
 8006d6a:	01db      	lsls	r3, r3, #7
 8006d6c:	b2db      	uxtb	r3, r3
 8006d6e:	693a      	ldr	r2, [r7, #16]
 8006d70:	4313      	orrs	r3, r2
 8006d72:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006d74:	78fb      	ldrb	r3, [r7, #3]
 8006d76:	015a      	lsls	r2, r3, #5
 8006d78:	697b      	ldr	r3, [r7, #20]
 8006d7a:	4413      	add	r3, r2
 8006d7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d80:	689b      	ldr	r3, [r3, #8]
 8006d82:	693a      	ldr	r2, [r7, #16]
 8006d84:	4013      	ands	r3, r2
 8006d86:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006d88:	68bb      	ldr	r3, [r7, #8]
}
 8006d8a:	4618      	mov	r0, r3
 8006d8c:	371c      	adds	r7, #28
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d94:	4770      	bx	lr

08006d96 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006d96:	b480      	push	{r7}
 8006d98:	b083      	sub	sp, #12
 8006d9a:	af00      	add	r7, sp, #0
 8006d9c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	695b      	ldr	r3, [r3, #20]
 8006da2:	f003 0301 	and.w	r3, r3, #1
}
 8006da6:	4618      	mov	r0, r3
 8006da8:	370c      	adds	r7, #12
 8006daa:	46bd      	mov	sp, r7
 8006dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db0:	4770      	bx	lr
	...

08006db4 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8006db4:	b480      	push	{r7}
 8006db6:	b085      	sub	sp, #20
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006dc6:	681a      	ldr	r2, [r3, #0]
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006dce:	4619      	mov	r1, r3
 8006dd0:	4b09      	ldr	r3, [pc, #36]	@ (8006df8 <USB_ActivateSetup+0x44>)
 8006dd2:	4013      	ands	r3, r2
 8006dd4:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ddc:	685b      	ldr	r3, [r3, #4]
 8006dde:	68fa      	ldr	r2, [r7, #12]
 8006de0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006de4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006de8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006dea:	2300      	movs	r3, #0
}
 8006dec:	4618      	mov	r0, r3
 8006dee:	3714      	adds	r7, #20
 8006df0:	46bd      	mov	sp, r7
 8006df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df6:	4770      	bx	lr
 8006df8:	fffff800 	.word	0xfffff800

08006dfc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8006dfc:	b480      	push	{r7}
 8006dfe:	b087      	sub	sp, #28
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	60f8      	str	r0, [r7, #12]
 8006e04:	460b      	mov	r3, r1
 8006e06:	607a      	str	r2, [r7, #4]
 8006e08:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	333c      	adds	r3, #60	@ 0x3c
 8006e12:	3304      	adds	r3, #4
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006e18:	693b      	ldr	r3, [r7, #16]
 8006e1a:	4a26      	ldr	r2, [pc, #152]	@ (8006eb4 <USB_EP0_OutStart+0xb8>)
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	d90a      	bls.n	8006e36 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006e20:	697b      	ldr	r3, [r7, #20]
 8006e22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006e2c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006e30:	d101      	bne.n	8006e36 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8006e32:	2300      	movs	r3, #0
 8006e34:	e037      	b.n	8006ea6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006e36:	697b      	ldr	r3, [r7, #20]
 8006e38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e3c:	461a      	mov	r2, r3
 8006e3e:	2300      	movs	r3, #0
 8006e40:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006e42:	697b      	ldr	r3, [r7, #20]
 8006e44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e48:	691b      	ldr	r3, [r3, #16]
 8006e4a:	697a      	ldr	r2, [r7, #20]
 8006e4c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006e50:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006e54:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006e56:	697b      	ldr	r3, [r7, #20]
 8006e58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e5c:	691b      	ldr	r3, [r3, #16]
 8006e5e:	697a      	ldr	r2, [r7, #20]
 8006e60:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006e64:	f043 0318 	orr.w	r3, r3, #24
 8006e68:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8006e6a:	697b      	ldr	r3, [r7, #20]
 8006e6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e70:	691b      	ldr	r3, [r3, #16]
 8006e72:	697a      	ldr	r2, [r7, #20]
 8006e74:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006e78:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8006e7c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8006e7e:	7afb      	ldrb	r3, [r7, #11]
 8006e80:	2b01      	cmp	r3, #1
 8006e82:	d10f      	bne.n	8006ea4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e8a:	461a      	mov	r2, r3
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8006e90:	697b      	ldr	r3, [r7, #20]
 8006e92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	697a      	ldr	r2, [r7, #20]
 8006e9a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006e9e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8006ea2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006ea4:	2300      	movs	r3, #0
}
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	371c      	adds	r7, #28
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb0:	4770      	bx	lr
 8006eb2:	bf00      	nop
 8006eb4:	4f54300a 	.word	0x4f54300a

08006eb8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006eb8:	b480      	push	{r7}
 8006eba:	b085      	sub	sp, #20
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	3301      	adds	r3, #1
 8006ec8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006ed0:	d901      	bls.n	8006ed6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006ed2:	2303      	movs	r3, #3
 8006ed4:	e022      	b.n	8006f1c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	691b      	ldr	r3, [r3, #16]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	daf2      	bge.n	8006ec4 <USB_CoreReset+0xc>

  count = 10U;
 8006ede:	230a      	movs	r3, #10
 8006ee0:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8006ee2:	e002      	b.n	8006eea <USB_CoreReset+0x32>
  {
    count--;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	3b01      	subs	r3, #1
 8006ee8:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d1f9      	bne.n	8006ee4 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	691b      	ldr	r3, [r3, #16]
 8006ef4:	f043 0201 	orr.w	r2, r3, #1
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	3301      	adds	r3, #1
 8006f00:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006f08:	d901      	bls.n	8006f0e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8006f0a:	2303      	movs	r3, #3
 8006f0c:	e006      	b.n	8006f1c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	691b      	ldr	r3, [r3, #16]
 8006f12:	f003 0301 	and.w	r3, r3, #1
 8006f16:	2b01      	cmp	r3, #1
 8006f18:	d0f0      	beq.n	8006efc <USB_CoreReset+0x44>

  return HAL_OK;
 8006f1a:	2300      	movs	r3, #0
}
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	3714      	adds	r7, #20
 8006f20:	46bd      	mov	sp, r7
 8006f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f26:	4770      	bx	lr

08006f28 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8006f2c:	4904      	ldr	r1, [pc, #16]	@ (8006f40 <MX_FATFS_Init+0x18>)
 8006f2e:	4805      	ldr	r0, [pc, #20]	@ (8006f44 <MX_FATFS_Init+0x1c>)
 8006f30:	f003 f9a8 	bl	800a284 <FATFS_LinkDriver>
 8006f34:	4603      	mov	r3, r0
 8006f36:	461a      	mov	r2, r3
 8006f38:	4b03      	ldr	r3, [pc, #12]	@ (8006f48 <MX_FATFS_Init+0x20>)
 8006f3a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8006f3c:	bf00      	nop
 8006f3e:	bd80      	pop	{r7, pc}
 8006f40:	20000790 	.word	0x20000790
 8006f44:	20000018 	.word	0x20000018
 8006f48:	2000078c 	.word	0x2000078c

08006f4c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8006f4c:	b480      	push	{r7}
 8006f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8006f50:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8006f52:	4618      	mov	r0, r3
 8006f54:	46bd      	mov	sp, r7
 8006f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f5a:	4770      	bx	lr

08006f5c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b082      	sub	sp, #8
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	4603      	mov	r3, r0
 8006f64:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return USER_SPI_initialize(pdrv);
 8006f66:	79fb      	ldrb	r3, [r7, #7]
 8006f68:	4618      	mov	r0, r3
 8006f6a:	f000 f9d3 	bl	8007314 <USER_SPI_initialize>
 8006f6e:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8006f70:	4618      	mov	r0, r3
 8006f72:	3708      	adds	r7, #8
 8006f74:	46bd      	mov	sp, r7
 8006f76:	bd80      	pop	{r7, pc}

08006f78 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b082      	sub	sp, #8
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	4603      	mov	r3, r0
 8006f80:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return USER_SPI_status(pdrv);
 8006f82:	79fb      	ldrb	r3, [r7, #7]
 8006f84:	4618      	mov	r0, r3
 8006f86:	f000 fab1 	bl	80074ec <USER_SPI_status>
 8006f8a:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	3708      	adds	r7, #8
 8006f90:	46bd      	mov	sp, r7
 8006f92:	bd80      	pop	{r7, pc}

08006f94 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b084      	sub	sp, #16
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	60b9      	str	r1, [r7, #8]
 8006f9c:	607a      	str	r2, [r7, #4]
 8006f9e:	603b      	str	r3, [r7, #0]
 8006fa0:	4603      	mov	r3, r0
 8006fa2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
  return USER_SPI_read(pdrv, buff, sector, count);
 8006fa4:	7bf8      	ldrb	r0, [r7, #15]
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	687a      	ldr	r2, [r7, #4]
 8006faa:	68b9      	ldr	r1, [r7, #8]
 8006fac:	f000 fab4 	bl	8007518 <USER_SPI_read>
 8006fb0:	4603      	mov	r3, r0
//	return RES_OK;
  /* USER CODE END READ */
}
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	3710      	adds	r7, #16
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	bd80      	pop	{r7, pc}

08006fba <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8006fba:	b580      	push	{r7, lr}
 8006fbc:	b084      	sub	sp, #16
 8006fbe:	af00      	add	r7, sp, #0
 8006fc0:	60b9      	str	r1, [r7, #8]
 8006fc2:	607a      	str	r2, [r7, #4]
 8006fc4:	603b      	str	r3, [r7, #0]
 8006fc6:	4603      	mov	r3, r0
 8006fc8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 8006fca:	7bf8      	ldrb	r0, [r7, #15]
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	687a      	ldr	r2, [r7, #4]
 8006fd0:	68b9      	ldr	r1, [r7, #8]
 8006fd2:	f000 fb07 	bl	80075e4 <USER_SPI_write>
 8006fd6:	4603      	mov	r3, r0
//    return RES_OK;
  /* USER CODE END WRITE */
}
 8006fd8:	4618      	mov	r0, r3
 8006fda:	3710      	adds	r7, #16
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	bd80      	pop	{r7, pc}

08006fe0 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8006fe0:	b580      	push	{r7, lr}
 8006fe2:	b082      	sub	sp, #8
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	4603      	mov	r3, r0
 8006fe8:	603a      	str	r2, [r7, #0]
 8006fea:	71fb      	strb	r3, [r7, #7]
 8006fec:	460b      	mov	r3, r1
 8006fee:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
  return USER_SPI_ioctl(pdrv, cmd, buff);
 8006ff0:	79b9      	ldrb	r1, [r7, #6]
 8006ff2:	79fb      	ldrb	r3, [r7, #7]
 8006ff4:	683a      	ldr	r2, [r7, #0]
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	f000 fb70 	bl	80076dc <USER_SPI_ioctl>
 8006ffc:	4603      	mov	r3, r0
//    DRESULT res = RES_ERROR;
//    return res;
  /* USER CODE END IOCTL */
}
 8006ffe:	4618      	mov	r0, r3
 8007000:	3708      	adds	r7, #8
 8007002:	46bd      	mov	sp, r7
 8007004:	bd80      	pop	{r7, pc}
	...

08007008 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8007008:	b580      	push	{r7, lr}
 800700a:	b082      	sub	sp, #8
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8007010:	f7fa f990 	bl	8001334 <HAL_GetTick>
 8007014:	4603      	mov	r3, r0
 8007016:	4a04      	ldr	r2, [pc, #16]	@ (8007028 <SPI_Timer_On+0x20>)
 8007018:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 800701a:	4a04      	ldr	r2, [pc, #16]	@ (800702c <SPI_Timer_On+0x24>)
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	6013      	str	r3, [r2, #0]
}
 8007020:	bf00      	nop
 8007022:	3708      	adds	r7, #8
 8007024:	46bd      	mov	sp, r7
 8007026:	bd80      	pop	{r7, pc}
 8007028:	20000798 	.word	0x20000798
 800702c:	2000079c 	.word	0x2000079c

08007030 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8007030:	b580      	push	{r7, lr}
 8007032:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8007034:	f7fa f97e 	bl	8001334 <HAL_GetTick>
 8007038:	4602      	mov	r2, r0
 800703a:	4b06      	ldr	r3, [pc, #24]	@ (8007054 <SPI_Timer_Status+0x24>)
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	1ad2      	subs	r2, r2, r3
 8007040:	4b05      	ldr	r3, [pc, #20]	@ (8007058 <SPI_Timer_Status+0x28>)
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	429a      	cmp	r2, r3
 8007046:	bf34      	ite	cc
 8007048:	2301      	movcc	r3, #1
 800704a:	2300      	movcs	r3, #0
 800704c:	b2db      	uxtb	r3, r3
}
 800704e:	4618      	mov	r0, r3
 8007050:	bd80      	pop	{r7, pc}
 8007052:	bf00      	nop
 8007054:	20000798 	.word	0x20000798
 8007058:	2000079c 	.word	0x2000079c

0800705c <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 800705c:	b580      	push	{r7, lr}
 800705e:	b086      	sub	sp, #24
 8007060:	af02      	add	r7, sp, #8
 8007062:	4603      	mov	r3, r0
 8007064:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007066:	f107 020f 	add.w	r2, r7, #15
 800706a:	1df9      	adds	r1, r7, #7
 800706c:	2332      	movs	r3, #50	@ 0x32
 800706e:	9300      	str	r3, [sp, #0]
 8007070:	2301      	movs	r3, #1
 8007072:	4804      	ldr	r0, [pc, #16]	@ (8007084 <xchg_spi+0x28>)
 8007074:	f7fd f965 	bl	8004342 <HAL_SPI_TransmitReceive>
    return rxDat;
 8007078:	7bfb      	ldrb	r3, [r7, #15]
}
 800707a:	4618      	mov	r0, r3
 800707c:	3710      	adds	r7, #16
 800707e:	46bd      	mov	sp, r7
 8007080:	bd80      	pop	{r7, pc}
 8007082:	bf00      	nop
 8007084:	20000210 	.word	0x20000210

08007088 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8007088:	b590      	push	{r4, r7, lr}
 800708a:	b085      	sub	sp, #20
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
 8007090:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8007092:	2300      	movs	r3, #0
 8007094:	60fb      	str	r3, [r7, #12]
 8007096:	e00a      	b.n	80070ae <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8007098:	687a      	ldr	r2, [r7, #4]
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	18d4      	adds	r4, r2, r3
 800709e:	20ff      	movs	r0, #255	@ 0xff
 80070a0:	f7ff ffdc 	bl	800705c <xchg_spi>
 80070a4:	4603      	mov	r3, r0
 80070a6:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	3301      	adds	r3, #1
 80070ac:	60fb      	str	r3, [r7, #12]
 80070ae:	68fa      	ldr	r2, [r7, #12]
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	429a      	cmp	r2, r3
 80070b4:	d3f0      	bcc.n	8007098 <rcvr_spi_multi+0x10>
	}
}
 80070b6:	bf00      	nop
 80070b8:	bf00      	nop
 80070ba:	3714      	adds	r7, #20
 80070bc:	46bd      	mov	sp, r7
 80070be:	bd90      	pop	{r4, r7, pc}

080070c0 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 80070c0:	b580      	push	{r7, lr}
 80070c2:	b082      	sub	sp, #8
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
 80070c8:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	b29a      	uxth	r2, r3
 80070ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80070d2:	6879      	ldr	r1, [r7, #4]
 80070d4:	4803      	ldr	r0, [pc, #12]	@ (80070e4 <xmit_spi_multi+0x24>)
 80070d6:	f7fc ffbe 	bl	8004056 <HAL_SPI_Transmit>
}
 80070da:	bf00      	nop
 80070dc:	3708      	adds	r7, #8
 80070de:	46bd      	mov	sp, r7
 80070e0:	bd80      	pop	{r7, pc}
 80070e2:	bf00      	nop
 80070e4:	20000210 	.word	0x20000210

080070e8 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 80070e8:	b580      	push	{r7, lr}
 80070ea:	b086      	sub	sp, #24
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 80070f0:	f7fa f920 	bl	8001334 <HAL_GetTick>
 80070f4:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 80070fa:	20ff      	movs	r0, #255	@ 0xff
 80070fc:	f7ff ffae 	bl	800705c <xchg_spi>
 8007100:	4603      	mov	r3, r0
 8007102:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8007104:	7bfb      	ldrb	r3, [r7, #15]
 8007106:	2bff      	cmp	r3, #255	@ 0xff
 8007108:	d007      	beq.n	800711a <wait_ready+0x32>
 800710a:	f7fa f913 	bl	8001334 <HAL_GetTick>
 800710e:	4602      	mov	r2, r0
 8007110:	697b      	ldr	r3, [r7, #20]
 8007112:	1ad3      	subs	r3, r2, r3
 8007114:	693a      	ldr	r2, [r7, #16]
 8007116:	429a      	cmp	r2, r3
 8007118:	d8ef      	bhi.n	80070fa <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 800711a:	7bfb      	ldrb	r3, [r7, #15]
 800711c:	2bff      	cmp	r3, #255	@ 0xff
 800711e:	bf0c      	ite	eq
 8007120:	2301      	moveq	r3, #1
 8007122:	2300      	movne	r3, #0
 8007124:	b2db      	uxtb	r3, r3
}
 8007126:	4618      	mov	r0, r3
 8007128:	3718      	adds	r7, #24
 800712a:	46bd      	mov	sp, r7
 800712c:	bd80      	pop	{r7, pc}
	...

08007130 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8007130:	b580      	push	{r7, lr}
 8007132:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8007134:	2201      	movs	r2, #1
 8007136:	2140      	movs	r1, #64	@ 0x40
 8007138:	4803      	ldr	r0, [pc, #12]	@ (8007148 <despiselect+0x18>)
 800713a:	f7fa fbd9 	bl	80018f0 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 800713e:	20ff      	movs	r0, #255	@ 0xff
 8007140:	f7ff ff8c 	bl	800705c <xchg_spi>

}
 8007144:	bf00      	nop
 8007146:	bd80      	pop	{r7, pc}
 8007148:	40020800 	.word	0x40020800

0800714c <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 800714c:	b580      	push	{r7, lr}
 800714e:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8007150:	2200      	movs	r2, #0
 8007152:	2140      	movs	r1, #64	@ 0x40
 8007154:	4809      	ldr	r0, [pc, #36]	@ (800717c <spiselect+0x30>)
 8007156:	f7fa fbcb 	bl	80018f0 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 800715a:	20ff      	movs	r0, #255	@ 0xff
 800715c:	f7ff ff7e 	bl	800705c <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8007160:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8007164:	f7ff ffc0 	bl	80070e8 <wait_ready>
 8007168:	4603      	mov	r3, r0
 800716a:	2b00      	cmp	r3, #0
 800716c:	d001      	beq.n	8007172 <spiselect+0x26>
 800716e:	2301      	movs	r3, #1
 8007170:	e002      	b.n	8007178 <spiselect+0x2c>

	despiselect();
 8007172:	f7ff ffdd 	bl	8007130 <despiselect>
	return 0;	/* Timeout */
 8007176:	2300      	movs	r3, #0
}
 8007178:	4618      	mov	r0, r3
 800717a:	bd80      	pop	{r7, pc}
 800717c:	40020800 	.word	0x40020800

08007180 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8007180:	b580      	push	{r7, lr}
 8007182:	b084      	sub	sp, #16
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
 8007188:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 800718a:	20c8      	movs	r0, #200	@ 0xc8
 800718c:	f7ff ff3c 	bl	8007008 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8007190:	20ff      	movs	r0, #255	@ 0xff
 8007192:	f7ff ff63 	bl	800705c <xchg_spi>
 8007196:	4603      	mov	r3, r0
 8007198:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 800719a:	7bfb      	ldrb	r3, [r7, #15]
 800719c:	2bff      	cmp	r3, #255	@ 0xff
 800719e:	d104      	bne.n	80071aa <rcvr_datablock+0x2a>
 80071a0:	f7ff ff46 	bl	8007030 <SPI_Timer_Status>
 80071a4:	4603      	mov	r3, r0
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d1f2      	bne.n	8007190 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 80071aa:	7bfb      	ldrb	r3, [r7, #15]
 80071ac:	2bfe      	cmp	r3, #254	@ 0xfe
 80071ae:	d001      	beq.n	80071b4 <rcvr_datablock+0x34>
 80071b0:	2300      	movs	r3, #0
 80071b2:	e00a      	b.n	80071ca <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 80071b4:	6839      	ldr	r1, [r7, #0]
 80071b6:	6878      	ldr	r0, [r7, #4]
 80071b8:	f7ff ff66 	bl	8007088 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 80071bc:	20ff      	movs	r0, #255	@ 0xff
 80071be:	f7ff ff4d 	bl	800705c <xchg_spi>
 80071c2:	20ff      	movs	r0, #255	@ 0xff
 80071c4:	f7ff ff4a 	bl	800705c <xchg_spi>

	return 1;						/* Function succeeded */
 80071c8:	2301      	movs	r3, #1
}
 80071ca:	4618      	mov	r0, r3
 80071cc:	3710      	adds	r7, #16
 80071ce:	46bd      	mov	sp, r7
 80071d0:	bd80      	pop	{r7, pc}

080071d2 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 80071d2:	b580      	push	{r7, lr}
 80071d4:	b084      	sub	sp, #16
 80071d6:	af00      	add	r7, sp, #0
 80071d8:	6078      	str	r0, [r7, #4]
 80071da:	460b      	mov	r3, r1
 80071dc:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 80071de:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80071e2:	f7ff ff81 	bl	80070e8 <wait_ready>
 80071e6:	4603      	mov	r3, r0
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d101      	bne.n	80071f0 <xmit_datablock+0x1e>
 80071ec:	2300      	movs	r3, #0
 80071ee:	e01e      	b.n	800722e <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 80071f0:	78fb      	ldrb	r3, [r7, #3]
 80071f2:	4618      	mov	r0, r3
 80071f4:	f7ff ff32 	bl	800705c <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 80071f8:	78fb      	ldrb	r3, [r7, #3]
 80071fa:	2bfd      	cmp	r3, #253	@ 0xfd
 80071fc:	d016      	beq.n	800722c <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 80071fe:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007202:	6878      	ldr	r0, [r7, #4]
 8007204:	f7ff ff5c 	bl	80070c0 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8007208:	20ff      	movs	r0, #255	@ 0xff
 800720a:	f7ff ff27 	bl	800705c <xchg_spi>
 800720e:	20ff      	movs	r0, #255	@ 0xff
 8007210:	f7ff ff24 	bl	800705c <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8007214:	20ff      	movs	r0, #255	@ 0xff
 8007216:	f7ff ff21 	bl	800705c <xchg_spi>
 800721a:	4603      	mov	r3, r0
 800721c:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 800721e:	7bfb      	ldrb	r3, [r7, #15]
 8007220:	f003 031f 	and.w	r3, r3, #31
 8007224:	2b05      	cmp	r3, #5
 8007226:	d001      	beq.n	800722c <xmit_datablock+0x5a>
 8007228:	2300      	movs	r3, #0
 800722a:	e000      	b.n	800722e <xmit_datablock+0x5c>
	}
	return 1;
 800722c:	2301      	movs	r3, #1
}
 800722e:	4618      	mov	r0, r3
 8007230:	3710      	adds	r7, #16
 8007232:	46bd      	mov	sp, r7
 8007234:	bd80      	pop	{r7, pc}

08007236 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8007236:	b580      	push	{r7, lr}
 8007238:	b084      	sub	sp, #16
 800723a:	af00      	add	r7, sp, #0
 800723c:	4603      	mov	r3, r0
 800723e:	6039      	str	r1, [r7, #0]
 8007240:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8007242:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007246:	2b00      	cmp	r3, #0
 8007248:	da0e      	bge.n	8007268 <send_cmd+0x32>
		cmd &= 0x7F;
 800724a:	79fb      	ldrb	r3, [r7, #7]
 800724c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007250:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8007252:	2100      	movs	r1, #0
 8007254:	2037      	movs	r0, #55	@ 0x37
 8007256:	f7ff ffee 	bl	8007236 <send_cmd>
 800725a:	4603      	mov	r3, r0
 800725c:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 800725e:	7bbb      	ldrb	r3, [r7, #14]
 8007260:	2b01      	cmp	r3, #1
 8007262:	d901      	bls.n	8007268 <send_cmd+0x32>
 8007264:	7bbb      	ldrb	r3, [r7, #14]
 8007266:	e051      	b.n	800730c <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8007268:	79fb      	ldrb	r3, [r7, #7]
 800726a:	2b0c      	cmp	r3, #12
 800726c:	d008      	beq.n	8007280 <send_cmd+0x4a>
        despiselect();
 800726e:	f7ff ff5f 	bl	8007130 <despiselect>
        if (!spiselect()) {
 8007272:	f7ff ff6b 	bl	800714c <spiselect>
 8007276:	4603      	mov	r3, r0
 8007278:	2b00      	cmp	r3, #0
 800727a:	d101      	bne.n	8007280 <send_cmd+0x4a>
			return 0xFF;
 800727c:	23ff      	movs	r3, #255	@ 0xff
 800727e:	e045      	b.n	800730c <send_cmd+0xd6>
        }
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8007280:	79fb      	ldrb	r3, [r7, #7]
 8007282:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007286:	b2db      	uxtb	r3, r3
 8007288:	4618      	mov	r0, r3
 800728a:	f7ff fee7 	bl	800705c <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	0e1b      	lsrs	r3, r3, #24
 8007292:	b2db      	uxtb	r3, r3
 8007294:	4618      	mov	r0, r3
 8007296:	f7ff fee1 	bl	800705c <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 800729a:	683b      	ldr	r3, [r7, #0]
 800729c:	0c1b      	lsrs	r3, r3, #16
 800729e:	b2db      	uxtb	r3, r3
 80072a0:	4618      	mov	r0, r3
 80072a2:	f7ff fedb 	bl	800705c <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	0a1b      	lsrs	r3, r3, #8
 80072aa:	b2db      	uxtb	r3, r3
 80072ac:	4618      	mov	r0, r3
 80072ae:	f7ff fed5 	bl	800705c <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	b2db      	uxtb	r3, r3
 80072b6:	4618      	mov	r0, r3
 80072b8:	f7ff fed0 	bl	800705c <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 80072bc:	2301      	movs	r3, #1
 80072be:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 80072c0:	79fb      	ldrb	r3, [r7, #7]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d101      	bne.n	80072ca <send_cmd+0x94>
 80072c6:	2395      	movs	r3, #149	@ 0x95
 80072c8:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 80072ca:	79fb      	ldrb	r3, [r7, #7]
 80072cc:	2b08      	cmp	r3, #8
 80072ce:	d101      	bne.n	80072d4 <send_cmd+0x9e>
 80072d0:	2387      	movs	r3, #135	@ 0x87
 80072d2:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 80072d4:	7bfb      	ldrb	r3, [r7, #15]
 80072d6:	4618      	mov	r0, r3
 80072d8:	f7ff fec0 	bl	800705c <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 80072dc:	79fb      	ldrb	r3, [r7, #7]
 80072de:	2b0c      	cmp	r3, #12
 80072e0:	d102      	bne.n	80072e8 <send_cmd+0xb2>
 80072e2:	20ff      	movs	r0, #255	@ 0xff
 80072e4:	f7ff feba 	bl	800705c <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 80072e8:	230a      	movs	r3, #10
 80072ea:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 80072ec:	20ff      	movs	r0, #255	@ 0xff
 80072ee:	f7ff feb5 	bl	800705c <xchg_spi>
 80072f2:	4603      	mov	r3, r0
 80072f4:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 80072f6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	da05      	bge.n	800730a <send_cmd+0xd4>
 80072fe:	7bfb      	ldrb	r3, [r7, #15]
 8007300:	3b01      	subs	r3, #1
 8007302:	73fb      	strb	r3, [r7, #15]
 8007304:	7bfb      	ldrb	r3, [r7, #15]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d1f0      	bne.n	80072ec <send_cmd+0xb6>

	return res;							/* Return received response */
 800730a:	7bbb      	ldrb	r3, [r7, #14]
}
 800730c:	4618      	mov	r0, r3
 800730e:	3710      	adds	r7, #16
 8007310:	46bd      	mov	sp, r7
 8007312:	bd80      	pop	{r7, pc}

08007314 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8007314:	b590      	push	{r4, r7, lr}
 8007316:	b085      	sub	sp, #20
 8007318:	af00      	add	r7, sp, #0
 800731a:	4603      	mov	r3, r0
 800731c:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 800731e:	79fb      	ldrb	r3, [r7, #7]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d001      	beq.n	8007328 <USER_SPI_initialize+0x14>
 8007324:	2301      	movs	r3, #1
 8007326:	e0d6      	b.n	80074d6 <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8007328:	4b6d      	ldr	r3, [pc, #436]	@ (80074e0 <USER_SPI_initialize+0x1cc>)
 800732a:	781b      	ldrb	r3, [r3, #0]
 800732c:	b2db      	uxtb	r3, r3
 800732e:	f003 0302 	and.w	r3, r3, #2
 8007332:	2b00      	cmp	r3, #0
 8007334:	d003      	beq.n	800733e <USER_SPI_initialize+0x2a>
 8007336:	4b6a      	ldr	r3, [pc, #424]	@ (80074e0 <USER_SPI_initialize+0x1cc>)
 8007338:	781b      	ldrb	r3, [r3, #0]
 800733a:	b2db      	uxtb	r3, r3
 800733c:	e0cb      	b.n	80074d6 <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 800733e:	4b69      	ldr	r3, [pc, #420]	@ (80074e4 <USER_SPI_initialize+0x1d0>)
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8007348:	4b66      	ldr	r3, [pc, #408]	@ (80074e4 <USER_SPI_initialize+0x1d0>)
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	f042 0230 	orr.w	r2, r2, #48	@ 0x30
 8007350:	601a      	str	r2, [r3, #0]
	// FZ
	// CS_LOW();
	// xchg_spi(0xFF);
	// CS_HIGH();

	for (n = 10; n > 0; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8007352:	230a      	movs	r3, #10
 8007354:	73fb      	strb	r3, [r7, #15]
 8007356:	e005      	b.n	8007364 <USER_SPI_initialize+0x50>
 8007358:	20ff      	movs	r0, #255	@ 0xff
 800735a:	f7ff fe7f 	bl	800705c <xchg_spi>
 800735e:	7bfb      	ldrb	r3, [r7, #15]
 8007360:	3b01      	subs	r3, #1
 8007362:	73fb      	strb	r3, [r7, #15]
 8007364:	7bfb      	ldrb	r3, [r7, #15]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d1f6      	bne.n	8007358 <USER_SPI_initialize+0x44>

	ty = 0;
 800736a:	2300      	movs	r3, #0
 800736c:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 800736e:	2100      	movs	r1, #0
 8007370:	2000      	movs	r0, #0
 8007372:	f7ff ff60 	bl	8007236 <send_cmd>
 8007376:	4603      	mov	r3, r0
 8007378:	2b01      	cmp	r3, #1
 800737a:	f040 808b 	bne.w	8007494 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 800737e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8007382:	f7ff fe41 	bl	8007008 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8007386:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 800738a:	2008      	movs	r0, #8
 800738c:	f7ff ff53 	bl	8007236 <send_cmd>
 8007390:	4603      	mov	r3, r0
 8007392:	2b01      	cmp	r3, #1
 8007394:	d151      	bne.n	800743a <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8007396:	2300      	movs	r3, #0
 8007398:	73fb      	strb	r3, [r7, #15]
 800739a:	e00d      	b.n	80073b8 <USER_SPI_initialize+0xa4>
 800739c:	7bfc      	ldrb	r4, [r7, #15]
 800739e:	20ff      	movs	r0, #255	@ 0xff
 80073a0:	f7ff fe5c 	bl	800705c <xchg_spi>
 80073a4:	4603      	mov	r3, r0
 80073a6:	461a      	mov	r2, r3
 80073a8:	f104 0310 	add.w	r3, r4, #16
 80073ac:	443b      	add	r3, r7
 80073ae:	f803 2c08 	strb.w	r2, [r3, #-8]
 80073b2:	7bfb      	ldrb	r3, [r7, #15]
 80073b4:	3301      	adds	r3, #1
 80073b6:	73fb      	strb	r3, [r7, #15]
 80073b8:	7bfb      	ldrb	r3, [r7, #15]
 80073ba:	2b03      	cmp	r3, #3
 80073bc:	d9ee      	bls.n	800739c <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 80073be:	7abb      	ldrb	r3, [r7, #10]
 80073c0:	2b01      	cmp	r3, #1
 80073c2:	d167      	bne.n	8007494 <USER_SPI_initialize+0x180>
 80073c4:	7afb      	ldrb	r3, [r7, #11]
 80073c6:	2baa      	cmp	r3, #170	@ 0xaa
 80073c8:	d164      	bne.n	8007494 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 80073ca:	bf00      	nop
 80073cc:	f7ff fe30 	bl	8007030 <SPI_Timer_Status>
 80073d0:	4603      	mov	r3, r0
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d007      	beq.n	80073e6 <USER_SPI_initialize+0xd2>
 80073d6:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80073da:	20a9      	movs	r0, #169	@ 0xa9
 80073dc:	f7ff ff2b 	bl	8007236 <send_cmd>
 80073e0:	4603      	mov	r3, r0
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d1f2      	bne.n	80073cc <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 80073e6:	f7ff fe23 	bl	8007030 <SPI_Timer_Status>
 80073ea:	4603      	mov	r3, r0
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d051      	beq.n	8007494 <USER_SPI_initialize+0x180>
 80073f0:	2100      	movs	r1, #0
 80073f2:	203a      	movs	r0, #58	@ 0x3a
 80073f4:	f7ff ff1f 	bl	8007236 <send_cmd>
 80073f8:	4603      	mov	r3, r0
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d14a      	bne.n	8007494 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 80073fe:	2300      	movs	r3, #0
 8007400:	73fb      	strb	r3, [r7, #15]
 8007402:	e00d      	b.n	8007420 <USER_SPI_initialize+0x10c>
 8007404:	7bfc      	ldrb	r4, [r7, #15]
 8007406:	20ff      	movs	r0, #255	@ 0xff
 8007408:	f7ff fe28 	bl	800705c <xchg_spi>
 800740c:	4603      	mov	r3, r0
 800740e:	461a      	mov	r2, r3
 8007410:	f104 0310 	add.w	r3, r4, #16
 8007414:	443b      	add	r3, r7
 8007416:	f803 2c08 	strb.w	r2, [r3, #-8]
 800741a:	7bfb      	ldrb	r3, [r7, #15]
 800741c:	3301      	adds	r3, #1
 800741e:	73fb      	strb	r3, [r7, #15]
 8007420:	7bfb      	ldrb	r3, [r7, #15]
 8007422:	2b03      	cmp	r3, #3
 8007424:	d9ee      	bls.n	8007404 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8007426:	7a3b      	ldrb	r3, [r7, #8]
 8007428:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800742c:	2b00      	cmp	r3, #0
 800742e:	d001      	beq.n	8007434 <USER_SPI_initialize+0x120>
 8007430:	230c      	movs	r3, #12
 8007432:	e000      	b.n	8007436 <USER_SPI_initialize+0x122>
 8007434:	2304      	movs	r3, #4
 8007436:	737b      	strb	r3, [r7, #13]
 8007438:	e02c      	b.n	8007494 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 800743a:	2100      	movs	r1, #0
 800743c:	20a9      	movs	r0, #169	@ 0xa9
 800743e:	f7ff fefa 	bl	8007236 <send_cmd>
 8007442:	4603      	mov	r3, r0
 8007444:	2b01      	cmp	r3, #1
 8007446:	d804      	bhi.n	8007452 <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8007448:	2302      	movs	r3, #2
 800744a:	737b      	strb	r3, [r7, #13]
 800744c:	23a9      	movs	r3, #169	@ 0xa9
 800744e:	73bb      	strb	r3, [r7, #14]
 8007450:	e003      	b.n	800745a <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8007452:	2301      	movs	r3, #1
 8007454:	737b      	strb	r3, [r7, #13]
 8007456:	2301      	movs	r3, #1
 8007458:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 800745a:	bf00      	nop
 800745c:	f7ff fde8 	bl	8007030 <SPI_Timer_Status>
 8007460:	4603      	mov	r3, r0
 8007462:	2b00      	cmp	r3, #0
 8007464:	d007      	beq.n	8007476 <USER_SPI_initialize+0x162>
 8007466:	7bbb      	ldrb	r3, [r7, #14]
 8007468:	2100      	movs	r1, #0
 800746a:	4618      	mov	r0, r3
 800746c:	f7ff fee3 	bl	8007236 <send_cmd>
 8007470:	4603      	mov	r3, r0
 8007472:	2b00      	cmp	r3, #0
 8007474:	d1f2      	bne.n	800745c <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8007476:	f7ff fddb 	bl	8007030 <SPI_Timer_Status>
 800747a:	4603      	mov	r3, r0
 800747c:	2b00      	cmp	r3, #0
 800747e:	d007      	beq.n	8007490 <USER_SPI_initialize+0x17c>
 8007480:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007484:	2010      	movs	r0, #16
 8007486:	f7ff fed6 	bl	8007236 <send_cmd>
 800748a:	4603      	mov	r3, r0
 800748c:	2b00      	cmp	r3, #0
 800748e:	d001      	beq.n	8007494 <USER_SPI_initialize+0x180>
				ty = 0;
 8007490:	2300      	movs	r3, #0
 8007492:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8007494:	4a14      	ldr	r2, [pc, #80]	@ (80074e8 <USER_SPI_initialize+0x1d4>)
 8007496:	7b7b      	ldrb	r3, [r7, #13]
 8007498:	7013      	strb	r3, [r2, #0]
	despiselect();
 800749a:	f7ff fe49 	bl	8007130 <despiselect>

	if (ty) {			/* OK */
 800749e:	7b7b      	ldrb	r3, [r7, #13]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d012      	beq.n	80074ca <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 80074a4:	4b0f      	ldr	r3, [pc, #60]	@ (80074e4 <USER_SPI_initialize+0x1d0>)
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 80074ae:	4b0d      	ldr	r3, [pc, #52]	@ (80074e4 <USER_SPI_initialize+0x1d0>)
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f042 0210 	orr.w	r2, r2, #16
 80074b6:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 80074b8:	4b09      	ldr	r3, [pc, #36]	@ (80074e0 <USER_SPI_initialize+0x1cc>)
 80074ba:	781b      	ldrb	r3, [r3, #0]
 80074bc:	b2db      	uxtb	r3, r3
 80074be:	f023 0301 	bic.w	r3, r3, #1
 80074c2:	b2da      	uxtb	r2, r3
 80074c4:	4b06      	ldr	r3, [pc, #24]	@ (80074e0 <USER_SPI_initialize+0x1cc>)
 80074c6:	701a      	strb	r2, [r3, #0]
 80074c8:	e002      	b.n	80074d0 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 80074ca:	4b05      	ldr	r3, [pc, #20]	@ (80074e0 <USER_SPI_initialize+0x1cc>)
 80074cc:	2201      	movs	r2, #1
 80074ce:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 80074d0:	4b03      	ldr	r3, [pc, #12]	@ (80074e0 <USER_SPI_initialize+0x1cc>)
 80074d2:	781b      	ldrb	r3, [r3, #0]
 80074d4:	b2db      	uxtb	r3, r3
}
 80074d6:	4618      	mov	r0, r3
 80074d8:	3714      	adds	r7, #20
 80074da:	46bd      	mov	sp, r7
 80074dc:	bd90      	pop	{r4, r7, pc}
 80074de:	bf00      	nop
 80074e0:	2000002c 	.word	0x2000002c
 80074e4:	20000210 	.word	0x20000210
 80074e8:	20000794 	.word	0x20000794

080074ec <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 80074ec:	b480      	push	{r7}
 80074ee:	b083      	sub	sp, #12
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	4603      	mov	r3, r0
 80074f4:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 80074f6:	79fb      	ldrb	r3, [r7, #7]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d001      	beq.n	8007500 <USER_SPI_status+0x14>
 80074fc:	2301      	movs	r3, #1
 80074fe:	e002      	b.n	8007506 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8007500:	4b04      	ldr	r3, [pc, #16]	@ (8007514 <USER_SPI_status+0x28>)
 8007502:	781b      	ldrb	r3, [r3, #0]
 8007504:	b2db      	uxtb	r3, r3
}
 8007506:	4618      	mov	r0, r3
 8007508:	370c      	adds	r7, #12
 800750a:	46bd      	mov	sp, r7
 800750c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007510:	4770      	bx	lr
 8007512:	bf00      	nop
 8007514:	2000002c 	.word	0x2000002c

08007518 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8007518:	b580      	push	{r7, lr}
 800751a:	b084      	sub	sp, #16
 800751c:	af00      	add	r7, sp, #0
 800751e:	60b9      	str	r1, [r7, #8]
 8007520:	607a      	str	r2, [r7, #4]
 8007522:	603b      	str	r3, [r7, #0]
 8007524:	4603      	mov	r3, r0
 8007526:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8007528:	7bfb      	ldrb	r3, [r7, #15]
 800752a:	2b00      	cmp	r3, #0
 800752c:	d102      	bne.n	8007534 <USER_SPI_read+0x1c>
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d101      	bne.n	8007538 <USER_SPI_read+0x20>
 8007534:	2304      	movs	r3, #4
 8007536:	e04d      	b.n	80075d4 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8007538:	4b28      	ldr	r3, [pc, #160]	@ (80075dc <USER_SPI_read+0xc4>)
 800753a:	781b      	ldrb	r3, [r3, #0]
 800753c:	b2db      	uxtb	r3, r3
 800753e:	f003 0301 	and.w	r3, r3, #1
 8007542:	2b00      	cmp	r3, #0
 8007544:	d001      	beq.n	800754a <USER_SPI_read+0x32>
 8007546:	2303      	movs	r3, #3
 8007548:	e044      	b.n	80075d4 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 800754a:	4b25      	ldr	r3, [pc, #148]	@ (80075e0 <USER_SPI_read+0xc8>)
 800754c:	781b      	ldrb	r3, [r3, #0]
 800754e:	f003 0308 	and.w	r3, r3, #8
 8007552:	2b00      	cmp	r3, #0
 8007554:	d102      	bne.n	800755c <USER_SPI_read+0x44>
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	025b      	lsls	r3, r3, #9
 800755a:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 800755c:	683b      	ldr	r3, [r7, #0]
 800755e:	2b01      	cmp	r3, #1
 8007560:	d111      	bne.n	8007586 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8007562:	6879      	ldr	r1, [r7, #4]
 8007564:	2011      	movs	r0, #17
 8007566:	f7ff fe66 	bl	8007236 <send_cmd>
 800756a:	4603      	mov	r3, r0
 800756c:	2b00      	cmp	r3, #0
 800756e:	d129      	bne.n	80075c4 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8007570:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007574:	68b8      	ldr	r0, [r7, #8]
 8007576:	f7ff fe03 	bl	8007180 <rcvr_datablock>
 800757a:	4603      	mov	r3, r0
 800757c:	2b00      	cmp	r3, #0
 800757e:	d021      	beq.n	80075c4 <USER_SPI_read+0xac>
			count = 0;
 8007580:	2300      	movs	r3, #0
 8007582:	603b      	str	r3, [r7, #0]
 8007584:	e01e      	b.n	80075c4 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8007586:	6879      	ldr	r1, [r7, #4]
 8007588:	2012      	movs	r0, #18
 800758a:	f7ff fe54 	bl	8007236 <send_cmd>
 800758e:	4603      	mov	r3, r0
 8007590:	2b00      	cmp	r3, #0
 8007592:	d117      	bne.n	80075c4 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8007594:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007598:	68b8      	ldr	r0, [r7, #8]
 800759a:	f7ff fdf1 	bl	8007180 <rcvr_datablock>
 800759e:	4603      	mov	r3, r0
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d00a      	beq.n	80075ba <USER_SPI_read+0xa2>
				buff += 512;
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80075aa:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	3b01      	subs	r3, #1
 80075b0:	603b      	str	r3, [r7, #0]
 80075b2:	683b      	ldr	r3, [r7, #0]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d1ed      	bne.n	8007594 <USER_SPI_read+0x7c>
 80075b8:	e000      	b.n	80075bc <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 80075ba:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 80075bc:	2100      	movs	r1, #0
 80075be:	200c      	movs	r0, #12
 80075c0:	f7ff fe39 	bl	8007236 <send_cmd>
		}
	}
	despiselect();
 80075c4:	f7ff fdb4 	bl	8007130 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80075c8:	683b      	ldr	r3, [r7, #0]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	bf14      	ite	ne
 80075ce:	2301      	movne	r3, #1
 80075d0:	2300      	moveq	r3, #0
 80075d2:	b2db      	uxtb	r3, r3
}
 80075d4:	4618      	mov	r0, r3
 80075d6:	3710      	adds	r7, #16
 80075d8:	46bd      	mov	sp, r7
 80075da:	bd80      	pop	{r7, pc}
 80075dc:	2000002c 	.word	0x2000002c
 80075e0:	20000794 	.word	0x20000794

080075e4 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b084      	sub	sp, #16
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	60b9      	str	r1, [r7, #8]
 80075ec:	607a      	str	r2, [r7, #4]
 80075ee:	603b      	str	r3, [r7, #0]
 80075f0:	4603      	mov	r3, r0
 80075f2:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80075f4:	7bfb      	ldrb	r3, [r7, #15]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d102      	bne.n	8007600 <USER_SPI_write+0x1c>
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d101      	bne.n	8007604 <USER_SPI_write+0x20>
 8007600:	2304      	movs	r3, #4
 8007602:	e063      	b.n	80076cc <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8007604:	4b33      	ldr	r3, [pc, #204]	@ (80076d4 <USER_SPI_write+0xf0>)
 8007606:	781b      	ldrb	r3, [r3, #0]
 8007608:	b2db      	uxtb	r3, r3
 800760a:	f003 0301 	and.w	r3, r3, #1
 800760e:	2b00      	cmp	r3, #0
 8007610:	d001      	beq.n	8007616 <USER_SPI_write+0x32>
 8007612:	2303      	movs	r3, #3
 8007614:	e05a      	b.n	80076cc <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8007616:	4b2f      	ldr	r3, [pc, #188]	@ (80076d4 <USER_SPI_write+0xf0>)
 8007618:	781b      	ldrb	r3, [r3, #0]
 800761a:	b2db      	uxtb	r3, r3
 800761c:	f003 0304 	and.w	r3, r3, #4
 8007620:	2b00      	cmp	r3, #0
 8007622:	d001      	beq.n	8007628 <USER_SPI_write+0x44>
 8007624:	2302      	movs	r3, #2
 8007626:	e051      	b.n	80076cc <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8007628:	4b2b      	ldr	r3, [pc, #172]	@ (80076d8 <USER_SPI_write+0xf4>)
 800762a:	781b      	ldrb	r3, [r3, #0]
 800762c:	f003 0308 	and.w	r3, r3, #8
 8007630:	2b00      	cmp	r3, #0
 8007632:	d102      	bne.n	800763a <USER_SPI_write+0x56>
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	025b      	lsls	r3, r3, #9
 8007638:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	2b01      	cmp	r3, #1
 800763e:	d110      	bne.n	8007662 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8007640:	6879      	ldr	r1, [r7, #4]
 8007642:	2018      	movs	r0, #24
 8007644:	f7ff fdf7 	bl	8007236 <send_cmd>
 8007648:	4603      	mov	r3, r0
 800764a:	2b00      	cmp	r3, #0
 800764c:	d136      	bne.n	80076bc <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 800764e:	21fe      	movs	r1, #254	@ 0xfe
 8007650:	68b8      	ldr	r0, [r7, #8]
 8007652:	f7ff fdbe 	bl	80071d2 <xmit_datablock>
 8007656:	4603      	mov	r3, r0
 8007658:	2b00      	cmp	r3, #0
 800765a:	d02f      	beq.n	80076bc <USER_SPI_write+0xd8>
			count = 0;
 800765c:	2300      	movs	r3, #0
 800765e:	603b      	str	r3, [r7, #0]
 8007660:	e02c      	b.n	80076bc <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8007662:	4b1d      	ldr	r3, [pc, #116]	@ (80076d8 <USER_SPI_write+0xf4>)
 8007664:	781b      	ldrb	r3, [r3, #0]
 8007666:	f003 0306 	and.w	r3, r3, #6
 800766a:	2b00      	cmp	r3, #0
 800766c:	d003      	beq.n	8007676 <USER_SPI_write+0x92>
 800766e:	6839      	ldr	r1, [r7, #0]
 8007670:	2097      	movs	r0, #151	@ 0x97
 8007672:	f7ff fde0 	bl	8007236 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8007676:	6879      	ldr	r1, [r7, #4]
 8007678:	2019      	movs	r0, #25
 800767a:	f7ff fddc 	bl	8007236 <send_cmd>
 800767e:	4603      	mov	r3, r0
 8007680:	2b00      	cmp	r3, #0
 8007682:	d11b      	bne.n	80076bc <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8007684:	21fc      	movs	r1, #252	@ 0xfc
 8007686:	68b8      	ldr	r0, [r7, #8]
 8007688:	f7ff fda3 	bl	80071d2 <xmit_datablock>
 800768c:	4603      	mov	r3, r0
 800768e:	2b00      	cmp	r3, #0
 8007690:	d00a      	beq.n	80076a8 <USER_SPI_write+0xc4>
				buff += 512;
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8007698:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	3b01      	subs	r3, #1
 800769e:	603b      	str	r3, [r7, #0]
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d1ee      	bne.n	8007684 <USER_SPI_write+0xa0>
 80076a6:	e000      	b.n	80076aa <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 80076a8:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 80076aa:	21fd      	movs	r1, #253	@ 0xfd
 80076ac:	2000      	movs	r0, #0
 80076ae:	f7ff fd90 	bl	80071d2 <xmit_datablock>
 80076b2:	4603      	mov	r3, r0
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d101      	bne.n	80076bc <USER_SPI_write+0xd8>
 80076b8:	2301      	movs	r3, #1
 80076ba:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 80076bc:	f7ff fd38 	bl	8007130 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	bf14      	ite	ne
 80076c6:	2301      	movne	r3, #1
 80076c8:	2300      	moveq	r3, #0
 80076ca:	b2db      	uxtb	r3, r3
}
 80076cc:	4618      	mov	r0, r3
 80076ce:	3710      	adds	r7, #16
 80076d0:	46bd      	mov	sp, r7
 80076d2:	bd80      	pop	{r7, pc}
 80076d4:	2000002c 	.word	0x2000002c
 80076d8:	20000794 	.word	0x20000794

080076dc <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 80076dc:	b580      	push	{r7, lr}
 80076de:	b08c      	sub	sp, #48	@ 0x30
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	4603      	mov	r3, r0
 80076e4:	603a      	str	r2, [r7, #0]
 80076e6:	71fb      	strb	r3, [r7, #7]
 80076e8:	460b      	mov	r3, r1
 80076ea:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 80076ec:	79fb      	ldrb	r3, [r7, #7]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d001      	beq.n	80076f6 <USER_SPI_ioctl+0x1a>
 80076f2:	2304      	movs	r3, #4
 80076f4:	e15a      	b.n	80079ac <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80076f6:	4baf      	ldr	r3, [pc, #700]	@ (80079b4 <USER_SPI_ioctl+0x2d8>)
 80076f8:	781b      	ldrb	r3, [r3, #0]
 80076fa:	b2db      	uxtb	r3, r3
 80076fc:	f003 0301 	and.w	r3, r3, #1
 8007700:	2b00      	cmp	r3, #0
 8007702:	d001      	beq.n	8007708 <USER_SPI_ioctl+0x2c>
 8007704:	2303      	movs	r3, #3
 8007706:	e151      	b.n	80079ac <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8007708:	2301      	movs	r3, #1
 800770a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 800770e:	79bb      	ldrb	r3, [r7, #6]
 8007710:	2b04      	cmp	r3, #4
 8007712:	f200 8136 	bhi.w	8007982 <USER_SPI_ioctl+0x2a6>
 8007716:	a201      	add	r2, pc, #4	@ (adr r2, 800771c <USER_SPI_ioctl+0x40>)
 8007718:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800771c:	08007731 	.word	0x08007731
 8007720:	08007745 	.word	0x08007745
 8007724:	08007983 	.word	0x08007983
 8007728:	080077f1 	.word	0x080077f1
 800772c:	080078e7 	.word	0x080078e7
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8007730:	f7ff fd0c 	bl	800714c <spiselect>
 8007734:	4603      	mov	r3, r0
 8007736:	2b00      	cmp	r3, #0
 8007738:	f000 8127 	beq.w	800798a <USER_SPI_ioctl+0x2ae>
 800773c:	2300      	movs	r3, #0
 800773e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8007742:	e122      	b.n	800798a <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8007744:	2100      	movs	r1, #0
 8007746:	2009      	movs	r0, #9
 8007748:	f7ff fd75 	bl	8007236 <send_cmd>
 800774c:	4603      	mov	r3, r0
 800774e:	2b00      	cmp	r3, #0
 8007750:	f040 811d 	bne.w	800798e <USER_SPI_ioctl+0x2b2>
 8007754:	f107 030c 	add.w	r3, r7, #12
 8007758:	2110      	movs	r1, #16
 800775a:	4618      	mov	r0, r3
 800775c:	f7ff fd10 	bl	8007180 <rcvr_datablock>
 8007760:	4603      	mov	r3, r0
 8007762:	2b00      	cmp	r3, #0
 8007764:	f000 8113 	beq.w	800798e <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8007768:	7b3b      	ldrb	r3, [r7, #12]
 800776a:	099b      	lsrs	r3, r3, #6
 800776c:	b2db      	uxtb	r3, r3
 800776e:	2b01      	cmp	r3, #1
 8007770:	d111      	bne.n	8007796 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8007772:	7d7b      	ldrb	r3, [r7, #21]
 8007774:	461a      	mov	r2, r3
 8007776:	7d3b      	ldrb	r3, [r7, #20]
 8007778:	021b      	lsls	r3, r3, #8
 800777a:	4413      	add	r3, r2
 800777c:	461a      	mov	r2, r3
 800777e:	7cfb      	ldrb	r3, [r7, #19]
 8007780:	041b      	lsls	r3, r3, #16
 8007782:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 8007786:	4413      	add	r3, r2
 8007788:	3301      	adds	r3, #1
 800778a:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 800778c:	69fb      	ldr	r3, [r7, #28]
 800778e:	029a      	lsls	r2, r3, #10
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	601a      	str	r2, [r3, #0]
 8007794:	e028      	b.n	80077e8 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8007796:	7c7b      	ldrb	r3, [r7, #17]
 8007798:	f003 030f 	and.w	r3, r3, #15
 800779c:	b2da      	uxtb	r2, r3
 800779e:	7dbb      	ldrb	r3, [r7, #22]
 80077a0:	09db      	lsrs	r3, r3, #7
 80077a2:	b2db      	uxtb	r3, r3
 80077a4:	4413      	add	r3, r2
 80077a6:	b2da      	uxtb	r2, r3
 80077a8:	7d7b      	ldrb	r3, [r7, #21]
 80077aa:	005b      	lsls	r3, r3, #1
 80077ac:	b2db      	uxtb	r3, r3
 80077ae:	f003 0306 	and.w	r3, r3, #6
 80077b2:	b2db      	uxtb	r3, r3
 80077b4:	4413      	add	r3, r2
 80077b6:	b2db      	uxtb	r3, r3
 80077b8:	3302      	adds	r3, #2
 80077ba:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 80077be:	7d3b      	ldrb	r3, [r7, #20]
 80077c0:	099b      	lsrs	r3, r3, #6
 80077c2:	b2db      	uxtb	r3, r3
 80077c4:	461a      	mov	r2, r3
 80077c6:	7cfb      	ldrb	r3, [r7, #19]
 80077c8:	009b      	lsls	r3, r3, #2
 80077ca:	441a      	add	r2, r3
 80077cc:	7cbb      	ldrb	r3, [r7, #18]
 80077ce:	029b      	lsls	r3, r3, #10
 80077d0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80077d4:	4413      	add	r3, r2
 80077d6:	3301      	adds	r3, #1
 80077d8:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 80077da:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80077de:	3b09      	subs	r3, #9
 80077e0:	69fa      	ldr	r2, [r7, #28]
 80077e2:	409a      	lsls	r2, r3
 80077e4:	683b      	ldr	r3, [r7, #0]
 80077e6:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 80077e8:	2300      	movs	r3, #0
 80077ea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 80077ee:	e0ce      	b.n	800798e <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 80077f0:	4b71      	ldr	r3, [pc, #452]	@ (80079b8 <USER_SPI_ioctl+0x2dc>)
 80077f2:	781b      	ldrb	r3, [r3, #0]
 80077f4:	f003 0304 	and.w	r3, r3, #4
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d031      	beq.n	8007860 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 80077fc:	2100      	movs	r1, #0
 80077fe:	208d      	movs	r0, #141	@ 0x8d
 8007800:	f7ff fd19 	bl	8007236 <send_cmd>
 8007804:	4603      	mov	r3, r0
 8007806:	2b00      	cmp	r3, #0
 8007808:	f040 80c3 	bne.w	8007992 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 800780c:	20ff      	movs	r0, #255	@ 0xff
 800780e:	f7ff fc25 	bl	800705c <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8007812:	f107 030c 	add.w	r3, r7, #12
 8007816:	2110      	movs	r1, #16
 8007818:	4618      	mov	r0, r3
 800781a:	f7ff fcb1 	bl	8007180 <rcvr_datablock>
 800781e:	4603      	mov	r3, r0
 8007820:	2b00      	cmp	r3, #0
 8007822:	f000 80b6 	beq.w	8007992 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8007826:	2330      	movs	r3, #48	@ 0x30
 8007828:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800782c:	e007      	b.n	800783e <USER_SPI_ioctl+0x162>
 800782e:	20ff      	movs	r0, #255	@ 0xff
 8007830:	f7ff fc14 	bl	800705c <xchg_spi>
 8007834:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007838:	3b01      	subs	r3, #1
 800783a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800783e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007842:	2b00      	cmp	r3, #0
 8007844:	d1f3      	bne.n	800782e <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8007846:	7dbb      	ldrb	r3, [r7, #22]
 8007848:	091b      	lsrs	r3, r3, #4
 800784a:	b2db      	uxtb	r3, r3
 800784c:	461a      	mov	r2, r3
 800784e:	2310      	movs	r3, #16
 8007850:	fa03 f202 	lsl.w	r2, r3, r2
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8007858:	2300      	movs	r3, #0
 800785a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800785e:	e098      	b.n	8007992 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8007860:	2100      	movs	r1, #0
 8007862:	2009      	movs	r0, #9
 8007864:	f7ff fce7 	bl	8007236 <send_cmd>
 8007868:	4603      	mov	r3, r0
 800786a:	2b00      	cmp	r3, #0
 800786c:	f040 8091 	bne.w	8007992 <USER_SPI_ioctl+0x2b6>
 8007870:	f107 030c 	add.w	r3, r7, #12
 8007874:	2110      	movs	r1, #16
 8007876:	4618      	mov	r0, r3
 8007878:	f7ff fc82 	bl	8007180 <rcvr_datablock>
 800787c:	4603      	mov	r3, r0
 800787e:	2b00      	cmp	r3, #0
 8007880:	f000 8087 	beq.w	8007992 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8007884:	4b4c      	ldr	r3, [pc, #304]	@ (80079b8 <USER_SPI_ioctl+0x2dc>)
 8007886:	781b      	ldrb	r3, [r3, #0]
 8007888:	f003 0302 	and.w	r3, r3, #2
 800788c:	2b00      	cmp	r3, #0
 800788e:	d012      	beq.n	80078b6 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8007890:	7dbb      	ldrb	r3, [r7, #22]
 8007892:	005b      	lsls	r3, r3, #1
 8007894:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8007898:	7dfa      	ldrb	r2, [r7, #23]
 800789a:	09d2      	lsrs	r2, r2, #7
 800789c:	b2d2      	uxtb	r2, r2
 800789e:	4413      	add	r3, r2
 80078a0:	1c5a      	adds	r2, r3, #1
 80078a2:	7e7b      	ldrb	r3, [r7, #25]
 80078a4:	099b      	lsrs	r3, r3, #6
 80078a6:	b2db      	uxtb	r3, r3
 80078a8:	3b01      	subs	r3, #1
 80078aa:	fa02 f303 	lsl.w	r3, r2, r3
 80078ae:	461a      	mov	r2, r3
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	601a      	str	r2, [r3, #0]
 80078b4:	e013      	b.n	80078de <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 80078b6:	7dbb      	ldrb	r3, [r7, #22]
 80078b8:	109b      	asrs	r3, r3, #2
 80078ba:	b29b      	uxth	r3, r3
 80078bc:	f003 031f 	and.w	r3, r3, #31
 80078c0:	3301      	adds	r3, #1
 80078c2:	7dfa      	ldrb	r2, [r7, #23]
 80078c4:	00d2      	lsls	r2, r2, #3
 80078c6:	f002 0218 	and.w	r2, r2, #24
 80078ca:	7df9      	ldrb	r1, [r7, #23]
 80078cc:	0949      	lsrs	r1, r1, #5
 80078ce:	b2c9      	uxtb	r1, r1
 80078d0:	440a      	add	r2, r1
 80078d2:	3201      	adds	r2, #1
 80078d4:	fb02 f303 	mul.w	r3, r2, r3
 80078d8:	461a      	mov	r2, r3
 80078da:	683b      	ldr	r3, [r7, #0]
 80078dc:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 80078de:	2300      	movs	r3, #0
 80078e0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 80078e4:	e055      	b.n	8007992 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80078e6:	4b34      	ldr	r3, [pc, #208]	@ (80079b8 <USER_SPI_ioctl+0x2dc>)
 80078e8:	781b      	ldrb	r3, [r3, #0]
 80078ea:	f003 0306 	and.w	r3, r3, #6
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d051      	beq.n	8007996 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80078f2:	f107 020c 	add.w	r2, r7, #12
 80078f6:	79fb      	ldrb	r3, [r7, #7]
 80078f8:	210b      	movs	r1, #11
 80078fa:	4618      	mov	r0, r3
 80078fc:	f7ff feee 	bl	80076dc <USER_SPI_ioctl>
 8007900:	4603      	mov	r3, r0
 8007902:	2b00      	cmp	r3, #0
 8007904:	d149      	bne.n	800799a <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8007906:	7b3b      	ldrb	r3, [r7, #12]
 8007908:	099b      	lsrs	r3, r3, #6
 800790a:	b2db      	uxtb	r3, r3
 800790c:	2b00      	cmp	r3, #0
 800790e:	d104      	bne.n	800791a <USER_SPI_ioctl+0x23e>
 8007910:	7dbb      	ldrb	r3, [r7, #22]
 8007912:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007916:	2b00      	cmp	r3, #0
 8007918:	d041      	beq.n	800799e <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 800791a:	683b      	ldr	r3, [r7, #0]
 800791c:	623b      	str	r3, [r7, #32]
 800791e:	6a3b      	ldr	r3, [r7, #32]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007924:	6a3b      	ldr	r3, [r7, #32]
 8007926:	685b      	ldr	r3, [r3, #4]
 8007928:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 800792a:	4b23      	ldr	r3, [pc, #140]	@ (80079b8 <USER_SPI_ioctl+0x2dc>)
 800792c:	781b      	ldrb	r3, [r3, #0]
 800792e:	f003 0308 	and.w	r3, r3, #8
 8007932:	2b00      	cmp	r3, #0
 8007934:	d105      	bne.n	8007942 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8007936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007938:	025b      	lsls	r3, r3, #9
 800793a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800793c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800793e:	025b      	lsls	r3, r3, #9
 8007940:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8007942:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007944:	2020      	movs	r0, #32
 8007946:	f7ff fc76 	bl	8007236 <send_cmd>
 800794a:	4603      	mov	r3, r0
 800794c:	2b00      	cmp	r3, #0
 800794e:	d128      	bne.n	80079a2 <USER_SPI_ioctl+0x2c6>
 8007950:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007952:	2021      	movs	r0, #33	@ 0x21
 8007954:	f7ff fc6f 	bl	8007236 <send_cmd>
 8007958:	4603      	mov	r3, r0
 800795a:	2b00      	cmp	r3, #0
 800795c:	d121      	bne.n	80079a2 <USER_SPI_ioctl+0x2c6>
 800795e:	2100      	movs	r1, #0
 8007960:	2026      	movs	r0, #38	@ 0x26
 8007962:	f7ff fc68 	bl	8007236 <send_cmd>
 8007966:	4603      	mov	r3, r0
 8007968:	2b00      	cmp	r3, #0
 800796a:	d11a      	bne.n	80079a2 <USER_SPI_ioctl+0x2c6>
 800796c:	f247 5030 	movw	r0, #30000	@ 0x7530
 8007970:	f7ff fbba 	bl	80070e8 <wait_ready>
 8007974:	4603      	mov	r3, r0
 8007976:	2b00      	cmp	r3, #0
 8007978:	d013      	beq.n	80079a2 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 800797a:	2300      	movs	r3, #0
 800797c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8007980:	e00f      	b.n	80079a2 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8007982:	2304      	movs	r3, #4
 8007984:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8007988:	e00c      	b.n	80079a4 <USER_SPI_ioctl+0x2c8>
		break;
 800798a:	bf00      	nop
 800798c:	e00a      	b.n	80079a4 <USER_SPI_ioctl+0x2c8>
		break;
 800798e:	bf00      	nop
 8007990:	e008      	b.n	80079a4 <USER_SPI_ioctl+0x2c8>
		break;
 8007992:	bf00      	nop
 8007994:	e006      	b.n	80079a4 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8007996:	bf00      	nop
 8007998:	e004      	b.n	80079a4 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800799a:	bf00      	nop
 800799c:	e002      	b.n	80079a4 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800799e:	bf00      	nop
 80079a0:	e000      	b.n	80079a4 <USER_SPI_ioctl+0x2c8>
		break;
 80079a2:	bf00      	nop
	}

	despiselect();
 80079a4:	f7ff fbc4 	bl	8007130 <despiselect>

	return res;
 80079a8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80079ac:	4618      	mov	r0, r3
 80079ae:	3730      	adds	r7, #48	@ 0x30
 80079b0:	46bd      	mov	sp, r7
 80079b2:	bd80      	pop	{r7, pc}
 80079b4:	2000002c 	.word	0x2000002c
 80079b8:	20000794 	.word	0x20000794

080079bc <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80079bc:	b580      	push	{r7, lr}
 80079be:	b084      	sub	sp, #16
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	4603      	mov	r3, r0
 80079c4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80079c6:	79fb      	ldrb	r3, [r7, #7]
 80079c8:	4a08      	ldr	r2, [pc, #32]	@ (80079ec <disk_status+0x30>)
 80079ca:	009b      	lsls	r3, r3, #2
 80079cc:	4413      	add	r3, r2
 80079ce:	685b      	ldr	r3, [r3, #4]
 80079d0:	685b      	ldr	r3, [r3, #4]
 80079d2:	79fa      	ldrb	r2, [r7, #7]
 80079d4:	4905      	ldr	r1, [pc, #20]	@ (80079ec <disk_status+0x30>)
 80079d6:	440a      	add	r2, r1
 80079d8:	7a12      	ldrb	r2, [r2, #8]
 80079da:	4610      	mov	r0, r2
 80079dc:	4798      	blx	r3
 80079de:	4603      	mov	r3, r0
 80079e0:	73fb      	strb	r3, [r7, #15]
  return stat;
 80079e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80079e4:	4618      	mov	r0, r3
 80079e6:	3710      	adds	r7, #16
 80079e8:	46bd      	mov	sp, r7
 80079ea:	bd80      	pop	{r7, pc}
 80079ec:	200007c8 	.word	0x200007c8

080079f0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	b084      	sub	sp, #16
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	4603      	mov	r3, r0
 80079f8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80079fa:	2300      	movs	r3, #0
 80079fc:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80079fe:	79fb      	ldrb	r3, [r7, #7]
 8007a00:	4a0d      	ldr	r2, [pc, #52]	@ (8007a38 <disk_initialize+0x48>)
 8007a02:	5cd3      	ldrb	r3, [r2, r3]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d111      	bne.n	8007a2c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8007a08:	79fb      	ldrb	r3, [r7, #7]
 8007a0a:	4a0b      	ldr	r2, [pc, #44]	@ (8007a38 <disk_initialize+0x48>)
 8007a0c:	2101      	movs	r1, #1
 8007a0e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8007a10:	79fb      	ldrb	r3, [r7, #7]
 8007a12:	4a09      	ldr	r2, [pc, #36]	@ (8007a38 <disk_initialize+0x48>)
 8007a14:	009b      	lsls	r3, r3, #2
 8007a16:	4413      	add	r3, r2
 8007a18:	685b      	ldr	r3, [r3, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	79fa      	ldrb	r2, [r7, #7]
 8007a1e:	4906      	ldr	r1, [pc, #24]	@ (8007a38 <disk_initialize+0x48>)
 8007a20:	440a      	add	r2, r1
 8007a22:	7a12      	ldrb	r2, [r2, #8]
 8007a24:	4610      	mov	r0, r2
 8007a26:	4798      	blx	r3
 8007a28:	4603      	mov	r3, r0
 8007a2a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8007a2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a2e:	4618      	mov	r0, r3
 8007a30:	3710      	adds	r7, #16
 8007a32:	46bd      	mov	sp, r7
 8007a34:	bd80      	pop	{r7, pc}
 8007a36:	bf00      	nop
 8007a38:	200007c8 	.word	0x200007c8

08007a3c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8007a3c:	b590      	push	{r4, r7, lr}
 8007a3e:	b087      	sub	sp, #28
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	60b9      	str	r1, [r7, #8]
 8007a44:	607a      	str	r2, [r7, #4]
 8007a46:	603b      	str	r3, [r7, #0]
 8007a48:	4603      	mov	r3, r0
 8007a4a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8007a4c:	7bfb      	ldrb	r3, [r7, #15]
 8007a4e:	4a0a      	ldr	r2, [pc, #40]	@ (8007a78 <disk_read+0x3c>)
 8007a50:	009b      	lsls	r3, r3, #2
 8007a52:	4413      	add	r3, r2
 8007a54:	685b      	ldr	r3, [r3, #4]
 8007a56:	689c      	ldr	r4, [r3, #8]
 8007a58:	7bfb      	ldrb	r3, [r7, #15]
 8007a5a:	4a07      	ldr	r2, [pc, #28]	@ (8007a78 <disk_read+0x3c>)
 8007a5c:	4413      	add	r3, r2
 8007a5e:	7a18      	ldrb	r0, [r3, #8]
 8007a60:	683b      	ldr	r3, [r7, #0]
 8007a62:	687a      	ldr	r2, [r7, #4]
 8007a64:	68b9      	ldr	r1, [r7, #8]
 8007a66:	47a0      	blx	r4
 8007a68:	4603      	mov	r3, r0
 8007a6a:	75fb      	strb	r3, [r7, #23]
  return res;
 8007a6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a6e:	4618      	mov	r0, r3
 8007a70:	371c      	adds	r7, #28
 8007a72:	46bd      	mov	sp, r7
 8007a74:	bd90      	pop	{r4, r7, pc}
 8007a76:	bf00      	nop
 8007a78:	200007c8 	.word	0x200007c8

08007a7c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8007a7c:	b590      	push	{r4, r7, lr}
 8007a7e:	b087      	sub	sp, #28
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	60b9      	str	r1, [r7, #8]
 8007a84:	607a      	str	r2, [r7, #4]
 8007a86:	603b      	str	r3, [r7, #0]
 8007a88:	4603      	mov	r3, r0
 8007a8a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8007a8c:	7bfb      	ldrb	r3, [r7, #15]
 8007a8e:	4a0a      	ldr	r2, [pc, #40]	@ (8007ab8 <disk_write+0x3c>)
 8007a90:	009b      	lsls	r3, r3, #2
 8007a92:	4413      	add	r3, r2
 8007a94:	685b      	ldr	r3, [r3, #4]
 8007a96:	68dc      	ldr	r4, [r3, #12]
 8007a98:	7bfb      	ldrb	r3, [r7, #15]
 8007a9a:	4a07      	ldr	r2, [pc, #28]	@ (8007ab8 <disk_write+0x3c>)
 8007a9c:	4413      	add	r3, r2
 8007a9e:	7a18      	ldrb	r0, [r3, #8]
 8007aa0:	683b      	ldr	r3, [r7, #0]
 8007aa2:	687a      	ldr	r2, [r7, #4]
 8007aa4:	68b9      	ldr	r1, [r7, #8]
 8007aa6:	47a0      	blx	r4
 8007aa8:	4603      	mov	r3, r0
 8007aaa:	75fb      	strb	r3, [r7, #23]
  return res;
 8007aac:	7dfb      	ldrb	r3, [r7, #23]
}
 8007aae:	4618      	mov	r0, r3
 8007ab0:	371c      	adds	r7, #28
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	bd90      	pop	{r4, r7, pc}
 8007ab6:	bf00      	nop
 8007ab8:	200007c8 	.word	0x200007c8

08007abc <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8007abc:	b580      	push	{r7, lr}
 8007abe:	b084      	sub	sp, #16
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	4603      	mov	r3, r0
 8007ac4:	603a      	str	r2, [r7, #0]
 8007ac6:	71fb      	strb	r3, [r7, #7]
 8007ac8:	460b      	mov	r3, r1
 8007aca:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8007acc:	79fb      	ldrb	r3, [r7, #7]
 8007ace:	4a09      	ldr	r2, [pc, #36]	@ (8007af4 <disk_ioctl+0x38>)
 8007ad0:	009b      	lsls	r3, r3, #2
 8007ad2:	4413      	add	r3, r2
 8007ad4:	685b      	ldr	r3, [r3, #4]
 8007ad6:	691b      	ldr	r3, [r3, #16]
 8007ad8:	79fa      	ldrb	r2, [r7, #7]
 8007ada:	4906      	ldr	r1, [pc, #24]	@ (8007af4 <disk_ioctl+0x38>)
 8007adc:	440a      	add	r2, r1
 8007ade:	7a10      	ldrb	r0, [r2, #8]
 8007ae0:	79b9      	ldrb	r1, [r7, #6]
 8007ae2:	683a      	ldr	r2, [r7, #0]
 8007ae4:	4798      	blx	r3
 8007ae6:	4603      	mov	r3, r0
 8007ae8:	73fb      	strb	r3, [r7, #15]
  return res;
 8007aea:	7bfb      	ldrb	r3, [r7, #15]
}
 8007aec:	4618      	mov	r0, r3
 8007aee:	3710      	adds	r7, #16
 8007af0:	46bd      	mov	sp, r7
 8007af2:	bd80      	pop	{r7, pc}
 8007af4:	200007c8 	.word	0x200007c8

08007af8 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8007af8:	b480      	push	{r7}
 8007afa:	b085      	sub	sp, #20
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	3301      	adds	r3, #1
 8007b04:	781b      	ldrb	r3, [r3, #0]
 8007b06:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8007b08:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007b0c:	021b      	lsls	r3, r3, #8
 8007b0e:	b21a      	sxth	r2, r3
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	781b      	ldrb	r3, [r3, #0]
 8007b14:	b21b      	sxth	r3, r3
 8007b16:	4313      	orrs	r3, r2
 8007b18:	b21b      	sxth	r3, r3
 8007b1a:	81fb      	strh	r3, [r7, #14]
	return rv;
 8007b1c:	89fb      	ldrh	r3, [r7, #14]
}
 8007b1e:	4618      	mov	r0, r3
 8007b20:	3714      	adds	r7, #20
 8007b22:	46bd      	mov	sp, r7
 8007b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b28:	4770      	bx	lr

08007b2a <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8007b2a:	b480      	push	{r7}
 8007b2c:	b085      	sub	sp, #20
 8007b2e:	af00      	add	r7, sp, #0
 8007b30:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	3303      	adds	r3, #3
 8007b36:	781b      	ldrb	r3, [r3, #0]
 8007b38:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	021b      	lsls	r3, r3, #8
 8007b3e:	687a      	ldr	r2, [r7, #4]
 8007b40:	3202      	adds	r2, #2
 8007b42:	7812      	ldrb	r2, [r2, #0]
 8007b44:	4313      	orrs	r3, r2
 8007b46:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	021b      	lsls	r3, r3, #8
 8007b4c:	687a      	ldr	r2, [r7, #4]
 8007b4e:	3201      	adds	r2, #1
 8007b50:	7812      	ldrb	r2, [r2, #0]
 8007b52:	4313      	orrs	r3, r2
 8007b54:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	021b      	lsls	r3, r3, #8
 8007b5a:	687a      	ldr	r2, [r7, #4]
 8007b5c:	7812      	ldrb	r2, [r2, #0]
 8007b5e:	4313      	orrs	r3, r2
 8007b60:	60fb      	str	r3, [r7, #12]
	return rv;
 8007b62:	68fb      	ldr	r3, [r7, #12]
}
 8007b64:	4618      	mov	r0, r3
 8007b66:	3714      	adds	r7, #20
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6e:	4770      	bx	lr

08007b70 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8007b70:	b480      	push	{r7}
 8007b72:	b083      	sub	sp, #12
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	6078      	str	r0, [r7, #4]
 8007b78:	460b      	mov	r3, r1
 8007b7a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	1c5a      	adds	r2, r3, #1
 8007b80:	607a      	str	r2, [r7, #4]
 8007b82:	887a      	ldrh	r2, [r7, #2]
 8007b84:	b2d2      	uxtb	r2, r2
 8007b86:	701a      	strb	r2, [r3, #0]
 8007b88:	887b      	ldrh	r3, [r7, #2]
 8007b8a:	0a1b      	lsrs	r3, r3, #8
 8007b8c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	1c5a      	adds	r2, r3, #1
 8007b92:	607a      	str	r2, [r7, #4]
 8007b94:	887a      	ldrh	r2, [r7, #2]
 8007b96:	b2d2      	uxtb	r2, r2
 8007b98:	701a      	strb	r2, [r3, #0]
}
 8007b9a:	bf00      	nop
 8007b9c:	370c      	adds	r7, #12
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba4:	4770      	bx	lr

08007ba6 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8007ba6:	b480      	push	{r7}
 8007ba8:	b083      	sub	sp, #12
 8007baa:	af00      	add	r7, sp, #0
 8007bac:	6078      	str	r0, [r7, #4]
 8007bae:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	1c5a      	adds	r2, r3, #1
 8007bb4:	607a      	str	r2, [r7, #4]
 8007bb6:	683a      	ldr	r2, [r7, #0]
 8007bb8:	b2d2      	uxtb	r2, r2
 8007bba:	701a      	strb	r2, [r3, #0]
 8007bbc:	683b      	ldr	r3, [r7, #0]
 8007bbe:	0a1b      	lsrs	r3, r3, #8
 8007bc0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	1c5a      	adds	r2, r3, #1
 8007bc6:	607a      	str	r2, [r7, #4]
 8007bc8:	683a      	ldr	r2, [r7, #0]
 8007bca:	b2d2      	uxtb	r2, r2
 8007bcc:	701a      	strb	r2, [r3, #0]
 8007bce:	683b      	ldr	r3, [r7, #0]
 8007bd0:	0a1b      	lsrs	r3, r3, #8
 8007bd2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	1c5a      	adds	r2, r3, #1
 8007bd8:	607a      	str	r2, [r7, #4]
 8007bda:	683a      	ldr	r2, [r7, #0]
 8007bdc:	b2d2      	uxtb	r2, r2
 8007bde:	701a      	strb	r2, [r3, #0]
 8007be0:	683b      	ldr	r3, [r7, #0]
 8007be2:	0a1b      	lsrs	r3, r3, #8
 8007be4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	1c5a      	adds	r2, r3, #1
 8007bea:	607a      	str	r2, [r7, #4]
 8007bec:	683a      	ldr	r2, [r7, #0]
 8007bee:	b2d2      	uxtb	r2, r2
 8007bf0:	701a      	strb	r2, [r3, #0]
}
 8007bf2:	bf00      	nop
 8007bf4:	370c      	adds	r7, #12
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfc:	4770      	bx	lr

08007bfe <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8007bfe:	b480      	push	{r7}
 8007c00:	b087      	sub	sp, #28
 8007c02:	af00      	add	r7, sp, #0
 8007c04:	60f8      	str	r0, [r7, #12]
 8007c06:	60b9      	str	r1, [r7, #8]
 8007c08:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8007c0e:	68bb      	ldr	r3, [r7, #8]
 8007c10:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d00d      	beq.n	8007c34 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8007c18:	693a      	ldr	r2, [r7, #16]
 8007c1a:	1c53      	adds	r3, r2, #1
 8007c1c:	613b      	str	r3, [r7, #16]
 8007c1e:	697b      	ldr	r3, [r7, #20]
 8007c20:	1c59      	adds	r1, r3, #1
 8007c22:	6179      	str	r1, [r7, #20]
 8007c24:	7812      	ldrb	r2, [r2, #0]
 8007c26:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	3b01      	subs	r3, #1
 8007c2c:	607b      	str	r3, [r7, #4]
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d1f1      	bne.n	8007c18 <mem_cpy+0x1a>
	}
}
 8007c34:	bf00      	nop
 8007c36:	371c      	adds	r7, #28
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3e:	4770      	bx	lr

08007c40 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8007c40:	b480      	push	{r7}
 8007c42:	b087      	sub	sp, #28
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	60f8      	str	r0, [r7, #12]
 8007c48:	60b9      	str	r1, [r7, #8]
 8007c4a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8007c50:	697b      	ldr	r3, [r7, #20]
 8007c52:	1c5a      	adds	r2, r3, #1
 8007c54:	617a      	str	r2, [r7, #20]
 8007c56:	68ba      	ldr	r2, [r7, #8]
 8007c58:	b2d2      	uxtb	r2, r2
 8007c5a:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	3b01      	subs	r3, #1
 8007c60:	607b      	str	r3, [r7, #4]
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d1f3      	bne.n	8007c50 <mem_set+0x10>
}
 8007c68:	bf00      	nop
 8007c6a:	bf00      	nop
 8007c6c:	371c      	adds	r7, #28
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c74:	4770      	bx	lr

08007c76 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8007c76:	b480      	push	{r7}
 8007c78:	b089      	sub	sp, #36	@ 0x24
 8007c7a:	af00      	add	r7, sp, #0
 8007c7c:	60f8      	str	r0, [r7, #12]
 8007c7e:	60b9      	str	r1, [r7, #8]
 8007c80:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	61fb      	str	r3, [r7, #28]
 8007c86:	68bb      	ldr	r3, [r7, #8]
 8007c88:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8007c8e:	69fb      	ldr	r3, [r7, #28]
 8007c90:	1c5a      	adds	r2, r3, #1
 8007c92:	61fa      	str	r2, [r7, #28]
 8007c94:	781b      	ldrb	r3, [r3, #0]
 8007c96:	4619      	mov	r1, r3
 8007c98:	69bb      	ldr	r3, [r7, #24]
 8007c9a:	1c5a      	adds	r2, r3, #1
 8007c9c:	61ba      	str	r2, [r7, #24]
 8007c9e:	781b      	ldrb	r3, [r3, #0]
 8007ca0:	1acb      	subs	r3, r1, r3
 8007ca2:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	3b01      	subs	r3, #1
 8007ca8:	607b      	str	r3, [r7, #4]
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d002      	beq.n	8007cb6 <mem_cmp+0x40>
 8007cb0:	697b      	ldr	r3, [r7, #20]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d0eb      	beq.n	8007c8e <mem_cmp+0x18>

	return r;
 8007cb6:	697b      	ldr	r3, [r7, #20]
}
 8007cb8:	4618      	mov	r0, r3
 8007cba:	3724      	adds	r7, #36	@ 0x24
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc2:	4770      	bx	lr

08007cc4 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8007cc4:	b480      	push	{r7}
 8007cc6:	b083      	sub	sp, #12
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
 8007ccc:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8007cce:	e002      	b.n	8007cd6 <chk_chr+0x12>
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	3301      	adds	r3, #1
 8007cd4:	607b      	str	r3, [r7, #4]
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	781b      	ldrb	r3, [r3, #0]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d005      	beq.n	8007cea <chk_chr+0x26>
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	781b      	ldrb	r3, [r3, #0]
 8007ce2:	461a      	mov	r2, r3
 8007ce4:	683b      	ldr	r3, [r7, #0]
 8007ce6:	4293      	cmp	r3, r2
 8007ce8:	d1f2      	bne.n	8007cd0 <chk_chr+0xc>
	return *str;
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	781b      	ldrb	r3, [r3, #0]
}
 8007cee:	4618      	mov	r0, r3
 8007cf0:	370c      	adds	r7, #12
 8007cf2:	46bd      	mov	sp, r7
 8007cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf8:	4770      	bx	lr
	...

08007cfc <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007cfc:	b480      	push	{r7}
 8007cfe:	b085      	sub	sp, #20
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
 8007d04:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007d06:	2300      	movs	r3, #0
 8007d08:	60bb      	str	r3, [r7, #8]
 8007d0a:	68bb      	ldr	r3, [r7, #8]
 8007d0c:	60fb      	str	r3, [r7, #12]
 8007d0e:	e029      	b.n	8007d64 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8007d10:	4a27      	ldr	r2, [pc, #156]	@ (8007db0 <chk_lock+0xb4>)
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	011b      	lsls	r3, r3, #4
 8007d16:	4413      	add	r3, r2
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d01d      	beq.n	8007d5a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007d1e:	4a24      	ldr	r2, [pc, #144]	@ (8007db0 <chk_lock+0xb4>)
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	011b      	lsls	r3, r3, #4
 8007d24:	4413      	add	r3, r2
 8007d26:	681a      	ldr	r2, [r3, #0]
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	429a      	cmp	r2, r3
 8007d2e:	d116      	bne.n	8007d5e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8007d30:	4a1f      	ldr	r2, [pc, #124]	@ (8007db0 <chk_lock+0xb4>)
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	011b      	lsls	r3, r3, #4
 8007d36:	4413      	add	r3, r2
 8007d38:	3304      	adds	r3, #4
 8007d3a:	681a      	ldr	r2, [r3, #0]
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007d40:	429a      	cmp	r2, r3
 8007d42:	d10c      	bne.n	8007d5e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007d44:	4a1a      	ldr	r2, [pc, #104]	@ (8007db0 <chk_lock+0xb4>)
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	011b      	lsls	r3, r3, #4
 8007d4a:	4413      	add	r3, r2
 8007d4c:	3308      	adds	r3, #8
 8007d4e:	681a      	ldr	r2, [r3, #0]
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8007d54:	429a      	cmp	r2, r3
 8007d56:	d102      	bne.n	8007d5e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007d58:	e007      	b.n	8007d6a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8007d5a:	2301      	movs	r3, #1
 8007d5c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	3301      	adds	r3, #1
 8007d62:	60fb      	str	r3, [r7, #12]
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	2b01      	cmp	r3, #1
 8007d68:	d9d2      	bls.n	8007d10 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	2b02      	cmp	r3, #2
 8007d6e:	d109      	bne.n	8007d84 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8007d70:	68bb      	ldr	r3, [r7, #8]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d102      	bne.n	8007d7c <chk_lock+0x80>
 8007d76:	683b      	ldr	r3, [r7, #0]
 8007d78:	2b02      	cmp	r3, #2
 8007d7a:	d101      	bne.n	8007d80 <chk_lock+0x84>
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	e010      	b.n	8007da2 <chk_lock+0xa6>
 8007d80:	2312      	movs	r3, #18
 8007d82:	e00e      	b.n	8007da2 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d108      	bne.n	8007d9c <chk_lock+0xa0>
 8007d8a:	4a09      	ldr	r2, [pc, #36]	@ (8007db0 <chk_lock+0xb4>)
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	011b      	lsls	r3, r3, #4
 8007d90:	4413      	add	r3, r2
 8007d92:	330c      	adds	r3, #12
 8007d94:	881b      	ldrh	r3, [r3, #0]
 8007d96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007d9a:	d101      	bne.n	8007da0 <chk_lock+0xa4>
 8007d9c:	2310      	movs	r3, #16
 8007d9e:	e000      	b.n	8007da2 <chk_lock+0xa6>
 8007da0:	2300      	movs	r3, #0
}
 8007da2:	4618      	mov	r0, r3
 8007da4:	3714      	adds	r7, #20
 8007da6:	46bd      	mov	sp, r7
 8007da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dac:	4770      	bx	lr
 8007dae:	bf00      	nop
 8007db0:	200007a8 	.word	0x200007a8

08007db4 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8007db4:	b480      	push	{r7}
 8007db6:	b083      	sub	sp, #12
 8007db8:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007dba:	2300      	movs	r3, #0
 8007dbc:	607b      	str	r3, [r7, #4]
 8007dbe:	e002      	b.n	8007dc6 <enq_lock+0x12>
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	3301      	adds	r3, #1
 8007dc4:	607b      	str	r3, [r7, #4]
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	2b01      	cmp	r3, #1
 8007dca:	d806      	bhi.n	8007dda <enq_lock+0x26>
 8007dcc:	4a09      	ldr	r2, [pc, #36]	@ (8007df4 <enq_lock+0x40>)
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	011b      	lsls	r3, r3, #4
 8007dd2:	4413      	add	r3, r2
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d1f2      	bne.n	8007dc0 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2b02      	cmp	r3, #2
 8007dde:	bf14      	ite	ne
 8007de0:	2301      	movne	r3, #1
 8007de2:	2300      	moveq	r3, #0
 8007de4:	b2db      	uxtb	r3, r3
}
 8007de6:	4618      	mov	r0, r3
 8007de8:	370c      	adds	r7, #12
 8007dea:	46bd      	mov	sp, r7
 8007dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df0:	4770      	bx	lr
 8007df2:	bf00      	nop
 8007df4:	200007a8 	.word	0x200007a8

08007df8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007df8:	b480      	push	{r7}
 8007dfa:	b085      	sub	sp, #20
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	6078      	str	r0, [r7, #4]
 8007e00:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007e02:	2300      	movs	r3, #0
 8007e04:	60fb      	str	r3, [r7, #12]
 8007e06:	e01f      	b.n	8007e48 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8007e08:	4a41      	ldr	r2, [pc, #260]	@ (8007f10 <inc_lock+0x118>)
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	011b      	lsls	r3, r3, #4
 8007e0e:	4413      	add	r3, r2
 8007e10:	681a      	ldr	r2, [r3, #0]
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	429a      	cmp	r2, r3
 8007e18:	d113      	bne.n	8007e42 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8007e1a:	4a3d      	ldr	r2, [pc, #244]	@ (8007f10 <inc_lock+0x118>)
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	011b      	lsls	r3, r3, #4
 8007e20:	4413      	add	r3, r2
 8007e22:	3304      	adds	r3, #4
 8007e24:	681a      	ldr	r2, [r3, #0]
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8007e2a:	429a      	cmp	r2, r3
 8007e2c:	d109      	bne.n	8007e42 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8007e2e:	4a38      	ldr	r2, [pc, #224]	@ (8007f10 <inc_lock+0x118>)
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	011b      	lsls	r3, r3, #4
 8007e34:	4413      	add	r3, r2
 8007e36:	3308      	adds	r3, #8
 8007e38:	681a      	ldr	r2, [r3, #0]
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8007e3e:	429a      	cmp	r2, r3
 8007e40:	d006      	beq.n	8007e50 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	3301      	adds	r3, #1
 8007e46:	60fb      	str	r3, [r7, #12]
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	2b01      	cmp	r3, #1
 8007e4c:	d9dc      	bls.n	8007e08 <inc_lock+0x10>
 8007e4e:	e000      	b.n	8007e52 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8007e50:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	2b02      	cmp	r3, #2
 8007e56:	d132      	bne.n	8007ebe <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007e58:	2300      	movs	r3, #0
 8007e5a:	60fb      	str	r3, [r7, #12]
 8007e5c:	e002      	b.n	8007e64 <inc_lock+0x6c>
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	3301      	adds	r3, #1
 8007e62:	60fb      	str	r3, [r7, #12]
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	2b01      	cmp	r3, #1
 8007e68:	d806      	bhi.n	8007e78 <inc_lock+0x80>
 8007e6a:	4a29      	ldr	r2, [pc, #164]	@ (8007f10 <inc_lock+0x118>)
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	011b      	lsls	r3, r3, #4
 8007e70:	4413      	add	r3, r2
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d1f2      	bne.n	8007e5e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	2b02      	cmp	r3, #2
 8007e7c:	d101      	bne.n	8007e82 <inc_lock+0x8a>
 8007e7e:	2300      	movs	r3, #0
 8007e80:	e040      	b.n	8007f04 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681a      	ldr	r2, [r3, #0]
 8007e86:	4922      	ldr	r1, [pc, #136]	@ (8007f10 <inc_lock+0x118>)
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	011b      	lsls	r3, r3, #4
 8007e8c:	440b      	add	r3, r1
 8007e8e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	689a      	ldr	r2, [r3, #8]
 8007e94:	491e      	ldr	r1, [pc, #120]	@ (8007f10 <inc_lock+0x118>)
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	011b      	lsls	r3, r3, #4
 8007e9a:	440b      	add	r3, r1
 8007e9c:	3304      	adds	r3, #4
 8007e9e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	695a      	ldr	r2, [r3, #20]
 8007ea4:	491a      	ldr	r1, [pc, #104]	@ (8007f10 <inc_lock+0x118>)
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	011b      	lsls	r3, r3, #4
 8007eaa:	440b      	add	r3, r1
 8007eac:	3308      	adds	r3, #8
 8007eae:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8007eb0:	4a17      	ldr	r2, [pc, #92]	@ (8007f10 <inc_lock+0x118>)
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	011b      	lsls	r3, r3, #4
 8007eb6:	4413      	add	r3, r2
 8007eb8:	330c      	adds	r3, #12
 8007eba:	2200      	movs	r2, #0
 8007ebc:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d009      	beq.n	8007ed8 <inc_lock+0xe0>
 8007ec4:	4a12      	ldr	r2, [pc, #72]	@ (8007f10 <inc_lock+0x118>)
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	011b      	lsls	r3, r3, #4
 8007eca:	4413      	add	r3, r2
 8007ecc:	330c      	adds	r3, #12
 8007ece:	881b      	ldrh	r3, [r3, #0]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d001      	beq.n	8007ed8 <inc_lock+0xe0>
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	e015      	b.n	8007f04 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007ed8:	683b      	ldr	r3, [r7, #0]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d108      	bne.n	8007ef0 <inc_lock+0xf8>
 8007ede:	4a0c      	ldr	r2, [pc, #48]	@ (8007f10 <inc_lock+0x118>)
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	011b      	lsls	r3, r3, #4
 8007ee4:	4413      	add	r3, r2
 8007ee6:	330c      	adds	r3, #12
 8007ee8:	881b      	ldrh	r3, [r3, #0]
 8007eea:	3301      	adds	r3, #1
 8007eec:	b29a      	uxth	r2, r3
 8007eee:	e001      	b.n	8007ef4 <inc_lock+0xfc>
 8007ef0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007ef4:	4906      	ldr	r1, [pc, #24]	@ (8007f10 <inc_lock+0x118>)
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	011b      	lsls	r3, r3, #4
 8007efa:	440b      	add	r3, r1
 8007efc:	330c      	adds	r3, #12
 8007efe:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	3301      	adds	r3, #1
}
 8007f04:	4618      	mov	r0, r3
 8007f06:	3714      	adds	r7, #20
 8007f08:	46bd      	mov	sp, r7
 8007f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0e:	4770      	bx	lr
 8007f10:	200007a8 	.word	0x200007a8

08007f14 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8007f14:	b480      	push	{r7}
 8007f16:	b085      	sub	sp, #20
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	3b01      	subs	r3, #1
 8007f20:	607b      	str	r3, [r7, #4]
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	2b01      	cmp	r3, #1
 8007f26:	d825      	bhi.n	8007f74 <dec_lock+0x60>
		n = Files[i].ctr;
 8007f28:	4a17      	ldr	r2, [pc, #92]	@ (8007f88 <dec_lock+0x74>)
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	011b      	lsls	r3, r3, #4
 8007f2e:	4413      	add	r3, r2
 8007f30:	330c      	adds	r3, #12
 8007f32:	881b      	ldrh	r3, [r3, #0]
 8007f34:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8007f36:	89fb      	ldrh	r3, [r7, #14]
 8007f38:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007f3c:	d101      	bne.n	8007f42 <dec_lock+0x2e>
 8007f3e:	2300      	movs	r3, #0
 8007f40:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8007f42:	89fb      	ldrh	r3, [r7, #14]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d002      	beq.n	8007f4e <dec_lock+0x3a>
 8007f48:	89fb      	ldrh	r3, [r7, #14]
 8007f4a:	3b01      	subs	r3, #1
 8007f4c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8007f4e:	4a0e      	ldr	r2, [pc, #56]	@ (8007f88 <dec_lock+0x74>)
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	011b      	lsls	r3, r3, #4
 8007f54:	4413      	add	r3, r2
 8007f56:	330c      	adds	r3, #12
 8007f58:	89fa      	ldrh	r2, [r7, #14]
 8007f5a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8007f5c:	89fb      	ldrh	r3, [r7, #14]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d105      	bne.n	8007f6e <dec_lock+0x5a>
 8007f62:	4a09      	ldr	r2, [pc, #36]	@ (8007f88 <dec_lock+0x74>)
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	011b      	lsls	r3, r3, #4
 8007f68:	4413      	add	r3, r2
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8007f6e:	2300      	movs	r3, #0
 8007f70:	737b      	strb	r3, [r7, #13]
 8007f72:	e001      	b.n	8007f78 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8007f74:	2302      	movs	r3, #2
 8007f76:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8007f78:	7b7b      	ldrb	r3, [r7, #13]
}
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	3714      	adds	r7, #20
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f84:	4770      	bx	lr
 8007f86:	bf00      	nop
 8007f88:	200007a8 	.word	0x200007a8

08007f8c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8007f8c:	b480      	push	{r7}
 8007f8e:	b085      	sub	sp, #20
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8007f94:	2300      	movs	r3, #0
 8007f96:	60fb      	str	r3, [r7, #12]
 8007f98:	e010      	b.n	8007fbc <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8007f9a:	4a0d      	ldr	r2, [pc, #52]	@ (8007fd0 <clear_lock+0x44>)
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	011b      	lsls	r3, r3, #4
 8007fa0:	4413      	add	r3, r2
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	687a      	ldr	r2, [r7, #4]
 8007fa6:	429a      	cmp	r2, r3
 8007fa8:	d105      	bne.n	8007fb6 <clear_lock+0x2a>
 8007faa:	4a09      	ldr	r2, [pc, #36]	@ (8007fd0 <clear_lock+0x44>)
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	011b      	lsls	r3, r3, #4
 8007fb0:	4413      	add	r3, r2
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	3301      	adds	r3, #1
 8007fba:	60fb      	str	r3, [r7, #12]
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	2b01      	cmp	r3, #1
 8007fc0:	d9eb      	bls.n	8007f9a <clear_lock+0xe>
	}
}
 8007fc2:	bf00      	nop
 8007fc4:	bf00      	nop
 8007fc6:	3714      	adds	r7, #20
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fce:	4770      	bx	lr
 8007fd0:	200007a8 	.word	0x200007a8

08007fd4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b086      	sub	sp, #24
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8007fdc:	2300      	movs	r3, #0
 8007fde:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	78db      	ldrb	r3, [r3, #3]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d034      	beq.n	8008052 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fec:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	7858      	ldrb	r0, [r3, #1]
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007ff8:	2301      	movs	r3, #1
 8007ffa:	697a      	ldr	r2, [r7, #20]
 8007ffc:	f7ff fd3e 	bl	8007a7c <disk_write>
 8008000:	4603      	mov	r3, r0
 8008002:	2b00      	cmp	r3, #0
 8008004:	d002      	beq.n	800800c <sync_window+0x38>
			res = FR_DISK_ERR;
 8008006:	2301      	movs	r3, #1
 8008008:	73fb      	strb	r3, [r7, #15]
 800800a:	e022      	b.n	8008052 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2200      	movs	r2, #0
 8008010:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	6a1b      	ldr	r3, [r3, #32]
 8008016:	697a      	ldr	r2, [r7, #20]
 8008018:	1ad2      	subs	r2, r2, r3
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	699b      	ldr	r3, [r3, #24]
 800801e:	429a      	cmp	r2, r3
 8008020:	d217      	bcs.n	8008052 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	789b      	ldrb	r3, [r3, #2]
 8008026:	613b      	str	r3, [r7, #16]
 8008028:	e010      	b.n	800804c <sync_window+0x78>
					wsect += fs->fsize;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	699b      	ldr	r3, [r3, #24]
 800802e:	697a      	ldr	r2, [r7, #20]
 8008030:	4413      	add	r3, r2
 8008032:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	7858      	ldrb	r0, [r3, #1]
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800803e:	2301      	movs	r3, #1
 8008040:	697a      	ldr	r2, [r7, #20]
 8008042:	f7ff fd1b 	bl	8007a7c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008046:	693b      	ldr	r3, [r7, #16]
 8008048:	3b01      	subs	r3, #1
 800804a:	613b      	str	r3, [r7, #16]
 800804c:	693b      	ldr	r3, [r7, #16]
 800804e:	2b01      	cmp	r3, #1
 8008050:	d8eb      	bhi.n	800802a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8008052:	7bfb      	ldrb	r3, [r7, #15]
}
 8008054:	4618      	mov	r0, r3
 8008056:	3718      	adds	r7, #24
 8008058:	46bd      	mov	sp, r7
 800805a:	bd80      	pop	{r7, pc}

0800805c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800805c:	b580      	push	{r7, lr}
 800805e:	b084      	sub	sp, #16
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]
 8008064:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8008066:	2300      	movs	r3, #0
 8008068:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800806e:	683a      	ldr	r2, [r7, #0]
 8008070:	429a      	cmp	r2, r3
 8008072:	d01b      	beq.n	80080ac <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8008074:	6878      	ldr	r0, [r7, #4]
 8008076:	f7ff ffad 	bl	8007fd4 <sync_window>
 800807a:	4603      	mov	r3, r0
 800807c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800807e:	7bfb      	ldrb	r3, [r7, #15]
 8008080:	2b00      	cmp	r3, #0
 8008082:	d113      	bne.n	80080ac <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	7858      	ldrb	r0, [r3, #1]
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800808e:	2301      	movs	r3, #1
 8008090:	683a      	ldr	r2, [r7, #0]
 8008092:	f7ff fcd3 	bl	8007a3c <disk_read>
 8008096:	4603      	mov	r3, r0
 8008098:	2b00      	cmp	r3, #0
 800809a:	d004      	beq.n	80080a6 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800809c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80080a0:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80080a2:	2301      	movs	r3, #1
 80080a4:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	683a      	ldr	r2, [r7, #0]
 80080aa:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 80080ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80080ae:	4618      	mov	r0, r3
 80080b0:	3710      	adds	r7, #16
 80080b2:	46bd      	mov	sp, r7
 80080b4:	bd80      	pop	{r7, pc}
	...

080080b8 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b084      	sub	sp, #16
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80080c0:	6878      	ldr	r0, [r7, #4]
 80080c2:	f7ff ff87 	bl	8007fd4 <sync_window>
 80080c6:	4603      	mov	r3, r0
 80080c8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80080ca:	7bfb      	ldrb	r3, [r7, #15]
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d158      	bne.n	8008182 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	781b      	ldrb	r3, [r3, #0]
 80080d4:	2b03      	cmp	r3, #3
 80080d6:	d148      	bne.n	800816a <sync_fs+0xb2>
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	791b      	ldrb	r3, [r3, #4]
 80080dc:	2b01      	cmp	r3, #1
 80080de:	d144      	bne.n	800816a <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	3330      	adds	r3, #48	@ 0x30
 80080e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80080e8:	2100      	movs	r1, #0
 80080ea:	4618      	mov	r0, r3
 80080ec:	f7ff fda8 	bl	8007c40 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	3330      	adds	r3, #48	@ 0x30
 80080f4:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80080f8:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 80080fc:	4618      	mov	r0, r3
 80080fe:	f7ff fd37 	bl	8007b70 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	3330      	adds	r3, #48	@ 0x30
 8008106:	4921      	ldr	r1, [pc, #132]	@ (800818c <sync_fs+0xd4>)
 8008108:	4618      	mov	r0, r3
 800810a:	f7ff fd4c 	bl	8007ba6 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	3330      	adds	r3, #48	@ 0x30
 8008112:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8008116:	491e      	ldr	r1, [pc, #120]	@ (8008190 <sync_fs+0xd8>)
 8008118:	4618      	mov	r0, r3
 800811a:	f7ff fd44 	bl	8007ba6 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	3330      	adds	r3, #48	@ 0x30
 8008122:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	691b      	ldr	r3, [r3, #16]
 800812a:	4619      	mov	r1, r3
 800812c:	4610      	mov	r0, r2
 800812e:	f7ff fd3a 	bl	8007ba6 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	3330      	adds	r3, #48	@ 0x30
 8008136:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	68db      	ldr	r3, [r3, #12]
 800813e:	4619      	mov	r1, r3
 8008140:	4610      	mov	r0, r2
 8008142:	f7ff fd30 	bl	8007ba6 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	69db      	ldr	r3, [r3, #28]
 800814a:	1c5a      	adds	r2, r3, #1
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	7858      	ldrb	r0, [r3, #1]
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800815e:	2301      	movs	r3, #1
 8008160:	f7ff fc8c 	bl	8007a7c <disk_write>
			fs->fsi_flag = 0;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	2200      	movs	r2, #0
 8008168:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	785b      	ldrb	r3, [r3, #1]
 800816e:	2200      	movs	r2, #0
 8008170:	2100      	movs	r1, #0
 8008172:	4618      	mov	r0, r3
 8008174:	f7ff fca2 	bl	8007abc <disk_ioctl>
 8008178:	4603      	mov	r3, r0
 800817a:	2b00      	cmp	r3, #0
 800817c:	d001      	beq.n	8008182 <sync_fs+0xca>
 800817e:	2301      	movs	r3, #1
 8008180:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8008182:	7bfb      	ldrb	r3, [r7, #15]
}
 8008184:	4618      	mov	r0, r3
 8008186:	3710      	adds	r7, #16
 8008188:	46bd      	mov	sp, r7
 800818a:	bd80      	pop	{r7, pc}
 800818c:	41615252 	.word	0x41615252
 8008190:	61417272 	.word	0x61417272

08008194 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8008194:	b480      	push	{r7}
 8008196:	b083      	sub	sp, #12
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
 800819c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	3b02      	subs	r3, #2
 80081a2:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	695b      	ldr	r3, [r3, #20]
 80081a8:	3b02      	subs	r3, #2
 80081aa:	683a      	ldr	r2, [r7, #0]
 80081ac:	429a      	cmp	r2, r3
 80081ae:	d301      	bcc.n	80081b4 <clust2sect+0x20>
 80081b0:	2300      	movs	r3, #0
 80081b2:	e008      	b.n	80081c6 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	895b      	ldrh	r3, [r3, #10]
 80081b8:	461a      	mov	r2, r3
 80081ba:	683b      	ldr	r3, [r7, #0]
 80081bc:	fb03 f202 	mul.w	r2, r3, r2
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081c4:	4413      	add	r3, r2
}
 80081c6:	4618      	mov	r0, r3
 80081c8:	370c      	adds	r7, #12
 80081ca:	46bd      	mov	sp, r7
 80081cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d0:	4770      	bx	lr

080081d2 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80081d2:	b580      	push	{r7, lr}
 80081d4:	b086      	sub	sp, #24
 80081d6:	af00      	add	r7, sp, #0
 80081d8:	6078      	str	r0, [r7, #4]
 80081da:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	2b01      	cmp	r3, #1
 80081e6:	d904      	bls.n	80081f2 <get_fat+0x20>
 80081e8:	693b      	ldr	r3, [r7, #16]
 80081ea:	695b      	ldr	r3, [r3, #20]
 80081ec:	683a      	ldr	r2, [r7, #0]
 80081ee:	429a      	cmp	r2, r3
 80081f0:	d302      	bcc.n	80081f8 <get_fat+0x26>
		val = 1;	/* Internal error */
 80081f2:	2301      	movs	r3, #1
 80081f4:	617b      	str	r3, [r7, #20]
 80081f6:	e08e      	b.n	8008316 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80081f8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80081fc:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80081fe:	693b      	ldr	r3, [r7, #16]
 8008200:	781b      	ldrb	r3, [r3, #0]
 8008202:	2b03      	cmp	r3, #3
 8008204:	d061      	beq.n	80082ca <get_fat+0xf8>
 8008206:	2b03      	cmp	r3, #3
 8008208:	dc7b      	bgt.n	8008302 <get_fat+0x130>
 800820a:	2b01      	cmp	r3, #1
 800820c:	d002      	beq.n	8008214 <get_fat+0x42>
 800820e:	2b02      	cmp	r3, #2
 8008210:	d041      	beq.n	8008296 <get_fat+0xc4>
 8008212:	e076      	b.n	8008302 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	60fb      	str	r3, [r7, #12]
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	085b      	lsrs	r3, r3, #1
 800821c:	68fa      	ldr	r2, [r7, #12]
 800821e:	4413      	add	r3, r2
 8008220:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008222:	693b      	ldr	r3, [r7, #16]
 8008224:	6a1a      	ldr	r2, [r3, #32]
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	0a5b      	lsrs	r3, r3, #9
 800822a:	4413      	add	r3, r2
 800822c:	4619      	mov	r1, r3
 800822e:	6938      	ldr	r0, [r7, #16]
 8008230:	f7ff ff14 	bl	800805c <move_window>
 8008234:	4603      	mov	r3, r0
 8008236:	2b00      	cmp	r3, #0
 8008238:	d166      	bne.n	8008308 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	1c5a      	adds	r2, r3, #1
 800823e:	60fa      	str	r2, [r7, #12]
 8008240:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008244:	693a      	ldr	r2, [r7, #16]
 8008246:	4413      	add	r3, r2
 8008248:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800824c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800824e:	693b      	ldr	r3, [r7, #16]
 8008250:	6a1a      	ldr	r2, [r3, #32]
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	0a5b      	lsrs	r3, r3, #9
 8008256:	4413      	add	r3, r2
 8008258:	4619      	mov	r1, r3
 800825a:	6938      	ldr	r0, [r7, #16]
 800825c:	f7ff fefe 	bl	800805c <move_window>
 8008260:	4603      	mov	r3, r0
 8008262:	2b00      	cmp	r3, #0
 8008264:	d152      	bne.n	800830c <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800826c:	693a      	ldr	r2, [r7, #16]
 800826e:	4413      	add	r3, r2
 8008270:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008274:	021b      	lsls	r3, r3, #8
 8008276:	68ba      	ldr	r2, [r7, #8]
 8008278:	4313      	orrs	r3, r2
 800827a:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800827c:	683b      	ldr	r3, [r7, #0]
 800827e:	f003 0301 	and.w	r3, r3, #1
 8008282:	2b00      	cmp	r3, #0
 8008284:	d002      	beq.n	800828c <get_fat+0xba>
 8008286:	68bb      	ldr	r3, [r7, #8]
 8008288:	091b      	lsrs	r3, r3, #4
 800828a:	e002      	b.n	8008292 <get_fat+0xc0>
 800828c:	68bb      	ldr	r3, [r7, #8]
 800828e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008292:	617b      	str	r3, [r7, #20]
			break;
 8008294:	e03f      	b.n	8008316 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008296:	693b      	ldr	r3, [r7, #16]
 8008298:	6a1a      	ldr	r2, [r3, #32]
 800829a:	683b      	ldr	r3, [r7, #0]
 800829c:	0a1b      	lsrs	r3, r3, #8
 800829e:	4413      	add	r3, r2
 80082a0:	4619      	mov	r1, r3
 80082a2:	6938      	ldr	r0, [r7, #16]
 80082a4:	f7ff feda 	bl	800805c <move_window>
 80082a8:	4603      	mov	r3, r0
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d130      	bne.n	8008310 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80082ae:	693b      	ldr	r3, [r7, #16]
 80082b0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80082b4:	683b      	ldr	r3, [r7, #0]
 80082b6:	005b      	lsls	r3, r3, #1
 80082b8:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 80082bc:	4413      	add	r3, r2
 80082be:	4618      	mov	r0, r3
 80082c0:	f7ff fc1a 	bl	8007af8 <ld_word>
 80082c4:	4603      	mov	r3, r0
 80082c6:	617b      	str	r3, [r7, #20]
			break;
 80082c8:	e025      	b.n	8008316 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80082ca:	693b      	ldr	r3, [r7, #16]
 80082cc:	6a1a      	ldr	r2, [r3, #32]
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	09db      	lsrs	r3, r3, #7
 80082d2:	4413      	add	r3, r2
 80082d4:	4619      	mov	r1, r3
 80082d6:	6938      	ldr	r0, [r7, #16]
 80082d8:	f7ff fec0 	bl	800805c <move_window>
 80082dc:	4603      	mov	r3, r0
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d118      	bne.n	8008314 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80082e2:	693b      	ldr	r3, [r7, #16]
 80082e4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	009b      	lsls	r3, r3, #2
 80082ec:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80082f0:	4413      	add	r3, r2
 80082f2:	4618      	mov	r0, r3
 80082f4:	f7ff fc19 	bl	8007b2a <ld_dword>
 80082f8:	4603      	mov	r3, r0
 80082fa:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80082fe:	617b      	str	r3, [r7, #20]
			break;
 8008300:	e009      	b.n	8008316 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8008302:	2301      	movs	r3, #1
 8008304:	617b      	str	r3, [r7, #20]
 8008306:	e006      	b.n	8008316 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008308:	bf00      	nop
 800830a:	e004      	b.n	8008316 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800830c:	bf00      	nop
 800830e:	e002      	b.n	8008316 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008310:	bf00      	nop
 8008312:	e000      	b.n	8008316 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008314:	bf00      	nop
		}
	}

	return val;
 8008316:	697b      	ldr	r3, [r7, #20]
}
 8008318:	4618      	mov	r0, r3
 800831a:	3718      	adds	r7, #24
 800831c:	46bd      	mov	sp, r7
 800831e:	bd80      	pop	{r7, pc}

08008320 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8008320:	b590      	push	{r4, r7, lr}
 8008322:	b089      	sub	sp, #36	@ 0x24
 8008324:	af00      	add	r7, sp, #0
 8008326:	60f8      	str	r0, [r7, #12]
 8008328:	60b9      	str	r1, [r7, #8]
 800832a:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800832c:	2302      	movs	r3, #2
 800832e:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8008330:	68bb      	ldr	r3, [r7, #8]
 8008332:	2b01      	cmp	r3, #1
 8008334:	f240 80d9 	bls.w	80084ea <put_fat+0x1ca>
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	695b      	ldr	r3, [r3, #20]
 800833c:	68ba      	ldr	r2, [r7, #8]
 800833e:	429a      	cmp	r2, r3
 8008340:	f080 80d3 	bcs.w	80084ea <put_fat+0x1ca>
		switch (fs->fs_type) {
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	781b      	ldrb	r3, [r3, #0]
 8008348:	2b03      	cmp	r3, #3
 800834a:	f000 8096 	beq.w	800847a <put_fat+0x15a>
 800834e:	2b03      	cmp	r3, #3
 8008350:	f300 80cb 	bgt.w	80084ea <put_fat+0x1ca>
 8008354:	2b01      	cmp	r3, #1
 8008356:	d002      	beq.n	800835e <put_fat+0x3e>
 8008358:	2b02      	cmp	r3, #2
 800835a:	d06e      	beq.n	800843a <put_fat+0x11a>
 800835c:	e0c5      	b.n	80084ea <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800835e:	68bb      	ldr	r3, [r7, #8]
 8008360:	61bb      	str	r3, [r7, #24]
 8008362:	69bb      	ldr	r3, [r7, #24]
 8008364:	085b      	lsrs	r3, r3, #1
 8008366:	69ba      	ldr	r2, [r7, #24]
 8008368:	4413      	add	r3, r2
 800836a:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	6a1a      	ldr	r2, [r3, #32]
 8008370:	69bb      	ldr	r3, [r7, #24]
 8008372:	0a5b      	lsrs	r3, r3, #9
 8008374:	4413      	add	r3, r2
 8008376:	4619      	mov	r1, r3
 8008378:	68f8      	ldr	r0, [r7, #12]
 800837a:	f7ff fe6f 	bl	800805c <move_window>
 800837e:	4603      	mov	r3, r0
 8008380:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008382:	7ffb      	ldrb	r3, [r7, #31]
 8008384:	2b00      	cmp	r3, #0
 8008386:	f040 80a9 	bne.w	80084dc <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008390:	69bb      	ldr	r3, [r7, #24]
 8008392:	1c59      	adds	r1, r3, #1
 8008394:	61b9      	str	r1, [r7, #24]
 8008396:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800839a:	4413      	add	r3, r2
 800839c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800839e:	68bb      	ldr	r3, [r7, #8]
 80083a0:	f003 0301 	and.w	r3, r3, #1
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d00d      	beq.n	80083c4 <put_fat+0xa4>
 80083a8:	697b      	ldr	r3, [r7, #20]
 80083aa:	781b      	ldrb	r3, [r3, #0]
 80083ac:	b25b      	sxtb	r3, r3
 80083ae:	f003 030f 	and.w	r3, r3, #15
 80083b2:	b25a      	sxtb	r2, r3
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	b25b      	sxtb	r3, r3
 80083b8:	011b      	lsls	r3, r3, #4
 80083ba:	b25b      	sxtb	r3, r3
 80083bc:	4313      	orrs	r3, r2
 80083be:	b25b      	sxtb	r3, r3
 80083c0:	b2db      	uxtb	r3, r3
 80083c2:	e001      	b.n	80083c8 <put_fat+0xa8>
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	b2db      	uxtb	r3, r3
 80083c8:	697a      	ldr	r2, [r7, #20]
 80083ca:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	2201      	movs	r2, #1
 80083d0:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	6a1a      	ldr	r2, [r3, #32]
 80083d6:	69bb      	ldr	r3, [r7, #24]
 80083d8:	0a5b      	lsrs	r3, r3, #9
 80083da:	4413      	add	r3, r2
 80083dc:	4619      	mov	r1, r3
 80083de:	68f8      	ldr	r0, [r7, #12]
 80083e0:	f7ff fe3c 	bl	800805c <move_window>
 80083e4:	4603      	mov	r3, r0
 80083e6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80083e8:	7ffb      	ldrb	r3, [r7, #31]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d178      	bne.n	80084e0 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80083f4:	69bb      	ldr	r3, [r7, #24]
 80083f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80083fa:	4413      	add	r3, r2
 80083fc:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80083fe:	68bb      	ldr	r3, [r7, #8]
 8008400:	f003 0301 	and.w	r3, r3, #1
 8008404:	2b00      	cmp	r3, #0
 8008406:	d003      	beq.n	8008410 <put_fat+0xf0>
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	091b      	lsrs	r3, r3, #4
 800840c:	b2db      	uxtb	r3, r3
 800840e:	e00e      	b.n	800842e <put_fat+0x10e>
 8008410:	697b      	ldr	r3, [r7, #20]
 8008412:	781b      	ldrb	r3, [r3, #0]
 8008414:	b25b      	sxtb	r3, r3
 8008416:	f023 030f 	bic.w	r3, r3, #15
 800841a:	b25a      	sxtb	r2, r3
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	0a1b      	lsrs	r3, r3, #8
 8008420:	b25b      	sxtb	r3, r3
 8008422:	f003 030f 	and.w	r3, r3, #15
 8008426:	b25b      	sxtb	r3, r3
 8008428:	4313      	orrs	r3, r2
 800842a:	b25b      	sxtb	r3, r3
 800842c:	b2db      	uxtb	r3, r3
 800842e:	697a      	ldr	r2, [r7, #20]
 8008430:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	2201      	movs	r2, #1
 8008436:	70da      	strb	r2, [r3, #3]
			break;
 8008438:	e057      	b.n	80084ea <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	6a1a      	ldr	r2, [r3, #32]
 800843e:	68bb      	ldr	r3, [r7, #8]
 8008440:	0a1b      	lsrs	r3, r3, #8
 8008442:	4413      	add	r3, r2
 8008444:	4619      	mov	r1, r3
 8008446:	68f8      	ldr	r0, [r7, #12]
 8008448:	f7ff fe08 	bl	800805c <move_window>
 800844c:	4603      	mov	r3, r0
 800844e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008450:	7ffb      	ldrb	r3, [r7, #31]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d146      	bne.n	80084e4 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800845c:	68bb      	ldr	r3, [r7, #8]
 800845e:	005b      	lsls	r3, r3, #1
 8008460:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8008464:	4413      	add	r3, r2
 8008466:	687a      	ldr	r2, [r7, #4]
 8008468:	b292      	uxth	r2, r2
 800846a:	4611      	mov	r1, r2
 800846c:	4618      	mov	r0, r3
 800846e:	f7ff fb7f 	bl	8007b70 <st_word>
			fs->wflag = 1;
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	2201      	movs	r2, #1
 8008476:	70da      	strb	r2, [r3, #3]
			break;
 8008478:	e037      	b.n	80084ea <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	6a1a      	ldr	r2, [r3, #32]
 800847e:	68bb      	ldr	r3, [r7, #8]
 8008480:	09db      	lsrs	r3, r3, #7
 8008482:	4413      	add	r3, r2
 8008484:	4619      	mov	r1, r3
 8008486:	68f8      	ldr	r0, [r7, #12]
 8008488:	f7ff fde8 	bl	800805c <move_window>
 800848c:	4603      	mov	r3, r0
 800848e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008490:	7ffb      	ldrb	r3, [r7, #31]
 8008492:	2b00      	cmp	r3, #0
 8008494:	d128      	bne.n	80084e8 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80084a2:	68bb      	ldr	r3, [r7, #8]
 80084a4:	009b      	lsls	r3, r3, #2
 80084a6:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80084aa:	4413      	add	r3, r2
 80084ac:	4618      	mov	r0, r3
 80084ae:	f7ff fb3c 	bl	8007b2a <ld_dword>
 80084b2:	4603      	mov	r3, r0
 80084b4:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80084b8:	4323      	orrs	r3, r4
 80084ba:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80084c2:	68bb      	ldr	r3, [r7, #8]
 80084c4:	009b      	lsls	r3, r3, #2
 80084c6:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80084ca:	4413      	add	r3, r2
 80084cc:	6879      	ldr	r1, [r7, #4]
 80084ce:	4618      	mov	r0, r3
 80084d0:	f7ff fb69 	bl	8007ba6 <st_dword>
			fs->wflag = 1;
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	2201      	movs	r2, #1
 80084d8:	70da      	strb	r2, [r3, #3]
			break;
 80084da:	e006      	b.n	80084ea <put_fat+0x1ca>
			if (res != FR_OK) break;
 80084dc:	bf00      	nop
 80084de:	e004      	b.n	80084ea <put_fat+0x1ca>
			if (res != FR_OK) break;
 80084e0:	bf00      	nop
 80084e2:	e002      	b.n	80084ea <put_fat+0x1ca>
			if (res != FR_OK) break;
 80084e4:	bf00      	nop
 80084e6:	e000      	b.n	80084ea <put_fat+0x1ca>
			if (res != FR_OK) break;
 80084e8:	bf00      	nop
		}
	}
	return res;
 80084ea:	7ffb      	ldrb	r3, [r7, #31]
}
 80084ec:	4618      	mov	r0, r3
 80084ee:	3724      	adds	r7, #36	@ 0x24
 80084f0:	46bd      	mov	sp, r7
 80084f2:	bd90      	pop	{r4, r7, pc}

080084f4 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80084f4:	b580      	push	{r7, lr}
 80084f6:	b088      	sub	sp, #32
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	60f8      	str	r0, [r7, #12]
 80084fc:	60b9      	str	r1, [r7, #8]
 80084fe:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8008500:	2300      	movs	r3, #0
 8008502:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800850a:	68bb      	ldr	r3, [r7, #8]
 800850c:	2b01      	cmp	r3, #1
 800850e:	d904      	bls.n	800851a <remove_chain+0x26>
 8008510:	69bb      	ldr	r3, [r7, #24]
 8008512:	695b      	ldr	r3, [r3, #20]
 8008514:	68ba      	ldr	r2, [r7, #8]
 8008516:	429a      	cmp	r2, r3
 8008518:	d301      	bcc.n	800851e <remove_chain+0x2a>
 800851a:	2302      	movs	r3, #2
 800851c:	e04b      	b.n	80085b6 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	2b00      	cmp	r3, #0
 8008522:	d00c      	beq.n	800853e <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8008524:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008528:	6879      	ldr	r1, [r7, #4]
 800852a:	69b8      	ldr	r0, [r7, #24]
 800852c:	f7ff fef8 	bl	8008320 <put_fat>
 8008530:	4603      	mov	r3, r0
 8008532:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8008534:	7ffb      	ldrb	r3, [r7, #31]
 8008536:	2b00      	cmp	r3, #0
 8008538:	d001      	beq.n	800853e <remove_chain+0x4a>
 800853a:	7ffb      	ldrb	r3, [r7, #31]
 800853c:	e03b      	b.n	80085b6 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800853e:	68b9      	ldr	r1, [r7, #8]
 8008540:	68f8      	ldr	r0, [r7, #12]
 8008542:	f7ff fe46 	bl	80081d2 <get_fat>
 8008546:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8008548:	697b      	ldr	r3, [r7, #20]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d031      	beq.n	80085b2 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800854e:	697b      	ldr	r3, [r7, #20]
 8008550:	2b01      	cmp	r3, #1
 8008552:	d101      	bne.n	8008558 <remove_chain+0x64>
 8008554:	2302      	movs	r3, #2
 8008556:	e02e      	b.n	80085b6 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8008558:	697b      	ldr	r3, [r7, #20]
 800855a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800855e:	d101      	bne.n	8008564 <remove_chain+0x70>
 8008560:	2301      	movs	r3, #1
 8008562:	e028      	b.n	80085b6 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8008564:	2200      	movs	r2, #0
 8008566:	68b9      	ldr	r1, [r7, #8]
 8008568:	69b8      	ldr	r0, [r7, #24]
 800856a:	f7ff fed9 	bl	8008320 <put_fat>
 800856e:	4603      	mov	r3, r0
 8008570:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8008572:	7ffb      	ldrb	r3, [r7, #31]
 8008574:	2b00      	cmp	r3, #0
 8008576:	d001      	beq.n	800857c <remove_chain+0x88>
 8008578:	7ffb      	ldrb	r3, [r7, #31]
 800857a:	e01c      	b.n	80085b6 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800857c:	69bb      	ldr	r3, [r7, #24]
 800857e:	691a      	ldr	r2, [r3, #16]
 8008580:	69bb      	ldr	r3, [r7, #24]
 8008582:	695b      	ldr	r3, [r3, #20]
 8008584:	3b02      	subs	r3, #2
 8008586:	429a      	cmp	r2, r3
 8008588:	d20b      	bcs.n	80085a2 <remove_chain+0xae>
			fs->free_clst++;
 800858a:	69bb      	ldr	r3, [r7, #24]
 800858c:	691b      	ldr	r3, [r3, #16]
 800858e:	1c5a      	adds	r2, r3, #1
 8008590:	69bb      	ldr	r3, [r7, #24]
 8008592:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8008594:	69bb      	ldr	r3, [r7, #24]
 8008596:	791b      	ldrb	r3, [r3, #4]
 8008598:	f043 0301 	orr.w	r3, r3, #1
 800859c:	b2da      	uxtb	r2, r3
 800859e:	69bb      	ldr	r3, [r7, #24]
 80085a0:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80085a2:	697b      	ldr	r3, [r7, #20]
 80085a4:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80085a6:	69bb      	ldr	r3, [r7, #24]
 80085a8:	695b      	ldr	r3, [r3, #20]
 80085aa:	68ba      	ldr	r2, [r7, #8]
 80085ac:	429a      	cmp	r2, r3
 80085ae:	d3c6      	bcc.n	800853e <remove_chain+0x4a>
 80085b0:	e000      	b.n	80085b4 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80085b2:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80085b4:	2300      	movs	r3, #0
}
 80085b6:	4618      	mov	r0, r3
 80085b8:	3720      	adds	r7, #32
 80085ba:	46bd      	mov	sp, r7
 80085bc:	bd80      	pop	{r7, pc}

080085be <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80085be:	b580      	push	{r7, lr}
 80085c0:	b088      	sub	sp, #32
 80085c2:	af00      	add	r7, sp, #0
 80085c4:	6078      	str	r0, [r7, #4]
 80085c6:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80085ce:	683b      	ldr	r3, [r7, #0]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d10d      	bne.n	80085f0 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80085d4:	693b      	ldr	r3, [r7, #16]
 80085d6:	68db      	ldr	r3, [r3, #12]
 80085d8:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80085da:	69bb      	ldr	r3, [r7, #24]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d004      	beq.n	80085ea <create_chain+0x2c>
 80085e0:	693b      	ldr	r3, [r7, #16]
 80085e2:	695b      	ldr	r3, [r3, #20]
 80085e4:	69ba      	ldr	r2, [r7, #24]
 80085e6:	429a      	cmp	r2, r3
 80085e8:	d31b      	bcc.n	8008622 <create_chain+0x64>
 80085ea:	2301      	movs	r3, #1
 80085ec:	61bb      	str	r3, [r7, #24]
 80085ee:	e018      	b.n	8008622 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80085f0:	6839      	ldr	r1, [r7, #0]
 80085f2:	6878      	ldr	r0, [r7, #4]
 80085f4:	f7ff fded 	bl	80081d2 <get_fat>
 80085f8:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	2b01      	cmp	r3, #1
 80085fe:	d801      	bhi.n	8008604 <create_chain+0x46>
 8008600:	2301      	movs	r3, #1
 8008602:	e070      	b.n	80086e6 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800860a:	d101      	bne.n	8008610 <create_chain+0x52>
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	e06a      	b.n	80086e6 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8008610:	693b      	ldr	r3, [r7, #16]
 8008612:	695b      	ldr	r3, [r3, #20]
 8008614:	68fa      	ldr	r2, [r7, #12]
 8008616:	429a      	cmp	r2, r3
 8008618:	d201      	bcs.n	800861e <create_chain+0x60>
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	e063      	b.n	80086e6 <create_chain+0x128>
		scl = clst;
 800861e:	683b      	ldr	r3, [r7, #0]
 8008620:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8008622:	69bb      	ldr	r3, [r7, #24]
 8008624:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8008626:	69fb      	ldr	r3, [r7, #28]
 8008628:	3301      	adds	r3, #1
 800862a:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800862c:	693b      	ldr	r3, [r7, #16]
 800862e:	695b      	ldr	r3, [r3, #20]
 8008630:	69fa      	ldr	r2, [r7, #28]
 8008632:	429a      	cmp	r2, r3
 8008634:	d307      	bcc.n	8008646 <create_chain+0x88>
				ncl = 2;
 8008636:	2302      	movs	r3, #2
 8008638:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800863a:	69fa      	ldr	r2, [r7, #28]
 800863c:	69bb      	ldr	r3, [r7, #24]
 800863e:	429a      	cmp	r2, r3
 8008640:	d901      	bls.n	8008646 <create_chain+0x88>
 8008642:	2300      	movs	r3, #0
 8008644:	e04f      	b.n	80086e6 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8008646:	69f9      	ldr	r1, [r7, #28]
 8008648:	6878      	ldr	r0, [r7, #4]
 800864a:	f7ff fdc2 	bl	80081d2 <get_fat>
 800864e:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	2b00      	cmp	r3, #0
 8008654:	d00e      	beq.n	8008674 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	2b01      	cmp	r3, #1
 800865a:	d003      	beq.n	8008664 <create_chain+0xa6>
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008662:	d101      	bne.n	8008668 <create_chain+0xaa>
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	e03e      	b.n	80086e6 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8008668:	69fa      	ldr	r2, [r7, #28]
 800866a:	69bb      	ldr	r3, [r7, #24]
 800866c:	429a      	cmp	r2, r3
 800866e:	d1da      	bne.n	8008626 <create_chain+0x68>
 8008670:	2300      	movs	r3, #0
 8008672:	e038      	b.n	80086e6 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8008674:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8008676:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800867a:	69f9      	ldr	r1, [r7, #28]
 800867c:	6938      	ldr	r0, [r7, #16]
 800867e:	f7ff fe4f 	bl	8008320 <put_fat>
 8008682:	4603      	mov	r3, r0
 8008684:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8008686:	7dfb      	ldrb	r3, [r7, #23]
 8008688:	2b00      	cmp	r3, #0
 800868a:	d109      	bne.n	80086a0 <create_chain+0xe2>
 800868c:	683b      	ldr	r3, [r7, #0]
 800868e:	2b00      	cmp	r3, #0
 8008690:	d006      	beq.n	80086a0 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8008692:	69fa      	ldr	r2, [r7, #28]
 8008694:	6839      	ldr	r1, [r7, #0]
 8008696:	6938      	ldr	r0, [r7, #16]
 8008698:	f7ff fe42 	bl	8008320 <put_fat>
 800869c:	4603      	mov	r3, r0
 800869e:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80086a0:	7dfb      	ldrb	r3, [r7, #23]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d116      	bne.n	80086d4 <create_chain+0x116>
		fs->last_clst = ncl;
 80086a6:	693b      	ldr	r3, [r7, #16]
 80086a8:	69fa      	ldr	r2, [r7, #28]
 80086aa:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80086ac:	693b      	ldr	r3, [r7, #16]
 80086ae:	691a      	ldr	r2, [r3, #16]
 80086b0:	693b      	ldr	r3, [r7, #16]
 80086b2:	695b      	ldr	r3, [r3, #20]
 80086b4:	3b02      	subs	r3, #2
 80086b6:	429a      	cmp	r2, r3
 80086b8:	d804      	bhi.n	80086c4 <create_chain+0x106>
 80086ba:	693b      	ldr	r3, [r7, #16]
 80086bc:	691b      	ldr	r3, [r3, #16]
 80086be:	1e5a      	subs	r2, r3, #1
 80086c0:	693b      	ldr	r3, [r7, #16]
 80086c2:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 80086c4:	693b      	ldr	r3, [r7, #16]
 80086c6:	791b      	ldrb	r3, [r3, #4]
 80086c8:	f043 0301 	orr.w	r3, r3, #1
 80086cc:	b2da      	uxtb	r2, r3
 80086ce:	693b      	ldr	r3, [r7, #16]
 80086d0:	711a      	strb	r2, [r3, #4]
 80086d2:	e007      	b.n	80086e4 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80086d4:	7dfb      	ldrb	r3, [r7, #23]
 80086d6:	2b01      	cmp	r3, #1
 80086d8:	d102      	bne.n	80086e0 <create_chain+0x122>
 80086da:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80086de:	e000      	b.n	80086e2 <create_chain+0x124>
 80086e0:	2301      	movs	r3, #1
 80086e2:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80086e4:	69fb      	ldr	r3, [r7, #28]
}
 80086e6:	4618      	mov	r0, r3
 80086e8:	3720      	adds	r7, #32
 80086ea:	46bd      	mov	sp, r7
 80086ec:	bd80      	pop	{r7, pc}

080086ee <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80086ee:	b480      	push	{r7}
 80086f0:	b087      	sub	sp, #28
 80086f2:	af00      	add	r7, sp, #0
 80086f4:	6078      	str	r0, [r7, #4]
 80086f6:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008702:	3304      	adds	r3, #4
 8008704:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8008706:	683b      	ldr	r3, [r7, #0]
 8008708:	0a5b      	lsrs	r3, r3, #9
 800870a:	68fa      	ldr	r2, [r7, #12]
 800870c:	8952      	ldrh	r2, [r2, #10]
 800870e:	fbb3 f3f2 	udiv	r3, r3, r2
 8008712:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008714:	693b      	ldr	r3, [r7, #16]
 8008716:	1d1a      	adds	r2, r3, #4
 8008718:	613a      	str	r2, [r7, #16]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800871e:	68bb      	ldr	r3, [r7, #8]
 8008720:	2b00      	cmp	r3, #0
 8008722:	d101      	bne.n	8008728 <clmt_clust+0x3a>
 8008724:	2300      	movs	r3, #0
 8008726:	e010      	b.n	800874a <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8008728:	697a      	ldr	r2, [r7, #20]
 800872a:	68bb      	ldr	r3, [r7, #8]
 800872c:	429a      	cmp	r2, r3
 800872e:	d307      	bcc.n	8008740 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8008730:	697a      	ldr	r2, [r7, #20]
 8008732:	68bb      	ldr	r3, [r7, #8]
 8008734:	1ad3      	subs	r3, r2, r3
 8008736:	617b      	str	r3, [r7, #20]
 8008738:	693b      	ldr	r3, [r7, #16]
 800873a:	3304      	adds	r3, #4
 800873c:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800873e:	e7e9      	b.n	8008714 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8008740:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8008742:	693b      	ldr	r3, [r7, #16]
 8008744:	681a      	ldr	r2, [r3, #0]
 8008746:	697b      	ldr	r3, [r7, #20]
 8008748:	4413      	add	r3, r2
}
 800874a:	4618      	mov	r0, r3
 800874c:	371c      	adds	r7, #28
 800874e:	46bd      	mov	sp, r7
 8008750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008754:	4770      	bx	lr

08008756 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8008756:	b580      	push	{r7, lr}
 8008758:	b086      	sub	sp, #24
 800875a:	af00      	add	r7, sp, #0
 800875c:	6078      	str	r0, [r7, #4]
 800875e:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800876c:	d204      	bcs.n	8008778 <dir_sdi+0x22>
 800876e:	683b      	ldr	r3, [r7, #0]
 8008770:	f003 031f 	and.w	r3, r3, #31
 8008774:	2b00      	cmp	r3, #0
 8008776:	d001      	beq.n	800877c <dir_sdi+0x26>
		return FR_INT_ERR;
 8008778:	2302      	movs	r3, #2
 800877a:	e063      	b.n	8008844 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	683a      	ldr	r2, [r7, #0]
 8008780:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	689b      	ldr	r3, [r3, #8]
 8008786:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8008788:	697b      	ldr	r3, [r7, #20]
 800878a:	2b00      	cmp	r3, #0
 800878c:	d106      	bne.n	800879c <dir_sdi+0x46>
 800878e:	693b      	ldr	r3, [r7, #16]
 8008790:	781b      	ldrb	r3, [r3, #0]
 8008792:	2b02      	cmp	r3, #2
 8008794:	d902      	bls.n	800879c <dir_sdi+0x46>
		clst = fs->dirbase;
 8008796:	693b      	ldr	r3, [r7, #16]
 8008798:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800879a:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800879c:	697b      	ldr	r3, [r7, #20]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d10c      	bne.n	80087bc <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80087a2:	683b      	ldr	r3, [r7, #0]
 80087a4:	095b      	lsrs	r3, r3, #5
 80087a6:	693a      	ldr	r2, [r7, #16]
 80087a8:	8912      	ldrh	r2, [r2, #8]
 80087aa:	4293      	cmp	r3, r2
 80087ac:	d301      	bcc.n	80087b2 <dir_sdi+0x5c>
 80087ae:	2302      	movs	r3, #2
 80087b0:	e048      	b.n	8008844 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 80087b2:	693b      	ldr	r3, [r7, #16]
 80087b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	61da      	str	r2, [r3, #28]
 80087ba:	e029      	b.n	8008810 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80087bc:	693b      	ldr	r3, [r7, #16]
 80087be:	895b      	ldrh	r3, [r3, #10]
 80087c0:	025b      	lsls	r3, r3, #9
 80087c2:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80087c4:	e019      	b.n	80087fa <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	6979      	ldr	r1, [r7, #20]
 80087ca:	4618      	mov	r0, r3
 80087cc:	f7ff fd01 	bl	80081d2 <get_fat>
 80087d0:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80087d2:	697b      	ldr	r3, [r7, #20]
 80087d4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80087d8:	d101      	bne.n	80087de <dir_sdi+0x88>
 80087da:	2301      	movs	r3, #1
 80087dc:	e032      	b.n	8008844 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80087de:	697b      	ldr	r3, [r7, #20]
 80087e0:	2b01      	cmp	r3, #1
 80087e2:	d904      	bls.n	80087ee <dir_sdi+0x98>
 80087e4:	693b      	ldr	r3, [r7, #16]
 80087e6:	695b      	ldr	r3, [r3, #20]
 80087e8:	697a      	ldr	r2, [r7, #20]
 80087ea:	429a      	cmp	r2, r3
 80087ec:	d301      	bcc.n	80087f2 <dir_sdi+0x9c>
 80087ee:	2302      	movs	r3, #2
 80087f0:	e028      	b.n	8008844 <dir_sdi+0xee>
			ofs -= csz;
 80087f2:	683a      	ldr	r2, [r7, #0]
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	1ad3      	subs	r3, r2, r3
 80087f8:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80087fa:	683a      	ldr	r2, [r7, #0]
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	429a      	cmp	r2, r3
 8008800:	d2e1      	bcs.n	80087c6 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8008802:	6979      	ldr	r1, [r7, #20]
 8008804:	6938      	ldr	r0, [r7, #16]
 8008806:	f7ff fcc5 	bl	8008194 <clust2sect>
 800880a:	4602      	mov	r2, r0
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	697a      	ldr	r2, [r7, #20]
 8008814:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	69db      	ldr	r3, [r3, #28]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d101      	bne.n	8008822 <dir_sdi+0xcc>
 800881e:	2302      	movs	r3, #2
 8008820:	e010      	b.n	8008844 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	69da      	ldr	r2, [r3, #28]
 8008826:	683b      	ldr	r3, [r7, #0]
 8008828:	0a5b      	lsrs	r3, r3, #9
 800882a:	441a      	add	r2, r3
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8008830:	693b      	ldr	r3, [r7, #16]
 8008832:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008836:	683b      	ldr	r3, [r7, #0]
 8008838:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800883c:	441a      	add	r2, r3
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008842:	2300      	movs	r3, #0
}
 8008844:	4618      	mov	r0, r3
 8008846:	3718      	adds	r7, #24
 8008848:	46bd      	mov	sp, r7
 800884a:	bd80      	pop	{r7, pc}

0800884c <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800884c:	b580      	push	{r7, lr}
 800884e:	b086      	sub	sp, #24
 8008850:	af00      	add	r7, sp, #0
 8008852:	6078      	str	r0, [r7, #4]
 8008854:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	695b      	ldr	r3, [r3, #20]
 8008860:	3320      	adds	r3, #32
 8008862:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	69db      	ldr	r3, [r3, #28]
 8008868:	2b00      	cmp	r3, #0
 800886a:	d003      	beq.n	8008874 <dir_next+0x28>
 800886c:	68bb      	ldr	r3, [r7, #8]
 800886e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008872:	d301      	bcc.n	8008878 <dir_next+0x2c>
 8008874:	2304      	movs	r3, #4
 8008876:	e0aa      	b.n	80089ce <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8008878:	68bb      	ldr	r3, [r7, #8]
 800887a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800887e:	2b00      	cmp	r3, #0
 8008880:	f040 8098 	bne.w	80089b4 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	69db      	ldr	r3, [r3, #28]
 8008888:	1c5a      	adds	r2, r3, #1
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	699b      	ldr	r3, [r3, #24]
 8008892:	2b00      	cmp	r3, #0
 8008894:	d10b      	bne.n	80088ae <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8008896:	68bb      	ldr	r3, [r7, #8]
 8008898:	095b      	lsrs	r3, r3, #5
 800889a:	68fa      	ldr	r2, [r7, #12]
 800889c:	8912      	ldrh	r2, [r2, #8]
 800889e:	4293      	cmp	r3, r2
 80088a0:	f0c0 8088 	bcc.w	80089b4 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2200      	movs	r2, #0
 80088a8:	61da      	str	r2, [r3, #28]
 80088aa:	2304      	movs	r3, #4
 80088ac:	e08f      	b.n	80089ce <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80088ae:	68bb      	ldr	r3, [r7, #8]
 80088b0:	0a5b      	lsrs	r3, r3, #9
 80088b2:	68fa      	ldr	r2, [r7, #12]
 80088b4:	8952      	ldrh	r2, [r2, #10]
 80088b6:	3a01      	subs	r2, #1
 80088b8:	4013      	ands	r3, r2
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d17a      	bne.n	80089b4 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80088be:	687a      	ldr	r2, [r7, #4]
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	699b      	ldr	r3, [r3, #24]
 80088c4:	4619      	mov	r1, r3
 80088c6:	4610      	mov	r0, r2
 80088c8:	f7ff fc83 	bl	80081d2 <get_fat>
 80088cc:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80088ce:	697b      	ldr	r3, [r7, #20]
 80088d0:	2b01      	cmp	r3, #1
 80088d2:	d801      	bhi.n	80088d8 <dir_next+0x8c>
 80088d4:	2302      	movs	r3, #2
 80088d6:	e07a      	b.n	80089ce <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80088d8:	697b      	ldr	r3, [r7, #20]
 80088da:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80088de:	d101      	bne.n	80088e4 <dir_next+0x98>
 80088e0:	2301      	movs	r3, #1
 80088e2:	e074      	b.n	80089ce <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	695b      	ldr	r3, [r3, #20]
 80088e8:	697a      	ldr	r2, [r7, #20]
 80088ea:	429a      	cmp	r2, r3
 80088ec:	d358      	bcc.n	80089a0 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80088ee:	683b      	ldr	r3, [r7, #0]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d104      	bne.n	80088fe <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2200      	movs	r2, #0
 80088f8:	61da      	str	r2, [r3, #28]
 80088fa:	2304      	movs	r3, #4
 80088fc:	e067      	b.n	80089ce <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80088fe:	687a      	ldr	r2, [r7, #4]
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	699b      	ldr	r3, [r3, #24]
 8008904:	4619      	mov	r1, r3
 8008906:	4610      	mov	r0, r2
 8008908:	f7ff fe59 	bl	80085be <create_chain>
 800890c:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800890e:	697b      	ldr	r3, [r7, #20]
 8008910:	2b00      	cmp	r3, #0
 8008912:	d101      	bne.n	8008918 <dir_next+0xcc>
 8008914:	2307      	movs	r3, #7
 8008916:	e05a      	b.n	80089ce <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8008918:	697b      	ldr	r3, [r7, #20]
 800891a:	2b01      	cmp	r3, #1
 800891c:	d101      	bne.n	8008922 <dir_next+0xd6>
 800891e:	2302      	movs	r3, #2
 8008920:	e055      	b.n	80089ce <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008922:	697b      	ldr	r3, [r7, #20]
 8008924:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008928:	d101      	bne.n	800892e <dir_next+0xe2>
 800892a:	2301      	movs	r3, #1
 800892c:	e04f      	b.n	80089ce <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800892e:	68f8      	ldr	r0, [r7, #12]
 8008930:	f7ff fb50 	bl	8007fd4 <sync_window>
 8008934:	4603      	mov	r3, r0
 8008936:	2b00      	cmp	r3, #0
 8008938:	d001      	beq.n	800893e <dir_next+0xf2>
 800893a:	2301      	movs	r3, #1
 800893c:	e047      	b.n	80089ce <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	3330      	adds	r3, #48	@ 0x30
 8008942:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008946:	2100      	movs	r1, #0
 8008948:	4618      	mov	r0, r3
 800894a:	f7ff f979 	bl	8007c40 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800894e:	2300      	movs	r3, #0
 8008950:	613b      	str	r3, [r7, #16]
 8008952:	6979      	ldr	r1, [r7, #20]
 8008954:	68f8      	ldr	r0, [r7, #12]
 8008956:	f7ff fc1d 	bl	8008194 <clust2sect>
 800895a:	4602      	mov	r2, r0
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8008960:	e012      	b.n	8008988 <dir_next+0x13c>
						fs->wflag = 1;
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	2201      	movs	r2, #1
 8008966:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8008968:	68f8      	ldr	r0, [r7, #12]
 800896a:	f7ff fb33 	bl	8007fd4 <sync_window>
 800896e:	4603      	mov	r3, r0
 8008970:	2b00      	cmp	r3, #0
 8008972:	d001      	beq.n	8008978 <dir_next+0x12c>
 8008974:	2301      	movs	r3, #1
 8008976:	e02a      	b.n	80089ce <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008978:	693b      	ldr	r3, [r7, #16]
 800897a:	3301      	adds	r3, #1
 800897c:	613b      	str	r3, [r7, #16]
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008982:	1c5a      	adds	r2, r3, #1
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	62da      	str	r2, [r3, #44]	@ 0x2c
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	895b      	ldrh	r3, [r3, #10]
 800898c:	461a      	mov	r2, r3
 800898e:	693b      	ldr	r3, [r7, #16]
 8008990:	4293      	cmp	r3, r2
 8008992:	d3e6      	bcc.n	8008962 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008998:	693b      	ldr	r3, [r7, #16]
 800899a:	1ad2      	subs	r2, r2, r3
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	697a      	ldr	r2, [r7, #20]
 80089a4:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80089a6:	6979      	ldr	r1, [r7, #20]
 80089a8:	68f8      	ldr	r0, [r7, #12]
 80089aa:	f7ff fbf3 	bl	8008194 <clust2sect>
 80089ae:	4602      	mov	r2, r0
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	68ba      	ldr	r2, [r7, #8]
 80089b8:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80089c0:	68bb      	ldr	r3, [r7, #8]
 80089c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80089c6:	441a      	add	r2, r3
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80089cc:	2300      	movs	r3, #0
}
 80089ce:	4618      	mov	r0, r3
 80089d0:	3718      	adds	r7, #24
 80089d2:	46bd      	mov	sp, r7
 80089d4:	bd80      	pop	{r7, pc}

080089d6 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80089d6:	b580      	push	{r7, lr}
 80089d8:	b086      	sub	sp, #24
 80089da:	af00      	add	r7, sp, #0
 80089dc:	6078      	str	r0, [r7, #4]
 80089de:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80089e6:	2100      	movs	r1, #0
 80089e8:	6878      	ldr	r0, [r7, #4]
 80089ea:	f7ff feb4 	bl	8008756 <dir_sdi>
 80089ee:	4603      	mov	r3, r0
 80089f0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80089f2:	7dfb      	ldrb	r3, [r7, #23]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d12b      	bne.n	8008a50 <dir_alloc+0x7a>
		n = 0;
 80089f8:	2300      	movs	r3, #0
 80089fa:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	69db      	ldr	r3, [r3, #28]
 8008a00:	4619      	mov	r1, r3
 8008a02:	68f8      	ldr	r0, [r7, #12]
 8008a04:	f7ff fb2a 	bl	800805c <move_window>
 8008a08:	4603      	mov	r3, r0
 8008a0a:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008a0c:	7dfb      	ldrb	r3, [r7, #23]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d11d      	bne.n	8008a4e <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	6a1b      	ldr	r3, [r3, #32]
 8008a16:	781b      	ldrb	r3, [r3, #0]
 8008a18:	2be5      	cmp	r3, #229	@ 0xe5
 8008a1a:	d004      	beq.n	8008a26 <dir_alloc+0x50>
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	6a1b      	ldr	r3, [r3, #32]
 8008a20:	781b      	ldrb	r3, [r3, #0]
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d107      	bne.n	8008a36 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8008a26:	693b      	ldr	r3, [r7, #16]
 8008a28:	3301      	adds	r3, #1
 8008a2a:	613b      	str	r3, [r7, #16]
 8008a2c:	693a      	ldr	r2, [r7, #16]
 8008a2e:	683b      	ldr	r3, [r7, #0]
 8008a30:	429a      	cmp	r2, r3
 8008a32:	d102      	bne.n	8008a3a <dir_alloc+0x64>
 8008a34:	e00c      	b.n	8008a50 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8008a36:	2300      	movs	r3, #0
 8008a38:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8008a3a:	2101      	movs	r1, #1
 8008a3c:	6878      	ldr	r0, [r7, #4]
 8008a3e:	f7ff ff05 	bl	800884c <dir_next>
 8008a42:	4603      	mov	r3, r0
 8008a44:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8008a46:	7dfb      	ldrb	r3, [r7, #23]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d0d7      	beq.n	80089fc <dir_alloc+0x26>
 8008a4c:	e000      	b.n	8008a50 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8008a4e:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8008a50:	7dfb      	ldrb	r3, [r7, #23]
 8008a52:	2b04      	cmp	r3, #4
 8008a54:	d101      	bne.n	8008a5a <dir_alloc+0x84>
 8008a56:	2307      	movs	r3, #7
 8008a58:	75fb      	strb	r3, [r7, #23]
	return res;
 8008a5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a5c:	4618      	mov	r0, r3
 8008a5e:	3718      	adds	r7, #24
 8008a60:	46bd      	mov	sp, r7
 8008a62:	bd80      	pop	{r7, pc}

08008a64 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8008a64:	b580      	push	{r7, lr}
 8008a66:	b084      	sub	sp, #16
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	6078      	str	r0, [r7, #4]
 8008a6c:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	331a      	adds	r3, #26
 8008a72:	4618      	mov	r0, r3
 8008a74:	f7ff f840 	bl	8007af8 <ld_word>
 8008a78:	4603      	mov	r3, r0
 8008a7a:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	781b      	ldrb	r3, [r3, #0]
 8008a80:	2b03      	cmp	r3, #3
 8008a82:	d109      	bne.n	8008a98 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8008a84:	683b      	ldr	r3, [r7, #0]
 8008a86:	3314      	adds	r3, #20
 8008a88:	4618      	mov	r0, r3
 8008a8a:	f7ff f835 	bl	8007af8 <ld_word>
 8008a8e:	4603      	mov	r3, r0
 8008a90:	041b      	lsls	r3, r3, #16
 8008a92:	68fa      	ldr	r2, [r7, #12]
 8008a94:	4313      	orrs	r3, r2
 8008a96:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8008a98:	68fb      	ldr	r3, [r7, #12]
}
 8008a9a:	4618      	mov	r0, r3
 8008a9c:	3710      	adds	r7, #16
 8008a9e:	46bd      	mov	sp, r7
 8008aa0:	bd80      	pop	{r7, pc}

08008aa2 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8008aa2:	b580      	push	{r7, lr}
 8008aa4:	b084      	sub	sp, #16
 8008aa6:	af00      	add	r7, sp, #0
 8008aa8:	60f8      	str	r0, [r7, #12]
 8008aaa:	60b9      	str	r1, [r7, #8]
 8008aac:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8008aae:	68bb      	ldr	r3, [r7, #8]
 8008ab0:	331a      	adds	r3, #26
 8008ab2:	687a      	ldr	r2, [r7, #4]
 8008ab4:	b292      	uxth	r2, r2
 8008ab6:	4611      	mov	r1, r2
 8008ab8:	4618      	mov	r0, r3
 8008aba:	f7ff f859 	bl	8007b70 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	781b      	ldrb	r3, [r3, #0]
 8008ac2:	2b03      	cmp	r3, #3
 8008ac4:	d109      	bne.n	8008ada <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8008ac6:	68bb      	ldr	r3, [r7, #8]
 8008ac8:	f103 0214 	add.w	r2, r3, #20
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	0c1b      	lsrs	r3, r3, #16
 8008ad0:	b29b      	uxth	r3, r3
 8008ad2:	4619      	mov	r1, r3
 8008ad4:	4610      	mov	r0, r2
 8008ad6:	f7ff f84b 	bl	8007b70 <st_word>
	}
}
 8008ada:	bf00      	nop
 8008adc:	3710      	adds	r7, #16
 8008ade:	46bd      	mov	sp, r7
 8008ae0:	bd80      	pop	{r7, pc}

08008ae2 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8008ae2:	b580      	push	{r7, lr}
 8008ae4:	b086      	sub	sp, #24
 8008ae6:	af00      	add	r7, sp, #0
 8008ae8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8008af0:	2100      	movs	r1, #0
 8008af2:	6878      	ldr	r0, [r7, #4]
 8008af4:	f7ff fe2f 	bl	8008756 <dir_sdi>
 8008af8:	4603      	mov	r3, r0
 8008afa:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8008afc:	7dfb      	ldrb	r3, [r7, #23]
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d001      	beq.n	8008b06 <dir_find+0x24>
 8008b02:	7dfb      	ldrb	r3, [r7, #23]
 8008b04:	e03e      	b.n	8008b84 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	69db      	ldr	r3, [r3, #28]
 8008b0a:	4619      	mov	r1, r3
 8008b0c:	6938      	ldr	r0, [r7, #16]
 8008b0e:	f7ff faa5 	bl	800805c <move_window>
 8008b12:	4603      	mov	r3, r0
 8008b14:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8008b16:	7dfb      	ldrb	r3, [r7, #23]
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d12f      	bne.n	8008b7c <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	6a1b      	ldr	r3, [r3, #32]
 8008b20:	781b      	ldrb	r3, [r3, #0]
 8008b22:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8008b24:	7bfb      	ldrb	r3, [r7, #15]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d102      	bne.n	8008b30 <dir_find+0x4e>
 8008b2a:	2304      	movs	r3, #4
 8008b2c:	75fb      	strb	r3, [r7, #23]
 8008b2e:	e028      	b.n	8008b82 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	6a1b      	ldr	r3, [r3, #32]
 8008b34:	330b      	adds	r3, #11
 8008b36:	781b      	ldrb	r3, [r3, #0]
 8008b38:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008b3c:	b2da      	uxtb	r2, r3
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	6a1b      	ldr	r3, [r3, #32]
 8008b46:	330b      	adds	r3, #11
 8008b48:	781b      	ldrb	r3, [r3, #0]
 8008b4a:	f003 0308 	and.w	r3, r3, #8
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d10a      	bne.n	8008b68 <dir_find+0x86>
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	6a18      	ldr	r0, [r3, #32]
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	3324      	adds	r3, #36	@ 0x24
 8008b5a:	220b      	movs	r2, #11
 8008b5c:	4619      	mov	r1, r3
 8008b5e:	f7ff f88a 	bl	8007c76 <mem_cmp>
 8008b62:	4603      	mov	r3, r0
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d00b      	beq.n	8008b80 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8008b68:	2100      	movs	r1, #0
 8008b6a:	6878      	ldr	r0, [r7, #4]
 8008b6c:	f7ff fe6e 	bl	800884c <dir_next>
 8008b70:	4603      	mov	r3, r0
 8008b72:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8008b74:	7dfb      	ldrb	r3, [r7, #23]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d0c5      	beq.n	8008b06 <dir_find+0x24>
 8008b7a:	e002      	b.n	8008b82 <dir_find+0xa0>
		if (res != FR_OK) break;
 8008b7c:	bf00      	nop
 8008b7e:	e000      	b.n	8008b82 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008b80:	bf00      	nop

	return res;
 8008b82:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b84:	4618      	mov	r0, r3
 8008b86:	3718      	adds	r7, #24
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	bd80      	pop	{r7, pc}

08008b8c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	b084      	sub	sp, #16
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8008b9a:	2101      	movs	r1, #1
 8008b9c:	6878      	ldr	r0, [r7, #4]
 8008b9e:	f7ff ff1a 	bl	80089d6 <dir_alloc>
 8008ba2:	4603      	mov	r3, r0
 8008ba4:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8008ba6:	7bfb      	ldrb	r3, [r7, #15]
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d11c      	bne.n	8008be6 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	69db      	ldr	r3, [r3, #28]
 8008bb0:	4619      	mov	r1, r3
 8008bb2:	68b8      	ldr	r0, [r7, #8]
 8008bb4:	f7ff fa52 	bl	800805c <move_window>
 8008bb8:	4603      	mov	r3, r0
 8008bba:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8008bbc:	7bfb      	ldrb	r3, [r7, #15]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d111      	bne.n	8008be6 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	6a1b      	ldr	r3, [r3, #32]
 8008bc6:	2220      	movs	r2, #32
 8008bc8:	2100      	movs	r1, #0
 8008bca:	4618      	mov	r0, r3
 8008bcc:	f7ff f838 	bl	8007c40 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	6a18      	ldr	r0, [r3, #32]
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	3324      	adds	r3, #36	@ 0x24
 8008bd8:	220b      	movs	r2, #11
 8008bda:	4619      	mov	r1, r3
 8008bdc:	f7ff f80f 	bl	8007bfe <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8008be0:	68bb      	ldr	r3, [r7, #8]
 8008be2:	2201      	movs	r2, #1
 8008be4:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8008be6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008be8:	4618      	mov	r0, r3
 8008bea:	3710      	adds	r7, #16
 8008bec:	46bd      	mov	sp, r7
 8008bee:	bd80      	pop	{r7, pc}

08008bf0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8008bf0:	b580      	push	{r7, lr}
 8008bf2:	b088      	sub	sp, #32
 8008bf4:	af00      	add	r7, sp, #0
 8008bf6:	6078      	str	r0, [r7, #4]
 8008bf8:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8008bfa:	683b      	ldr	r3, [r7, #0]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	60fb      	str	r3, [r7, #12]
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	3324      	adds	r3, #36	@ 0x24
 8008c04:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8008c06:	220b      	movs	r2, #11
 8008c08:	2120      	movs	r1, #32
 8008c0a:	68b8      	ldr	r0, [r7, #8]
 8008c0c:	f7ff f818 	bl	8007c40 <mem_set>
	si = i = 0; ni = 8;
 8008c10:	2300      	movs	r3, #0
 8008c12:	613b      	str	r3, [r7, #16]
 8008c14:	693b      	ldr	r3, [r7, #16]
 8008c16:	61fb      	str	r3, [r7, #28]
 8008c18:	2308      	movs	r3, #8
 8008c1a:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8008c1c:	69fb      	ldr	r3, [r7, #28]
 8008c1e:	1c5a      	adds	r2, r3, #1
 8008c20:	61fa      	str	r2, [r7, #28]
 8008c22:	68fa      	ldr	r2, [r7, #12]
 8008c24:	4413      	add	r3, r2
 8008c26:	781b      	ldrb	r3, [r3, #0]
 8008c28:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008c2a:	7efb      	ldrb	r3, [r7, #27]
 8008c2c:	2b20      	cmp	r3, #32
 8008c2e:	d94e      	bls.n	8008cce <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8008c30:	7efb      	ldrb	r3, [r7, #27]
 8008c32:	2b2f      	cmp	r3, #47	@ 0x2f
 8008c34:	d006      	beq.n	8008c44 <create_name+0x54>
 8008c36:	7efb      	ldrb	r3, [r7, #27]
 8008c38:	2b5c      	cmp	r3, #92	@ 0x5c
 8008c3a:	d110      	bne.n	8008c5e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8008c3c:	e002      	b.n	8008c44 <create_name+0x54>
 8008c3e:	69fb      	ldr	r3, [r7, #28]
 8008c40:	3301      	adds	r3, #1
 8008c42:	61fb      	str	r3, [r7, #28]
 8008c44:	68fa      	ldr	r2, [r7, #12]
 8008c46:	69fb      	ldr	r3, [r7, #28]
 8008c48:	4413      	add	r3, r2
 8008c4a:	781b      	ldrb	r3, [r3, #0]
 8008c4c:	2b2f      	cmp	r3, #47	@ 0x2f
 8008c4e:	d0f6      	beq.n	8008c3e <create_name+0x4e>
 8008c50:	68fa      	ldr	r2, [r7, #12]
 8008c52:	69fb      	ldr	r3, [r7, #28]
 8008c54:	4413      	add	r3, r2
 8008c56:	781b      	ldrb	r3, [r3, #0]
 8008c58:	2b5c      	cmp	r3, #92	@ 0x5c
 8008c5a:	d0f0      	beq.n	8008c3e <create_name+0x4e>
			break;
 8008c5c:	e038      	b.n	8008cd0 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8008c5e:	7efb      	ldrb	r3, [r7, #27]
 8008c60:	2b2e      	cmp	r3, #46	@ 0x2e
 8008c62:	d003      	beq.n	8008c6c <create_name+0x7c>
 8008c64:	693a      	ldr	r2, [r7, #16]
 8008c66:	697b      	ldr	r3, [r7, #20]
 8008c68:	429a      	cmp	r2, r3
 8008c6a:	d30c      	bcc.n	8008c86 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8008c6c:	697b      	ldr	r3, [r7, #20]
 8008c6e:	2b0b      	cmp	r3, #11
 8008c70:	d002      	beq.n	8008c78 <create_name+0x88>
 8008c72:	7efb      	ldrb	r3, [r7, #27]
 8008c74:	2b2e      	cmp	r3, #46	@ 0x2e
 8008c76:	d001      	beq.n	8008c7c <create_name+0x8c>
 8008c78:	2306      	movs	r3, #6
 8008c7a:	e044      	b.n	8008d06 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8008c7c:	2308      	movs	r3, #8
 8008c7e:	613b      	str	r3, [r7, #16]
 8008c80:	230b      	movs	r3, #11
 8008c82:	617b      	str	r3, [r7, #20]
			continue;
 8008c84:	e022      	b.n	8008ccc <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8008c86:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	da04      	bge.n	8008c98 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8008c8e:	7efb      	ldrb	r3, [r7, #27]
 8008c90:	3b80      	subs	r3, #128	@ 0x80
 8008c92:	4a1f      	ldr	r2, [pc, #124]	@ (8008d10 <create_name+0x120>)
 8008c94:	5cd3      	ldrb	r3, [r2, r3]
 8008c96:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8008c98:	7efb      	ldrb	r3, [r7, #27]
 8008c9a:	4619      	mov	r1, r3
 8008c9c:	481d      	ldr	r0, [pc, #116]	@ (8008d14 <create_name+0x124>)
 8008c9e:	f7ff f811 	bl	8007cc4 <chk_chr>
 8008ca2:	4603      	mov	r3, r0
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d001      	beq.n	8008cac <create_name+0xbc>
 8008ca8:	2306      	movs	r3, #6
 8008caa:	e02c      	b.n	8008d06 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8008cac:	7efb      	ldrb	r3, [r7, #27]
 8008cae:	2b60      	cmp	r3, #96	@ 0x60
 8008cb0:	d905      	bls.n	8008cbe <create_name+0xce>
 8008cb2:	7efb      	ldrb	r3, [r7, #27]
 8008cb4:	2b7a      	cmp	r3, #122	@ 0x7a
 8008cb6:	d802      	bhi.n	8008cbe <create_name+0xce>
 8008cb8:	7efb      	ldrb	r3, [r7, #27]
 8008cba:	3b20      	subs	r3, #32
 8008cbc:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8008cbe:	693b      	ldr	r3, [r7, #16]
 8008cc0:	1c5a      	adds	r2, r3, #1
 8008cc2:	613a      	str	r2, [r7, #16]
 8008cc4:	68ba      	ldr	r2, [r7, #8]
 8008cc6:	4413      	add	r3, r2
 8008cc8:	7efa      	ldrb	r2, [r7, #27]
 8008cca:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8008ccc:	e7a6      	b.n	8008c1c <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008cce:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8008cd0:	68fa      	ldr	r2, [r7, #12]
 8008cd2:	69fb      	ldr	r3, [r7, #28]
 8008cd4:	441a      	add	r2, r3
 8008cd6:	683b      	ldr	r3, [r7, #0]
 8008cd8:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8008cda:	693b      	ldr	r3, [r7, #16]
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d101      	bne.n	8008ce4 <create_name+0xf4>
 8008ce0:	2306      	movs	r3, #6
 8008ce2:	e010      	b.n	8008d06 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8008ce4:	68bb      	ldr	r3, [r7, #8]
 8008ce6:	781b      	ldrb	r3, [r3, #0]
 8008ce8:	2be5      	cmp	r3, #229	@ 0xe5
 8008cea:	d102      	bne.n	8008cf2 <create_name+0x102>
 8008cec:	68bb      	ldr	r3, [r7, #8]
 8008cee:	2205      	movs	r2, #5
 8008cf0:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8008cf2:	7efb      	ldrb	r3, [r7, #27]
 8008cf4:	2b20      	cmp	r3, #32
 8008cf6:	d801      	bhi.n	8008cfc <create_name+0x10c>
 8008cf8:	2204      	movs	r2, #4
 8008cfa:	e000      	b.n	8008cfe <create_name+0x10e>
 8008cfc:	2200      	movs	r2, #0
 8008cfe:	68bb      	ldr	r3, [r7, #8]
 8008d00:	330b      	adds	r3, #11
 8008d02:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8008d04:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8008d06:	4618      	mov	r0, r3
 8008d08:	3720      	adds	r7, #32
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	bd80      	pop	{r7, pc}
 8008d0e:	bf00      	nop
 8008d10:	0800df4c 	.word	0x0800df4c
 8008d14:	0800deb0 	.word	0x0800deb0

08008d18 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8008d18:	b580      	push	{r7, lr}
 8008d1a:	b086      	sub	sp, #24
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	6078      	str	r0, [r7, #4]
 8008d20:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8008d26:	693b      	ldr	r3, [r7, #16]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8008d2c:	e002      	b.n	8008d34 <follow_path+0x1c>
 8008d2e:	683b      	ldr	r3, [r7, #0]
 8008d30:	3301      	adds	r3, #1
 8008d32:	603b      	str	r3, [r7, #0]
 8008d34:	683b      	ldr	r3, [r7, #0]
 8008d36:	781b      	ldrb	r3, [r3, #0]
 8008d38:	2b2f      	cmp	r3, #47	@ 0x2f
 8008d3a:	d0f8      	beq.n	8008d2e <follow_path+0x16>
 8008d3c:	683b      	ldr	r3, [r7, #0]
 8008d3e:	781b      	ldrb	r3, [r3, #0]
 8008d40:	2b5c      	cmp	r3, #92	@ 0x5c
 8008d42:	d0f4      	beq.n	8008d2e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8008d44:	693b      	ldr	r3, [r7, #16]
 8008d46:	2200      	movs	r2, #0
 8008d48:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8008d4a:	683b      	ldr	r3, [r7, #0]
 8008d4c:	781b      	ldrb	r3, [r3, #0]
 8008d4e:	2b1f      	cmp	r3, #31
 8008d50:	d80a      	bhi.n	8008d68 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	2280      	movs	r2, #128	@ 0x80
 8008d56:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8008d5a:	2100      	movs	r1, #0
 8008d5c:	6878      	ldr	r0, [r7, #4]
 8008d5e:	f7ff fcfa 	bl	8008756 <dir_sdi>
 8008d62:	4603      	mov	r3, r0
 8008d64:	75fb      	strb	r3, [r7, #23]
 8008d66:	e043      	b.n	8008df0 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008d68:	463b      	mov	r3, r7
 8008d6a:	4619      	mov	r1, r3
 8008d6c:	6878      	ldr	r0, [r7, #4]
 8008d6e:	f7ff ff3f 	bl	8008bf0 <create_name>
 8008d72:	4603      	mov	r3, r0
 8008d74:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008d76:	7dfb      	ldrb	r3, [r7, #23]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d134      	bne.n	8008de6 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8008d7c:	6878      	ldr	r0, [r7, #4]
 8008d7e:	f7ff feb0 	bl	8008ae2 <dir_find>
 8008d82:	4603      	mov	r3, r0
 8008d84:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8008d8c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8008d8e:	7dfb      	ldrb	r3, [r7, #23]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d00a      	beq.n	8008daa <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8008d94:	7dfb      	ldrb	r3, [r7, #23]
 8008d96:	2b04      	cmp	r3, #4
 8008d98:	d127      	bne.n	8008dea <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8008d9a:	7afb      	ldrb	r3, [r7, #11]
 8008d9c:	f003 0304 	and.w	r3, r3, #4
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d122      	bne.n	8008dea <follow_path+0xd2>
 8008da4:	2305      	movs	r3, #5
 8008da6:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8008da8:	e01f      	b.n	8008dea <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008daa:	7afb      	ldrb	r3, [r7, #11]
 8008dac:	f003 0304 	and.w	r3, r3, #4
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d11c      	bne.n	8008dee <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8008db4:	693b      	ldr	r3, [r7, #16]
 8008db6:	799b      	ldrb	r3, [r3, #6]
 8008db8:	f003 0310 	and.w	r3, r3, #16
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d102      	bne.n	8008dc6 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8008dc0:	2305      	movs	r3, #5
 8008dc2:	75fb      	strb	r3, [r7, #23]
 8008dc4:	e014      	b.n	8008df0 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	695b      	ldr	r3, [r3, #20]
 8008dd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008dd4:	4413      	add	r3, r2
 8008dd6:	4619      	mov	r1, r3
 8008dd8:	68f8      	ldr	r0, [r7, #12]
 8008dda:	f7ff fe43 	bl	8008a64 <ld_clust>
 8008dde:	4602      	mov	r2, r0
 8008de0:	693b      	ldr	r3, [r7, #16]
 8008de2:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008de4:	e7c0      	b.n	8008d68 <follow_path+0x50>
			if (res != FR_OK) break;
 8008de6:	bf00      	nop
 8008de8:	e002      	b.n	8008df0 <follow_path+0xd8>
				break;
 8008dea:	bf00      	nop
 8008dec:	e000      	b.n	8008df0 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008dee:	bf00      	nop
			}
		}
	}

	return res;
 8008df0:	7dfb      	ldrb	r3, [r7, #23]
}
 8008df2:	4618      	mov	r0, r3
 8008df4:	3718      	adds	r7, #24
 8008df6:	46bd      	mov	sp, r7
 8008df8:	bd80      	pop	{r7, pc}

08008dfa <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8008dfa:	b480      	push	{r7}
 8008dfc:	b087      	sub	sp, #28
 8008dfe:	af00      	add	r7, sp, #0
 8008e00:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8008e02:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008e06:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d031      	beq.n	8008e74 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	617b      	str	r3, [r7, #20]
 8008e16:	e002      	b.n	8008e1e <get_ldnumber+0x24>
 8008e18:	697b      	ldr	r3, [r7, #20]
 8008e1a:	3301      	adds	r3, #1
 8008e1c:	617b      	str	r3, [r7, #20]
 8008e1e:	697b      	ldr	r3, [r7, #20]
 8008e20:	781b      	ldrb	r3, [r3, #0]
 8008e22:	2b20      	cmp	r3, #32
 8008e24:	d903      	bls.n	8008e2e <get_ldnumber+0x34>
 8008e26:	697b      	ldr	r3, [r7, #20]
 8008e28:	781b      	ldrb	r3, [r3, #0]
 8008e2a:	2b3a      	cmp	r3, #58	@ 0x3a
 8008e2c:	d1f4      	bne.n	8008e18 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8008e2e:	697b      	ldr	r3, [r7, #20]
 8008e30:	781b      	ldrb	r3, [r3, #0]
 8008e32:	2b3a      	cmp	r3, #58	@ 0x3a
 8008e34:	d11c      	bne.n	8008e70 <get_ldnumber+0x76>
			tp = *path;
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	1c5a      	adds	r2, r3, #1
 8008e40:	60fa      	str	r2, [r7, #12]
 8008e42:	781b      	ldrb	r3, [r3, #0]
 8008e44:	3b30      	subs	r3, #48	@ 0x30
 8008e46:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8008e48:	68bb      	ldr	r3, [r7, #8]
 8008e4a:	2b09      	cmp	r3, #9
 8008e4c:	d80e      	bhi.n	8008e6c <get_ldnumber+0x72>
 8008e4e:	68fa      	ldr	r2, [r7, #12]
 8008e50:	697b      	ldr	r3, [r7, #20]
 8008e52:	429a      	cmp	r2, r3
 8008e54:	d10a      	bne.n	8008e6c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8008e56:	68bb      	ldr	r3, [r7, #8]
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d107      	bne.n	8008e6c <get_ldnumber+0x72>
					vol = (int)i;
 8008e5c:	68bb      	ldr	r3, [r7, #8]
 8008e5e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8008e60:	697b      	ldr	r3, [r7, #20]
 8008e62:	3301      	adds	r3, #1
 8008e64:	617b      	str	r3, [r7, #20]
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	697a      	ldr	r2, [r7, #20]
 8008e6a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8008e6c:	693b      	ldr	r3, [r7, #16]
 8008e6e:	e002      	b.n	8008e76 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8008e70:	2300      	movs	r3, #0
 8008e72:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8008e74:	693b      	ldr	r3, [r7, #16]
}
 8008e76:	4618      	mov	r0, r3
 8008e78:	371c      	adds	r7, #28
 8008e7a:	46bd      	mov	sp, r7
 8008e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e80:	4770      	bx	lr
	...

08008e84 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8008e84:	b580      	push	{r7, lr}
 8008e86:	b082      	sub	sp, #8
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	6078      	str	r0, [r7, #4]
 8008e8c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	2200      	movs	r2, #0
 8008e92:	70da      	strb	r2, [r3, #3]
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008e9a:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8008e9c:	6839      	ldr	r1, [r7, #0]
 8008e9e:	6878      	ldr	r0, [r7, #4]
 8008ea0:	f7ff f8dc 	bl	800805c <move_window>
 8008ea4:	4603      	mov	r3, r0
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d001      	beq.n	8008eae <check_fs+0x2a>
 8008eaa:	2304      	movs	r3, #4
 8008eac:	e038      	b.n	8008f20 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	3330      	adds	r3, #48	@ 0x30
 8008eb2:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8008eb6:	4618      	mov	r0, r3
 8008eb8:	f7fe fe1e 	bl	8007af8 <ld_word>
 8008ebc:	4603      	mov	r3, r0
 8008ebe:	461a      	mov	r2, r3
 8008ec0:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8008ec4:	429a      	cmp	r2, r3
 8008ec6:	d001      	beq.n	8008ecc <check_fs+0x48>
 8008ec8:	2303      	movs	r3, #3
 8008eca:	e029      	b.n	8008f20 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008ed2:	2be9      	cmp	r3, #233	@ 0xe9
 8008ed4:	d009      	beq.n	8008eea <check_fs+0x66>
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008edc:	2beb      	cmp	r3, #235	@ 0xeb
 8008ede:	d11e      	bne.n	8008f1e <check_fs+0x9a>
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8008ee6:	2b90      	cmp	r3, #144	@ 0x90
 8008ee8:	d119      	bne.n	8008f1e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	3330      	adds	r3, #48	@ 0x30
 8008eee:	3336      	adds	r3, #54	@ 0x36
 8008ef0:	4618      	mov	r0, r3
 8008ef2:	f7fe fe1a 	bl	8007b2a <ld_dword>
 8008ef6:	4603      	mov	r3, r0
 8008ef8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8008efc:	4a0a      	ldr	r2, [pc, #40]	@ (8008f28 <check_fs+0xa4>)
 8008efe:	4293      	cmp	r3, r2
 8008f00:	d101      	bne.n	8008f06 <check_fs+0x82>
 8008f02:	2300      	movs	r3, #0
 8008f04:	e00c      	b.n	8008f20 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	3330      	adds	r3, #48	@ 0x30
 8008f0a:	3352      	adds	r3, #82	@ 0x52
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	f7fe fe0c 	bl	8007b2a <ld_dword>
 8008f12:	4603      	mov	r3, r0
 8008f14:	4a05      	ldr	r2, [pc, #20]	@ (8008f2c <check_fs+0xa8>)
 8008f16:	4293      	cmp	r3, r2
 8008f18:	d101      	bne.n	8008f1e <check_fs+0x9a>
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	e000      	b.n	8008f20 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8008f1e:	2302      	movs	r3, #2
}
 8008f20:	4618      	mov	r0, r3
 8008f22:	3708      	adds	r7, #8
 8008f24:	46bd      	mov	sp, r7
 8008f26:	bd80      	pop	{r7, pc}
 8008f28:	00544146 	.word	0x00544146
 8008f2c:	33544146 	.word	0x33544146

08008f30 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8008f30:	b580      	push	{r7, lr}
 8008f32:	b096      	sub	sp, #88	@ 0x58
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	60f8      	str	r0, [r7, #12]
 8008f38:	60b9      	str	r1, [r7, #8]
 8008f3a:	4613      	mov	r3, r2
 8008f3c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8008f3e:	68bb      	ldr	r3, [r7, #8]
 8008f40:	2200      	movs	r2, #0
 8008f42:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8008f44:	68f8      	ldr	r0, [r7, #12]
 8008f46:	f7ff ff58 	bl	8008dfa <get_ldnumber>
 8008f4a:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8008f4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	da01      	bge.n	8008f56 <find_volume+0x26>
 8008f52:	230b      	movs	r3, #11
 8008f54:	e22d      	b.n	80093b2 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8008f56:	4aa1      	ldr	r2, [pc, #644]	@ (80091dc <find_volume+0x2ac>)
 8008f58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008f5e:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8008f60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d101      	bne.n	8008f6a <find_volume+0x3a>
 8008f66:	230c      	movs	r3, #12
 8008f68:	e223      	b.n	80093b2 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8008f6a:	68bb      	ldr	r3, [r7, #8]
 8008f6c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008f6e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8008f70:	79fb      	ldrb	r3, [r7, #7]
 8008f72:	f023 0301 	bic.w	r3, r3, #1
 8008f76:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8008f78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f7a:	781b      	ldrb	r3, [r3, #0]
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d01a      	beq.n	8008fb6 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8008f80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f82:	785b      	ldrb	r3, [r3, #1]
 8008f84:	4618      	mov	r0, r3
 8008f86:	f7fe fd19 	bl	80079bc <disk_status>
 8008f8a:	4603      	mov	r3, r0
 8008f8c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8008f90:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008f94:	f003 0301 	and.w	r3, r3, #1
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d10c      	bne.n	8008fb6 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8008f9c:	79fb      	ldrb	r3, [r7, #7]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d007      	beq.n	8008fb2 <find_volume+0x82>
 8008fa2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008fa6:	f003 0304 	and.w	r3, r3, #4
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d001      	beq.n	8008fb2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8008fae:	230a      	movs	r3, #10
 8008fb0:	e1ff      	b.n	80093b2 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	e1fd      	b.n	80093b2 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8008fb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fb8:	2200      	movs	r2, #0
 8008fba:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8008fbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008fbe:	b2da      	uxtb	r2, r3
 8008fc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fc2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8008fc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fc6:	785b      	ldrb	r3, [r3, #1]
 8008fc8:	4618      	mov	r0, r3
 8008fca:	f7fe fd11 	bl	80079f0 <disk_initialize>
 8008fce:	4603      	mov	r3, r0
 8008fd0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8008fd4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008fd8:	f003 0301 	and.w	r3, r3, #1
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d001      	beq.n	8008fe4 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8008fe0:	2303      	movs	r3, #3
 8008fe2:	e1e6      	b.n	80093b2 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8008fe4:	79fb      	ldrb	r3, [r7, #7]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d007      	beq.n	8008ffa <find_volume+0xca>
 8008fea:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008fee:	f003 0304 	and.w	r3, r3, #4
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d001      	beq.n	8008ffa <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8008ff6:	230a      	movs	r3, #10
 8008ff8:	e1db      	b.n	80093b2 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8008ffa:	2300      	movs	r3, #0
 8008ffc:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8008ffe:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009000:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009002:	f7ff ff3f 	bl	8008e84 <check_fs>
 8009006:	4603      	mov	r3, r0
 8009008:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800900c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009010:	2b02      	cmp	r3, #2
 8009012:	d149      	bne.n	80090a8 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8009014:	2300      	movs	r3, #0
 8009016:	643b      	str	r3, [r7, #64]	@ 0x40
 8009018:	e01e      	b.n	8009058 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800901a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800901c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009020:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009022:	011b      	lsls	r3, r3, #4
 8009024:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8009028:	4413      	add	r3, r2
 800902a:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800902c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800902e:	3304      	adds	r3, #4
 8009030:	781b      	ldrb	r3, [r3, #0]
 8009032:	2b00      	cmp	r3, #0
 8009034:	d006      	beq.n	8009044 <find_volume+0x114>
 8009036:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009038:	3308      	adds	r3, #8
 800903a:	4618      	mov	r0, r3
 800903c:	f7fe fd75 	bl	8007b2a <ld_dword>
 8009040:	4602      	mov	r2, r0
 8009042:	e000      	b.n	8009046 <find_volume+0x116>
 8009044:	2200      	movs	r2, #0
 8009046:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009048:	009b      	lsls	r3, r3, #2
 800904a:	3358      	adds	r3, #88	@ 0x58
 800904c:	443b      	add	r3, r7
 800904e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8009052:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009054:	3301      	adds	r3, #1
 8009056:	643b      	str	r3, [r7, #64]	@ 0x40
 8009058:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800905a:	2b03      	cmp	r3, #3
 800905c:	d9dd      	bls.n	800901a <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800905e:	2300      	movs	r3, #0
 8009060:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8009062:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009064:	2b00      	cmp	r3, #0
 8009066:	d002      	beq.n	800906e <find_volume+0x13e>
 8009068:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800906a:	3b01      	subs	r3, #1
 800906c:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800906e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009070:	009b      	lsls	r3, r3, #2
 8009072:	3358      	adds	r3, #88	@ 0x58
 8009074:	443b      	add	r3, r7
 8009076:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800907a:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800907c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800907e:	2b00      	cmp	r3, #0
 8009080:	d005      	beq.n	800908e <find_volume+0x15e>
 8009082:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009084:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009086:	f7ff fefd 	bl	8008e84 <check_fs>
 800908a:	4603      	mov	r3, r0
 800908c:	e000      	b.n	8009090 <find_volume+0x160>
 800908e:	2303      	movs	r3, #3
 8009090:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8009094:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009098:	2b01      	cmp	r3, #1
 800909a:	d905      	bls.n	80090a8 <find_volume+0x178>
 800909c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800909e:	3301      	adds	r3, #1
 80090a0:	643b      	str	r3, [r7, #64]	@ 0x40
 80090a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80090a4:	2b03      	cmp	r3, #3
 80090a6:	d9e2      	bls.n	800906e <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80090a8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80090ac:	2b04      	cmp	r3, #4
 80090ae:	d101      	bne.n	80090b4 <find_volume+0x184>
 80090b0:	2301      	movs	r3, #1
 80090b2:	e17e      	b.n	80093b2 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80090b4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80090b8:	2b01      	cmp	r3, #1
 80090ba:	d901      	bls.n	80090c0 <find_volume+0x190>
 80090bc:	230d      	movs	r3, #13
 80090be:	e178      	b.n	80093b2 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80090c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090c2:	3330      	adds	r3, #48	@ 0x30
 80090c4:	330b      	adds	r3, #11
 80090c6:	4618      	mov	r0, r3
 80090c8:	f7fe fd16 	bl	8007af8 <ld_word>
 80090cc:	4603      	mov	r3, r0
 80090ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80090d2:	d001      	beq.n	80090d8 <find_volume+0x1a8>
 80090d4:	230d      	movs	r3, #13
 80090d6:	e16c      	b.n	80093b2 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80090d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090da:	3330      	adds	r3, #48	@ 0x30
 80090dc:	3316      	adds	r3, #22
 80090de:	4618      	mov	r0, r3
 80090e0:	f7fe fd0a 	bl	8007af8 <ld_word>
 80090e4:	4603      	mov	r3, r0
 80090e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80090e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d106      	bne.n	80090fc <find_volume+0x1cc>
 80090ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090f0:	3330      	adds	r3, #48	@ 0x30
 80090f2:	3324      	adds	r3, #36	@ 0x24
 80090f4:	4618      	mov	r0, r3
 80090f6:	f7fe fd18 	bl	8007b2a <ld_dword>
 80090fa:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 80090fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090fe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009100:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8009102:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009104:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 8009108:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800910a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800910c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800910e:	789b      	ldrb	r3, [r3, #2]
 8009110:	2b01      	cmp	r3, #1
 8009112:	d005      	beq.n	8009120 <find_volume+0x1f0>
 8009114:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009116:	789b      	ldrb	r3, [r3, #2]
 8009118:	2b02      	cmp	r3, #2
 800911a:	d001      	beq.n	8009120 <find_volume+0x1f0>
 800911c:	230d      	movs	r3, #13
 800911e:	e148      	b.n	80093b2 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8009120:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009122:	789b      	ldrb	r3, [r3, #2]
 8009124:	461a      	mov	r2, r3
 8009126:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009128:	fb02 f303 	mul.w	r3, r2, r3
 800912c:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800912e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009130:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009134:	461a      	mov	r2, r3
 8009136:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009138:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800913a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800913c:	895b      	ldrh	r3, [r3, #10]
 800913e:	2b00      	cmp	r3, #0
 8009140:	d008      	beq.n	8009154 <find_volume+0x224>
 8009142:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009144:	895b      	ldrh	r3, [r3, #10]
 8009146:	461a      	mov	r2, r3
 8009148:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800914a:	895b      	ldrh	r3, [r3, #10]
 800914c:	3b01      	subs	r3, #1
 800914e:	4013      	ands	r3, r2
 8009150:	2b00      	cmp	r3, #0
 8009152:	d001      	beq.n	8009158 <find_volume+0x228>
 8009154:	230d      	movs	r3, #13
 8009156:	e12c      	b.n	80093b2 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8009158:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800915a:	3330      	adds	r3, #48	@ 0x30
 800915c:	3311      	adds	r3, #17
 800915e:	4618      	mov	r0, r3
 8009160:	f7fe fcca 	bl	8007af8 <ld_word>
 8009164:	4603      	mov	r3, r0
 8009166:	461a      	mov	r2, r3
 8009168:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800916a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800916c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800916e:	891b      	ldrh	r3, [r3, #8]
 8009170:	f003 030f 	and.w	r3, r3, #15
 8009174:	b29b      	uxth	r3, r3
 8009176:	2b00      	cmp	r3, #0
 8009178:	d001      	beq.n	800917e <find_volume+0x24e>
 800917a:	230d      	movs	r3, #13
 800917c:	e119      	b.n	80093b2 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800917e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009180:	3330      	adds	r3, #48	@ 0x30
 8009182:	3313      	adds	r3, #19
 8009184:	4618      	mov	r0, r3
 8009186:	f7fe fcb7 	bl	8007af8 <ld_word>
 800918a:	4603      	mov	r3, r0
 800918c:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800918e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009190:	2b00      	cmp	r3, #0
 8009192:	d106      	bne.n	80091a2 <find_volume+0x272>
 8009194:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009196:	3330      	adds	r3, #48	@ 0x30
 8009198:	3320      	adds	r3, #32
 800919a:	4618      	mov	r0, r3
 800919c:	f7fe fcc5 	bl	8007b2a <ld_dword>
 80091a0:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80091a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091a4:	3330      	adds	r3, #48	@ 0x30
 80091a6:	330e      	adds	r3, #14
 80091a8:	4618      	mov	r0, r3
 80091aa:	f7fe fca5 	bl	8007af8 <ld_word>
 80091ae:	4603      	mov	r3, r0
 80091b0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80091b2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d101      	bne.n	80091bc <find_volume+0x28c>
 80091b8:	230d      	movs	r3, #13
 80091ba:	e0fa      	b.n	80093b2 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80091bc:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80091be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80091c0:	4413      	add	r3, r2
 80091c2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80091c4:	8912      	ldrh	r2, [r2, #8]
 80091c6:	0912      	lsrs	r2, r2, #4
 80091c8:	b292      	uxth	r2, r2
 80091ca:	4413      	add	r3, r2
 80091cc:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80091ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80091d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091d2:	429a      	cmp	r2, r3
 80091d4:	d204      	bcs.n	80091e0 <find_volume+0x2b0>
 80091d6:	230d      	movs	r3, #13
 80091d8:	e0eb      	b.n	80093b2 <find_volume+0x482>
 80091da:	bf00      	nop
 80091dc:	200007a0 	.word	0x200007a0
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80091e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80091e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091e4:	1ad3      	subs	r3, r2, r3
 80091e6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80091e8:	8952      	ldrh	r2, [r2, #10]
 80091ea:	fbb3 f3f2 	udiv	r3, r3, r2
 80091ee:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80091f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d101      	bne.n	80091fa <find_volume+0x2ca>
 80091f6:	230d      	movs	r3, #13
 80091f8:	e0db      	b.n	80093b2 <find_volume+0x482>
		fmt = FS_FAT32;
 80091fa:	2303      	movs	r3, #3
 80091fc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8009200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009202:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8009206:	4293      	cmp	r3, r2
 8009208:	d802      	bhi.n	8009210 <find_volume+0x2e0>
 800920a:	2302      	movs	r3, #2
 800920c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8009210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009212:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8009216:	4293      	cmp	r3, r2
 8009218:	d802      	bhi.n	8009220 <find_volume+0x2f0>
 800921a:	2301      	movs	r3, #1
 800921c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8009220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009222:	1c9a      	adds	r2, r3, #2
 8009224:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009226:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8009228:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800922a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800922c:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800922e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8009230:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009232:	441a      	add	r2, r3
 8009234:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009236:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8009238:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800923a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800923c:	441a      	add	r2, r3
 800923e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009240:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 8009242:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009246:	2b03      	cmp	r3, #3
 8009248:	d11e      	bne.n	8009288 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800924a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800924c:	3330      	adds	r3, #48	@ 0x30
 800924e:	332a      	adds	r3, #42	@ 0x2a
 8009250:	4618      	mov	r0, r3
 8009252:	f7fe fc51 	bl	8007af8 <ld_word>
 8009256:	4603      	mov	r3, r0
 8009258:	2b00      	cmp	r3, #0
 800925a:	d001      	beq.n	8009260 <find_volume+0x330>
 800925c:	230d      	movs	r3, #13
 800925e:	e0a8      	b.n	80093b2 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8009260:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009262:	891b      	ldrh	r3, [r3, #8]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d001      	beq.n	800926c <find_volume+0x33c>
 8009268:	230d      	movs	r3, #13
 800926a:	e0a2      	b.n	80093b2 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800926c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800926e:	3330      	adds	r3, #48	@ 0x30
 8009270:	332c      	adds	r3, #44	@ 0x2c
 8009272:	4618      	mov	r0, r3
 8009274:	f7fe fc59 	bl	8007b2a <ld_dword>
 8009278:	4602      	mov	r2, r0
 800927a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800927c:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800927e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009280:	695b      	ldr	r3, [r3, #20]
 8009282:	009b      	lsls	r3, r3, #2
 8009284:	647b      	str	r3, [r7, #68]	@ 0x44
 8009286:	e01f      	b.n	80092c8 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8009288:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800928a:	891b      	ldrh	r3, [r3, #8]
 800928c:	2b00      	cmp	r3, #0
 800928e:	d101      	bne.n	8009294 <find_volume+0x364>
 8009290:	230d      	movs	r3, #13
 8009292:	e08e      	b.n	80093b2 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8009294:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009296:	6a1a      	ldr	r2, [r3, #32]
 8009298:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800929a:	441a      	add	r2, r3
 800929c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800929e:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80092a0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80092a4:	2b02      	cmp	r3, #2
 80092a6:	d103      	bne.n	80092b0 <find_volume+0x380>
 80092a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092aa:	695b      	ldr	r3, [r3, #20]
 80092ac:	005b      	lsls	r3, r3, #1
 80092ae:	e00a      	b.n	80092c6 <find_volume+0x396>
 80092b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092b2:	695a      	ldr	r2, [r3, #20]
 80092b4:	4613      	mov	r3, r2
 80092b6:	005b      	lsls	r3, r3, #1
 80092b8:	4413      	add	r3, r2
 80092ba:	085a      	lsrs	r2, r3, #1
 80092bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092be:	695b      	ldr	r3, [r3, #20]
 80092c0:	f003 0301 	and.w	r3, r3, #1
 80092c4:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80092c6:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80092c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092ca:	699a      	ldr	r2, [r3, #24]
 80092cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80092ce:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 80092d2:	0a5b      	lsrs	r3, r3, #9
 80092d4:	429a      	cmp	r2, r3
 80092d6:	d201      	bcs.n	80092dc <find_volume+0x3ac>
 80092d8:	230d      	movs	r3, #13
 80092da:	e06a      	b.n	80093b2 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80092dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092de:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80092e2:	611a      	str	r2, [r3, #16]
 80092e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092e6:	691a      	ldr	r2, [r3, #16]
 80092e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092ea:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 80092ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092ee:	2280      	movs	r2, #128	@ 0x80
 80092f0:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80092f2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80092f6:	2b03      	cmp	r3, #3
 80092f8:	d149      	bne.n	800938e <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80092fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092fc:	3330      	adds	r3, #48	@ 0x30
 80092fe:	3330      	adds	r3, #48	@ 0x30
 8009300:	4618      	mov	r0, r3
 8009302:	f7fe fbf9 	bl	8007af8 <ld_word>
 8009306:	4603      	mov	r3, r0
 8009308:	2b01      	cmp	r3, #1
 800930a:	d140      	bne.n	800938e <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800930c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800930e:	3301      	adds	r3, #1
 8009310:	4619      	mov	r1, r3
 8009312:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009314:	f7fe fea2 	bl	800805c <move_window>
 8009318:	4603      	mov	r3, r0
 800931a:	2b00      	cmp	r3, #0
 800931c:	d137      	bne.n	800938e <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800931e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009320:	2200      	movs	r2, #0
 8009322:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8009324:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009326:	3330      	adds	r3, #48	@ 0x30
 8009328:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800932c:	4618      	mov	r0, r3
 800932e:	f7fe fbe3 	bl	8007af8 <ld_word>
 8009332:	4603      	mov	r3, r0
 8009334:	461a      	mov	r2, r3
 8009336:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800933a:	429a      	cmp	r2, r3
 800933c:	d127      	bne.n	800938e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800933e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009340:	3330      	adds	r3, #48	@ 0x30
 8009342:	4618      	mov	r0, r3
 8009344:	f7fe fbf1 	bl	8007b2a <ld_dword>
 8009348:	4603      	mov	r3, r0
 800934a:	4a1c      	ldr	r2, [pc, #112]	@ (80093bc <find_volume+0x48c>)
 800934c:	4293      	cmp	r3, r2
 800934e:	d11e      	bne.n	800938e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8009350:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009352:	3330      	adds	r3, #48	@ 0x30
 8009354:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8009358:	4618      	mov	r0, r3
 800935a:	f7fe fbe6 	bl	8007b2a <ld_dword>
 800935e:	4603      	mov	r3, r0
 8009360:	4a17      	ldr	r2, [pc, #92]	@ (80093c0 <find_volume+0x490>)
 8009362:	4293      	cmp	r3, r2
 8009364:	d113      	bne.n	800938e <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8009366:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009368:	3330      	adds	r3, #48	@ 0x30
 800936a:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800936e:	4618      	mov	r0, r3
 8009370:	f7fe fbdb 	bl	8007b2a <ld_dword>
 8009374:	4602      	mov	r2, r0
 8009376:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009378:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800937a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800937c:	3330      	adds	r3, #48	@ 0x30
 800937e:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8009382:	4618      	mov	r0, r3
 8009384:	f7fe fbd1 	bl	8007b2a <ld_dword>
 8009388:	4602      	mov	r2, r0
 800938a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800938c:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800938e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009390:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8009394:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8009396:	4b0b      	ldr	r3, [pc, #44]	@ (80093c4 <find_volume+0x494>)
 8009398:	881b      	ldrh	r3, [r3, #0]
 800939a:	3301      	adds	r3, #1
 800939c:	b29a      	uxth	r2, r3
 800939e:	4b09      	ldr	r3, [pc, #36]	@ (80093c4 <find_volume+0x494>)
 80093a0:	801a      	strh	r2, [r3, #0]
 80093a2:	4b08      	ldr	r3, [pc, #32]	@ (80093c4 <find_volume+0x494>)
 80093a4:	881a      	ldrh	r2, [r3, #0]
 80093a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093a8:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80093aa:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80093ac:	f7fe fdee 	bl	8007f8c <clear_lock>
#endif
	return FR_OK;
 80093b0:	2300      	movs	r3, #0
}
 80093b2:	4618      	mov	r0, r3
 80093b4:	3758      	adds	r7, #88	@ 0x58
 80093b6:	46bd      	mov	sp, r7
 80093b8:	bd80      	pop	{r7, pc}
 80093ba:	bf00      	nop
 80093bc:	41615252 	.word	0x41615252
 80093c0:	61417272 	.word	0x61417272
 80093c4:	200007a4 	.word	0x200007a4

080093c8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80093c8:	b580      	push	{r7, lr}
 80093ca:	b084      	sub	sp, #16
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	6078      	str	r0, [r7, #4]
 80093d0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80093d2:	2309      	movs	r3, #9
 80093d4:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d01c      	beq.n	8009416 <validate+0x4e>
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d018      	beq.n	8009416 <validate+0x4e>
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	781b      	ldrb	r3, [r3, #0]
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d013      	beq.n	8009416 <validate+0x4e>
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	889a      	ldrh	r2, [r3, #4]
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	88db      	ldrh	r3, [r3, #6]
 80093f8:	429a      	cmp	r2, r3
 80093fa:	d10c      	bne.n	8009416 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	785b      	ldrb	r3, [r3, #1]
 8009402:	4618      	mov	r0, r3
 8009404:	f7fe fada 	bl	80079bc <disk_status>
 8009408:	4603      	mov	r3, r0
 800940a:	f003 0301 	and.w	r3, r3, #1
 800940e:	2b00      	cmp	r3, #0
 8009410:	d101      	bne.n	8009416 <validate+0x4e>
			res = FR_OK;
 8009412:	2300      	movs	r3, #0
 8009414:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8009416:	7bfb      	ldrb	r3, [r7, #15]
 8009418:	2b00      	cmp	r3, #0
 800941a:	d102      	bne.n	8009422 <validate+0x5a>
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	e000      	b.n	8009424 <validate+0x5c>
 8009422:	2300      	movs	r3, #0
 8009424:	683a      	ldr	r2, [r7, #0]
 8009426:	6013      	str	r3, [r2, #0]
	return res;
 8009428:	7bfb      	ldrb	r3, [r7, #15]
}
 800942a:	4618      	mov	r0, r3
 800942c:	3710      	adds	r7, #16
 800942e:	46bd      	mov	sp, r7
 8009430:	bd80      	pop	{r7, pc}
	...

08009434 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8009434:	b580      	push	{r7, lr}
 8009436:	b088      	sub	sp, #32
 8009438:	af00      	add	r7, sp, #0
 800943a:	60f8      	str	r0, [r7, #12]
 800943c:	60b9      	str	r1, [r7, #8]
 800943e:	4613      	mov	r3, r2
 8009440:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8009442:	68bb      	ldr	r3, [r7, #8]
 8009444:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8009446:	f107 0310 	add.w	r3, r7, #16
 800944a:	4618      	mov	r0, r3
 800944c:	f7ff fcd5 	bl	8008dfa <get_ldnumber>
 8009450:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8009452:	69fb      	ldr	r3, [r7, #28]
 8009454:	2b00      	cmp	r3, #0
 8009456:	da01      	bge.n	800945c <f_mount+0x28>
 8009458:	230b      	movs	r3, #11
 800945a:	e02b      	b.n	80094b4 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800945c:	4a17      	ldr	r2, [pc, #92]	@ (80094bc <f_mount+0x88>)
 800945e:	69fb      	ldr	r3, [r7, #28]
 8009460:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009464:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8009466:	69bb      	ldr	r3, [r7, #24]
 8009468:	2b00      	cmp	r3, #0
 800946a:	d005      	beq.n	8009478 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800946c:	69b8      	ldr	r0, [r7, #24]
 800946e:	f7fe fd8d 	bl	8007f8c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8009472:	69bb      	ldr	r3, [r7, #24]
 8009474:	2200      	movs	r2, #0
 8009476:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	2b00      	cmp	r3, #0
 800947c:	d002      	beq.n	8009484 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	2200      	movs	r2, #0
 8009482:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8009484:	68fa      	ldr	r2, [r7, #12]
 8009486:	490d      	ldr	r1, [pc, #52]	@ (80094bc <f_mount+0x88>)
 8009488:	69fb      	ldr	r3, [r7, #28]
 800948a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	2b00      	cmp	r3, #0
 8009492:	d002      	beq.n	800949a <f_mount+0x66>
 8009494:	79fb      	ldrb	r3, [r7, #7]
 8009496:	2b01      	cmp	r3, #1
 8009498:	d001      	beq.n	800949e <f_mount+0x6a>
 800949a:	2300      	movs	r3, #0
 800949c:	e00a      	b.n	80094b4 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800949e:	f107 010c 	add.w	r1, r7, #12
 80094a2:	f107 0308 	add.w	r3, r7, #8
 80094a6:	2200      	movs	r2, #0
 80094a8:	4618      	mov	r0, r3
 80094aa:	f7ff fd41 	bl	8008f30 <find_volume>
 80094ae:	4603      	mov	r3, r0
 80094b0:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80094b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80094b4:	4618      	mov	r0, r3
 80094b6:	3720      	adds	r7, #32
 80094b8:	46bd      	mov	sp, r7
 80094ba:	bd80      	pop	{r7, pc}
 80094bc:	200007a0 	.word	0x200007a0

080094c0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80094c0:	b580      	push	{r7, lr}
 80094c2:	b098      	sub	sp, #96	@ 0x60
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	60f8      	str	r0, [r7, #12]
 80094c8:	60b9      	str	r1, [r7, #8]
 80094ca:	4613      	mov	r3, r2
 80094cc:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d101      	bne.n	80094d8 <f_open+0x18>
 80094d4:	2309      	movs	r3, #9
 80094d6:	e1a9      	b.n	800982c <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80094d8:	79fb      	ldrb	r3, [r7, #7]
 80094da:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80094de:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80094e0:	79fa      	ldrb	r2, [r7, #7]
 80094e2:	f107 0110 	add.w	r1, r7, #16
 80094e6:	f107 0308 	add.w	r3, r7, #8
 80094ea:	4618      	mov	r0, r3
 80094ec:	f7ff fd20 	bl	8008f30 <find_volume>
 80094f0:	4603      	mov	r3, r0
 80094f2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 80094f6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	f040 818d 	bne.w	800981a <f_open+0x35a>
		dj.obj.fs = fs;
 8009500:	693b      	ldr	r3, [r7, #16]
 8009502:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8009504:	68ba      	ldr	r2, [r7, #8]
 8009506:	f107 0314 	add.w	r3, r7, #20
 800950a:	4611      	mov	r1, r2
 800950c:	4618      	mov	r0, r3
 800950e:	f7ff fc03 	bl	8008d18 <follow_path>
 8009512:	4603      	mov	r3, r0
 8009514:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8009518:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800951c:	2b00      	cmp	r3, #0
 800951e:	d118      	bne.n	8009552 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8009520:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009524:	b25b      	sxtb	r3, r3
 8009526:	2b00      	cmp	r3, #0
 8009528:	da03      	bge.n	8009532 <f_open+0x72>
				res = FR_INVALID_NAME;
 800952a:	2306      	movs	r3, #6
 800952c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8009530:	e00f      	b.n	8009552 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009532:	79fb      	ldrb	r3, [r7, #7]
 8009534:	2b01      	cmp	r3, #1
 8009536:	bf8c      	ite	hi
 8009538:	2301      	movhi	r3, #1
 800953a:	2300      	movls	r3, #0
 800953c:	b2db      	uxtb	r3, r3
 800953e:	461a      	mov	r2, r3
 8009540:	f107 0314 	add.w	r3, r7, #20
 8009544:	4611      	mov	r1, r2
 8009546:	4618      	mov	r0, r3
 8009548:	f7fe fbd8 	bl	8007cfc <chk_lock>
 800954c:	4603      	mov	r3, r0
 800954e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8009552:	79fb      	ldrb	r3, [r7, #7]
 8009554:	f003 031c 	and.w	r3, r3, #28
 8009558:	2b00      	cmp	r3, #0
 800955a:	d07f      	beq.n	800965c <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800955c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009560:	2b00      	cmp	r3, #0
 8009562:	d017      	beq.n	8009594 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8009564:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009568:	2b04      	cmp	r3, #4
 800956a:	d10e      	bne.n	800958a <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800956c:	f7fe fc22 	bl	8007db4 <enq_lock>
 8009570:	4603      	mov	r3, r0
 8009572:	2b00      	cmp	r3, #0
 8009574:	d006      	beq.n	8009584 <f_open+0xc4>
 8009576:	f107 0314 	add.w	r3, r7, #20
 800957a:	4618      	mov	r0, r3
 800957c:	f7ff fb06 	bl	8008b8c <dir_register>
 8009580:	4603      	mov	r3, r0
 8009582:	e000      	b.n	8009586 <f_open+0xc6>
 8009584:	2312      	movs	r3, #18
 8009586:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800958a:	79fb      	ldrb	r3, [r7, #7]
 800958c:	f043 0308 	orr.w	r3, r3, #8
 8009590:	71fb      	strb	r3, [r7, #7]
 8009592:	e010      	b.n	80095b6 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8009594:	7ebb      	ldrb	r3, [r7, #26]
 8009596:	f003 0311 	and.w	r3, r3, #17
 800959a:	2b00      	cmp	r3, #0
 800959c:	d003      	beq.n	80095a6 <f_open+0xe6>
					res = FR_DENIED;
 800959e:	2307      	movs	r3, #7
 80095a0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80095a4:	e007      	b.n	80095b6 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80095a6:	79fb      	ldrb	r3, [r7, #7]
 80095a8:	f003 0304 	and.w	r3, r3, #4
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d002      	beq.n	80095b6 <f_open+0xf6>
 80095b0:	2308      	movs	r3, #8
 80095b2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80095b6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d168      	bne.n	8009690 <f_open+0x1d0>
 80095be:	79fb      	ldrb	r3, [r7, #7]
 80095c0:	f003 0308 	and.w	r3, r3, #8
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d063      	beq.n	8009690 <f_open+0x1d0>
				dw = GET_FATTIME();
 80095c8:	f7fd fcc0 	bl	8006f4c <get_fattime>
 80095cc:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80095ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095d0:	330e      	adds	r3, #14
 80095d2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80095d4:	4618      	mov	r0, r3
 80095d6:	f7fe fae6 	bl	8007ba6 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80095da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095dc:	3316      	adds	r3, #22
 80095de:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80095e0:	4618      	mov	r0, r3
 80095e2:	f7fe fae0 	bl	8007ba6 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80095e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095e8:	330b      	adds	r3, #11
 80095ea:	2220      	movs	r2, #32
 80095ec:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80095ee:	693b      	ldr	r3, [r7, #16]
 80095f0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80095f2:	4611      	mov	r1, r2
 80095f4:	4618      	mov	r0, r3
 80095f6:	f7ff fa35 	bl	8008a64 <ld_clust>
 80095fa:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80095fc:	693b      	ldr	r3, [r7, #16]
 80095fe:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009600:	2200      	movs	r2, #0
 8009602:	4618      	mov	r0, r3
 8009604:	f7ff fa4d 	bl	8008aa2 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8009608:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800960a:	331c      	adds	r3, #28
 800960c:	2100      	movs	r1, #0
 800960e:	4618      	mov	r0, r3
 8009610:	f7fe fac9 	bl	8007ba6 <st_dword>
					fs->wflag = 1;
 8009614:	693b      	ldr	r3, [r7, #16]
 8009616:	2201      	movs	r2, #1
 8009618:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800961a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800961c:	2b00      	cmp	r3, #0
 800961e:	d037      	beq.n	8009690 <f_open+0x1d0>
						dw = fs->winsect;
 8009620:	693b      	ldr	r3, [r7, #16]
 8009622:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009624:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8009626:	f107 0314 	add.w	r3, r7, #20
 800962a:	2200      	movs	r2, #0
 800962c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800962e:	4618      	mov	r0, r3
 8009630:	f7fe ff60 	bl	80084f4 <remove_chain>
 8009634:	4603      	mov	r3, r0
 8009636:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800963a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800963e:	2b00      	cmp	r3, #0
 8009640:	d126      	bne.n	8009690 <f_open+0x1d0>
							res = move_window(fs, dw);
 8009642:	693b      	ldr	r3, [r7, #16]
 8009644:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009646:	4618      	mov	r0, r3
 8009648:	f7fe fd08 	bl	800805c <move_window>
 800964c:	4603      	mov	r3, r0
 800964e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8009652:	693b      	ldr	r3, [r7, #16]
 8009654:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009656:	3a01      	subs	r2, #1
 8009658:	60da      	str	r2, [r3, #12]
 800965a:	e019      	b.n	8009690 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800965c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009660:	2b00      	cmp	r3, #0
 8009662:	d115      	bne.n	8009690 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8009664:	7ebb      	ldrb	r3, [r7, #26]
 8009666:	f003 0310 	and.w	r3, r3, #16
 800966a:	2b00      	cmp	r3, #0
 800966c:	d003      	beq.n	8009676 <f_open+0x1b6>
					res = FR_NO_FILE;
 800966e:	2304      	movs	r3, #4
 8009670:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8009674:	e00c      	b.n	8009690 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8009676:	79fb      	ldrb	r3, [r7, #7]
 8009678:	f003 0302 	and.w	r3, r3, #2
 800967c:	2b00      	cmp	r3, #0
 800967e:	d007      	beq.n	8009690 <f_open+0x1d0>
 8009680:	7ebb      	ldrb	r3, [r7, #26]
 8009682:	f003 0301 	and.w	r3, r3, #1
 8009686:	2b00      	cmp	r3, #0
 8009688:	d002      	beq.n	8009690 <f_open+0x1d0>
						res = FR_DENIED;
 800968a:	2307      	movs	r3, #7
 800968c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8009690:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009694:	2b00      	cmp	r3, #0
 8009696:	d126      	bne.n	80096e6 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8009698:	79fb      	ldrb	r3, [r7, #7]
 800969a:	f003 0308 	and.w	r3, r3, #8
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d003      	beq.n	80096aa <f_open+0x1ea>
				mode |= FA_MODIFIED;
 80096a2:	79fb      	ldrb	r3, [r7, #7]
 80096a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80096a8:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80096aa:	693b      	ldr	r3, [r7, #16]
 80096ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 80096b2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80096b8:	79fb      	ldrb	r3, [r7, #7]
 80096ba:	2b01      	cmp	r3, #1
 80096bc:	bf8c      	ite	hi
 80096be:	2301      	movhi	r3, #1
 80096c0:	2300      	movls	r3, #0
 80096c2:	b2db      	uxtb	r3, r3
 80096c4:	461a      	mov	r2, r3
 80096c6:	f107 0314 	add.w	r3, r7, #20
 80096ca:	4611      	mov	r1, r2
 80096cc:	4618      	mov	r0, r3
 80096ce:	f7fe fb93 	bl	8007df8 <inc_lock>
 80096d2:	4602      	mov	r2, r0
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	691b      	ldr	r3, [r3, #16]
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d102      	bne.n	80096e6 <f_open+0x226>
 80096e0:	2302      	movs	r3, #2
 80096e2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 80096e6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	f040 8095 	bne.w	800981a <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80096f0:	693b      	ldr	r3, [r7, #16]
 80096f2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80096f4:	4611      	mov	r1, r2
 80096f6:	4618      	mov	r0, r3
 80096f8:	f7ff f9b4 	bl	8008a64 <ld_clust>
 80096fc:	4602      	mov	r2, r0
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8009702:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009704:	331c      	adds	r3, #28
 8009706:	4618      	mov	r0, r3
 8009708:	f7fe fa0f 	bl	8007b2a <ld_dword>
 800970c:	4602      	mov	r2, r0
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	2200      	movs	r2, #0
 8009716:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8009718:	693a      	ldr	r2, [r7, #16]
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800971e:	693b      	ldr	r3, [r7, #16]
 8009720:	88da      	ldrh	r2, [r3, #6]
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	79fa      	ldrb	r2, [r7, #7]
 800972a:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	2200      	movs	r2, #0
 8009730:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	2200      	movs	r2, #0
 8009736:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	2200      	movs	r2, #0
 800973c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	3330      	adds	r3, #48	@ 0x30
 8009742:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009746:	2100      	movs	r1, #0
 8009748:	4618      	mov	r0, r3
 800974a:	f7fe fa79 	bl	8007c40 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800974e:	79fb      	ldrb	r3, [r7, #7]
 8009750:	f003 0320 	and.w	r3, r3, #32
 8009754:	2b00      	cmp	r3, #0
 8009756:	d060      	beq.n	800981a <f_open+0x35a>
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	68db      	ldr	r3, [r3, #12]
 800975c:	2b00      	cmp	r3, #0
 800975e:	d05c      	beq.n	800981a <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	68da      	ldr	r2, [r3, #12]
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8009768:	693b      	ldr	r3, [r7, #16]
 800976a:	895b      	ldrh	r3, [r3, #10]
 800976c:	025b      	lsls	r3, r3, #9
 800976e:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	689b      	ldr	r3, [r3, #8]
 8009774:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	68db      	ldr	r3, [r3, #12]
 800977a:	657b      	str	r3, [r7, #84]	@ 0x54
 800977c:	e016      	b.n	80097ac <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009782:	4618      	mov	r0, r3
 8009784:	f7fe fd25 	bl	80081d2 <get_fat>
 8009788:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800978a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800978c:	2b01      	cmp	r3, #1
 800978e:	d802      	bhi.n	8009796 <f_open+0x2d6>
 8009790:	2302      	movs	r3, #2
 8009792:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8009796:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009798:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800979c:	d102      	bne.n	80097a4 <f_open+0x2e4>
 800979e:	2301      	movs	r3, #1
 80097a0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80097a4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80097a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80097a8:	1ad3      	subs	r3, r2, r3
 80097aa:	657b      	str	r3, [r7, #84]	@ 0x54
 80097ac:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d103      	bne.n	80097bc <f_open+0x2fc>
 80097b4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80097b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80097b8:	429a      	cmp	r2, r3
 80097ba:	d8e0      	bhi.n	800977e <f_open+0x2be>
				}
				fp->clust = clst;
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80097c0:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80097c2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d127      	bne.n	800981a <f_open+0x35a>
 80097ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80097cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d022      	beq.n	800981a <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80097d4:	693b      	ldr	r3, [r7, #16]
 80097d6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80097d8:	4618      	mov	r0, r3
 80097da:	f7fe fcdb 	bl	8008194 <clust2sect>
 80097de:	6478      	str	r0, [r7, #68]	@ 0x44
 80097e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d103      	bne.n	80097ee <f_open+0x32e>
						res = FR_INT_ERR;
 80097e6:	2302      	movs	r3, #2
 80097e8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80097ec:	e015      	b.n	800981a <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80097ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80097f0:	0a5a      	lsrs	r2, r3, #9
 80097f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80097f4:	441a      	add	r2, r3
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80097fa:	693b      	ldr	r3, [r7, #16]
 80097fc:	7858      	ldrb	r0, [r3, #1]
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	6a1a      	ldr	r2, [r3, #32]
 8009808:	2301      	movs	r3, #1
 800980a:	f7fe f917 	bl	8007a3c <disk_read>
 800980e:	4603      	mov	r3, r0
 8009810:	2b00      	cmp	r3, #0
 8009812:	d002      	beq.n	800981a <f_open+0x35a>
 8009814:	2301      	movs	r3, #1
 8009816:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800981a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800981e:	2b00      	cmp	r3, #0
 8009820:	d002      	beq.n	8009828 <f_open+0x368>
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	2200      	movs	r2, #0
 8009826:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8009828:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800982c:	4618      	mov	r0, r3
 800982e:	3760      	adds	r7, #96	@ 0x60
 8009830:	46bd      	mov	sp, r7
 8009832:	bd80      	pop	{r7, pc}

08009834 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8009834:	b580      	push	{r7, lr}
 8009836:	b08c      	sub	sp, #48	@ 0x30
 8009838:	af00      	add	r7, sp, #0
 800983a:	60f8      	str	r0, [r7, #12]
 800983c:	60b9      	str	r1, [r7, #8]
 800983e:	607a      	str	r2, [r7, #4]
 8009840:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8009842:	68bb      	ldr	r3, [r7, #8]
 8009844:	61fb      	str	r3, [r7, #28]

	*bw = 0;	/* Clear write byte counter */
 8009846:	683b      	ldr	r3, [r7, #0]
 8009848:	2200      	movs	r2, #0
 800984a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	f107 0210 	add.w	r2, r7, #16
 8009852:	4611      	mov	r1, r2
 8009854:	4618      	mov	r0, r3
 8009856:	f7ff fdb7 	bl	80093c8 <validate>
 800985a:	4603      	mov	r3, r0
 800985c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8009860:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009864:	2b00      	cmp	r3, #0
 8009866:	d107      	bne.n	8009878 <f_write+0x44>
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	7d5b      	ldrb	r3, [r3, #21]
 800986c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8009870:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009874:	2b00      	cmp	r3, #0
 8009876:	d002      	beq.n	800987e <f_write+0x4a>
 8009878:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800987c:	e14b      	b.n	8009b16 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	7d1b      	ldrb	r3, [r3, #20]
 8009882:	f003 0302 	and.w	r3, r3, #2
 8009886:	2b00      	cmp	r3, #0
 8009888:	d101      	bne.n	800988e <f_write+0x5a>
 800988a:	2307      	movs	r3, #7
 800988c:	e143      	b.n	8009b16 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	699a      	ldr	r2, [r3, #24]
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	441a      	add	r2, r3
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	699b      	ldr	r3, [r3, #24]
 800989a:	429a      	cmp	r2, r3
 800989c:	f080 812d 	bcs.w	8009afa <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	699b      	ldr	r3, [r3, #24]
 80098a4:	43db      	mvns	r3, r3
 80098a6:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 80098a8:	e127      	b.n	8009afa <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	699b      	ldr	r3, [r3, #24]
 80098ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	f040 80e3 	bne.w	8009a7e <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	699b      	ldr	r3, [r3, #24]
 80098bc:	0a5b      	lsrs	r3, r3, #9
 80098be:	693a      	ldr	r2, [r7, #16]
 80098c0:	8952      	ldrh	r2, [r2, #10]
 80098c2:	3a01      	subs	r2, #1
 80098c4:	4013      	ands	r3, r2
 80098c6:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80098c8:	69bb      	ldr	r3, [r7, #24]
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d143      	bne.n	8009956 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	699b      	ldr	r3, [r3, #24]
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d10c      	bne.n	80098f0 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	689b      	ldr	r3, [r3, #8]
 80098da:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80098dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d11a      	bne.n	8009918 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	2100      	movs	r1, #0
 80098e6:	4618      	mov	r0, r3
 80098e8:	f7fe fe69 	bl	80085be <create_chain>
 80098ec:	62b8      	str	r0, [r7, #40]	@ 0x28
 80098ee:	e013      	b.n	8009918 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d007      	beq.n	8009908 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	699b      	ldr	r3, [r3, #24]
 80098fc:	4619      	mov	r1, r3
 80098fe:	68f8      	ldr	r0, [r7, #12]
 8009900:	f7fe fef5 	bl	80086ee <clmt_clust>
 8009904:	62b8      	str	r0, [r7, #40]	@ 0x28
 8009906:	e007      	b.n	8009918 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8009908:	68fa      	ldr	r2, [r7, #12]
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	69db      	ldr	r3, [r3, #28]
 800990e:	4619      	mov	r1, r3
 8009910:	4610      	mov	r0, r2
 8009912:	f7fe fe54 	bl	80085be <create_chain>
 8009916:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009918:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800991a:	2b00      	cmp	r3, #0
 800991c:	f000 80f2 	beq.w	8009b04 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8009920:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009922:	2b01      	cmp	r3, #1
 8009924:	d104      	bne.n	8009930 <f_write+0xfc>
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	2202      	movs	r2, #2
 800992a:	755a      	strb	r2, [r3, #21]
 800992c:	2302      	movs	r3, #2
 800992e:	e0f2      	b.n	8009b16 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009930:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009932:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009936:	d104      	bne.n	8009942 <f_write+0x10e>
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	2201      	movs	r2, #1
 800993c:	755a      	strb	r2, [r3, #21]
 800993e:	2301      	movs	r3, #1
 8009940:	e0e9      	b.n	8009b16 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009946:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	689b      	ldr	r3, [r3, #8]
 800994c:	2b00      	cmp	r3, #0
 800994e:	d102      	bne.n	8009956 <f_write+0x122>
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009954:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	7d1b      	ldrb	r3, [r3, #20]
 800995a:	b25b      	sxtb	r3, r3
 800995c:	2b00      	cmp	r3, #0
 800995e:	da18      	bge.n	8009992 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009960:	693b      	ldr	r3, [r7, #16]
 8009962:	7858      	ldrb	r0, [r3, #1]
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	6a1a      	ldr	r2, [r3, #32]
 800996e:	2301      	movs	r3, #1
 8009970:	f7fe f884 	bl	8007a7c <disk_write>
 8009974:	4603      	mov	r3, r0
 8009976:	2b00      	cmp	r3, #0
 8009978:	d004      	beq.n	8009984 <f_write+0x150>
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	2201      	movs	r2, #1
 800997e:	755a      	strb	r2, [r3, #21]
 8009980:	2301      	movs	r3, #1
 8009982:	e0c8      	b.n	8009b16 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	7d1b      	ldrb	r3, [r3, #20]
 8009988:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800998c:	b2da      	uxtb	r2, r3
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8009992:	693a      	ldr	r2, [r7, #16]
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	69db      	ldr	r3, [r3, #28]
 8009998:	4619      	mov	r1, r3
 800999a:	4610      	mov	r0, r2
 800999c:	f7fe fbfa 	bl	8008194 <clust2sect>
 80099a0:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80099a2:	697b      	ldr	r3, [r7, #20]
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d104      	bne.n	80099b2 <f_write+0x17e>
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	2202      	movs	r2, #2
 80099ac:	755a      	strb	r2, [r3, #21]
 80099ae:	2302      	movs	r3, #2
 80099b0:	e0b1      	b.n	8009b16 <f_write+0x2e2>
			sect += csect;
 80099b2:	697a      	ldr	r2, [r7, #20]
 80099b4:	69bb      	ldr	r3, [r7, #24]
 80099b6:	4413      	add	r3, r2
 80099b8:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	0a5b      	lsrs	r3, r3, #9
 80099be:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80099c0:	6a3b      	ldr	r3, [r7, #32]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d03c      	beq.n	8009a40 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80099c6:	69ba      	ldr	r2, [r7, #24]
 80099c8:	6a3b      	ldr	r3, [r7, #32]
 80099ca:	4413      	add	r3, r2
 80099cc:	693a      	ldr	r2, [r7, #16]
 80099ce:	8952      	ldrh	r2, [r2, #10]
 80099d0:	4293      	cmp	r3, r2
 80099d2:	d905      	bls.n	80099e0 <f_write+0x1ac>
					cc = fs->csize - csect;
 80099d4:	693b      	ldr	r3, [r7, #16]
 80099d6:	895b      	ldrh	r3, [r3, #10]
 80099d8:	461a      	mov	r2, r3
 80099da:	69bb      	ldr	r3, [r7, #24]
 80099dc:	1ad3      	subs	r3, r2, r3
 80099de:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80099e0:	693b      	ldr	r3, [r7, #16]
 80099e2:	7858      	ldrb	r0, [r3, #1]
 80099e4:	6a3b      	ldr	r3, [r7, #32]
 80099e6:	697a      	ldr	r2, [r7, #20]
 80099e8:	69f9      	ldr	r1, [r7, #28]
 80099ea:	f7fe f847 	bl	8007a7c <disk_write>
 80099ee:	4603      	mov	r3, r0
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d004      	beq.n	80099fe <f_write+0x1ca>
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	2201      	movs	r2, #1
 80099f8:	755a      	strb	r2, [r3, #21]
 80099fa:	2301      	movs	r3, #1
 80099fc:	e08b      	b.n	8009b16 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	6a1a      	ldr	r2, [r3, #32]
 8009a02:	697b      	ldr	r3, [r7, #20]
 8009a04:	1ad3      	subs	r3, r2, r3
 8009a06:	6a3a      	ldr	r2, [r7, #32]
 8009a08:	429a      	cmp	r2, r3
 8009a0a:	d915      	bls.n	8009a38 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	6a1a      	ldr	r2, [r3, #32]
 8009a16:	697b      	ldr	r3, [r7, #20]
 8009a18:	1ad3      	subs	r3, r2, r3
 8009a1a:	025b      	lsls	r3, r3, #9
 8009a1c:	69fa      	ldr	r2, [r7, #28]
 8009a1e:	4413      	add	r3, r2
 8009a20:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009a24:	4619      	mov	r1, r3
 8009a26:	f7fe f8ea 	bl	8007bfe <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	7d1b      	ldrb	r3, [r3, #20]
 8009a2e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009a32:	b2da      	uxtb	r2, r3
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8009a38:	6a3b      	ldr	r3, [r7, #32]
 8009a3a:	025b      	lsls	r3, r3, #9
 8009a3c:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8009a3e:	e03f      	b.n	8009ac0 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	6a1b      	ldr	r3, [r3, #32]
 8009a44:	697a      	ldr	r2, [r7, #20]
 8009a46:	429a      	cmp	r2, r3
 8009a48:	d016      	beq.n	8009a78 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	699a      	ldr	r2, [r3, #24]
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009a52:	429a      	cmp	r2, r3
 8009a54:	d210      	bcs.n	8009a78 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8009a56:	693b      	ldr	r3, [r7, #16]
 8009a58:	7858      	ldrb	r0, [r3, #1]
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009a60:	2301      	movs	r3, #1
 8009a62:	697a      	ldr	r2, [r7, #20]
 8009a64:	f7fd ffea 	bl	8007a3c <disk_read>
 8009a68:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d004      	beq.n	8009a78 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	2201      	movs	r2, #1
 8009a72:	755a      	strb	r2, [r3, #21]
 8009a74:	2301      	movs	r3, #1
 8009a76:	e04e      	b.n	8009b16 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	697a      	ldr	r2, [r7, #20]
 8009a7c:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	699b      	ldr	r3, [r3, #24]
 8009a82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a86:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8009a8a:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8009a8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	429a      	cmp	r2, r3
 8009a92:	d901      	bls.n	8009a98 <f_write+0x264>
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	699b      	ldr	r3, [r3, #24]
 8009aa2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009aa6:	4413      	add	r3, r2
 8009aa8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009aaa:	69f9      	ldr	r1, [r7, #28]
 8009aac:	4618      	mov	r0, r3
 8009aae:	f7fe f8a6 	bl	8007bfe <mem_cpy>
		fp->flag |= FA_DIRTY;
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	7d1b      	ldrb	r3, [r3, #20]
 8009ab6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009aba:	b2da      	uxtb	r2, r3
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8009ac0:	69fa      	ldr	r2, [r7, #28]
 8009ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ac4:	4413      	add	r3, r2
 8009ac6:	61fb      	str	r3, [r7, #28]
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	699a      	ldr	r2, [r3, #24]
 8009acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ace:	441a      	add	r2, r3
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	619a      	str	r2, [r3, #24]
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	68da      	ldr	r2, [r3, #12]
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	699b      	ldr	r3, [r3, #24]
 8009adc:	429a      	cmp	r2, r3
 8009ade:	bf38      	it	cc
 8009ae0:	461a      	movcc	r2, r3
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	60da      	str	r2, [r3, #12]
 8009ae6:	683b      	ldr	r3, [r7, #0]
 8009ae8:	681a      	ldr	r2, [r3, #0]
 8009aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aec:	441a      	add	r2, r3
 8009aee:	683b      	ldr	r3, [r7, #0]
 8009af0:	601a      	str	r2, [r3, #0]
 8009af2:	687a      	ldr	r2, [r7, #4]
 8009af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009af6:	1ad3      	subs	r3, r2, r3
 8009af8:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	f47f aed4 	bne.w	80098aa <f_write+0x76>
 8009b02:	e000      	b.n	8009b06 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009b04:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	7d1b      	ldrb	r3, [r3, #20]
 8009b0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b0e:	b2da      	uxtb	r2, r3
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8009b14:	2300      	movs	r3, #0
}
 8009b16:	4618      	mov	r0, r3
 8009b18:	3730      	adds	r7, #48	@ 0x30
 8009b1a:	46bd      	mov	sp, r7
 8009b1c:	bd80      	pop	{r7, pc}

08009b1e <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8009b1e:	b580      	push	{r7, lr}
 8009b20:	b086      	sub	sp, #24
 8009b22:	af00      	add	r7, sp, #0
 8009b24:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	f107 0208 	add.w	r2, r7, #8
 8009b2c:	4611      	mov	r1, r2
 8009b2e:	4618      	mov	r0, r3
 8009b30:	f7ff fc4a 	bl	80093c8 <validate>
 8009b34:	4603      	mov	r3, r0
 8009b36:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009b38:	7dfb      	ldrb	r3, [r7, #23]
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d168      	bne.n	8009c10 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	7d1b      	ldrb	r3, [r3, #20]
 8009b42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d062      	beq.n	8009c10 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	7d1b      	ldrb	r3, [r3, #20]
 8009b4e:	b25b      	sxtb	r3, r3
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	da15      	bge.n	8009b80 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8009b54:	68bb      	ldr	r3, [r7, #8]
 8009b56:	7858      	ldrb	r0, [r3, #1]
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	6a1a      	ldr	r2, [r3, #32]
 8009b62:	2301      	movs	r3, #1
 8009b64:	f7fd ff8a 	bl	8007a7c <disk_write>
 8009b68:	4603      	mov	r3, r0
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d001      	beq.n	8009b72 <f_sync+0x54>
 8009b6e:	2301      	movs	r3, #1
 8009b70:	e04f      	b.n	8009c12 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	7d1b      	ldrb	r3, [r3, #20]
 8009b76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009b7a:	b2da      	uxtb	r2, r3
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8009b80:	f7fd f9e4 	bl	8006f4c <get_fattime>
 8009b84:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8009b86:	68ba      	ldr	r2, [r7, #8]
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b8c:	4619      	mov	r1, r3
 8009b8e:	4610      	mov	r0, r2
 8009b90:	f7fe fa64 	bl	800805c <move_window>
 8009b94:	4603      	mov	r3, r0
 8009b96:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8009b98:	7dfb      	ldrb	r3, [r7, #23]
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d138      	bne.n	8009c10 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ba2:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	330b      	adds	r3, #11
 8009ba8:	781a      	ldrb	r2, [r3, #0]
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	330b      	adds	r3, #11
 8009bae:	f042 0220 	orr.w	r2, r2, #32
 8009bb2:	b2d2      	uxtb	r2, r2
 8009bb4:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	6818      	ldr	r0, [r3, #0]
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	689b      	ldr	r3, [r3, #8]
 8009bbe:	461a      	mov	r2, r3
 8009bc0:	68f9      	ldr	r1, [r7, #12]
 8009bc2:	f7fe ff6e 	bl	8008aa2 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	f103 021c 	add.w	r2, r3, #28
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	68db      	ldr	r3, [r3, #12]
 8009bd0:	4619      	mov	r1, r3
 8009bd2:	4610      	mov	r0, r2
 8009bd4:	f7fd ffe7 	bl	8007ba6 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	3316      	adds	r3, #22
 8009bdc:	6939      	ldr	r1, [r7, #16]
 8009bde:	4618      	mov	r0, r3
 8009be0:	f7fd ffe1 	bl	8007ba6 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	3312      	adds	r3, #18
 8009be8:	2100      	movs	r1, #0
 8009bea:	4618      	mov	r0, r3
 8009bec:	f7fd ffc0 	bl	8007b70 <st_word>
					fs->wflag = 1;
 8009bf0:	68bb      	ldr	r3, [r7, #8]
 8009bf2:	2201      	movs	r2, #1
 8009bf4:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8009bf6:	68bb      	ldr	r3, [r7, #8]
 8009bf8:	4618      	mov	r0, r3
 8009bfa:	f7fe fa5d 	bl	80080b8 <sync_fs>
 8009bfe:	4603      	mov	r3, r0
 8009c00:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	7d1b      	ldrb	r3, [r3, #20]
 8009c06:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009c0a:	b2da      	uxtb	r2, r3
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8009c10:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c12:	4618      	mov	r0, r3
 8009c14:	3718      	adds	r7, #24
 8009c16:	46bd      	mov	sp, r7
 8009c18:	bd80      	pop	{r7, pc}

08009c1a <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8009c1a:	b580      	push	{r7, lr}
 8009c1c:	b084      	sub	sp, #16
 8009c1e:	af00      	add	r7, sp, #0
 8009c20:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8009c22:	6878      	ldr	r0, [r7, #4]
 8009c24:	f7ff ff7b 	bl	8009b1e <f_sync>
 8009c28:	4603      	mov	r3, r0
 8009c2a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8009c2c:	7bfb      	ldrb	r3, [r7, #15]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d118      	bne.n	8009c64 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	f107 0208 	add.w	r2, r7, #8
 8009c38:	4611      	mov	r1, r2
 8009c3a:	4618      	mov	r0, r3
 8009c3c:	f7ff fbc4 	bl	80093c8 <validate>
 8009c40:	4603      	mov	r3, r0
 8009c42:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8009c44:	7bfb      	ldrb	r3, [r7, #15]
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d10c      	bne.n	8009c64 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	691b      	ldr	r3, [r3, #16]
 8009c4e:	4618      	mov	r0, r3
 8009c50:	f7fe f960 	bl	8007f14 <dec_lock>
 8009c54:	4603      	mov	r3, r0
 8009c56:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8009c58:	7bfb      	ldrb	r3, [r7, #15]
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d102      	bne.n	8009c64 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	2200      	movs	r2, #0
 8009c62:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8009c64:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c66:	4618      	mov	r0, r3
 8009c68:	3710      	adds	r7, #16
 8009c6a:	46bd      	mov	sp, r7
 8009c6c:	bd80      	pop	{r7, pc}

08009c6e <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8009c6e:	b580      	push	{r7, lr}
 8009c70:	b090      	sub	sp, #64	@ 0x40
 8009c72:	af00      	add	r7, sp, #0
 8009c74:	6078      	str	r0, [r7, #4]
 8009c76:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	f107 0208 	add.w	r2, r7, #8
 8009c7e:	4611      	mov	r1, r2
 8009c80:	4618      	mov	r0, r3
 8009c82:	f7ff fba1 	bl	80093c8 <validate>
 8009c86:	4603      	mov	r3, r0
 8009c88:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8009c8c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d103      	bne.n	8009c9c <f_lseek+0x2e>
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	7d5b      	ldrb	r3, [r3, #21]
 8009c98:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8009c9c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d002      	beq.n	8009caa <f_lseek+0x3c>
 8009ca4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009ca8:	e1e6      	b.n	800a078 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	f000 80d1 	beq.w	8009e56 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8009cb4:	683b      	ldr	r3, [r7, #0]
 8009cb6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009cba:	d15a      	bne.n	8009d72 <f_lseek+0x104>
			tbl = fp->cltbl;
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cc0:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8009cc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cc4:	1d1a      	adds	r2, r3, #4
 8009cc6:	627a      	str	r2, [r7, #36]	@ 0x24
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	617b      	str	r3, [r7, #20]
 8009ccc:	2302      	movs	r3, #2
 8009cce:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	689b      	ldr	r3, [r3, #8]
 8009cd4:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 8009cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d03a      	beq.n	8009d52 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8009cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cde:	613b      	str	r3, [r7, #16]
 8009ce0:	2300      	movs	r3, #0
 8009ce2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009ce4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ce6:	3302      	adds	r3, #2
 8009ce8:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 8009cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cec:	60fb      	str	r3, [r7, #12]
 8009cee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cf0:	3301      	adds	r3, #1
 8009cf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009cf8:	4618      	mov	r0, r3
 8009cfa:	f7fe fa6a 	bl	80081d2 <get_fat>
 8009cfe:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8009d00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d02:	2b01      	cmp	r3, #1
 8009d04:	d804      	bhi.n	8009d10 <f_lseek+0xa2>
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	2202      	movs	r2, #2
 8009d0a:	755a      	strb	r2, [r3, #21]
 8009d0c:	2302      	movs	r3, #2
 8009d0e:	e1b3      	b.n	800a078 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009d10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d12:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009d16:	d104      	bne.n	8009d22 <f_lseek+0xb4>
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	2201      	movs	r2, #1
 8009d1c:	755a      	strb	r2, [r3, #21]
 8009d1e:	2301      	movs	r3, #1
 8009d20:	e1aa      	b.n	800a078 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	3301      	adds	r3, #1
 8009d26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d28:	429a      	cmp	r2, r3
 8009d2a:	d0de      	beq.n	8009cea <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8009d2c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009d2e:	697b      	ldr	r3, [r7, #20]
 8009d30:	429a      	cmp	r2, r3
 8009d32:	d809      	bhi.n	8009d48 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8009d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d36:	1d1a      	adds	r2, r3, #4
 8009d38:	627a      	str	r2, [r7, #36]	@ 0x24
 8009d3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009d3c:	601a      	str	r2, [r3, #0]
 8009d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d40:	1d1a      	adds	r2, r3, #4
 8009d42:	627a      	str	r2, [r7, #36]	@ 0x24
 8009d44:	693a      	ldr	r2, [r7, #16]
 8009d46:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8009d48:	68bb      	ldr	r3, [r7, #8]
 8009d4a:	695b      	ldr	r3, [r3, #20]
 8009d4c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d4e:	429a      	cmp	r2, r3
 8009d50:	d3c4      	bcc.n	8009cdc <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d56:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009d58:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8009d5a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009d5c:	697b      	ldr	r3, [r7, #20]
 8009d5e:	429a      	cmp	r2, r3
 8009d60:	d803      	bhi.n	8009d6a <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8009d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d64:	2200      	movs	r2, #0
 8009d66:	601a      	str	r2, [r3, #0]
 8009d68:	e184      	b.n	800a074 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8009d6a:	2311      	movs	r3, #17
 8009d6c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8009d70:	e180      	b.n	800a074 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	68db      	ldr	r3, [r3, #12]
 8009d76:	683a      	ldr	r2, [r7, #0]
 8009d78:	429a      	cmp	r2, r3
 8009d7a:	d902      	bls.n	8009d82 <f_lseek+0x114>
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	68db      	ldr	r3, [r3, #12]
 8009d80:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	683a      	ldr	r2, [r7, #0]
 8009d86:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8009d88:	683b      	ldr	r3, [r7, #0]
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	f000 8172 	beq.w	800a074 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 8009d90:	683b      	ldr	r3, [r7, #0]
 8009d92:	3b01      	subs	r3, #1
 8009d94:	4619      	mov	r1, r3
 8009d96:	6878      	ldr	r0, [r7, #4]
 8009d98:	f7fe fca9 	bl	80086ee <clmt_clust>
 8009d9c:	4602      	mov	r2, r0
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8009da2:	68ba      	ldr	r2, [r7, #8]
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	69db      	ldr	r3, [r3, #28]
 8009da8:	4619      	mov	r1, r3
 8009daa:	4610      	mov	r0, r2
 8009dac:	f7fe f9f2 	bl	8008194 <clust2sect>
 8009db0:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8009db2:	69bb      	ldr	r3, [r7, #24]
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d104      	bne.n	8009dc2 <f_lseek+0x154>
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	2202      	movs	r2, #2
 8009dbc:	755a      	strb	r2, [r3, #21]
 8009dbe:	2302      	movs	r3, #2
 8009dc0:	e15a      	b.n	800a078 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8009dc2:	683b      	ldr	r3, [r7, #0]
 8009dc4:	3b01      	subs	r3, #1
 8009dc6:	0a5b      	lsrs	r3, r3, #9
 8009dc8:	68ba      	ldr	r2, [r7, #8]
 8009dca:	8952      	ldrh	r2, [r2, #10]
 8009dcc:	3a01      	subs	r2, #1
 8009dce:	4013      	ands	r3, r2
 8009dd0:	69ba      	ldr	r2, [r7, #24]
 8009dd2:	4413      	add	r3, r2
 8009dd4:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	699b      	ldr	r3, [r3, #24]
 8009dda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	f000 8148 	beq.w	800a074 <f_lseek+0x406>
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	6a1b      	ldr	r3, [r3, #32]
 8009de8:	69ba      	ldr	r2, [r7, #24]
 8009dea:	429a      	cmp	r2, r3
 8009dec:	f000 8142 	beq.w	800a074 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	7d1b      	ldrb	r3, [r3, #20]
 8009df4:	b25b      	sxtb	r3, r3
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	da18      	bge.n	8009e2c <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009dfa:	68bb      	ldr	r3, [r7, #8]
 8009dfc:	7858      	ldrb	r0, [r3, #1]
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	6a1a      	ldr	r2, [r3, #32]
 8009e08:	2301      	movs	r3, #1
 8009e0a:	f7fd fe37 	bl	8007a7c <disk_write>
 8009e0e:	4603      	mov	r3, r0
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d004      	beq.n	8009e1e <f_lseek+0x1b0>
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	2201      	movs	r2, #1
 8009e18:	755a      	strb	r2, [r3, #21]
 8009e1a:	2301      	movs	r3, #1
 8009e1c:	e12c      	b.n	800a078 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	7d1b      	ldrb	r3, [r3, #20]
 8009e22:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009e26:	b2da      	uxtb	r2, r3
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8009e2c:	68bb      	ldr	r3, [r7, #8]
 8009e2e:	7858      	ldrb	r0, [r3, #1]
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009e36:	2301      	movs	r3, #1
 8009e38:	69ba      	ldr	r2, [r7, #24]
 8009e3a:	f7fd fdff 	bl	8007a3c <disk_read>
 8009e3e:	4603      	mov	r3, r0
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d004      	beq.n	8009e4e <f_lseek+0x1e0>
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	2201      	movs	r2, #1
 8009e48:	755a      	strb	r2, [r3, #21]
 8009e4a:	2301      	movs	r3, #1
 8009e4c:	e114      	b.n	800a078 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	69ba      	ldr	r2, [r7, #24]
 8009e52:	621a      	str	r2, [r3, #32]
 8009e54:	e10e      	b.n	800a074 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	68db      	ldr	r3, [r3, #12]
 8009e5a:	683a      	ldr	r2, [r7, #0]
 8009e5c:	429a      	cmp	r2, r3
 8009e5e:	d908      	bls.n	8009e72 <f_lseek+0x204>
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	7d1b      	ldrb	r3, [r3, #20]
 8009e64:	f003 0302 	and.w	r3, r3, #2
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d102      	bne.n	8009e72 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	68db      	ldr	r3, [r3, #12]
 8009e70:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	699b      	ldr	r3, [r3, #24]
 8009e76:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8009e78:	2300      	movs	r3, #0
 8009e7a:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009e80:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8009e82:	683b      	ldr	r3, [r7, #0]
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	f000 80a7 	beq.w	8009fd8 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8009e8a:	68bb      	ldr	r3, [r7, #8]
 8009e8c:	895b      	ldrh	r3, [r3, #10]
 8009e8e:	025b      	lsls	r3, r3, #9
 8009e90:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8009e92:	6a3b      	ldr	r3, [r7, #32]
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d01b      	beq.n	8009ed0 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8009e98:	683b      	ldr	r3, [r7, #0]
 8009e9a:	1e5a      	subs	r2, r3, #1
 8009e9c:	69fb      	ldr	r3, [r7, #28]
 8009e9e:	fbb2 f2f3 	udiv	r2, r2, r3
 8009ea2:	6a3b      	ldr	r3, [r7, #32]
 8009ea4:	1e59      	subs	r1, r3, #1
 8009ea6:	69fb      	ldr	r3, [r7, #28]
 8009ea8:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8009eac:	429a      	cmp	r2, r3
 8009eae:	d30f      	bcc.n	8009ed0 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8009eb0:	6a3b      	ldr	r3, [r7, #32]
 8009eb2:	1e5a      	subs	r2, r3, #1
 8009eb4:	69fb      	ldr	r3, [r7, #28]
 8009eb6:	425b      	negs	r3, r3
 8009eb8:	401a      	ands	r2, r3
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	699b      	ldr	r3, [r3, #24]
 8009ec2:	683a      	ldr	r2, [r7, #0]
 8009ec4:	1ad3      	subs	r3, r2, r3
 8009ec6:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	69db      	ldr	r3, [r3, #28]
 8009ecc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009ece:	e022      	b.n	8009f16 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	689b      	ldr	r3, [r3, #8]
 8009ed4:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8009ed6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d119      	bne.n	8009f10 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	2100      	movs	r1, #0
 8009ee0:	4618      	mov	r0, r3
 8009ee2:	f7fe fb6c 	bl	80085be <create_chain>
 8009ee6:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8009ee8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009eea:	2b01      	cmp	r3, #1
 8009eec:	d104      	bne.n	8009ef8 <f_lseek+0x28a>
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	2202      	movs	r2, #2
 8009ef2:	755a      	strb	r2, [r3, #21]
 8009ef4:	2302      	movs	r3, #2
 8009ef6:	e0bf      	b.n	800a078 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009ef8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009efa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009efe:	d104      	bne.n	8009f0a <f_lseek+0x29c>
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	2201      	movs	r2, #1
 8009f04:	755a      	strb	r2, [r3, #21]
 8009f06:	2301      	movs	r3, #1
 8009f08:	e0b6      	b.n	800a078 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009f0e:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009f14:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8009f16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d05d      	beq.n	8009fd8 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 8009f1c:	e03a      	b.n	8009f94 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 8009f1e:	683a      	ldr	r2, [r7, #0]
 8009f20:	69fb      	ldr	r3, [r7, #28]
 8009f22:	1ad3      	subs	r3, r2, r3
 8009f24:	603b      	str	r3, [r7, #0]
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	699a      	ldr	r2, [r3, #24]
 8009f2a:	69fb      	ldr	r3, [r7, #28]
 8009f2c:	441a      	add	r2, r3
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	7d1b      	ldrb	r3, [r3, #20]
 8009f36:	f003 0302 	and.w	r3, r3, #2
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d00b      	beq.n	8009f56 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8009f42:	4618      	mov	r0, r3
 8009f44:	f7fe fb3b 	bl	80085be <create_chain>
 8009f48:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8009f4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d108      	bne.n	8009f62 <f_lseek+0x2f4>
							ofs = 0; break;
 8009f50:	2300      	movs	r3, #0
 8009f52:	603b      	str	r3, [r7, #0]
 8009f54:	e022      	b.n	8009f9c <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8009f5a:	4618      	mov	r0, r3
 8009f5c:	f7fe f939 	bl	80081d2 <get_fat>
 8009f60:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009f62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f64:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009f68:	d104      	bne.n	8009f74 <f_lseek+0x306>
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	2201      	movs	r2, #1
 8009f6e:	755a      	strb	r2, [r3, #21]
 8009f70:	2301      	movs	r3, #1
 8009f72:	e081      	b.n	800a078 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8009f74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f76:	2b01      	cmp	r3, #1
 8009f78:	d904      	bls.n	8009f84 <f_lseek+0x316>
 8009f7a:	68bb      	ldr	r3, [r7, #8]
 8009f7c:	695b      	ldr	r3, [r3, #20]
 8009f7e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009f80:	429a      	cmp	r2, r3
 8009f82:	d304      	bcc.n	8009f8e <f_lseek+0x320>
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	2202      	movs	r2, #2
 8009f88:	755a      	strb	r2, [r3, #21]
 8009f8a:	2302      	movs	r3, #2
 8009f8c:	e074      	b.n	800a078 <f_lseek+0x40a>
					fp->clust = clst;
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009f92:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8009f94:	683a      	ldr	r2, [r7, #0]
 8009f96:	69fb      	ldr	r3, [r7, #28]
 8009f98:	429a      	cmp	r2, r3
 8009f9a:	d8c0      	bhi.n	8009f1e <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	699a      	ldr	r2, [r3, #24]
 8009fa0:	683b      	ldr	r3, [r7, #0]
 8009fa2:	441a      	add	r2, r3
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8009fa8:	683b      	ldr	r3, [r7, #0]
 8009faa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d012      	beq.n	8009fd8 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8009fb2:	68bb      	ldr	r3, [r7, #8]
 8009fb4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8009fb6:	4618      	mov	r0, r3
 8009fb8:	f7fe f8ec 	bl	8008194 <clust2sect>
 8009fbc:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8009fbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d104      	bne.n	8009fce <f_lseek+0x360>
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	2202      	movs	r2, #2
 8009fc8:	755a      	strb	r2, [r3, #21]
 8009fca:	2302      	movs	r3, #2
 8009fcc:	e054      	b.n	800a078 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 8009fce:	683b      	ldr	r3, [r7, #0]
 8009fd0:	0a5b      	lsrs	r3, r3, #9
 8009fd2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009fd4:	4413      	add	r3, r2
 8009fd6:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	699a      	ldr	r2, [r3, #24]
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	68db      	ldr	r3, [r3, #12]
 8009fe0:	429a      	cmp	r2, r3
 8009fe2:	d90a      	bls.n	8009ffa <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	699a      	ldr	r2, [r3, #24]
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	7d1b      	ldrb	r3, [r3, #20]
 8009ff0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ff4:	b2da      	uxtb	r2, r3
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	699b      	ldr	r3, [r3, #24]
 8009ffe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a002:	2b00      	cmp	r3, #0
 800a004:	d036      	beq.n	800a074 <f_lseek+0x406>
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	6a1b      	ldr	r3, [r3, #32]
 800a00a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a00c:	429a      	cmp	r2, r3
 800a00e:	d031      	beq.n	800a074 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	7d1b      	ldrb	r3, [r3, #20]
 800a014:	b25b      	sxtb	r3, r3
 800a016:	2b00      	cmp	r3, #0
 800a018:	da18      	bge.n	800a04c <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a01a:	68bb      	ldr	r3, [r7, #8]
 800a01c:	7858      	ldrb	r0, [r3, #1]
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	6a1a      	ldr	r2, [r3, #32]
 800a028:	2301      	movs	r3, #1
 800a02a:	f7fd fd27 	bl	8007a7c <disk_write>
 800a02e:	4603      	mov	r3, r0
 800a030:	2b00      	cmp	r3, #0
 800a032:	d004      	beq.n	800a03e <f_lseek+0x3d0>
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	2201      	movs	r2, #1
 800a038:	755a      	strb	r2, [r3, #21]
 800a03a:	2301      	movs	r3, #1
 800a03c:	e01c      	b.n	800a078 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	7d1b      	ldrb	r3, [r3, #20]
 800a042:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a046:	b2da      	uxtb	r2, r3
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800a04c:	68bb      	ldr	r3, [r7, #8]
 800a04e:	7858      	ldrb	r0, [r3, #1]
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800a056:	2301      	movs	r3, #1
 800a058:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a05a:	f7fd fcef 	bl	8007a3c <disk_read>
 800a05e:	4603      	mov	r3, r0
 800a060:	2b00      	cmp	r3, #0
 800a062:	d004      	beq.n	800a06e <f_lseek+0x400>
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	2201      	movs	r2, #1
 800a068:	755a      	strb	r2, [r3, #21]
 800a06a:	2301      	movs	r3, #1
 800a06c:	e004      	b.n	800a078 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a072:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800a074:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 800a078:	4618      	mov	r0, r3
 800a07a:	3740      	adds	r7, #64	@ 0x40
 800a07c:	46bd      	mov	sp, r7
 800a07e:	bd80      	pop	{r7, pc}

0800a080 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 800a080:	b580      	push	{r7, lr}
 800a082:	b092      	sub	sp, #72	@ 0x48
 800a084:	af00      	add	r7, sp, #0
 800a086:	60f8      	str	r0, [r7, #12]
 800a088:	60b9      	str	r1, [r7, #8]
 800a08a:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 800a08c:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800a090:	f107 030c 	add.w	r3, r7, #12
 800a094:	2200      	movs	r2, #0
 800a096:	4618      	mov	r0, r3
 800a098:	f7fe ff4a 	bl	8008f30 <find_volume>
 800a09c:	4603      	mov	r3, r0
 800a09e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if (res == FR_OK) {
 800a0a2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	f040 8099 	bne.w	800a1de <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 800a0ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 800a0b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0b4:	691a      	ldr	r2, [r3, #16]
 800a0b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0b8:	695b      	ldr	r3, [r3, #20]
 800a0ba:	3b02      	subs	r3, #2
 800a0bc:	429a      	cmp	r2, r3
 800a0be:	d804      	bhi.n	800a0ca <f_getfree+0x4a>
			*nclst = fs->free_clst;
 800a0c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0c2:	691a      	ldr	r2, [r3, #16]
 800a0c4:	68bb      	ldr	r3, [r7, #8]
 800a0c6:	601a      	str	r2, [r3, #0]
 800a0c8:	e089      	b.n	800a1de <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 800a0ca:	2300      	movs	r3, #0
 800a0cc:	643b      	str	r3, [r7, #64]	@ 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 800a0ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0d0:	781b      	ldrb	r3, [r3, #0]
 800a0d2:	2b01      	cmp	r3, #1
 800a0d4:	d128      	bne.n	800a128 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 800a0d6:	2302      	movs	r3, #2
 800a0d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a0da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0dc:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 800a0de:	f107 0314 	add.w	r3, r7, #20
 800a0e2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a0e4:	4618      	mov	r0, r3
 800a0e6:	f7fe f874 	bl	80081d2 <get_fat>
 800a0ea:	62f8      	str	r0, [r7, #44]	@ 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 800a0ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a0f2:	d103      	bne.n	800a0fc <f_getfree+0x7c>
 800a0f4:	2301      	movs	r3, #1
 800a0f6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800a0fa:	e063      	b.n	800a1c4 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 800a0fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0fe:	2b01      	cmp	r3, #1
 800a100:	d103      	bne.n	800a10a <f_getfree+0x8a>
 800a102:	2302      	movs	r3, #2
 800a104:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800a108:	e05c      	b.n	800a1c4 <f_getfree+0x144>
					if (stat == 0) nfree++;
 800a10a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d102      	bne.n	800a116 <f_getfree+0x96>
 800a110:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a112:	3301      	adds	r3, #1
 800a114:	643b      	str	r3, [r7, #64]	@ 0x40
				} while (++clst < fs->n_fatent);
 800a116:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a118:	3301      	adds	r3, #1
 800a11a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a11c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a11e:	695b      	ldr	r3, [r3, #20]
 800a120:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a122:	429a      	cmp	r2, r3
 800a124:	d3db      	bcc.n	800a0de <f_getfree+0x5e>
 800a126:	e04d      	b.n	800a1c4 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 800a128:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a12a:	695b      	ldr	r3, [r3, #20]
 800a12c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a12e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a130:	6a1b      	ldr	r3, [r3, #32]
 800a132:	63bb      	str	r3, [r7, #56]	@ 0x38
					i = 0; p = 0;
 800a134:	2300      	movs	r3, #0
 800a136:	637b      	str	r3, [r7, #52]	@ 0x34
 800a138:	2300      	movs	r3, #0
 800a13a:	633b      	str	r3, [r7, #48]	@ 0x30
					do {
						if (i == 0) {
 800a13c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d113      	bne.n	800a16a <f_getfree+0xea>
							res = move_window(fs, sect++);
 800a142:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a144:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a146:	1c5a      	adds	r2, r3, #1
 800a148:	63ba      	str	r2, [r7, #56]	@ 0x38
 800a14a:	4619      	mov	r1, r3
 800a14c:	f7fd ff86 	bl	800805c <move_window>
 800a150:	4603      	mov	r3, r0
 800a152:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
							if (res != FR_OK) break;
 800a156:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d131      	bne.n	800a1c2 <f_getfree+0x142>
							p = fs->win;
 800a15e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a160:	3330      	adds	r3, #48	@ 0x30
 800a162:	633b      	str	r3, [r7, #48]	@ 0x30
							i = SS(fs);
 800a164:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a168:	637b      	str	r3, [r7, #52]	@ 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 800a16a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a16c:	781b      	ldrb	r3, [r3, #0]
 800a16e:	2b02      	cmp	r3, #2
 800a170:	d10f      	bne.n	800a192 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 800a172:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a174:	f7fd fcc0 	bl	8007af8 <ld_word>
 800a178:	4603      	mov	r3, r0
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d102      	bne.n	800a184 <f_getfree+0x104>
 800a17e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a180:	3301      	adds	r3, #1
 800a182:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 2; i -= 2;
 800a184:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a186:	3302      	adds	r3, #2
 800a188:	633b      	str	r3, [r7, #48]	@ 0x30
 800a18a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a18c:	3b02      	subs	r3, #2
 800a18e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a190:	e010      	b.n	800a1b4 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 800a192:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a194:	f7fd fcc9 	bl	8007b2a <ld_dword>
 800a198:	4603      	mov	r3, r0
 800a19a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d102      	bne.n	800a1a8 <f_getfree+0x128>
 800a1a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a1a4:	3301      	adds	r3, #1
 800a1a6:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 4; i -= 4;
 800a1a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1aa:	3304      	adds	r3, #4
 800a1ac:	633b      	str	r3, [r7, #48]	@ 0x30
 800a1ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1b0:	3b04      	subs	r3, #4
 800a1b2:	637b      	str	r3, [r7, #52]	@ 0x34
						}
					} while (--clst);
 800a1b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a1b6:	3b01      	subs	r3, #1
 800a1b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a1ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d1bd      	bne.n	800a13c <f_getfree+0xbc>
 800a1c0:	e000      	b.n	800a1c4 <f_getfree+0x144>
							if (res != FR_OK) break;
 800a1c2:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 800a1c4:	68bb      	ldr	r3, [r7, #8]
 800a1c6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a1c8:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 800a1ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1cc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a1ce:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 800a1d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1d2:	791a      	ldrb	r2, [r3, #4]
 800a1d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1d6:	f042 0201 	orr.w	r2, r2, #1
 800a1da:	b2d2      	uxtb	r2, r2
 800a1dc:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 800a1de:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800a1e2:	4618      	mov	r0, r3
 800a1e4:	3748      	adds	r7, #72	@ 0x48
 800a1e6:	46bd      	mov	sp, r7
 800a1e8:	bd80      	pop	{r7, pc}
	...

0800a1ec <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800a1ec:	b480      	push	{r7}
 800a1ee:	b087      	sub	sp, #28
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	60f8      	str	r0, [r7, #12]
 800a1f4:	60b9      	str	r1, [r7, #8]
 800a1f6:	4613      	mov	r3, r2
 800a1f8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800a1fa:	2301      	movs	r3, #1
 800a1fc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800a1fe:	2300      	movs	r3, #0
 800a200:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800a202:	4b1f      	ldr	r3, [pc, #124]	@ (800a280 <FATFS_LinkDriverEx+0x94>)
 800a204:	7a5b      	ldrb	r3, [r3, #9]
 800a206:	b2db      	uxtb	r3, r3
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d131      	bne.n	800a270 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800a20c:	4b1c      	ldr	r3, [pc, #112]	@ (800a280 <FATFS_LinkDriverEx+0x94>)
 800a20e:	7a5b      	ldrb	r3, [r3, #9]
 800a210:	b2db      	uxtb	r3, r3
 800a212:	461a      	mov	r2, r3
 800a214:	4b1a      	ldr	r3, [pc, #104]	@ (800a280 <FATFS_LinkDriverEx+0x94>)
 800a216:	2100      	movs	r1, #0
 800a218:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800a21a:	4b19      	ldr	r3, [pc, #100]	@ (800a280 <FATFS_LinkDriverEx+0x94>)
 800a21c:	7a5b      	ldrb	r3, [r3, #9]
 800a21e:	b2db      	uxtb	r3, r3
 800a220:	4a17      	ldr	r2, [pc, #92]	@ (800a280 <FATFS_LinkDriverEx+0x94>)
 800a222:	009b      	lsls	r3, r3, #2
 800a224:	4413      	add	r3, r2
 800a226:	68fa      	ldr	r2, [r7, #12]
 800a228:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800a22a:	4b15      	ldr	r3, [pc, #84]	@ (800a280 <FATFS_LinkDriverEx+0x94>)
 800a22c:	7a5b      	ldrb	r3, [r3, #9]
 800a22e:	b2db      	uxtb	r3, r3
 800a230:	461a      	mov	r2, r3
 800a232:	4b13      	ldr	r3, [pc, #76]	@ (800a280 <FATFS_LinkDriverEx+0x94>)
 800a234:	4413      	add	r3, r2
 800a236:	79fa      	ldrb	r2, [r7, #7]
 800a238:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800a23a:	4b11      	ldr	r3, [pc, #68]	@ (800a280 <FATFS_LinkDriverEx+0x94>)
 800a23c:	7a5b      	ldrb	r3, [r3, #9]
 800a23e:	b2db      	uxtb	r3, r3
 800a240:	1c5a      	adds	r2, r3, #1
 800a242:	b2d1      	uxtb	r1, r2
 800a244:	4a0e      	ldr	r2, [pc, #56]	@ (800a280 <FATFS_LinkDriverEx+0x94>)
 800a246:	7251      	strb	r1, [r2, #9]
 800a248:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800a24a:	7dbb      	ldrb	r3, [r7, #22]
 800a24c:	3330      	adds	r3, #48	@ 0x30
 800a24e:	b2da      	uxtb	r2, r3
 800a250:	68bb      	ldr	r3, [r7, #8]
 800a252:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800a254:	68bb      	ldr	r3, [r7, #8]
 800a256:	3301      	adds	r3, #1
 800a258:	223a      	movs	r2, #58	@ 0x3a
 800a25a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800a25c:	68bb      	ldr	r3, [r7, #8]
 800a25e:	3302      	adds	r3, #2
 800a260:	222f      	movs	r2, #47	@ 0x2f
 800a262:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800a264:	68bb      	ldr	r3, [r7, #8]
 800a266:	3303      	adds	r3, #3
 800a268:	2200      	movs	r2, #0
 800a26a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800a26c:	2300      	movs	r3, #0
 800a26e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800a270:	7dfb      	ldrb	r3, [r7, #23]
}
 800a272:	4618      	mov	r0, r3
 800a274:	371c      	adds	r7, #28
 800a276:	46bd      	mov	sp, r7
 800a278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27c:	4770      	bx	lr
 800a27e:	bf00      	nop
 800a280:	200007c8 	.word	0x200007c8

0800a284 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800a284:	b580      	push	{r7, lr}
 800a286:	b082      	sub	sp, #8
 800a288:	af00      	add	r7, sp, #0
 800a28a:	6078      	str	r0, [r7, #4]
 800a28c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800a28e:	2200      	movs	r2, #0
 800a290:	6839      	ldr	r1, [r7, #0]
 800a292:	6878      	ldr	r0, [r7, #4]
 800a294:	f7ff ffaa 	bl	800a1ec <FATFS_LinkDriverEx>
 800a298:	4603      	mov	r3, r0
}
 800a29a:	4618      	mov	r0, r3
 800a29c:	3708      	adds	r7, #8
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	bd80      	pop	{r7, pc}
	...

0800a2a4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a2a4:	b580      	push	{r7, lr}
 800a2a6:	b084      	sub	sp, #16
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	6078      	str	r0, [r7, #4]
 800a2ac:	460b      	mov	r3, r1
 800a2ae:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a2b0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800a2b4:	f002 fdb2 	bl	800ce1c <malloc>
 800a2b8:	4603      	mov	r3, r0
 800a2ba:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d109      	bne.n	800a2d6 <USBD_CDC_Init+0x32>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	32b0      	adds	r2, #176	@ 0xb0
 800a2cc:	2100      	movs	r1, #0
 800a2ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800a2d2:	2302      	movs	r3, #2
 800a2d4:	e0d4      	b.n	800a480 <USBD_CDC_Init+0x1dc>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800a2d6:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800a2da:	2100      	movs	r1, #0
 800a2dc:	68f8      	ldr	r0, [r7, #12]
 800a2de:	f002 ff8d 	bl	800d1fc <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	32b0      	adds	r2, #176	@ 0xb0
 800a2ec:	68f9      	ldr	r1, [r7, #12]
 800a2ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	32b0      	adds	r2, #176	@ 0xb0
 800a2fc:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	7c1b      	ldrb	r3, [r3, #16]
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d138      	bne.n	800a380 <USBD_CDC_Init+0xdc>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a30e:	4b5e      	ldr	r3, [pc, #376]	@ (800a488 <USBD_CDC_Init+0x1e4>)
 800a310:	7819      	ldrb	r1, [r3, #0]
 800a312:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a316:	2202      	movs	r2, #2
 800a318:	6878      	ldr	r0, [r7, #4]
 800a31a:	f002 fbdc 	bl	800cad6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a31e:	4b5a      	ldr	r3, [pc, #360]	@ (800a488 <USBD_CDC_Init+0x1e4>)
 800a320:	781b      	ldrb	r3, [r3, #0]
 800a322:	f003 020f 	and.w	r2, r3, #15
 800a326:	6879      	ldr	r1, [r7, #4]
 800a328:	4613      	mov	r3, r2
 800a32a:	009b      	lsls	r3, r3, #2
 800a32c:	4413      	add	r3, r2
 800a32e:	009b      	lsls	r3, r3, #2
 800a330:	440b      	add	r3, r1
 800a332:	3323      	adds	r3, #35	@ 0x23
 800a334:	2201      	movs	r2, #1
 800a336:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a338:	4b54      	ldr	r3, [pc, #336]	@ (800a48c <USBD_CDC_Init+0x1e8>)
 800a33a:	7819      	ldrb	r1, [r3, #0]
 800a33c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a340:	2202      	movs	r2, #2
 800a342:	6878      	ldr	r0, [r7, #4]
 800a344:	f002 fbc7 	bl	800cad6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a348:	4b50      	ldr	r3, [pc, #320]	@ (800a48c <USBD_CDC_Init+0x1e8>)
 800a34a:	781b      	ldrb	r3, [r3, #0]
 800a34c:	f003 020f 	and.w	r2, r3, #15
 800a350:	6879      	ldr	r1, [r7, #4]
 800a352:	4613      	mov	r3, r2
 800a354:	009b      	lsls	r3, r3, #2
 800a356:	4413      	add	r3, r2
 800a358:	009b      	lsls	r3, r3, #2
 800a35a:	440b      	add	r3, r1
 800a35c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800a360:	2201      	movs	r2, #1
 800a362:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800a364:	4b4a      	ldr	r3, [pc, #296]	@ (800a490 <USBD_CDC_Init+0x1ec>)
 800a366:	781b      	ldrb	r3, [r3, #0]
 800a368:	f003 020f 	and.w	r2, r3, #15
 800a36c:	6879      	ldr	r1, [r7, #4]
 800a36e:	4613      	mov	r3, r2
 800a370:	009b      	lsls	r3, r3, #2
 800a372:	4413      	add	r3, r2
 800a374:	009b      	lsls	r3, r3, #2
 800a376:	440b      	add	r3, r1
 800a378:	331c      	adds	r3, #28
 800a37a:	2210      	movs	r2, #16
 800a37c:	601a      	str	r2, [r3, #0]
 800a37e:	e035      	b.n	800a3ec <USBD_CDC_Init+0x148>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a380:	4b41      	ldr	r3, [pc, #260]	@ (800a488 <USBD_CDC_Init+0x1e4>)
 800a382:	7819      	ldrb	r1, [r3, #0]
 800a384:	2340      	movs	r3, #64	@ 0x40
 800a386:	2202      	movs	r2, #2
 800a388:	6878      	ldr	r0, [r7, #4]
 800a38a:	f002 fba4 	bl	800cad6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a38e:	4b3e      	ldr	r3, [pc, #248]	@ (800a488 <USBD_CDC_Init+0x1e4>)
 800a390:	781b      	ldrb	r3, [r3, #0]
 800a392:	f003 020f 	and.w	r2, r3, #15
 800a396:	6879      	ldr	r1, [r7, #4]
 800a398:	4613      	mov	r3, r2
 800a39a:	009b      	lsls	r3, r3, #2
 800a39c:	4413      	add	r3, r2
 800a39e:	009b      	lsls	r3, r3, #2
 800a3a0:	440b      	add	r3, r1
 800a3a2:	3323      	adds	r3, #35	@ 0x23
 800a3a4:	2201      	movs	r2, #1
 800a3a6:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a3a8:	4b38      	ldr	r3, [pc, #224]	@ (800a48c <USBD_CDC_Init+0x1e8>)
 800a3aa:	7819      	ldrb	r1, [r3, #0]
 800a3ac:	2340      	movs	r3, #64	@ 0x40
 800a3ae:	2202      	movs	r2, #2
 800a3b0:	6878      	ldr	r0, [r7, #4]
 800a3b2:	f002 fb90 	bl	800cad6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a3b6:	4b35      	ldr	r3, [pc, #212]	@ (800a48c <USBD_CDC_Init+0x1e8>)
 800a3b8:	781b      	ldrb	r3, [r3, #0]
 800a3ba:	f003 020f 	and.w	r2, r3, #15
 800a3be:	6879      	ldr	r1, [r7, #4]
 800a3c0:	4613      	mov	r3, r2
 800a3c2:	009b      	lsls	r3, r3, #2
 800a3c4:	4413      	add	r3, r2
 800a3c6:	009b      	lsls	r3, r3, #2
 800a3c8:	440b      	add	r3, r1
 800a3ca:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800a3ce:	2201      	movs	r2, #1
 800a3d0:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800a3d2:	4b2f      	ldr	r3, [pc, #188]	@ (800a490 <USBD_CDC_Init+0x1ec>)
 800a3d4:	781b      	ldrb	r3, [r3, #0]
 800a3d6:	f003 020f 	and.w	r2, r3, #15
 800a3da:	6879      	ldr	r1, [r7, #4]
 800a3dc:	4613      	mov	r3, r2
 800a3de:	009b      	lsls	r3, r3, #2
 800a3e0:	4413      	add	r3, r2
 800a3e2:	009b      	lsls	r3, r3, #2
 800a3e4:	440b      	add	r3, r1
 800a3e6:	331c      	adds	r3, #28
 800a3e8:	2210      	movs	r2, #16
 800a3ea:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a3ec:	4b28      	ldr	r3, [pc, #160]	@ (800a490 <USBD_CDC_Init+0x1ec>)
 800a3ee:	7819      	ldrb	r1, [r3, #0]
 800a3f0:	2308      	movs	r3, #8
 800a3f2:	2203      	movs	r2, #3
 800a3f4:	6878      	ldr	r0, [r7, #4]
 800a3f6:	f002 fb6e 	bl	800cad6 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800a3fa:	4b25      	ldr	r3, [pc, #148]	@ (800a490 <USBD_CDC_Init+0x1ec>)
 800a3fc:	781b      	ldrb	r3, [r3, #0]
 800a3fe:	f003 020f 	and.w	r2, r3, #15
 800a402:	6879      	ldr	r1, [r7, #4]
 800a404:	4613      	mov	r3, r2
 800a406:	009b      	lsls	r3, r3, #2
 800a408:	4413      	add	r3, r2
 800a40a:	009b      	lsls	r3, r3, #2
 800a40c:	440b      	add	r3, r1
 800a40e:	3323      	adds	r3, #35	@ 0x23
 800a410:	2201      	movs	r2, #1
 800a412:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	2200      	movs	r2, #0
 800a418:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a422:	687a      	ldr	r2, [r7, #4]
 800a424:	33b0      	adds	r3, #176	@ 0xb0
 800a426:	009b      	lsls	r3, r3, #2
 800a428:	4413      	add	r3, r2
 800a42a:	685b      	ldr	r3, [r3, #4]
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	2200      	movs	r2, #0
 800a434:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	2200      	movs	r2, #0
 800a43c:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800a446:	2b00      	cmp	r3, #0
 800a448:	d101      	bne.n	800a44e <USBD_CDC_Init+0x1aa>
  {
    return (uint8_t)USBD_EMEM;
 800a44a:	2302      	movs	r3, #2
 800a44c:	e018      	b.n	800a480 <USBD_CDC_Init+0x1dc>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	7c1b      	ldrb	r3, [r3, #16]
 800a452:	2b00      	cmp	r3, #0
 800a454:	d10a      	bne.n	800a46c <USBD_CDC_Init+0x1c8>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a456:	4b0d      	ldr	r3, [pc, #52]	@ (800a48c <USBD_CDC_Init+0x1e8>)
 800a458:	7819      	ldrb	r1, [r3, #0]
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a460:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a464:	6878      	ldr	r0, [r7, #4]
 800a466:	f002 fc25 	bl	800ccb4 <USBD_LL_PrepareReceive>
 800a46a:	e008      	b.n	800a47e <USBD_CDC_Init+0x1da>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a46c:	4b07      	ldr	r3, [pc, #28]	@ (800a48c <USBD_CDC_Init+0x1e8>)
 800a46e:	7819      	ldrb	r1, [r3, #0]
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a476:	2340      	movs	r3, #64	@ 0x40
 800a478:	6878      	ldr	r0, [r7, #4]
 800a47a:	f002 fc1b 	bl	800ccb4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a47e:	2300      	movs	r3, #0
}
 800a480:	4618      	mov	r0, r3
 800a482:	3710      	adds	r7, #16
 800a484:	46bd      	mov	sp, r7
 800a486:	bd80      	pop	{r7, pc}
 800a488:	200000b7 	.word	0x200000b7
 800a48c:	200000b8 	.word	0x200000b8
 800a490:	200000b9 	.word	0x200000b9

0800a494 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a494:	b580      	push	{r7, lr}
 800a496:	b082      	sub	sp, #8
 800a498:	af00      	add	r7, sp, #0
 800a49a:	6078      	str	r0, [r7, #4]
 800a49c:	460b      	mov	r3, r1
 800a49e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800a4a0:	4b3a      	ldr	r3, [pc, #232]	@ (800a58c <USBD_CDC_DeInit+0xf8>)
 800a4a2:	781b      	ldrb	r3, [r3, #0]
 800a4a4:	4619      	mov	r1, r3
 800a4a6:	6878      	ldr	r0, [r7, #4]
 800a4a8:	f002 fb3b 	bl	800cb22 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800a4ac:	4b37      	ldr	r3, [pc, #220]	@ (800a58c <USBD_CDC_DeInit+0xf8>)
 800a4ae:	781b      	ldrb	r3, [r3, #0]
 800a4b0:	f003 020f 	and.w	r2, r3, #15
 800a4b4:	6879      	ldr	r1, [r7, #4]
 800a4b6:	4613      	mov	r3, r2
 800a4b8:	009b      	lsls	r3, r3, #2
 800a4ba:	4413      	add	r3, r2
 800a4bc:	009b      	lsls	r3, r3, #2
 800a4be:	440b      	add	r3, r1
 800a4c0:	3323      	adds	r3, #35	@ 0x23
 800a4c2:	2200      	movs	r2, #0
 800a4c4:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800a4c6:	4b32      	ldr	r3, [pc, #200]	@ (800a590 <USBD_CDC_DeInit+0xfc>)
 800a4c8:	781b      	ldrb	r3, [r3, #0]
 800a4ca:	4619      	mov	r1, r3
 800a4cc:	6878      	ldr	r0, [r7, #4]
 800a4ce:	f002 fb28 	bl	800cb22 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800a4d2:	4b2f      	ldr	r3, [pc, #188]	@ (800a590 <USBD_CDC_DeInit+0xfc>)
 800a4d4:	781b      	ldrb	r3, [r3, #0]
 800a4d6:	f003 020f 	and.w	r2, r3, #15
 800a4da:	6879      	ldr	r1, [r7, #4]
 800a4dc:	4613      	mov	r3, r2
 800a4de:	009b      	lsls	r3, r3, #2
 800a4e0:	4413      	add	r3, r2
 800a4e2:	009b      	lsls	r3, r3, #2
 800a4e4:	440b      	add	r3, r1
 800a4e6:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800a4ea:	2200      	movs	r2, #0
 800a4ec:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800a4ee:	4b29      	ldr	r3, [pc, #164]	@ (800a594 <USBD_CDC_DeInit+0x100>)
 800a4f0:	781b      	ldrb	r3, [r3, #0]
 800a4f2:	4619      	mov	r1, r3
 800a4f4:	6878      	ldr	r0, [r7, #4]
 800a4f6:	f002 fb14 	bl	800cb22 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800a4fa:	4b26      	ldr	r3, [pc, #152]	@ (800a594 <USBD_CDC_DeInit+0x100>)
 800a4fc:	781b      	ldrb	r3, [r3, #0]
 800a4fe:	f003 020f 	and.w	r2, r3, #15
 800a502:	6879      	ldr	r1, [r7, #4]
 800a504:	4613      	mov	r3, r2
 800a506:	009b      	lsls	r3, r3, #2
 800a508:	4413      	add	r3, r2
 800a50a:	009b      	lsls	r3, r3, #2
 800a50c:	440b      	add	r3, r1
 800a50e:	3323      	adds	r3, #35	@ 0x23
 800a510:	2200      	movs	r2, #0
 800a512:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800a514:	4b1f      	ldr	r3, [pc, #124]	@ (800a594 <USBD_CDC_DeInit+0x100>)
 800a516:	781b      	ldrb	r3, [r3, #0]
 800a518:	f003 020f 	and.w	r2, r3, #15
 800a51c:	6879      	ldr	r1, [r7, #4]
 800a51e:	4613      	mov	r3, r2
 800a520:	009b      	lsls	r3, r3, #2
 800a522:	4413      	add	r3, r2
 800a524:	009b      	lsls	r3, r3, #2
 800a526:	440b      	add	r3, r1
 800a528:	331c      	adds	r3, #28
 800a52a:	2200      	movs	r2, #0
 800a52c:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	32b0      	adds	r2, #176	@ 0xb0
 800a538:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d01f      	beq.n	800a580 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a546:	687a      	ldr	r2, [r7, #4]
 800a548:	33b0      	adds	r3, #176	@ 0xb0
 800a54a:	009b      	lsls	r3, r3, #2
 800a54c:	4413      	add	r3, r2
 800a54e:	685b      	ldr	r3, [r3, #4]
 800a550:	685b      	ldr	r3, [r3, #4]
 800a552:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	32b0      	adds	r2, #176	@ 0xb0
 800a55e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a562:	4618      	mov	r0, r3
 800a564:	f002 fc62 	bl	800ce2c <free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	32b0      	adds	r2, #176	@ 0xb0
 800a572:	2100      	movs	r1, #0
 800a574:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	2200      	movs	r2, #0
 800a57c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800a580:	2300      	movs	r3, #0
}
 800a582:	4618      	mov	r0, r3
 800a584:	3708      	adds	r7, #8
 800a586:	46bd      	mov	sp, r7
 800a588:	bd80      	pop	{r7, pc}
 800a58a:	bf00      	nop
 800a58c:	200000b7 	.word	0x200000b7
 800a590:	200000b8 	.word	0x200000b8
 800a594:	200000b9 	.word	0x200000b9

0800a598 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800a598:	b580      	push	{r7, lr}
 800a59a:	b086      	sub	sp, #24
 800a59c:	af00      	add	r7, sp, #0
 800a59e:	6078      	str	r0, [r7, #4]
 800a5a0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	32b0      	adds	r2, #176	@ 0xb0
 800a5ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5b0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800a5b2:	2300      	movs	r3, #0
 800a5b4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800a5b6:	2300      	movs	r3, #0
 800a5b8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800a5ba:	2300      	movs	r3, #0
 800a5bc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800a5be:	693b      	ldr	r3, [r7, #16]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d101      	bne.n	800a5c8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800a5c4:	2303      	movs	r3, #3
 800a5c6:	e0bf      	b.n	800a748 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a5c8:	683b      	ldr	r3, [r7, #0]
 800a5ca:	781b      	ldrb	r3, [r3, #0]
 800a5cc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d050      	beq.n	800a676 <USBD_CDC_Setup+0xde>
 800a5d4:	2b20      	cmp	r3, #32
 800a5d6:	f040 80af 	bne.w	800a738 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800a5da:	683b      	ldr	r3, [r7, #0]
 800a5dc:	88db      	ldrh	r3, [r3, #6]
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d03a      	beq.n	800a658 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800a5e2:	683b      	ldr	r3, [r7, #0]
 800a5e4:	781b      	ldrb	r3, [r3, #0]
 800a5e6:	b25b      	sxtb	r3, r3
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	da1b      	bge.n	800a624 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a5f2:	687a      	ldr	r2, [r7, #4]
 800a5f4:	33b0      	adds	r3, #176	@ 0xb0
 800a5f6:	009b      	lsls	r3, r3, #2
 800a5f8:	4413      	add	r3, r2
 800a5fa:	685b      	ldr	r3, [r3, #4]
 800a5fc:	689b      	ldr	r3, [r3, #8]
 800a5fe:	683a      	ldr	r2, [r7, #0]
 800a600:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800a602:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a604:	683a      	ldr	r2, [r7, #0]
 800a606:	88d2      	ldrh	r2, [r2, #6]
 800a608:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800a60a:	683b      	ldr	r3, [r7, #0]
 800a60c:	88db      	ldrh	r3, [r3, #6]
 800a60e:	2b07      	cmp	r3, #7
 800a610:	bf28      	it	cs
 800a612:	2307      	movcs	r3, #7
 800a614:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800a616:	693b      	ldr	r3, [r7, #16]
 800a618:	89fa      	ldrh	r2, [r7, #14]
 800a61a:	4619      	mov	r1, r3
 800a61c:	6878      	ldr	r0, [r7, #4]
 800a61e:	f001 fdd3 	bl	800c1c8 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800a622:	e090      	b.n	800a746 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800a624:	683b      	ldr	r3, [r7, #0]
 800a626:	785a      	ldrb	r2, [r3, #1]
 800a628:	693b      	ldr	r3, [r7, #16]
 800a62a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800a62e:	683b      	ldr	r3, [r7, #0]
 800a630:	88db      	ldrh	r3, [r3, #6]
 800a632:	2b3f      	cmp	r3, #63	@ 0x3f
 800a634:	d803      	bhi.n	800a63e <USBD_CDC_Setup+0xa6>
 800a636:	683b      	ldr	r3, [r7, #0]
 800a638:	88db      	ldrh	r3, [r3, #6]
 800a63a:	b2da      	uxtb	r2, r3
 800a63c:	e000      	b.n	800a640 <USBD_CDC_Setup+0xa8>
 800a63e:	2240      	movs	r2, #64	@ 0x40
 800a640:	693b      	ldr	r3, [r7, #16]
 800a642:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800a646:	6939      	ldr	r1, [r7, #16]
 800a648:	693b      	ldr	r3, [r7, #16]
 800a64a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800a64e:	461a      	mov	r2, r3
 800a650:	6878      	ldr	r0, [r7, #4]
 800a652:	f001 fde8 	bl	800c226 <USBD_CtlPrepareRx>
      break;
 800a656:	e076      	b.n	800a746 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a65e:	687a      	ldr	r2, [r7, #4]
 800a660:	33b0      	adds	r3, #176	@ 0xb0
 800a662:	009b      	lsls	r3, r3, #2
 800a664:	4413      	add	r3, r2
 800a666:	685b      	ldr	r3, [r3, #4]
 800a668:	689b      	ldr	r3, [r3, #8]
 800a66a:	683a      	ldr	r2, [r7, #0]
 800a66c:	7850      	ldrb	r0, [r2, #1]
 800a66e:	2200      	movs	r2, #0
 800a670:	6839      	ldr	r1, [r7, #0]
 800a672:	4798      	blx	r3
      break;
 800a674:	e067      	b.n	800a746 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a676:	683b      	ldr	r3, [r7, #0]
 800a678:	785b      	ldrb	r3, [r3, #1]
 800a67a:	2b0b      	cmp	r3, #11
 800a67c:	d851      	bhi.n	800a722 <USBD_CDC_Setup+0x18a>
 800a67e:	a201      	add	r2, pc, #4	@ (adr r2, 800a684 <USBD_CDC_Setup+0xec>)
 800a680:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a684:	0800a6b5 	.word	0x0800a6b5
 800a688:	0800a731 	.word	0x0800a731
 800a68c:	0800a723 	.word	0x0800a723
 800a690:	0800a723 	.word	0x0800a723
 800a694:	0800a723 	.word	0x0800a723
 800a698:	0800a723 	.word	0x0800a723
 800a69c:	0800a723 	.word	0x0800a723
 800a6a0:	0800a723 	.word	0x0800a723
 800a6a4:	0800a723 	.word	0x0800a723
 800a6a8:	0800a723 	.word	0x0800a723
 800a6ac:	0800a6df 	.word	0x0800a6df
 800a6b0:	0800a709 	.word	0x0800a709
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a6ba:	b2db      	uxtb	r3, r3
 800a6bc:	2b03      	cmp	r3, #3
 800a6be:	d107      	bne.n	800a6d0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a6c0:	f107 030a 	add.w	r3, r7, #10
 800a6c4:	2202      	movs	r2, #2
 800a6c6:	4619      	mov	r1, r3
 800a6c8:	6878      	ldr	r0, [r7, #4]
 800a6ca:	f001 fd7d 	bl	800c1c8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a6ce:	e032      	b.n	800a736 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a6d0:	6839      	ldr	r1, [r7, #0]
 800a6d2:	6878      	ldr	r0, [r7, #4]
 800a6d4:	f001 fcfb 	bl	800c0ce <USBD_CtlError>
            ret = USBD_FAIL;
 800a6d8:	2303      	movs	r3, #3
 800a6da:	75fb      	strb	r3, [r7, #23]
          break;
 800a6dc:	e02b      	b.n	800a736 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a6e4:	b2db      	uxtb	r3, r3
 800a6e6:	2b03      	cmp	r3, #3
 800a6e8:	d107      	bne.n	800a6fa <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800a6ea:	f107 030d 	add.w	r3, r7, #13
 800a6ee:	2201      	movs	r2, #1
 800a6f0:	4619      	mov	r1, r3
 800a6f2:	6878      	ldr	r0, [r7, #4]
 800a6f4:	f001 fd68 	bl	800c1c8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a6f8:	e01d      	b.n	800a736 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a6fa:	6839      	ldr	r1, [r7, #0]
 800a6fc:	6878      	ldr	r0, [r7, #4]
 800a6fe:	f001 fce6 	bl	800c0ce <USBD_CtlError>
            ret = USBD_FAIL;
 800a702:	2303      	movs	r3, #3
 800a704:	75fb      	strb	r3, [r7, #23]
          break;
 800a706:	e016      	b.n	800a736 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a70e:	b2db      	uxtb	r3, r3
 800a710:	2b03      	cmp	r3, #3
 800a712:	d00f      	beq.n	800a734 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800a714:	6839      	ldr	r1, [r7, #0]
 800a716:	6878      	ldr	r0, [r7, #4]
 800a718:	f001 fcd9 	bl	800c0ce <USBD_CtlError>
            ret = USBD_FAIL;
 800a71c:	2303      	movs	r3, #3
 800a71e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a720:	e008      	b.n	800a734 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800a722:	6839      	ldr	r1, [r7, #0]
 800a724:	6878      	ldr	r0, [r7, #4]
 800a726:	f001 fcd2 	bl	800c0ce <USBD_CtlError>
          ret = USBD_FAIL;
 800a72a:	2303      	movs	r3, #3
 800a72c:	75fb      	strb	r3, [r7, #23]
          break;
 800a72e:	e002      	b.n	800a736 <USBD_CDC_Setup+0x19e>
          break;
 800a730:	bf00      	nop
 800a732:	e008      	b.n	800a746 <USBD_CDC_Setup+0x1ae>
          break;
 800a734:	bf00      	nop
      }
      break;
 800a736:	e006      	b.n	800a746 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800a738:	6839      	ldr	r1, [r7, #0]
 800a73a:	6878      	ldr	r0, [r7, #4]
 800a73c:	f001 fcc7 	bl	800c0ce <USBD_CtlError>
      ret = USBD_FAIL;
 800a740:	2303      	movs	r3, #3
 800a742:	75fb      	strb	r3, [r7, #23]
      break;
 800a744:	bf00      	nop
  }

  return (uint8_t)ret;
 800a746:	7dfb      	ldrb	r3, [r7, #23]
}
 800a748:	4618      	mov	r0, r3
 800a74a:	3718      	adds	r7, #24
 800a74c:	46bd      	mov	sp, r7
 800a74e:	bd80      	pop	{r7, pc}

0800a750 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a750:	b580      	push	{r7, lr}
 800a752:	b084      	sub	sp, #16
 800a754:	af00      	add	r7, sp, #0
 800a756:	6078      	str	r0, [r7, #4]
 800a758:	460b      	mov	r3, r1
 800a75a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a762:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	32b0      	adds	r2, #176	@ 0xb0
 800a76e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a772:	2b00      	cmp	r3, #0
 800a774:	d101      	bne.n	800a77a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800a776:	2303      	movs	r3, #3
 800a778:	e065      	b.n	800a846 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	32b0      	adds	r2, #176	@ 0xb0
 800a784:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a788:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a78a:	78fb      	ldrb	r3, [r7, #3]
 800a78c:	f003 020f 	and.w	r2, r3, #15
 800a790:	6879      	ldr	r1, [r7, #4]
 800a792:	4613      	mov	r3, r2
 800a794:	009b      	lsls	r3, r3, #2
 800a796:	4413      	add	r3, r2
 800a798:	009b      	lsls	r3, r3, #2
 800a79a:	440b      	add	r3, r1
 800a79c:	3314      	adds	r3, #20
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d02f      	beq.n	800a804 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800a7a4:	78fb      	ldrb	r3, [r7, #3]
 800a7a6:	f003 020f 	and.w	r2, r3, #15
 800a7aa:	6879      	ldr	r1, [r7, #4]
 800a7ac:	4613      	mov	r3, r2
 800a7ae:	009b      	lsls	r3, r3, #2
 800a7b0:	4413      	add	r3, r2
 800a7b2:	009b      	lsls	r3, r3, #2
 800a7b4:	440b      	add	r3, r1
 800a7b6:	3314      	adds	r3, #20
 800a7b8:	681a      	ldr	r2, [r3, #0]
 800a7ba:	78fb      	ldrb	r3, [r7, #3]
 800a7bc:	f003 010f 	and.w	r1, r3, #15
 800a7c0:	68f8      	ldr	r0, [r7, #12]
 800a7c2:	460b      	mov	r3, r1
 800a7c4:	00db      	lsls	r3, r3, #3
 800a7c6:	440b      	add	r3, r1
 800a7c8:	009b      	lsls	r3, r3, #2
 800a7ca:	4403      	add	r3, r0
 800a7cc:	331c      	adds	r3, #28
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	fbb2 f1f3 	udiv	r1, r2, r3
 800a7d4:	fb01 f303 	mul.w	r3, r1, r3
 800a7d8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d112      	bne.n	800a804 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800a7de:	78fb      	ldrb	r3, [r7, #3]
 800a7e0:	f003 020f 	and.w	r2, r3, #15
 800a7e4:	6879      	ldr	r1, [r7, #4]
 800a7e6:	4613      	mov	r3, r2
 800a7e8:	009b      	lsls	r3, r3, #2
 800a7ea:	4413      	add	r3, r2
 800a7ec:	009b      	lsls	r3, r3, #2
 800a7ee:	440b      	add	r3, r1
 800a7f0:	3314      	adds	r3, #20
 800a7f2:	2200      	movs	r2, #0
 800a7f4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a7f6:	78f9      	ldrb	r1, [r7, #3]
 800a7f8:	2300      	movs	r3, #0
 800a7fa:	2200      	movs	r2, #0
 800a7fc:	6878      	ldr	r0, [r7, #4]
 800a7fe:	f002 fa38 	bl	800cc72 <USBD_LL_Transmit>
 800a802:	e01f      	b.n	800a844 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800a804:	68bb      	ldr	r3, [r7, #8]
 800a806:	2200      	movs	r2, #0
 800a808:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a812:	687a      	ldr	r2, [r7, #4]
 800a814:	33b0      	adds	r3, #176	@ 0xb0
 800a816:	009b      	lsls	r3, r3, #2
 800a818:	4413      	add	r3, r2
 800a81a:	685b      	ldr	r3, [r3, #4]
 800a81c:	691b      	ldr	r3, [r3, #16]
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d010      	beq.n	800a844 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a828:	687a      	ldr	r2, [r7, #4]
 800a82a:	33b0      	adds	r3, #176	@ 0xb0
 800a82c:	009b      	lsls	r3, r3, #2
 800a82e:	4413      	add	r3, r2
 800a830:	685b      	ldr	r3, [r3, #4]
 800a832:	691b      	ldr	r3, [r3, #16]
 800a834:	68ba      	ldr	r2, [r7, #8]
 800a836:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800a83a:	68ba      	ldr	r2, [r7, #8]
 800a83c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800a840:	78fa      	ldrb	r2, [r7, #3]
 800a842:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800a844:	2300      	movs	r3, #0
}
 800a846:	4618      	mov	r0, r3
 800a848:	3710      	adds	r7, #16
 800a84a:	46bd      	mov	sp, r7
 800a84c:	bd80      	pop	{r7, pc}

0800a84e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a84e:	b580      	push	{r7, lr}
 800a850:	b084      	sub	sp, #16
 800a852:	af00      	add	r7, sp, #0
 800a854:	6078      	str	r0, [r7, #4]
 800a856:	460b      	mov	r3, r1
 800a858:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	32b0      	adds	r2, #176	@ 0xb0
 800a864:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a868:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	32b0      	adds	r2, #176	@ 0xb0
 800a874:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d101      	bne.n	800a880 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800a87c:	2303      	movs	r3, #3
 800a87e:	e01a      	b.n	800a8b6 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a880:	78fb      	ldrb	r3, [r7, #3]
 800a882:	4619      	mov	r1, r3
 800a884:	6878      	ldr	r0, [r7, #4]
 800a886:	f002 fa36 	bl	800ccf6 <USBD_LL_GetRxDataSize>
 800a88a:	4602      	mov	r2, r0
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a898:	687a      	ldr	r2, [r7, #4]
 800a89a:	33b0      	adds	r3, #176	@ 0xb0
 800a89c:	009b      	lsls	r3, r3, #2
 800a89e:	4413      	add	r3, r2
 800a8a0:	685b      	ldr	r3, [r3, #4]
 800a8a2:	68db      	ldr	r3, [r3, #12]
 800a8a4:	68fa      	ldr	r2, [r7, #12]
 800a8a6:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800a8aa:	68fa      	ldr	r2, [r7, #12]
 800a8ac:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800a8b0:	4611      	mov	r1, r2
 800a8b2:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800a8b4:	2300      	movs	r3, #0
}
 800a8b6:	4618      	mov	r0, r3
 800a8b8:	3710      	adds	r7, #16
 800a8ba:	46bd      	mov	sp, r7
 800a8bc:	bd80      	pop	{r7, pc}

0800a8be <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a8be:	b580      	push	{r7, lr}
 800a8c0:	b084      	sub	sp, #16
 800a8c2:	af00      	add	r7, sp, #0
 800a8c4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	32b0      	adds	r2, #176	@ 0xb0
 800a8d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8d4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d101      	bne.n	800a8e0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a8dc:	2303      	movs	r3, #3
 800a8de:	e024      	b.n	800a92a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a8e6:	687a      	ldr	r2, [r7, #4]
 800a8e8:	33b0      	adds	r3, #176	@ 0xb0
 800a8ea:	009b      	lsls	r3, r3, #2
 800a8ec:	4413      	add	r3, r2
 800a8ee:	685b      	ldr	r3, [r3, #4]
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d019      	beq.n	800a928 <USBD_CDC_EP0_RxReady+0x6a>
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800a8fa:	2bff      	cmp	r3, #255	@ 0xff
 800a8fc:	d014      	beq.n	800a928 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a904:	687a      	ldr	r2, [r7, #4]
 800a906:	33b0      	adds	r3, #176	@ 0xb0
 800a908:	009b      	lsls	r3, r3, #2
 800a90a:	4413      	add	r3, r2
 800a90c:	685b      	ldr	r3, [r3, #4]
 800a90e:	689b      	ldr	r3, [r3, #8]
 800a910:	68fa      	ldr	r2, [r7, #12]
 800a912:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800a916:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800a918:	68fa      	ldr	r2, [r7, #12]
 800a91a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a91e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	22ff      	movs	r2, #255	@ 0xff
 800a924:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800a928:	2300      	movs	r3, #0
}
 800a92a:	4618      	mov	r0, r3
 800a92c:	3710      	adds	r7, #16
 800a92e:	46bd      	mov	sp, r7
 800a930:	bd80      	pop	{r7, pc}
	...

0800a934 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a934:	b580      	push	{r7, lr}
 800a936:	b086      	sub	sp, #24
 800a938:	af00      	add	r7, sp, #0
 800a93a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a93c:	2182      	movs	r1, #130	@ 0x82
 800a93e:	4818      	ldr	r0, [pc, #96]	@ (800a9a0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a940:	f000 fd62 	bl	800b408 <USBD_GetEpDesc>
 800a944:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a946:	2101      	movs	r1, #1
 800a948:	4815      	ldr	r0, [pc, #84]	@ (800a9a0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a94a:	f000 fd5d 	bl	800b408 <USBD_GetEpDesc>
 800a94e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a950:	2181      	movs	r1, #129	@ 0x81
 800a952:	4813      	ldr	r0, [pc, #76]	@ (800a9a0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a954:	f000 fd58 	bl	800b408 <USBD_GetEpDesc>
 800a958:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a95a:	697b      	ldr	r3, [r7, #20]
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d002      	beq.n	800a966 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a960:	697b      	ldr	r3, [r7, #20]
 800a962:	2210      	movs	r2, #16
 800a964:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a966:	693b      	ldr	r3, [r7, #16]
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d006      	beq.n	800a97a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a96c:	693b      	ldr	r3, [r7, #16]
 800a96e:	2200      	movs	r2, #0
 800a970:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a974:	711a      	strb	r2, [r3, #4]
 800a976:	2200      	movs	r2, #0
 800a978:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d006      	beq.n	800a98e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	2200      	movs	r2, #0
 800a984:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a988:	711a      	strb	r2, [r3, #4]
 800a98a:	2200      	movs	r2, #0
 800a98c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	2243      	movs	r2, #67	@ 0x43
 800a992:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a994:	4b02      	ldr	r3, [pc, #8]	@ (800a9a0 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800a996:	4618      	mov	r0, r3
 800a998:	3718      	adds	r7, #24
 800a99a:	46bd      	mov	sp, r7
 800a99c:	bd80      	pop	{r7, pc}
 800a99e:	bf00      	nop
 800a9a0:	20000074 	.word	0x20000074

0800a9a4 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a9a4:	b580      	push	{r7, lr}
 800a9a6:	b086      	sub	sp, #24
 800a9a8:	af00      	add	r7, sp, #0
 800a9aa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a9ac:	2182      	movs	r1, #130	@ 0x82
 800a9ae:	4818      	ldr	r0, [pc, #96]	@ (800aa10 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a9b0:	f000 fd2a 	bl	800b408 <USBD_GetEpDesc>
 800a9b4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a9b6:	2101      	movs	r1, #1
 800a9b8:	4815      	ldr	r0, [pc, #84]	@ (800aa10 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a9ba:	f000 fd25 	bl	800b408 <USBD_GetEpDesc>
 800a9be:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a9c0:	2181      	movs	r1, #129	@ 0x81
 800a9c2:	4813      	ldr	r0, [pc, #76]	@ (800aa10 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a9c4:	f000 fd20 	bl	800b408 <USBD_GetEpDesc>
 800a9c8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a9ca:	697b      	ldr	r3, [r7, #20]
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d002      	beq.n	800a9d6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800a9d0:	697b      	ldr	r3, [r7, #20]
 800a9d2:	2210      	movs	r2, #16
 800a9d4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a9d6:	693b      	ldr	r3, [r7, #16]
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d006      	beq.n	800a9ea <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a9dc:	693b      	ldr	r3, [r7, #16]
 800a9de:	2200      	movs	r2, #0
 800a9e0:	711a      	strb	r2, [r3, #4]
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	f042 0202 	orr.w	r2, r2, #2
 800a9e8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d006      	beq.n	800a9fe <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	2200      	movs	r2, #0
 800a9f4:	711a      	strb	r2, [r3, #4]
 800a9f6:	2200      	movs	r2, #0
 800a9f8:	f042 0202 	orr.w	r2, r2, #2
 800a9fc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	2243      	movs	r2, #67	@ 0x43
 800aa02:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800aa04:	4b02      	ldr	r3, [pc, #8]	@ (800aa10 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800aa06:	4618      	mov	r0, r3
 800aa08:	3718      	adds	r7, #24
 800aa0a:	46bd      	mov	sp, r7
 800aa0c:	bd80      	pop	{r7, pc}
 800aa0e:	bf00      	nop
 800aa10:	20000074 	.word	0x20000074

0800aa14 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800aa14:	b580      	push	{r7, lr}
 800aa16:	b086      	sub	sp, #24
 800aa18:	af00      	add	r7, sp, #0
 800aa1a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800aa1c:	2182      	movs	r1, #130	@ 0x82
 800aa1e:	4818      	ldr	r0, [pc, #96]	@ (800aa80 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800aa20:	f000 fcf2 	bl	800b408 <USBD_GetEpDesc>
 800aa24:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800aa26:	2101      	movs	r1, #1
 800aa28:	4815      	ldr	r0, [pc, #84]	@ (800aa80 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800aa2a:	f000 fced 	bl	800b408 <USBD_GetEpDesc>
 800aa2e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800aa30:	2181      	movs	r1, #129	@ 0x81
 800aa32:	4813      	ldr	r0, [pc, #76]	@ (800aa80 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800aa34:	f000 fce8 	bl	800b408 <USBD_GetEpDesc>
 800aa38:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800aa3a:	697b      	ldr	r3, [r7, #20]
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d002      	beq.n	800aa46 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800aa40:	697b      	ldr	r3, [r7, #20]
 800aa42:	2210      	movs	r2, #16
 800aa44:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800aa46:	693b      	ldr	r3, [r7, #16]
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d006      	beq.n	800aa5a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800aa4c:	693b      	ldr	r3, [r7, #16]
 800aa4e:	2200      	movs	r2, #0
 800aa50:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800aa54:	711a      	strb	r2, [r3, #4]
 800aa56:	2200      	movs	r2, #0
 800aa58:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d006      	beq.n	800aa6e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	2200      	movs	r2, #0
 800aa64:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800aa68:	711a      	strb	r2, [r3, #4]
 800aa6a:	2200      	movs	r2, #0
 800aa6c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	2243      	movs	r2, #67	@ 0x43
 800aa72:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800aa74:	4b02      	ldr	r3, [pc, #8]	@ (800aa80 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800aa76:	4618      	mov	r0, r3
 800aa78:	3718      	adds	r7, #24
 800aa7a:	46bd      	mov	sp, r7
 800aa7c:	bd80      	pop	{r7, pc}
 800aa7e:	bf00      	nop
 800aa80:	20000074 	.word	0x20000074

0800aa84 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800aa84:	b480      	push	{r7}
 800aa86:	b083      	sub	sp, #12
 800aa88:	af00      	add	r7, sp, #0
 800aa8a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	220a      	movs	r2, #10
 800aa90:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800aa92:	4b03      	ldr	r3, [pc, #12]	@ (800aaa0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800aa94:	4618      	mov	r0, r3
 800aa96:	370c      	adds	r7, #12
 800aa98:	46bd      	mov	sp, r7
 800aa9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa9e:	4770      	bx	lr
 800aaa0:	20000030 	.word	0x20000030

0800aaa4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800aaa4:	b480      	push	{r7}
 800aaa6:	b083      	sub	sp, #12
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	6078      	str	r0, [r7, #4]
 800aaac:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800aaae:	683b      	ldr	r3, [r7, #0]
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d101      	bne.n	800aab8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800aab4:	2303      	movs	r3, #3
 800aab6:	e009      	b.n	800aacc <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800aabe:	687a      	ldr	r2, [r7, #4]
 800aac0:	33b0      	adds	r3, #176	@ 0xb0
 800aac2:	009b      	lsls	r3, r3, #2
 800aac4:	4413      	add	r3, r2
 800aac6:	683a      	ldr	r2, [r7, #0]
 800aac8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800aaca:	2300      	movs	r3, #0
}
 800aacc:	4618      	mov	r0, r3
 800aace:	370c      	adds	r7, #12
 800aad0:	46bd      	mov	sp, r7
 800aad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad6:	4770      	bx	lr

0800aad8 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800aad8:	b480      	push	{r7}
 800aada:	b087      	sub	sp, #28
 800aadc:	af00      	add	r7, sp, #0
 800aade:	60f8      	str	r0, [r7, #12]
 800aae0:	60b9      	str	r1, [r7, #8]
 800aae2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	32b0      	adds	r2, #176	@ 0xb0
 800aaee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aaf2:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800aaf4:	697b      	ldr	r3, [r7, #20]
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d101      	bne.n	800aafe <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800aafa:	2303      	movs	r3, #3
 800aafc:	e008      	b.n	800ab10 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800aafe:	697b      	ldr	r3, [r7, #20]
 800ab00:	68ba      	ldr	r2, [r7, #8]
 800ab02:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800ab06:	697b      	ldr	r3, [r7, #20]
 800ab08:	687a      	ldr	r2, [r7, #4]
 800ab0a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800ab0e:	2300      	movs	r3, #0
}
 800ab10:	4618      	mov	r0, r3
 800ab12:	371c      	adds	r7, #28
 800ab14:	46bd      	mov	sp, r7
 800ab16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab1a:	4770      	bx	lr

0800ab1c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800ab1c:	b480      	push	{r7}
 800ab1e:	b085      	sub	sp, #20
 800ab20:	af00      	add	r7, sp, #0
 800ab22:	6078      	str	r0, [r7, #4]
 800ab24:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	32b0      	adds	r2, #176	@ 0xb0
 800ab30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab34:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d101      	bne.n	800ab40 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800ab3c:	2303      	movs	r3, #3
 800ab3e:	e004      	b.n	800ab4a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	683a      	ldr	r2, [r7, #0]
 800ab44:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800ab48:	2300      	movs	r3, #0
}
 800ab4a:	4618      	mov	r0, r3
 800ab4c:	3714      	adds	r7, #20
 800ab4e:	46bd      	mov	sp, r7
 800ab50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab54:	4770      	bx	lr
	...

0800ab58 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800ab58:	b580      	push	{r7, lr}
 800ab5a:	b084      	sub	sp, #16
 800ab5c:	af00      	add	r7, sp, #0
 800ab5e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	32b0      	adds	r2, #176	@ 0xb0
 800ab6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab6e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800ab70:	2301      	movs	r3, #1
 800ab72:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800ab74:	68bb      	ldr	r3, [r7, #8]
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d101      	bne.n	800ab7e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800ab7a:	2303      	movs	r3, #3
 800ab7c:	e025      	b.n	800abca <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800ab7e:	68bb      	ldr	r3, [r7, #8]
 800ab80:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d11f      	bne.n	800abc8 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800ab88:	68bb      	ldr	r3, [r7, #8]
 800ab8a:	2201      	movs	r2, #1
 800ab8c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800ab90:	4b10      	ldr	r3, [pc, #64]	@ (800abd4 <USBD_CDC_TransmitPacket+0x7c>)
 800ab92:	781b      	ldrb	r3, [r3, #0]
 800ab94:	f003 020f 	and.w	r2, r3, #15
 800ab98:	68bb      	ldr	r3, [r7, #8]
 800ab9a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800ab9e:	6878      	ldr	r0, [r7, #4]
 800aba0:	4613      	mov	r3, r2
 800aba2:	009b      	lsls	r3, r3, #2
 800aba4:	4413      	add	r3, r2
 800aba6:	009b      	lsls	r3, r3, #2
 800aba8:	4403      	add	r3, r0
 800abaa:	3314      	adds	r3, #20
 800abac:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800abae:	4b09      	ldr	r3, [pc, #36]	@ (800abd4 <USBD_CDC_TransmitPacket+0x7c>)
 800abb0:	7819      	ldrb	r1, [r3, #0]
 800abb2:	68bb      	ldr	r3, [r7, #8]
 800abb4:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800abb8:	68bb      	ldr	r3, [r7, #8]
 800abba:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800abbe:	6878      	ldr	r0, [r7, #4]
 800abc0:	f002 f857 	bl	800cc72 <USBD_LL_Transmit>

    ret = USBD_OK;
 800abc4:	2300      	movs	r3, #0
 800abc6:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800abc8:	7bfb      	ldrb	r3, [r7, #15]
}
 800abca:	4618      	mov	r0, r3
 800abcc:	3710      	adds	r7, #16
 800abce:	46bd      	mov	sp, r7
 800abd0:	bd80      	pop	{r7, pc}
 800abd2:	bf00      	nop
 800abd4:	200000b7 	.word	0x200000b7

0800abd8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800abd8:	b580      	push	{r7, lr}
 800abda:	b084      	sub	sp, #16
 800abdc:	af00      	add	r7, sp, #0
 800abde:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	32b0      	adds	r2, #176	@ 0xb0
 800abea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800abee:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	32b0      	adds	r2, #176	@ 0xb0
 800abfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d101      	bne.n	800ac06 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800ac02:	2303      	movs	r3, #3
 800ac04:	e018      	b.n	800ac38 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	7c1b      	ldrb	r3, [r3, #16]
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d10a      	bne.n	800ac24 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ac0e:	4b0c      	ldr	r3, [pc, #48]	@ (800ac40 <USBD_CDC_ReceivePacket+0x68>)
 800ac10:	7819      	ldrb	r1, [r3, #0]
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ac18:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ac1c:	6878      	ldr	r0, [r7, #4]
 800ac1e:	f002 f849 	bl	800ccb4 <USBD_LL_PrepareReceive>
 800ac22:	e008      	b.n	800ac36 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ac24:	4b06      	ldr	r3, [pc, #24]	@ (800ac40 <USBD_CDC_ReceivePacket+0x68>)
 800ac26:	7819      	ldrb	r1, [r3, #0]
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ac2e:	2340      	movs	r3, #64	@ 0x40
 800ac30:	6878      	ldr	r0, [r7, #4]
 800ac32:	f002 f83f 	bl	800ccb4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ac36:	2300      	movs	r3, #0
}
 800ac38:	4618      	mov	r0, r3
 800ac3a:	3710      	adds	r7, #16
 800ac3c:	46bd      	mov	sp, r7
 800ac3e:	bd80      	pop	{r7, pc}
 800ac40:	200000b8 	.word	0x200000b8

0800ac44 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800ac44:	b580      	push	{r7, lr}
 800ac46:	b086      	sub	sp, #24
 800ac48:	af00      	add	r7, sp, #0
 800ac4a:	60f8      	str	r0, [r7, #12]
 800ac4c:	60b9      	str	r1, [r7, #8]
 800ac4e:	4613      	mov	r3, r2
 800ac50:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d101      	bne.n	800ac5c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ac58:	2303      	movs	r3, #3
 800ac5a:	e01f      	b.n	800ac9c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	2200      	movs	r2, #0
 800ac60:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	2200      	movs	r2, #0
 800ac68:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	2200      	movs	r2, #0
 800ac70:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800ac74:	68bb      	ldr	r3, [r7, #8]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d003      	beq.n	800ac82 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	68ba      	ldr	r2, [r7, #8]
 800ac7e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	2201      	movs	r2, #1
 800ac86:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	79fa      	ldrb	r2, [r7, #7]
 800ac8e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800ac90:	68f8      	ldr	r0, [r7, #12]
 800ac92:	f001 feb5 	bl	800ca00 <USBD_LL_Init>
 800ac96:	4603      	mov	r3, r0
 800ac98:	75fb      	strb	r3, [r7, #23]

  return ret;
 800ac9a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ac9c:	4618      	mov	r0, r3
 800ac9e:	3718      	adds	r7, #24
 800aca0:	46bd      	mov	sp, r7
 800aca2:	bd80      	pop	{r7, pc}

0800aca4 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800aca4:	b580      	push	{r7, lr}
 800aca6:	b084      	sub	sp, #16
 800aca8:	af00      	add	r7, sp, #0
 800acaa:	6078      	str	r0, [r7, #4]
 800acac:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800acae:	2300      	movs	r3, #0
 800acb0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800acb2:	683b      	ldr	r3, [r7, #0]
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d101      	bne.n	800acbc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800acb8:	2303      	movs	r3, #3
 800acba:	e025      	b.n	800ad08 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	683a      	ldr	r2, [r7, #0]
 800acc0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	32ae      	adds	r2, #174	@ 0xae
 800acce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800acd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d00f      	beq.n	800acf8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	32ae      	adds	r2, #174	@ 0xae
 800ace2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ace6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ace8:	f107 020e 	add.w	r2, r7, #14
 800acec:	4610      	mov	r0, r2
 800acee:	4798      	blx	r3
 800acf0:	4602      	mov	r2, r0
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800acfe:	1c5a      	adds	r2, r3, #1
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800ad06:	2300      	movs	r3, #0
}
 800ad08:	4618      	mov	r0, r3
 800ad0a:	3710      	adds	r7, #16
 800ad0c:	46bd      	mov	sp, r7
 800ad0e:	bd80      	pop	{r7, pc}

0800ad10 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800ad10:	b580      	push	{r7, lr}
 800ad12:	b082      	sub	sp, #8
 800ad14:	af00      	add	r7, sp, #0
 800ad16:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800ad18:	6878      	ldr	r0, [r7, #4]
 800ad1a:	f001 fec1 	bl	800caa0 <USBD_LL_Start>
 800ad1e:	4603      	mov	r3, r0
}
 800ad20:	4618      	mov	r0, r3
 800ad22:	3708      	adds	r7, #8
 800ad24:	46bd      	mov	sp, r7
 800ad26:	bd80      	pop	{r7, pc}

0800ad28 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800ad28:	b480      	push	{r7}
 800ad2a:	b083      	sub	sp, #12
 800ad2c:	af00      	add	r7, sp, #0
 800ad2e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ad30:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800ad32:	4618      	mov	r0, r3
 800ad34:	370c      	adds	r7, #12
 800ad36:	46bd      	mov	sp, r7
 800ad38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad3c:	4770      	bx	lr

0800ad3e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ad3e:	b580      	push	{r7, lr}
 800ad40:	b084      	sub	sp, #16
 800ad42:	af00      	add	r7, sp, #0
 800ad44:	6078      	str	r0, [r7, #4]
 800ad46:	460b      	mov	r3, r1
 800ad48:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800ad4a:	2300      	movs	r3, #0
 800ad4c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d009      	beq.n	800ad6c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	78fa      	ldrb	r2, [r7, #3]
 800ad62:	4611      	mov	r1, r2
 800ad64:	6878      	ldr	r0, [r7, #4]
 800ad66:	4798      	blx	r3
 800ad68:	4603      	mov	r3, r0
 800ad6a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ad6c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad6e:	4618      	mov	r0, r3
 800ad70:	3710      	adds	r7, #16
 800ad72:	46bd      	mov	sp, r7
 800ad74:	bd80      	pop	{r7, pc}

0800ad76 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ad76:	b580      	push	{r7, lr}
 800ad78:	b084      	sub	sp, #16
 800ad7a:	af00      	add	r7, sp, #0
 800ad7c:	6078      	str	r0, [r7, #4]
 800ad7e:	460b      	mov	r3, r1
 800ad80:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800ad82:	2300      	movs	r3, #0
 800ad84:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ad8c:	685b      	ldr	r3, [r3, #4]
 800ad8e:	78fa      	ldrb	r2, [r7, #3]
 800ad90:	4611      	mov	r1, r2
 800ad92:	6878      	ldr	r0, [r7, #4]
 800ad94:	4798      	blx	r3
 800ad96:	4603      	mov	r3, r0
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d001      	beq.n	800ada0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800ad9c:	2303      	movs	r3, #3
 800ad9e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ada0:	7bfb      	ldrb	r3, [r7, #15]
}
 800ada2:	4618      	mov	r0, r3
 800ada4:	3710      	adds	r7, #16
 800ada6:	46bd      	mov	sp, r7
 800ada8:	bd80      	pop	{r7, pc}

0800adaa <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800adaa:	b580      	push	{r7, lr}
 800adac:	b084      	sub	sp, #16
 800adae:	af00      	add	r7, sp, #0
 800adb0:	6078      	str	r0, [r7, #4]
 800adb2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800adba:	6839      	ldr	r1, [r7, #0]
 800adbc:	4618      	mov	r0, r3
 800adbe:	f001 f94c 	bl	800c05a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	2201      	movs	r2, #1
 800adc6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800add0:	461a      	mov	r2, r3
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800adde:	f003 031f 	and.w	r3, r3, #31
 800ade2:	2b02      	cmp	r3, #2
 800ade4:	d01a      	beq.n	800ae1c <USBD_LL_SetupStage+0x72>
 800ade6:	2b02      	cmp	r3, #2
 800ade8:	d822      	bhi.n	800ae30 <USBD_LL_SetupStage+0x86>
 800adea:	2b00      	cmp	r3, #0
 800adec:	d002      	beq.n	800adf4 <USBD_LL_SetupStage+0x4a>
 800adee:	2b01      	cmp	r3, #1
 800adf0:	d00a      	beq.n	800ae08 <USBD_LL_SetupStage+0x5e>
 800adf2:	e01d      	b.n	800ae30 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800adfa:	4619      	mov	r1, r3
 800adfc:	6878      	ldr	r0, [r7, #4]
 800adfe:	f000 fb77 	bl	800b4f0 <USBD_StdDevReq>
 800ae02:	4603      	mov	r3, r0
 800ae04:	73fb      	strb	r3, [r7, #15]
      break;
 800ae06:	e020      	b.n	800ae4a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ae0e:	4619      	mov	r1, r3
 800ae10:	6878      	ldr	r0, [r7, #4]
 800ae12:	f000 fbdf 	bl	800b5d4 <USBD_StdItfReq>
 800ae16:	4603      	mov	r3, r0
 800ae18:	73fb      	strb	r3, [r7, #15]
      break;
 800ae1a:	e016      	b.n	800ae4a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ae22:	4619      	mov	r1, r3
 800ae24:	6878      	ldr	r0, [r7, #4]
 800ae26:	f000 fc41 	bl	800b6ac <USBD_StdEPReq>
 800ae2a:	4603      	mov	r3, r0
 800ae2c:	73fb      	strb	r3, [r7, #15]
      break;
 800ae2e:	e00c      	b.n	800ae4a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ae36:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800ae3a:	b2db      	uxtb	r3, r3
 800ae3c:	4619      	mov	r1, r3
 800ae3e:	6878      	ldr	r0, [r7, #4]
 800ae40:	f001 fe8e 	bl	800cb60 <USBD_LL_StallEP>
 800ae44:	4603      	mov	r3, r0
 800ae46:	73fb      	strb	r3, [r7, #15]
      break;
 800ae48:	bf00      	nop
  }

  return ret;
 800ae4a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae4c:	4618      	mov	r0, r3
 800ae4e:	3710      	adds	r7, #16
 800ae50:	46bd      	mov	sp, r7
 800ae52:	bd80      	pop	{r7, pc}

0800ae54 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800ae54:	b580      	push	{r7, lr}
 800ae56:	b086      	sub	sp, #24
 800ae58:	af00      	add	r7, sp, #0
 800ae5a:	60f8      	str	r0, [r7, #12]
 800ae5c:	460b      	mov	r3, r1
 800ae5e:	607a      	str	r2, [r7, #4]
 800ae60:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800ae62:	2300      	movs	r3, #0
 800ae64:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800ae66:	7afb      	ldrb	r3, [r7, #11]
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d177      	bne.n	800af5c <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800ae72:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ae7a:	2b03      	cmp	r3, #3
 800ae7c:	f040 80a1 	bne.w	800afc2 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800ae80:	693b      	ldr	r3, [r7, #16]
 800ae82:	685b      	ldr	r3, [r3, #4]
 800ae84:	693a      	ldr	r2, [r7, #16]
 800ae86:	8992      	ldrh	r2, [r2, #12]
 800ae88:	4293      	cmp	r3, r2
 800ae8a:	d91c      	bls.n	800aec6 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800ae8c:	693b      	ldr	r3, [r7, #16]
 800ae8e:	685b      	ldr	r3, [r3, #4]
 800ae90:	693a      	ldr	r2, [r7, #16]
 800ae92:	8992      	ldrh	r2, [r2, #12]
 800ae94:	1a9a      	subs	r2, r3, r2
 800ae96:	693b      	ldr	r3, [r7, #16]
 800ae98:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800ae9a:	693b      	ldr	r3, [r7, #16]
 800ae9c:	691b      	ldr	r3, [r3, #16]
 800ae9e:	693a      	ldr	r2, [r7, #16]
 800aea0:	8992      	ldrh	r2, [r2, #12]
 800aea2:	441a      	add	r2, r3
 800aea4:	693b      	ldr	r3, [r7, #16]
 800aea6:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800aea8:	693b      	ldr	r3, [r7, #16]
 800aeaa:	6919      	ldr	r1, [r3, #16]
 800aeac:	693b      	ldr	r3, [r7, #16]
 800aeae:	899b      	ldrh	r3, [r3, #12]
 800aeb0:	461a      	mov	r2, r3
 800aeb2:	693b      	ldr	r3, [r7, #16]
 800aeb4:	685b      	ldr	r3, [r3, #4]
 800aeb6:	4293      	cmp	r3, r2
 800aeb8:	bf38      	it	cc
 800aeba:	4613      	movcc	r3, r2
 800aebc:	461a      	mov	r2, r3
 800aebe:	68f8      	ldr	r0, [r7, #12]
 800aec0:	f001 f9d2 	bl	800c268 <USBD_CtlContinueRx>
 800aec4:	e07d      	b.n	800afc2 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800aecc:	f003 031f 	and.w	r3, r3, #31
 800aed0:	2b02      	cmp	r3, #2
 800aed2:	d014      	beq.n	800aefe <USBD_LL_DataOutStage+0xaa>
 800aed4:	2b02      	cmp	r3, #2
 800aed6:	d81d      	bhi.n	800af14 <USBD_LL_DataOutStage+0xc0>
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d002      	beq.n	800aee2 <USBD_LL_DataOutStage+0x8e>
 800aedc:	2b01      	cmp	r3, #1
 800aede:	d003      	beq.n	800aee8 <USBD_LL_DataOutStage+0x94>
 800aee0:	e018      	b.n	800af14 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800aee2:	2300      	movs	r3, #0
 800aee4:	75bb      	strb	r3, [r7, #22]
            break;
 800aee6:	e018      	b.n	800af1a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800aeee:	b2db      	uxtb	r3, r3
 800aef0:	4619      	mov	r1, r3
 800aef2:	68f8      	ldr	r0, [r7, #12]
 800aef4:	f000 fa6e 	bl	800b3d4 <USBD_CoreFindIF>
 800aef8:	4603      	mov	r3, r0
 800aefa:	75bb      	strb	r3, [r7, #22]
            break;
 800aefc:	e00d      	b.n	800af1a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800af04:	b2db      	uxtb	r3, r3
 800af06:	4619      	mov	r1, r3
 800af08:	68f8      	ldr	r0, [r7, #12]
 800af0a:	f000 fa70 	bl	800b3ee <USBD_CoreFindEP>
 800af0e:	4603      	mov	r3, r0
 800af10:	75bb      	strb	r3, [r7, #22]
            break;
 800af12:	e002      	b.n	800af1a <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800af14:	2300      	movs	r3, #0
 800af16:	75bb      	strb	r3, [r7, #22]
            break;
 800af18:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800af1a:	7dbb      	ldrb	r3, [r7, #22]
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d119      	bne.n	800af54 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af26:	b2db      	uxtb	r3, r3
 800af28:	2b03      	cmp	r3, #3
 800af2a:	d113      	bne.n	800af54 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800af2c:	7dba      	ldrb	r2, [r7, #22]
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	32ae      	adds	r2, #174	@ 0xae
 800af32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af36:	691b      	ldr	r3, [r3, #16]
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d00b      	beq.n	800af54 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800af3c:	7dba      	ldrb	r2, [r7, #22]
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800af44:	7dba      	ldrb	r2, [r7, #22]
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	32ae      	adds	r2, #174	@ 0xae
 800af4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af4e:	691b      	ldr	r3, [r3, #16]
 800af50:	68f8      	ldr	r0, [r7, #12]
 800af52:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800af54:	68f8      	ldr	r0, [r7, #12]
 800af56:	f001 f998 	bl	800c28a <USBD_CtlSendStatus>
 800af5a:	e032      	b.n	800afc2 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800af5c:	7afb      	ldrb	r3, [r7, #11]
 800af5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800af62:	b2db      	uxtb	r3, r3
 800af64:	4619      	mov	r1, r3
 800af66:	68f8      	ldr	r0, [r7, #12]
 800af68:	f000 fa41 	bl	800b3ee <USBD_CoreFindEP>
 800af6c:	4603      	mov	r3, r0
 800af6e:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800af70:	7dbb      	ldrb	r3, [r7, #22]
 800af72:	2bff      	cmp	r3, #255	@ 0xff
 800af74:	d025      	beq.n	800afc2 <USBD_LL_DataOutStage+0x16e>
 800af76:	7dbb      	ldrb	r3, [r7, #22]
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d122      	bne.n	800afc2 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af82:	b2db      	uxtb	r3, r3
 800af84:	2b03      	cmp	r3, #3
 800af86:	d117      	bne.n	800afb8 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800af88:	7dba      	ldrb	r2, [r7, #22]
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	32ae      	adds	r2, #174	@ 0xae
 800af8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af92:	699b      	ldr	r3, [r3, #24]
 800af94:	2b00      	cmp	r3, #0
 800af96:	d00f      	beq.n	800afb8 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800af98:	7dba      	ldrb	r2, [r7, #22]
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800afa0:	7dba      	ldrb	r2, [r7, #22]
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	32ae      	adds	r2, #174	@ 0xae
 800afa6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800afaa:	699b      	ldr	r3, [r3, #24]
 800afac:	7afa      	ldrb	r2, [r7, #11]
 800afae:	4611      	mov	r1, r2
 800afb0:	68f8      	ldr	r0, [r7, #12]
 800afb2:	4798      	blx	r3
 800afb4:	4603      	mov	r3, r0
 800afb6:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800afb8:	7dfb      	ldrb	r3, [r7, #23]
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d001      	beq.n	800afc2 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800afbe:	7dfb      	ldrb	r3, [r7, #23]
 800afc0:	e000      	b.n	800afc4 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800afc2:	2300      	movs	r3, #0
}
 800afc4:	4618      	mov	r0, r3
 800afc6:	3718      	adds	r7, #24
 800afc8:	46bd      	mov	sp, r7
 800afca:	bd80      	pop	{r7, pc}

0800afcc <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800afcc:	b580      	push	{r7, lr}
 800afce:	b086      	sub	sp, #24
 800afd0:	af00      	add	r7, sp, #0
 800afd2:	60f8      	str	r0, [r7, #12]
 800afd4:	460b      	mov	r3, r1
 800afd6:	607a      	str	r2, [r7, #4]
 800afd8:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800afda:	7afb      	ldrb	r3, [r7, #11]
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d178      	bne.n	800b0d2 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	3314      	adds	r3, #20
 800afe4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800afec:	2b02      	cmp	r3, #2
 800afee:	d163      	bne.n	800b0b8 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800aff0:	693b      	ldr	r3, [r7, #16]
 800aff2:	685b      	ldr	r3, [r3, #4]
 800aff4:	693a      	ldr	r2, [r7, #16]
 800aff6:	8992      	ldrh	r2, [r2, #12]
 800aff8:	4293      	cmp	r3, r2
 800affa:	d91c      	bls.n	800b036 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800affc:	693b      	ldr	r3, [r7, #16]
 800affe:	685b      	ldr	r3, [r3, #4]
 800b000:	693a      	ldr	r2, [r7, #16]
 800b002:	8992      	ldrh	r2, [r2, #12]
 800b004:	1a9a      	subs	r2, r3, r2
 800b006:	693b      	ldr	r3, [r7, #16]
 800b008:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800b00a:	693b      	ldr	r3, [r7, #16]
 800b00c:	691b      	ldr	r3, [r3, #16]
 800b00e:	693a      	ldr	r2, [r7, #16]
 800b010:	8992      	ldrh	r2, [r2, #12]
 800b012:	441a      	add	r2, r3
 800b014:	693b      	ldr	r3, [r7, #16]
 800b016:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800b018:	693b      	ldr	r3, [r7, #16]
 800b01a:	6919      	ldr	r1, [r3, #16]
 800b01c:	693b      	ldr	r3, [r7, #16]
 800b01e:	685b      	ldr	r3, [r3, #4]
 800b020:	461a      	mov	r2, r3
 800b022:	68f8      	ldr	r0, [r7, #12]
 800b024:	f001 f8ee 	bl	800c204 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b028:	2300      	movs	r3, #0
 800b02a:	2200      	movs	r2, #0
 800b02c:	2100      	movs	r1, #0
 800b02e:	68f8      	ldr	r0, [r7, #12]
 800b030:	f001 fe40 	bl	800ccb4 <USBD_LL_PrepareReceive>
 800b034:	e040      	b.n	800b0b8 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800b036:	693b      	ldr	r3, [r7, #16]
 800b038:	899b      	ldrh	r3, [r3, #12]
 800b03a:	461a      	mov	r2, r3
 800b03c:	693b      	ldr	r3, [r7, #16]
 800b03e:	685b      	ldr	r3, [r3, #4]
 800b040:	429a      	cmp	r2, r3
 800b042:	d11c      	bne.n	800b07e <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800b044:	693b      	ldr	r3, [r7, #16]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	693a      	ldr	r2, [r7, #16]
 800b04a:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800b04c:	4293      	cmp	r3, r2
 800b04e:	d316      	bcc.n	800b07e <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800b050:	693b      	ldr	r3, [r7, #16]
 800b052:	681a      	ldr	r2, [r3, #0]
 800b054:	68fb      	ldr	r3, [r7, #12]
 800b056:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800b05a:	429a      	cmp	r2, r3
 800b05c:	d20f      	bcs.n	800b07e <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b05e:	2200      	movs	r2, #0
 800b060:	2100      	movs	r1, #0
 800b062:	68f8      	ldr	r0, [r7, #12]
 800b064:	f001 f8ce 	bl	800c204 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	2200      	movs	r2, #0
 800b06c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b070:	2300      	movs	r3, #0
 800b072:	2200      	movs	r2, #0
 800b074:	2100      	movs	r1, #0
 800b076:	68f8      	ldr	r0, [r7, #12]
 800b078:	f001 fe1c 	bl	800ccb4 <USBD_LL_PrepareReceive>
 800b07c:	e01c      	b.n	800b0b8 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b084:	b2db      	uxtb	r3, r3
 800b086:	2b03      	cmp	r3, #3
 800b088:	d10f      	bne.n	800b0aa <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b090:	68db      	ldr	r3, [r3, #12]
 800b092:	2b00      	cmp	r3, #0
 800b094:	d009      	beq.n	800b0aa <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	2200      	movs	r2, #0
 800b09a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b0a4:	68db      	ldr	r3, [r3, #12]
 800b0a6:	68f8      	ldr	r0, [r7, #12]
 800b0a8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800b0aa:	2180      	movs	r1, #128	@ 0x80
 800b0ac:	68f8      	ldr	r0, [r7, #12]
 800b0ae:	f001 fd57 	bl	800cb60 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800b0b2:	68f8      	ldr	r0, [r7, #12]
 800b0b4:	f001 f8fc 	bl	800c2b0 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d03a      	beq.n	800b138 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800b0c2:	68f8      	ldr	r0, [r7, #12]
 800b0c4:	f7ff fe30 	bl	800ad28 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	2200      	movs	r2, #0
 800b0cc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800b0d0:	e032      	b.n	800b138 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800b0d2:	7afb      	ldrb	r3, [r7, #11]
 800b0d4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b0d8:	b2db      	uxtb	r3, r3
 800b0da:	4619      	mov	r1, r3
 800b0dc:	68f8      	ldr	r0, [r7, #12]
 800b0de:	f000 f986 	bl	800b3ee <USBD_CoreFindEP>
 800b0e2:	4603      	mov	r3, r0
 800b0e4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b0e6:	7dfb      	ldrb	r3, [r7, #23]
 800b0e8:	2bff      	cmp	r3, #255	@ 0xff
 800b0ea:	d025      	beq.n	800b138 <USBD_LL_DataInStage+0x16c>
 800b0ec:	7dfb      	ldrb	r3, [r7, #23]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d122      	bne.n	800b138 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b0f8:	b2db      	uxtb	r3, r3
 800b0fa:	2b03      	cmp	r3, #3
 800b0fc:	d11c      	bne.n	800b138 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800b0fe:	7dfa      	ldrb	r2, [r7, #23]
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	32ae      	adds	r2, #174	@ 0xae
 800b104:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b108:	695b      	ldr	r3, [r3, #20]
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d014      	beq.n	800b138 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800b10e:	7dfa      	ldrb	r2, [r7, #23]
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800b116:	7dfa      	ldrb	r2, [r7, #23]
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	32ae      	adds	r2, #174	@ 0xae
 800b11c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b120:	695b      	ldr	r3, [r3, #20]
 800b122:	7afa      	ldrb	r2, [r7, #11]
 800b124:	4611      	mov	r1, r2
 800b126:	68f8      	ldr	r0, [r7, #12]
 800b128:	4798      	blx	r3
 800b12a:	4603      	mov	r3, r0
 800b12c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800b12e:	7dbb      	ldrb	r3, [r7, #22]
 800b130:	2b00      	cmp	r3, #0
 800b132:	d001      	beq.n	800b138 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800b134:	7dbb      	ldrb	r3, [r7, #22]
 800b136:	e000      	b.n	800b13a <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800b138:	2300      	movs	r3, #0
}
 800b13a:	4618      	mov	r0, r3
 800b13c:	3718      	adds	r7, #24
 800b13e:	46bd      	mov	sp, r7
 800b140:	bd80      	pop	{r7, pc}

0800b142 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b142:	b580      	push	{r7, lr}
 800b144:	b084      	sub	sp, #16
 800b146:	af00      	add	r7, sp, #0
 800b148:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800b14a:	2300      	movs	r3, #0
 800b14c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	2201      	movs	r2, #1
 800b152:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	2200      	movs	r2, #0
 800b15a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	2200      	movs	r2, #0
 800b162:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	2200      	movs	r2, #0
 800b168:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	2200      	movs	r2, #0
 800b170:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d014      	beq.n	800b1a8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b184:	685b      	ldr	r3, [r3, #4]
 800b186:	2b00      	cmp	r3, #0
 800b188:	d00e      	beq.n	800b1a8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b190:	685b      	ldr	r3, [r3, #4]
 800b192:	687a      	ldr	r2, [r7, #4]
 800b194:	6852      	ldr	r2, [r2, #4]
 800b196:	b2d2      	uxtb	r2, r2
 800b198:	4611      	mov	r1, r2
 800b19a:	6878      	ldr	r0, [r7, #4]
 800b19c:	4798      	blx	r3
 800b19e:	4603      	mov	r3, r0
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d001      	beq.n	800b1a8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800b1a4:	2303      	movs	r3, #3
 800b1a6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b1a8:	2340      	movs	r3, #64	@ 0x40
 800b1aa:	2200      	movs	r2, #0
 800b1ac:	2100      	movs	r1, #0
 800b1ae:	6878      	ldr	r0, [r7, #4]
 800b1b0:	f001 fc91 	bl	800cad6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	2201      	movs	r2, #1
 800b1b8:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	2240      	movs	r2, #64	@ 0x40
 800b1c0:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b1c4:	2340      	movs	r3, #64	@ 0x40
 800b1c6:	2200      	movs	r2, #0
 800b1c8:	2180      	movs	r1, #128	@ 0x80
 800b1ca:	6878      	ldr	r0, [r7, #4]
 800b1cc:	f001 fc83 	bl	800cad6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	2201      	movs	r2, #1
 800b1d4:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	2240      	movs	r2, #64	@ 0x40
 800b1dc:	841a      	strh	r2, [r3, #32]

  return ret;
 800b1de:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1e0:	4618      	mov	r0, r3
 800b1e2:	3710      	adds	r7, #16
 800b1e4:	46bd      	mov	sp, r7
 800b1e6:	bd80      	pop	{r7, pc}

0800b1e8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b1e8:	b480      	push	{r7}
 800b1ea:	b083      	sub	sp, #12
 800b1ec:	af00      	add	r7, sp, #0
 800b1ee:	6078      	str	r0, [r7, #4]
 800b1f0:	460b      	mov	r3, r1
 800b1f2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	78fa      	ldrb	r2, [r7, #3]
 800b1f8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b1fa:	2300      	movs	r3, #0
}
 800b1fc:	4618      	mov	r0, r3
 800b1fe:	370c      	adds	r7, #12
 800b200:	46bd      	mov	sp, r7
 800b202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b206:	4770      	bx	lr

0800b208 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b208:	b480      	push	{r7}
 800b20a:	b083      	sub	sp, #12
 800b20c:	af00      	add	r7, sp, #0
 800b20e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b216:	b2db      	uxtb	r3, r3
 800b218:	2b04      	cmp	r3, #4
 800b21a:	d006      	beq.n	800b22a <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b222:	b2da      	uxtb	r2, r3
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	2204      	movs	r2, #4
 800b22e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800b232:	2300      	movs	r3, #0
}
 800b234:	4618      	mov	r0, r3
 800b236:	370c      	adds	r7, #12
 800b238:	46bd      	mov	sp, r7
 800b23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b23e:	4770      	bx	lr

0800b240 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b240:	b480      	push	{r7}
 800b242:	b083      	sub	sp, #12
 800b244:	af00      	add	r7, sp, #0
 800b246:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b24e:	b2db      	uxtb	r3, r3
 800b250:	2b04      	cmp	r3, #4
 800b252:	d106      	bne.n	800b262 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800b25a:	b2da      	uxtb	r2, r3
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800b262:	2300      	movs	r3, #0
}
 800b264:	4618      	mov	r0, r3
 800b266:	370c      	adds	r7, #12
 800b268:	46bd      	mov	sp, r7
 800b26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b26e:	4770      	bx	lr

0800b270 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b270:	b580      	push	{r7, lr}
 800b272:	b082      	sub	sp, #8
 800b274:	af00      	add	r7, sp, #0
 800b276:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b27e:	b2db      	uxtb	r3, r3
 800b280:	2b03      	cmp	r3, #3
 800b282:	d110      	bne.n	800b2a6 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d00b      	beq.n	800b2a6 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b294:	69db      	ldr	r3, [r3, #28]
 800b296:	2b00      	cmp	r3, #0
 800b298:	d005      	beq.n	800b2a6 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b2a0:	69db      	ldr	r3, [r3, #28]
 800b2a2:	6878      	ldr	r0, [r7, #4]
 800b2a4:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800b2a6:	2300      	movs	r3, #0
}
 800b2a8:	4618      	mov	r0, r3
 800b2aa:	3708      	adds	r7, #8
 800b2ac:	46bd      	mov	sp, r7
 800b2ae:	bd80      	pop	{r7, pc}

0800b2b0 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800b2b0:	b580      	push	{r7, lr}
 800b2b2:	b082      	sub	sp, #8
 800b2b4:	af00      	add	r7, sp, #0
 800b2b6:	6078      	str	r0, [r7, #4]
 800b2b8:	460b      	mov	r3, r1
 800b2ba:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	32ae      	adds	r2, #174	@ 0xae
 800b2c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d101      	bne.n	800b2d2 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800b2ce:	2303      	movs	r3, #3
 800b2d0:	e01c      	b.n	800b30c <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b2d8:	b2db      	uxtb	r3, r3
 800b2da:	2b03      	cmp	r3, #3
 800b2dc:	d115      	bne.n	800b30a <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	32ae      	adds	r2, #174	@ 0xae
 800b2e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b2ec:	6a1b      	ldr	r3, [r3, #32]
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d00b      	beq.n	800b30a <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	32ae      	adds	r2, #174	@ 0xae
 800b2fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b300:	6a1b      	ldr	r3, [r3, #32]
 800b302:	78fa      	ldrb	r2, [r7, #3]
 800b304:	4611      	mov	r1, r2
 800b306:	6878      	ldr	r0, [r7, #4]
 800b308:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b30a:	2300      	movs	r3, #0
}
 800b30c:	4618      	mov	r0, r3
 800b30e:	3708      	adds	r7, #8
 800b310:	46bd      	mov	sp, r7
 800b312:	bd80      	pop	{r7, pc}

0800b314 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800b314:	b580      	push	{r7, lr}
 800b316:	b082      	sub	sp, #8
 800b318:	af00      	add	r7, sp, #0
 800b31a:	6078      	str	r0, [r7, #4]
 800b31c:	460b      	mov	r3, r1
 800b31e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	32ae      	adds	r2, #174	@ 0xae
 800b32a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d101      	bne.n	800b336 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800b332:	2303      	movs	r3, #3
 800b334:	e01c      	b.n	800b370 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b33c:	b2db      	uxtb	r3, r3
 800b33e:	2b03      	cmp	r3, #3
 800b340:	d115      	bne.n	800b36e <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	32ae      	adds	r2, #174	@ 0xae
 800b34c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b352:	2b00      	cmp	r3, #0
 800b354:	d00b      	beq.n	800b36e <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	32ae      	adds	r2, #174	@ 0xae
 800b360:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b366:	78fa      	ldrb	r2, [r7, #3]
 800b368:	4611      	mov	r1, r2
 800b36a:	6878      	ldr	r0, [r7, #4]
 800b36c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b36e:	2300      	movs	r3, #0
}
 800b370:	4618      	mov	r0, r3
 800b372:	3708      	adds	r7, #8
 800b374:	46bd      	mov	sp, r7
 800b376:	bd80      	pop	{r7, pc}

0800b378 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800b378:	b480      	push	{r7}
 800b37a:	b083      	sub	sp, #12
 800b37c:	af00      	add	r7, sp, #0
 800b37e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b380:	2300      	movs	r3, #0
}
 800b382:	4618      	mov	r0, r3
 800b384:	370c      	adds	r7, #12
 800b386:	46bd      	mov	sp, r7
 800b388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b38c:	4770      	bx	lr

0800b38e <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800b38e:	b580      	push	{r7, lr}
 800b390:	b084      	sub	sp, #16
 800b392:	af00      	add	r7, sp, #0
 800b394:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800b396:	2300      	movs	r3, #0
 800b398:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	2201      	movs	r2, #1
 800b39e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d00e      	beq.n	800b3ca <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b3b2:	685b      	ldr	r3, [r3, #4]
 800b3b4:	687a      	ldr	r2, [r7, #4]
 800b3b6:	6852      	ldr	r2, [r2, #4]
 800b3b8:	b2d2      	uxtb	r2, r2
 800b3ba:	4611      	mov	r1, r2
 800b3bc:	6878      	ldr	r0, [r7, #4]
 800b3be:	4798      	blx	r3
 800b3c0:	4603      	mov	r3, r0
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d001      	beq.n	800b3ca <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800b3c6:	2303      	movs	r3, #3
 800b3c8:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b3ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3cc:	4618      	mov	r0, r3
 800b3ce:	3710      	adds	r7, #16
 800b3d0:	46bd      	mov	sp, r7
 800b3d2:	bd80      	pop	{r7, pc}

0800b3d4 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b3d4:	b480      	push	{r7}
 800b3d6:	b083      	sub	sp, #12
 800b3d8:	af00      	add	r7, sp, #0
 800b3da:	6078      	str	r0, [r7, #4]
 800b3dc:	460b      	mov	r3, r1
 800b3de:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b3e0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b3e2:	4618      	mov	r0, r3
 800b3e4:	370c      	adds	r7, #12
 800b3e6:	46bd      	mov	sp, r7
 800b3e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ec:	4770      	bx	lr

0800b3ee <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b3ee:	b480      	push	{r7}
 800b3f0:	b083      	sub	sp, #12
 800b3f2:	af00      	add	r7, sp, #0
 800b3f4:	6078      	str	r0, [r7, #4]
 800b3f6:	460b      	mov	r3, r1
 800b3f8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b3fa:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b3fc:	4618      	mov	r0, r3
 800b3fe:	370c      	adds	r7, #12
 800b400:	46bd      	mov	sp, r7
 800b402:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b406:	4770      	bx	lr

0800b408 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800b408:	b580      	push	{r7, lr}
 800b40a:	b086      	sub	sp, #24
 800b40c:	af00      	add	r7, sp, #0
 800b40e:	6078      	str	r0, [r7, #4]
 800b410:	460b      	mov	r3, r1
 800b412:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800b41c:	2300      	movs	r3, #0
 800b41e:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	885b      	ldrh	r3, [r3, #2]
 800b424:	b29b      	uxth	r3, r3
 800b426:	68fa      	ldr	r2, [r7, #12]
 800b428:	7812      	ldrb	r2, [r2, #0]
 800b42a:	4293      	cmp	r3, r2
 800b42c:	d91f      	bls.n	800b46e <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	781b      	ldrb	r3, [r3, #0]
 800b432:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800b434:	e013      	b.n	800b45e <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800b436:	f107 030a 	add.w	r3, r7, #10
 800b43a:	4619      	mov	r1, r3
 800b43c:	6978      	ldr	r0, [r7, #20]
 800b43e:	f000 f81b 	bl	800b478 <USBD_GetNextDesc>
 800b442:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800b444:	697b      	ldr	r3, [r7, #20]
 800b446:	785b      	ldrb	r3, [r3, #1]
 800b448:	2b05      	cmp	r3, #5
 800b44a:	d108      	bne.n	800b45e <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800b44c:	697b      	ldr	r3, [r7, #20]
 800b44e:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800b450:	693b      	ldr	r3, [r7, #16]
 800b452:	789b      	ldrb	r3, [r3, #2]
 800b454:	78fa      	ldrb	r2, [r7, #3]
 800b456:	429a      	cmp	r2, r3
 800b458:	d008      	beq.n	800b46c <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800b45a:	2300      	movs	r3, #0
 800b45c:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	885b      	ldrh	r3, [r3, #2]
 800b462:	b29a      	uxth	r2, r3
 800b464:	897b      	ldrh	r3, [r7, #10]
 800b466:	429a      	cmp	r2, r3
 800b468:	d8e5      	bhi.n	800b436 <USBD_GetEpDesc+0x2e>
 800b46a:	e000      	b.n	800b46e <USBD_GetEpDesc+0x66>
          break;
 800b46c:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800b46e:	693b      	ldr	r3, [r7, #16]
}
 800b470:	4618      	mov	r0, r3
 800b472:	3718      	adds	r7, #24
 800b474:	46bd      	mov	sp, r7
 800b476:	bd80      	pop	{r7, pc}

0800b478 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800b478:	b480      	push	{r7}
 800b47a:	b085      	sub	sp, #20
 800b47c:	af00      	add	r7, sp, #0
 800b47e:	6078      	str	r0, [r7, #4]
 800b480:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800b486:	683b      	ldr	r3, [r7, #0]
 800b488:	881b      	ldrh	r3, [r3, #0]
 800b48a:	68fa      	ldr	r2, [r7, #12]
 800b48c:	7812      	ldrb	r2, [r2, #0]
 800b48e:	4413      	add	r3, r2
 800b490:	b29a      	uxth	r2, r3
 800b492:	683b      	ldr	r3, [r7, #0]
 800b494:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	781b      	ldrb	r3, [r3, #0]
 800b49a:	461a      	mov	r2, r3
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	4413      	add	r3, r2
 800b4a0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800b4a2:	68fb      	ldr	r3, [r7, #12]
}
 800b4a4:	4618      	mov	r0, r3
 800b4a6:	3714      	adds	r7, #20
 800b4a8:	46bd      	mov	sp, r7
 800b4aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ae:	4770      	bx	lr

0800b4b0 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800b4b0:	b480      	push	{r7}
 800b4b2:	b087      	sub	sp, #28
 800b4b4:	af00      	add	r7, sp, #0
 800b4b6:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800b4bc:	697b      	ldr	r3, [r7, #20]
 800b4be:	781b      	ldrb	r3, [r3, #0]
 800b4c0:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800b4c2:	697b      	ldr	r3, [r7, #20]
 800b4c4:	3301      	adds	r3, #1
 800b4c6:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800b4c8:	697b      	ldr	r3, [r7, #20]
 800b4ca:	781b      	ldrb	r3, [r3, #0]
 800b4cc:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800b4ce:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800b4d2:	021b      	lsls	r3, r3, #8
 800b4d4:	b21a      	sxth	r2, r3
 800b4d6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b4da:	4313      	orrs	r3, r2
 800b4dc:	b21b      	sxth	r3, r3
 800b4de:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800b4e0:	89fb      	ldrh	r3, [r7, #14]
}
 800b4e2:	4618      	mov	r0, r3
 800b4e4:	371c      	adds	r7, #28
 800b4e6:	46bd      	mov	sp, r7
 800b4e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ec:	4770      	bx	lr
	...

0800b4f0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b4f0:	b580      	push	{r7, lr}
 800b4f2:	b084      	sub	sp, #16
 800b4f4:	af00      	add	r7, sp, #0
 800b4f6:	6078      	str	r0, [r7, #4]
 800b4f8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b4fa:	2300      	movs	r3, #0
 800b4fc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b4fe:	683b      	ldr	r3, [r7, #0]
 800b500:	781b      	ldrb	r3, [r3, #0]
 800b502:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b506:	2b40      	cmp	r3, #64	@ 0x40
 800b508:	d005      	beq.n	800b516 <USBD_StdDevReq+0x26>
 800b50a:	2b40      	cmp	r3, #64	@ 0x40
 800b50c:	d857      	bhi.n	800b5be <USBD_StdDevReq+0xce>
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d00f      	beq.n	800b532 <USBD_StdDevReq+0x42>
 800b512:	2b20      	cmp	r3, #32
 800b514:	d153      	bne.n	800b5be <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	32ae      	adds	r2, #174	@ 0xae
 800b520:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b524:	689b      	ldr	r3, [r3, #8]
 800b526:	6839      	ldr	r1, [r7, #0]
 800b528:	6878      	ldr	r0, [r7, #4]
 800b52a:	4798      	blx	r3
 800b52c:	4603      	mov	r3, r0
 800b52e:	73fb      	strb	r3, [r7, #15]
      break;
 800b530:	e04a      	b.n	800b5c8 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b532:	683b      	ldr	r3, [r7, #0]
 800b534:	785b      	ldrb	r3, [r3, #1]
 800b536:	2b09      	cmp	r3, #9
 800b538:	d83b      	bhi.n	800b5b2 <USBD_StdDevReq+0xc2>
 800b53a:	a201      	add	r2, pc, #4	@ (adr r2, 800b540 <USBD_StdDevReq+0x50>)
 800b53c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b540:	0800b595 	.word	0x0800b595
 800b544:	0800b5a9 	.word	0x0800b5a9
 800b548:	0800b5b3 	.word	0x0800b5b3
 800b54c:	0800b59f 	.word	0x0800b59f
 800b550:	0800b5b3 	.word	0x0800b5b3
 800b554:	0800b573 	.word	0x0800b573
 800b558:	0800b569 	.word	0x0800b569
 800b55c:	0800b5b3 	.word	0x0800b5b3
 800b560:	0800b58b 	.word	0x0800b58b
 800b564:	0800b57d 	.word	0x0800b57d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b568:	6839      	ldr	r1, [r7, #0]
 800b56a:	6878      	ldr	r0, [r7, #4]
 800b56c:	f000 fa3e 	bl	800b9ec <USBD_GetDescriptor>
          break;
 800b570:	e024      	b.n	800b5bc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b572:	6839      	ldr	r1, [r7, #0]
 800b574:	6878      	ldr	r0, [r7, #4]
 800b576:	f000 fbcd 	bl	800bd14 <USBD_SetAddress>
          break;
 800b57a:	e01f      	b.n	800b5bc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800b57c:	6839      	ldr	r1, [r7, #0]
 800b57e:	6878      	ldr	r0, [r7, #4]
 800b580:	f000 fc0c 	bl	800bd9c <USBD_SetConfig>
 800b584:	4603      	mov	r3, r0
 800b586:	73fb      	strb	r3, [r7, #15]
          break;
 800b588:	e018      	b.n	800b5bc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b58a:	6839      	ldr	r1, [r7, #0]
 800b58c:	6878      	ldr	r0, [r7, #4]
 800b58e:	f000 fcaf 	bl	800bef0 <USBD_GetConfig>
          break;
 800b592:	e013      	b.n	800b5bc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b594:	6839      	ldr	r1, [r7, #0]
 800b596:	6878      	ldr	r0, [r7, #4]
 800b598:	f000 fce0 	bl	800bf5c <USBD_GetStatus>
          break;
 800b59c:	e00e      	b.n	800b5bc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b59e:	6839      	ldr	r1, [r7, #0]
 800b5a0:	6878      	ldr	r0, [r7, #4]
 800b5a2:	f000 fd0f 	bl	800bfc4 <USBD_SetFeature>
          break;
 800b5a6:	e009      	b.n	800b5bc <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b5a8:	6839      	ldr	r1, [r7, #0]
 800b5aa:	6878      	ldr	r0, [r7, #4]
 800b5ac:	f000 fd33 	bl	800c016 <USBD_ClrFeature>
          break;
 800b5b0:	e004      	b.n	800b5bc <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800b5b2:	6839      	ldr	r1, [r7, #0]
 800b5b4:	6878      	ldr	r0, [r7, #4]
 800b5b6:	f000 fd8a 	bl	800c0ce <USBD_CtlError>
          break;
 800b5ba:	bf00      	nop
      }
      break;
 800b5bc:	e004      	b.n	800b5c8 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800b5be:	6839      	ldr	r1, [r7, #0]
 800b5c0:	6878      	ldr	r0, [r7, #4]
 800b5c2:	f000 fd84 	bl	800c0ce <USBD_CtlError>
      break;
 800b5c6:	bf00      	nop
  }

  return ret;
 800b5c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5ca:	4618      	mov	r0, r3
 800b5cc:	3710      	adds	r7, #16
 800b5ce:	46bd      	mov	sp, r7
 800b5d0:	bd80      	pop	{r7, pc}
 800b5d2:	bf00      	nop

0800b5d4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b5d4:	b580      	push	{r7, lr}
 800b5d6:	b084      	sub	sp, #16
 800b5d8:	af00      	add	r7, sp, #0
 800b5da:	6078      	str	r0, [r7, #4]
 800b5dc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b5de:	2300      	movs	r3, #0
 800b5e0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b5e2:	683b      	ldr	r3, [r7, #0]
 800b5e4:	781b      	ldrb	r3, [r3, #0]
 800b5e6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b5ea:	2b40      	cmp	r3, #64	@ 0x40
 800b5ec:	d005      	beq.n	800b5fa <USBD_StdItfReq+0x26>
 800b5ee:	2b40      	cmp	r3, #64	@ 0x40
 800b5f0:	d852      	bhi.n	800b698 <USBD_StdItfReq+0xc4>
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d001      	beq.n	800b5fa <USBD_StdItfReq+0x26>
 800b5f6:	2b20      	cmp	r3, #32
 800b5f8:	d14e      	bne.n	800b698 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b600:	b2db      	uxtb	r3, r3
 800b602:	3b01      	subs	r3, #1
 800b604:	2b02      	cmp	r3, #2
 800b606:	d840      	bhi.n	800b68a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b608:	683b      	ldr	r3, [r7, #0]
 800b60a:	889b      	ldrh	r3, [r3, #4]
 800b60c:	b2db      	uxtb	r3, r3
 800b60e:	2b01      	cmp	r3, #1
 800b610:	d836      	bhi.n	800b680 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800b612:	683b      	ldr	r3, [r7, #0]
 800b614:	889b      	ldrh	r3, [r3, #4]
 800b616:	b2db      	uxtb	r3, r3
 800b618:	4619      	mov	r1, r3
 800b61a:	6878      	ldr	r0, [r7, #4]
 800b61c:	f7ff feda 	bl	800b3d4 <USBD_CoreFindIF>
 800b620:	4603      	mov	r3, r0
 800b622:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b624:	7bbb      	ldrb	r3, [r7, #14]
 800b626:	2bff      	cmp	r3, #255	@ 0xff
 800b628:	d01d      	beq.n	800b666 <USBD_StdItfReq+0x92>
 800b62a:	7bbb      	ldrb	r3, [r7, #14]
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d11a      	bne.n	800b666 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800b630:	7bba      	ldrb	r2, [r7, #14]
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	32ae      	adds	r2, #174	@ 0xae
 800b636:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b63a:	689b      	ldr	r3, [r3, #8]
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d00f      	beq.n	800b660 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800b640:	7bba      	ldrb	r2, [r7, #14]
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b648:	7bba      	ldrb	r2, [r7, #14]
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	32ae      	adds	r2, #174	@ 0xae
 800b64e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b652:	689b      	ldr	r3, [r3, #8]
 800b654:	6839      	ldr	r1, [r7, #0]
 800b656:	6878      	ldr	r0, [r7, #4]
 800b658:	4798      	blx	r3
 800b65a:	4603      	mov	r3, r0
 800b65c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b65e:	e004      	b.n	800b66a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800b660:	2303      	movs	r3, #3
 800b662:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b664:	e001      	b.n	800b66a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800b666:	2303      	movs	r3, #3
 800b668:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b66a:	683b      	ldr	r3, [r7, #0]
 800b66c:	88db      	ldrh	r3, [r3, #6]
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d110      	bne.n	800b694 <USBD_StdItfReq+0xc0>
 800b672:	7bfb      	ldrb	r3, [r7, #15]
 800b674:	2b00      	cmp	r3, #0
 800b676:	d10d      	bne.n	800b694 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800b678:	6878      	ldr	r0, [r7, #4]
 800b67a:	f000 fe06 	bl	800c28a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800b67e:	e009      	b.n	800b694 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800b680:	6839      	ldr	r1, [r7, #0]
 800b682:	6878      	ldr	r0, [r7, #4]
 800b684:	f000 fd23 	bl	800c0ce <USBD_CtlError>
          break;
 800b688:	e004      	b.n	800b694 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800b68a:	6839      	ldr	r1, [r7, #0]
 800b68c:	6878      	ldr	r0, [r7, #4]
 800b68e:	f000 fd1e 	bl	800c0ce <USBD_CtlError>
          break;
 800b692:	e000      	b.n	800b696 <USBD_StdItfReq+0xc2>
          break;
 800b694:	bf00      	nop
      }
      break;
 800b696:	e004      	b.n	800b6a2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800b698:	6839      	ldr	r1, [r7, #0]
 800b69a:	6878      	ldr	r0, [r7, #4]
 800b69c:	f000 fd17 	bl	800c0ce <USBD_CtlError>
      break;
 800b6a0:	bf00      	nop
  }

  return ret;
 800b6a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6a4:	4618      	mov	r0, r3
 800b6a6:	3710      	adds	r7, #16
 800b6a8:	46bd      	mov	sp, r7
 800b6aa:	bd80      	pop	{r7, pc}

0800b6ac <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b6ac:	b580      	push	{r7, lr}
 800b6ae:	b084      	sub	sp, #16
 800b6b0:	af00      	add	r7, sp, #0
 800b6b2:	6078      	str	r0, [r7, #4]
 800b6b4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800b6b6:	2300      	movs	r3, #0
 800b6b8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800b6ba:	683b      	ldr	r3, [r7, #0]
 800b6bc:	889b      	ldrh	r3, [r3, #4]
 800b6be:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b6c0:	683b      	ldr	r3, [r7, #0]
 800b6c2:	781b      	ldrb	r3, [r3, #0]
 800b6c4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b6c8:	2b40      	cmp	r3, #64	@ 0x40
 800b6ca:	d007      	beq.n	800b6dc <USBD_StdEPReq+0x30>
 800b6cc:	2b40      	cmp	r3, #64	@ 0x40
 800b6ce:	f200 8181 	bhi.w	800b9d4 <USBD_StdEPReq+0x328>
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d02a      	beq.n	800b72c <USBD_StdEPReq+0x80>
 800b6d6:	2b20      	cmp	r3, #32
 800b6d8:	f040 817c 	bne.w	800b9d4 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800b6dc:	7bbb      	ldrb	r3, [r7, #14]
 800b6de:	4619      	mov	r1, r3
 800b6e0:	6878      	ldr	r0, [r7, #4]
 800b6e2:	f7ff fe84 	bl	800b3ee <USBD_CoreFindEP>
 800b6e6:	4603      	mov	r3, r0
 800b6e8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b6ea:	7b7b      	ldrb	r3, [r7, #13]
 800b6ec:	2bff      	cmp	r3, #255	@ 0xff
 800b6ee:	f000 8176 	beq.w	800b9de <USBD_StdEPReq+0x332>
 800b6f2:	7b7b      	ldrb	r3, [r7, #13]
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	f040 8172 	bne.w	800b9de <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800b6fa:	7b7a      	ldrb	r2, [r7, #13]
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800b702:	7b7a      	ldrb	r2, [r7, #13]
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	32ae      	adds	r2, #174	@ 0xae
 800b708:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b70c:	689b      	ldr	r3, [r3, #8]
 800b70e:	2b00      	cmp	r3, #0
 800b710:	f000 8165 	beq.w	800b9de <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800b714:	7b7a      	ldrb	r2, [r7, #13]
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	32ae      	adds	r2, #174	@ 0xae
 800b71a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b71e:	689b      	ldr	r3, [r3, #8]
 800b720:	6839      	ldr	r1, [r7, #0]
 800b722:	6878      	ldr	r0, [r7, #4]
 800b724:	4798      	blx	r3
 800b726:	4603      	mov	r3, r0
 800b728:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b72a:	e158      	b.n	800b9de <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b72c:	683b      	ldr	r3, [r7, #0]
 800b72e:	785b      	ldrb	r3, [r3, #1]
 800b730:	2b03      	cmp	r3, #3
 800b732:	d008      	beq.n	800b746 <USBD_StdEPReq+0x9a>
 800b734:	2b03      	cmp	r3, #3
 800b736:	f300 8147 	bgt.w	800b9c8 <USBD_StdEPReq+0x31c>
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	f000 809b 	beq.w	800b876 <USBD_StdEPReq+0x1ca>
 800b740:	2b01      	cmp	r3, #1
 800b742:	d03c      	beq.n	800b7be <USBD_StdEPReq+0x112>
 800b744:	e140      	b.n	800b9c8 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b74c:	b2db      	uxtb	r3, r3
 800b74e:	2b02      	cmp	r3, #2
 800b750:	d002      	beq.n	800b758 <USBD_StdEPReq+0xac>
 800b752:	2b03      	cmp	r3, #3
 800b754:	d016      	beq.n	800b784 <USBD_StdEPReq+0xd8>
 800b756:	e02c      	b.n	800b7b2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b758:	7bbb      	ldrb	r3, [r7, #14]
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d00d      	beq.n	800b77a <USBD_StdEPReq+0xce>
 800b75e:	7bbb      	ldrb	r3, [r7, #14]
 800b760:	2b80      	cmp	r3, #128	@ 0x80
 800b762:	d00a      	beq.n	800b77a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b764:	7bbb      	ldrb	r3, [r7, #14]
 800b766:	4619      	mov	r1, r3
 800b768:	6878      	ldr	r0, [r7, #4]
 800b76a:	f001 f9f9 	bl	800cb60 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b76e:	2180      	movs	r1, #128	@ 0x80
 800b770:	6878      	ldr	r0, [r7, #4]
 800b772:	f001 f9f5 	bl	800cb60 <USBD_LL_StallEP>
 800b776:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b778:	e020      	b.n	800b7bc <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800b77a:	6839      	ldr	r1, [r7, #0]
 800b77c:	6878      	ldr	r0, [r7, #4]
 800b77e:	f000 fca6 	bl	800c0ce <USBD_CtlError>
              break;
 800b782:	e01b      	b.n	800b7bc <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b784:	683b      	ldr	r3, [r7, #0]
 800b786:	885b      	ldrh	r3, [r3, #2]
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d10e      	bne.n	800b7aa <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b78c:	7bbb      	ldrb	r3, [r7, #14]
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d00b      	beq.n	800b7aa <USBD_StdEPReq+0xfe>
 800b792:	7bbb      	ldrb	r3, [r7, #14]
 800b794:	2b80      	cmp	r3, #128	@ 0x80
 800b796:	d008      	beq.n	800b7aa <USBD_StdEPReq+0xfe>
 800b798:	683b      	ldr	r3, [r7, #0]
 800b79a:	88db      	ldrh	r3, [r3, #6]
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d104      	bne.n	800b7aa <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800b7a0:	7bbb      	ldrb	r3, [r7, #14]
 800b7a2:	4619      	mov	r1, r3
 800b7a4:	6878      	ldr	r0, [r7, #4]
 800b7a6:	f001 f9db 	bl	800cb60 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800b7aa:	6878      	ldr	r0, [r7, #4]
 800b7ac:	f000 fd6d 	bl	800c28a <USBD_CtlSendStatus>

              break;
 800b7b0:	e004      	b.n	800b7bc <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800b7b2:	6839      	ldr	r1, [r7, #0]
 800b7b4:	6878      	ldr	r0, [r7, #4]
 800b7b6:	f000 fc8a 	bl	800c0ce <USBD_CtlError>
              break;
 800b7ba:	bf00      	nop
          }
          break;
 800b7bc:	e109      	b.n	800b9d2 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b7c4:	b2db      	uxtb	r3, r3
 800b7c6:	2b02      	cmp	r3, #2
 800b7c8:	d002      	beq.n	800b7d0 <USBD_StdEPReq+0x124>
 800b7ca:	2b03      	cmp	r3, #3
 800b7cc:	d016      	beq.n	800b7fc <USBD_StdEPReq+0x150>
 800b7ce:	e04b      	b.n	800b868 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b7d0:	7bbb      	ldrb	r3, [r7, #14]
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d00d      	beq.n	800b7f2 <USBD_StdEPReq+0x146>
 800b7d6:	7bbb      	ldrb	r3, [r7, #14]
 800b7d8:	2b80      	cmp	r3, #128	@ 0x80
 800b7da:	d00a      	beq.n	800b7f2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b7dc:	7bbb      	ldrb	r3, [r7, #14]
 800b7de:	4619      	mov	r1, r3
 800b7e0:	6878      	ldr	r0, [r7, #4]
 800b7e2:	f001 f9bd 	bl	800cb60 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b7e6:	2180      	movs	r1, #128	@ 0x80
 800b7e8:	6878      	ldr	r0, [r7, #4]
 800b7ea:	f001 f9b9 	bl	800cb60 <USBD_LL_StallEP>
 800b7ee:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b7f0:	e040      	b.n	800b874 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800b7f2:	6839      	ldr	r1, [r7, #0]
 800b7f4:	6878      	ldr	r0, [r7, #4]
 800b7f6:	f000 fc6a 	bl	800c0ce <USBD_CtlError>
              break;
 800b7fa:	e03b      	b.n	800b874 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b7fc:	683b      	ldr	r3, [r7, #0]
 800b7fe:	885b      	ldrh	r3, [r3, #2]
 800b800:	2b00      	cmp	r3, #0
 800b802:	d136      	bne.n	800b872 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b804:	7bbb      	ldrb	r3, [r7, #14]
 800b806:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d004      	beq.n	800b818 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b80e:	7bbb      	ldrb	r3, [r7, #14]
 800b810:	4619      	mov	r1, r3
 800b812:	6878      	ldr	r0, [r7, #4]
 800b814:	f001 f9c3 	bl	800cb9e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800b818:	6878      	ldr	r0, [r7, #4]
 800b81a:	f000 fd36 	bl	800c28a <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800b81e:	7bbb      	ldrb	r3, [r7, #14]
 800b820:	4619      	mov	r1, r3
 800b822:	6878      	ldr	r0, [r7, #4]
 800b824:	f7ff fde3 	bl	800b3ee <USBD_CoreFindEP>
 800b828:	4603      	mov	r3, r0
 800b82a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b82c:	7b7b      	ldrb	r3, [r7, #13]
 800b82e:	2bff      	cmp	r3, #255	@ 0xff
 800b830:	d01f      	beq.n	800b872 <USBD_StdEPReq+0x1c6>
 800b832:	7b7b      	ldrb	r3, [r7, #13]
 800b834:	2b00      	cmp	r3, #0
 800b836:	d11c      	bne.n	800b872 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800b838:	7b7a      	ldrb	r2, [r7, #13]
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800b840:	7b7a      	ldrb	r2, [r7, #13]
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	32ae      	adds	r2, #174	@ 0xae
 800b846:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b84a:	689b      	ldr	r3, [r3, #8]
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d010      	beq.n	800b872 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b850:	7b7a      	ldrb	r2, [r7, #13]
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	32ae      	adds	r2, #174	@ 0xae
 800b856:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b85a:	689b      	ldr	r3, [r3, #8]
 800b85c:	6839      	ldr	r1, [r7, #0]
 800b85e:	6878      	ldr	r0, [r7, #4]
 800b860:	4798      	blx	r3
 800b862:	4603      	mov	r3, r0
 800b864:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800b866:	e004      	b.n	800b872 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800b868:	6839      	ldr	r1, [r7, #0]
 800b86a:	6878      	ldr	r0, [r7, #4]
 800b86c:	f000 fc2f 	bl	800c0ce <USBD_CtlError>
              break;
 800b870:	e000      	b.n	800b874 <USBD_StdEPReq+0x1c8>
              break;
 800b872:	bf00      	nop
          }
          break;
 800b874:	e0ad      	b.n	800b9d2 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b87c:	b2db      	uxtb	r3, r3
 800b87e:	2b02      	cmp	r3, #2
 800b880:	d002      	beq.n	800b888 <USBD_StdEPReq+0x1dc>
 800b882:	2b03      	cmp	r3, #3
 800b884:	d033      	beq.n	800b8ee <USBD_StdEPReq+0x242>
 800b886:	e099      	b.n	800b9bc <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b888:	7bbb      	ldrb	r3, [r7, #14]
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d007      	beq.n	800b89e <USBD_StdEPReq+0x1f2>
 800b88e:	7bbb      	ldrb	r3, [r7, #14]
 800b890:	2b80      	cmp	r3, #128	@ 0x80
 800b892:	d004      	beq.n	800b89e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800b894:	6839      	ldr	r1, [r7, #0]
 800b896:	6878      	ldr	r0, [r7, #4]
 800b898:	f000 fc19 	bl	800c0ce <USBD_CtlError>
                break;
 800b89c:	e093      	b.n	800b9c6 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b89e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	da0b      	bge.n	800b8be <USBD_StdEPReq+0x212>
 800b8a6:	7bbb      	ldrb	r3, [r7, #14]
 800b8a8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b8ac:	4613      	mov	r3, r2
 800b8ae:	009b      	lsls	r3, r3, #2
 800b8b0:	4413      	add	r3, r2
 800b8b2:	009b      	lsls	r3, r3, #2
 800b8b4:	3310      	adds	r3, #16
 800b8b6:	687a      	ldr	r2, [r7, #4]
 800b8b8:	4413      	add	r3, r2
 800b8ba:	3304      	adds	r3, #4
 800b8bc:	e00b      	b.n	800b8d6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b8be:	7bbb      	ldrb	r3, [r7, #14]
 800b8c0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b8c4:	4613      	mov	r3, r2
 800b8c6:	009b      	lsls	r3, r3, #2
 800b8c8:	4413      	add	r3, r2
 800b8ca:	009b      	lsls	r3, r3, #2
 800b8cc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b8d0:	687a      	ldr	r2, [r7, #4]
 800b8d2:	4413      	add	r3, r2
 800b8d4:	3304      	adds	r3, #4
 800b8d6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b8d8:	68bb      	ldr	r3, [r7, #8]
 800b8da:	2200      	movs	r2, #0
 800b8dc:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b8de:	68bb      	ldr	r3, [r7, #8]
 800b8e0:	330e      	adds	r3, #14
 800b8e2:	2202      	movs	r2, #2
 800b8e4:	4619      	mov	r1, r3
 800b8e6:	6878      	ldr	r0, [r7, #4]
 800b8e8:	f000 fc6e 	bl	800c1c8 <USBD_CtlSendData>
              break;
 800b8ec:	e06b      	b.n	800b9c6 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b8ee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	da11      	bge.n	800b91a <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b8f6:	7bbb      	ldrb	r3, [r7, #14]
 800b8f8:	f003 020f 	and.w	r2, r3, #15
 800b8fc:	6879      	ldr	r1, [r7, #4]
 800b8fe:	4613      	mov	r3, r2
 800b900:	009b      	lsls	r3, r3, #2
 800b902:	4413      	add	r3, r2
 800b904:	009b      	lsls	r3, r3, #2
 800b906:	440b      	add	r3, r1
 800b908:	3323      	adds	r3, #35	@ 0x23
 800b90a:	781b      	ldrb	r3, [r3, #0]
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d117      	bne.n	800b940 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800b910:	6839      	ldr	r1, [r7, #0]
 800b912:	6878      	ldr	r0, [r7, #4]
 800b914:	f000 fbdb 	bl	800c0ce <USBD_CtlError>
                  break;
 800b918:	e055      	b.n	800b9c6 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b91a:	7bbb      	ldrb	r3, [r7, #14]
 800b91c:	f003 020f 	and.w	r2, r3, #15
 800b920:	6879      	ldr	r1, [r7, #4]
 800b922:	4613      	mov	r3, r2
 800b924:	009b      	lsls	r3, r3, #2
 800b926:	4413      	add	r3, r2
 800b928:	009b      	lsls	r3, r3, #2
 800b92a:	440b      	add	r3, r1
 800b92c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800b930:	781b      	ldrb	r3, [r3, #0]
 800b932:	2b00      	cmp	r3, #0
 800b934:	d104      	bne.n	800b940 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800b936:	6839      	ldr	r1, [r7, #0]
 800b938:	6878      	ldr	r0, [r7, #4]
 800b93a:	f000 fbc8 	bl	800c0ce <USBD_CtlError>
                  break;
 800b93e:	e042      	b.n	800b9c6 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b940:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b944:	2b00      	cmp	r3, #0
 800b946:	da0b      	bge.n	800b960 <USBD_StdEPReq+0x2b4>
 800b948:	7bbb      	ldrb	r3, [r7, #14]
 800b94a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b94e:	4613      	mov	r3, r2
 800b950:	009b      	lsls	r3, r3, #2
 800b952:	4413      	add	r3, r2
 800b954:	009b      	lsls	r3, r3, #2
 800b956:	3310      	adds	r3, #16
 800b958:	687a      	ldr	r2, [r7, #4]
 800b95a:	4413      	add	r3, r2
 800b95c:	3304      	adds	r3, #4
 800b95e:	e00b      	b.n	800b978 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b960:	7bbb      	ldrb	r3, [r7, #14]
 800b962:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b966:	4613      	mov	r3, r2
 800b968:	009b      	lsls	r3, r3, #2
 800b96a:	4413      	add	r3, r2
 800b96c:	009b      	lsls	r3, r3, #2
 800b96e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b972:	687a      	ldr	r2, [r7, #4]
 800b974:	4413      	add	r3, r2
 800b976:	3304      	adds	r3, #4
 800b978:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b97a:	7bbb      	ldrb	r3, [r7, #14]
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d002      	beq.n	800b986 <USBD_StdEPReq+0x2da>
 800b980:	7bbb      	ldrb	r3, [r7, #14]
 800b982:	2b80      	cmp	r3, #128	@ 0x80
 800b984:	d103      	bne.n	800b98e <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800b986:	68bb      	ldr	r3, [r7, #8]
 800b988:	2200      	movs	r2, #0
 800b98a:	739a      	strb	r2, [r3, #14]
 800b98c:	e00e      	b.n	800b9ac <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b98e:	7bbb      	ldrb	r3, [r7, #14]
 800b990:	4619      	mov	r1, r3
 800b992:	6878      	ldr	r0, [r7, #4]
 800b994:	f001 f922 	bl	800cbdc <USBD_LL_IsStallEP>
 800b998:	4603      	mov	r3, r0
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d003      	beq.n	800b9a6 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800b99e:	68bb      	ldr	r3, [r7, #8]
 800b9a0:	2201      	movs	r2, #1
 800b9a2:	739a      	strb	r2, [r3, #14]
 800b9a4:	e002      	b.n	800b9ac <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800b9a6:	68bb      	ldr	r3, [r7, #8]
 800b9a8:	2200      	movs	r2, #0
 800b9aa:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b9ac:	68bb      	ldr	r3, [r7, #8]
 800b9ae:	330e      	adds	r3, #14
 800b9b0:	2202      	movs	r2, #2
 800b9b2:	4619      	mov	r1, r3
 800b9b4:	6878      	ldr	r0, [r7, #4]
 800b9b6:	f000 fc07 	bl	800c1c8 <USBD_CtlSendData>
              break;
 800b9ba:	e004      	b.n	800b9c6 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800b9bc:	6839      	ldr	r1, [r7, #0]
 800b9be:	6878      	ldr	r0, [r7, #4]
 800b9c0:	f000 fb85 	bl	800c0ce <USBD_CtlError>
              break;
 800b9c4:	bf00      	nop
          }
          break;
 800b9c6:	e004      	b.n	800b9d2 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800b9c8:	6839      	ldr	r1, [r7, #0]
 800b9ca:	6878      	ldr	r0, [r7, #4]
 800b9cc:	f000 fb7f 	bl	800c0ce <USBD_CtlError>
          break;
 800b9d0:	bf00      	nop
      }
      break;
 800b9d2:	e005      	b.n	800b9e0 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800b9d4:	6839      	ldr	r1, [r7, #0]
 800b9d6:	6878      	ldr	r0, [r7, #4]
 800b9d8:	f000 fb79 	bl	800c0ce <USBD_CtlError>
      break;
 800b9dc:	e000      	b.n	800b9e0 <USBD_StdEPReq+0x334>
      break;
 800b9de:	bf00      	nop
  }

  return ret;
 800b9e0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9e2:	4618      	mov	r0, r3
 800b9e4:	3710      	adds	r7, #16
 800b9e6:	46bd      	mov	sp, r7
 800b9e8:	bd80      	pop	{r7, pc}
	...

0800b9ec <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b9ec:	b580      	push	{r7, lr}
 800b9ee:	b084      	sub	sp, #16
 800b9f0:	af00      	add	r7, sp, #0
 800b9f2:	6078      	str	r0, [r7, #4]
 800b9f4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b9f6:	2300      	movs	r3, #0
 800b9f8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b9fa:	2300      	movs	r3, #0
 800b9fc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b9fe:	2300      	movs	r3, #0
 800ba00:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ba02:	683b      	ldr	r3, [r7, #0]
 800ba04:	885b      	ldrh	r3, [r3, #2]
 800ba06:	0a1b      	lsrs	r3, r3, #8
 800ba08:	b29b      	uxth	r3, r3
 800ba0a:	3b01      	subs	r3, #1
 800ba0c:	2b0e      	cmp	r3, #14
 800ba0e:	f200 8152 	bhi.w	800bcb6 <USBD_GetDescriptor+0x2ca>
 800ba12:	a201      	add	r2, pc, #4	@ (adr r2, 800ba18 <USBD_GetDescriptor+0x2c>)
 800ba14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba18:	0800ba89 	.word	0x0800ba89
 800ba1c:	0800baa1 	.word	0x0800baa1
 800ba20:	0800bae1 	.word	0x0800bae1
 800ba24:	0800bcb7 	.word	0x0800bcb7
 800ba28:	0800bcb7 	.word	0x0800bcb7
 800ba2c:	0800bc57 	.word	0x0800bc57
 800ba30:	0800bc83 	.word	0x0800bc83
 800ba34:	0800bcb7 	.word	0x0800bcb7
 800ba38:	0800bcb7 	.word	0x0800bcb7
 800ba3c:	0800bcb7 	.word	0x0800bcb7
 800ba40:	0800bcb7 	.word	0x0800bcb7
 800ba44:	0800bcb7 	.word	0x0800bcb7
 800ba48:	0800bcb7 	.word	0x0800bcb7
 800ba4c:	0800bcb7 	.word	0x0800bcb7
 800ba50:	0800ba55 	.word	0x0800ba55
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ba5a:	69db      	ldr	r3, [r3, #28]
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d00b      	beq.n	800ba78 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ba66:	69db      	ldr	r3, [r3, #28]
 800ba68:	687a      	ldr	r2, [r7, #4]
 800ba6a:	7c12      	ldrb	r2, [r2, #16]
 800ba6c:	f107 0108 	add.w	r1, r7, #8
 800ba70:	4610      	mov	r0, r2
 800ba72:	4798      	blx	r3
 800ba74:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ba76:	e126      	b.n	800bcc6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ba78:	6839      	ldr	r1, [r7, #0]
 800ba7a:	6878      	ldr	r0, [r7, #4]
 800ba7c:	f000 fb27 	bl	800c0ce <USBD_CtlError>
        err++;
 800ba80:	7afb      	ldrb	r3, [r7, #11]
 800ba82:	3301      	adds	r3, #1
 800ba84:	72fb      	strb	r3, [r7, #11]
      break;
 800ba86:	e11e      	b.n	800bcc6 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	687a      	ldr	r2, [r7, #4]
 800ba92:	7c12      	ldrb	r2, [r2, #16]
 800ba94:	f107 0108 	add.w	r1, r7, #8
 800ba98:	4610      	mov	r0, r2
 800ba9a:	4798      	blx	r3
 800ba9c:	60f8      	str	r0, [r7, #12]
      break;
 800ba9e:	e112      	b.n	800bcc6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	7c1b      	ldrb	r3, [r3, #16]
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d10d      	bne.n	800bac4 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800baae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bab0:	f107 0208 	add.w	r2, r7, #8
 800bab4:	4610      	mov	r0, r2
 800bab6:	4798      	blx	r3
 800bab8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	3301      	adds	r3, #1
 800babe:	2202      	movs	r2, #2
 800bac0:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800bac2:	e100      	b.n	800bcc6 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800baca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bacc:	f107 0208 	add.w	r2, r7, #8
 800bad0:	4610      	mov	r0, r2
 800bad2:	4798      	blx	r3
 800bad4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	3301      	adds	r3, #1
 800bada:	2202      	movs	r2, #2
 800badc:	701a      	strb	r2, [r3, #0]
      break;
 800bade:	e0f2      	b.n	800bcc6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800bae0:	683b      	ldr	r3, [r7, #0]
 800bae2:	885b      	ldrh	r3, [r3, #2]
 800bae4:	b2db      	uxtb	r3, r3
 800bae6:	2b05      	cmp	r3, #5
 800bae8:	f200 80ac 	bhi.w	800bc44 <USBD_GetDescriptor+0x258>
 800baec:	a201      	add	r2, pc, #4	@ (adr r2, 800baf4 <USBD_GetDescriptor+0x108>)
 800baee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800baf2:	bf00      	nop
 800baf4:	0800bb0d 	.word	0x0800bb0d
 800baf8:	0800bb41 	.word	0x0800bb41
 800bafc:	0800bb75 	.word	0x0800bb75
 800bb00:	0800bba9 	.word	0x0800bba9
 800bb04:	0800bbdd 	.word	0x0800bbdd
 800bb08:	0800bc11 	.word	0x0800bc11
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bb12:	685b      	ldr	r3, [r3, #4]
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d00b      	beq.n	800bb30 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bb1e:	685b      	ldr	r3, [r3, #4]
 800bb20:	687a      	ldr	r2, [r7, #4]
 800bb22:	7c12      	ldrb	r2, [r2, #16]
 800bb24:	f107 0108 	add.w	r1, r7, #8
 800bb28:	4610      	mov	r0, r2
 800bb2a:	4798      	blx	r3
 800bb2c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bb2e:	e091      	b.n	800bc54 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800bb30:	6839      	ldr	r1, [r7, #0]
 800bb32:	6878      	ldr	r0, [r7, #4]
 800bb34:	f000 facb 	bl	800c0ce <USBD_CtlError>
            err++;
 800bb38:	7afb      	ldrb	r3, [r7, #11]
 800bb3a:	3301      	adds	r3, #1
 800bb3c:	72fb      	strb	r3, [r7, #11]
          break;
 800bb3e:	e089      	b.n	800bc54 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bb46:	689b      	ldr	r3, [r3, #8]
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d00b      	beq.n	800bb64 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bb52:	689b      	ldr	r3, [r3, #8]
 800bb54:	687a      	ldr	r2, [r7, #4]
 800bb56:	7c12      	ldrb	r2, [r2, #16]
 800bb58:	f107 0108 	add.w	r1, r7, #8
 800bb5c:	4610      	mov	r0, r2
 800bb5e:	4798      	blx	r3
 800bb60:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bb62:	e077      	b.n	800bc54 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800bb64:	6839      	ldr	r1, [r7, #0]
 800bb66:	6878      	ldr	r0, [r7, #4]
 800bb68:	f000 fab1 	bl	800c0ce <USBD_CtlError>
            err++;
 800bb6c:	7afb      	ldrb	r3, [r7, #11]
 800bb6e:	3301      	adds	r3, #1
 800bb70:	72fb      	strb	r3, [r7, #11]
          break;
 800bb72:	e06f      	b.n	800bc54 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bb7a:	68db      	ldr	r3, [r3, #12]
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d00b      	beq.n	800bb98 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bb86:	68db      	ldr	r3, [r3, #12]
 800bb88:	687a      	ldr	r2, [r7, #4]
 800bb8a:	7c12      	ldrb	r2, [r2, #16]
 800bb8c:	f107 0108 	add.w	r1, r7, #8
 800bb90:	4610      	mov	r0, r2
 800bb92:	4798      	blx	r3
 800bb94:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bb96:	e05d      	b.n	800bc54 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800bb98:	6839      	ldr	r1, [r7, #0]
 800bb9a:	6878      	ldr	r0, [r7, #4]
 800bb9c:	f000 fa97 	bl	800c0ce <USBD_CtlError>
            err++;
 800bba0:	7afb      	ldrb	r3, [r7, #11]
 800bba2:	3301      	adds	r3, #1
 800bba4:	72fb      	strb	r3, [r7, #11]
          break;
 800bba6:	e055      	b.n	800bc54 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bbae:	691b      	ldr	r3, [r3, #16]
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d00b      	beq.n	800bbcc <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bbba:	691b      	ldr	r3, [r3, #16]
 800bbbc:	687a      	ldr	r2, [r7, #4]
 800bbbe:	7c12      	ldrb	r2, [r2, #16]
 800bbc0:	f107 0108 	add.w	r1, r7, #8
 800bbc4:	4610      	mov	r0, r2
 800bbc6:	4798      	blx	r3
 800bbc8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bbca:	e043      	b.n	800bc54 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800bbcc:	6839      	ldr	r1, [r7, #0]
 800bbce:	6878      	ldr	r0, [r7, #4]
 800bbd0:	f000 fa7d 	bl	800c0ce <USBD_CtlError>
            err++;
 800bbd4:	7afb      	ldrb	r3, [r7, #11]
 800bbd6:	3301      	adds	r3, #1
 800bbd8:	72fb      	strb	r3, [r7, #11]
          break;
 800bbda:	e03b      	b.n	800bc54 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bbe2:	695b      	ldr	r3, [r3, #20]
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d00b      	beq.n	800bc00 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bbee:	695b      	ldr	r3, [r3, #20]
 800bbf0:	687a      	ldr	r2, [r7, #4]
 800bbf2:	7c12      	ldrb	r2, [r2, #16]
 800bbf4:	f107 0108 	add.w	r1, r7, #8
 800bbf8:	4610      	mov	r0, r2
 800bbfa:	4798      	blx	r3
 800bbfc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bbfe:	e029      	b.n	800bc54 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800bc00:	6839      	ldr	r1, [r7, #0]
 800bc02:	6878      	ldr	r0, [r7, #4]
 800bc04:	f000 fa63 	bl	800c0ce <USBD_CtlError>
            err++;
 800bc08:	7afb      	ldrb	r3, [r7, #11]
 800bc0a:	3301      	adds	r3, #1
 800bc0c:	72fb      	strb	r3, [r7, #11]
          break;
 800bc0e:	e021      	b.n	800bc54 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bc16:	699b      	ldr	r3, [r3, #24]
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	d00b      	beq.n	800bc34 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bc22:	699b      	ldr	r3, [r3, #24]
 800bc24:	687a      	ldr	r2, [r7, #4]
 800bc26:	7c12      	ldrb	r2, [r2, #16]
 800bc28:	f107 0108 	add.w	r1, r7, #8
 800bc2c:	4610      	mov	r0, r2
 800bc2e:	4798      	blx	r3
 800bc30:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bc32:	e00f      	b.n	800bc54 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800bc34:	6839      	ldr	r1, [r7, #0]
 800bc36:	6878      	ldr	r0, [r7, #4]
 800bc38:	f000 fa49 	bl	800c0ce <USBD_CtlError>
            err++;
 800bc3c:	7afb      	ldrb	r3, [r7, #11]
 800bc3e:	3301      	adds	r3, #1
 800bc40:	72fb      	strb	r3, [r7, #11]
          break;
 800bc42:	e007      	b.n	800bc54 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800bc44:	6839      	ldr	r1, [r7, #0]
 800bc46:	6878      	ldr	r0, [r7, #4]
 800bc48:	f000 fa41 	bl	800c0ce <USBD_CtlError>
          err++;
 800bc4c:	7afb      	ldrb	r3, [r7, #11]
 800bc4e:	3301      	adds	r3, #1
 800bc50:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800bc52:	bf00      	nop
      }
      break;
 800bc54:	e037      	b.n	800bcc6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	7c1b      	ldrb	r3, [r3, #16]
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d109      	bne.n	800bc72 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bc64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bc66:	f107 0208 	add.w	r2, r7, #8
 800bc6a:	4610      	mov	r0, r2
 800bc6c:	4798      	blx	r3
 800bc6e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bc70:	e029      	b.n	800bcc6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800bc72:	6839      	ldr	r1, [r7, #0]
 800bc74:	6878      	ldr	r0, [r7, #4]
 800bc76:	f000 fa2a 	bl	800c0ce <USBD_CtlError>
        err++;
 800bc7a:	7afb      	ldrb	r3, [r7, #11]
 800bc7c:	3301      	adds	r3, #1
 800bc7e:	72fb      	strb	r3, [r7, #11]
      break;
 800bc80:	e021      	b.n	800bcc6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	7c1b      	ldrb	r3, [r3, #16]
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	d10d      	bne.n	800bca6 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bc90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc92:	f107 0208 	add.w	r2, r7, #8
 800bc96:	4610      	mov	r0, r2
 800bc98:	4798      	blx	r3
 800bc9a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	3301      	adds	r3, #1
 800bca0:	2207      	movs	r2, #7
 800bca2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bca4:	e00f      	b.n	800bcc6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800bca6:	6839      	ldr	r1, [r7, #0]
 800bca8:	6878      	ldr	r0, [r7, #4]
 800bcaa:	f000 fa10 	bl	800c0ce <USBD_CtlError>
        err++;
 800bcae:	7afb      	ldrb	r3, [r7, #11]
 800bcb0:	3301      	adds	r3, #1
 800bcb2:	72fb      	strb	r3, [r7, #11]
      break;
 800bcb4:	e007      	b.n	800bcc6 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800bcb6:	6839      	ldr	r1, [r7, #0]
 800bcb8:	6878      	ldr	r0, [r7, #4]
 800bcba:	f000 fa08 	bl	800c0ce <USBD_CtlError>
      err++;
 800bcbe:	7afb      	ldrb	r3, [r7, #11]
 800bcc0:	3301      	adds	r3, #1
 800bcc2:	72fb      	strb	r3, [r7, #11]
      break;
 800bcc4:	bf00      	nop
  }

  if (err != 0U)
 800bcc6:	7afb      	ldrb	r3, [r7, #11]
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d11e      	bne.n	800bd0a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800bccc:	683b      	ldr	r3, [r7, #0]
 800bcce:	88db      	ldrh	r3, [r3, #6]
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d016      	beq.n	800bd02 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800bcd4:	893b      	ldrh	r3, [r7, #8]
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d00e      	beq.n	800bcf8 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800bcda:	683b      	ldr	r3, [r7, #0]
 800bcdc:	88da      	ldrh	r2, [r3, #6]
 800bcde:	893b      	ldrh	r3, [r7, #8]
 800bce0:	4293      	cmp	r3, r2
 800bce2:	bf28      	it	cs
 800bce4:	4613      	movcs	r3, r2
 800bce6:	b29b      	uxth	r3, r3
 800bce8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800bcea:	893b      	ldrh	r3, [r7, #8]
 800bcec:	461a      	mov	r2, r3
 800bcee:	68f9      	ldr	r1, [r7, #12]
 800bcf0:	6878      	ldr	r0, [r7, #4]
 800bcf2:	f000 fa69 	bl	800c1c8 <USBD_CtlSendData>
 800bcf6:	e009      	b.n	800bd0c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800bcf8:	6839      	ldr	r1, [r7, #0]
 800bcfa:	6878      	ldr	r0, [r7, #4]
 800bcfc:	f000 f9e7 	bl	800c0ce <USBD_CtlError>
 800bd00:	e004      	b.n	800bd0c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800bd02:	6878      	ldr	r0, [r7, #4]
 800bd04:	f000 fac1 	bl	800c28a <USBD_CtlSendStatus>
 800bd08:	e000      	b.n	800bd0c <USBD_GetDescriptor+0x320>
    return;
 800bd0a:	bf00      	nop
  }
}
 800bd0c:	3710      	adds	r7, #16
 800bd0e:	46bd      	mov	sp, r7
 800bd10:	bd80      	pop	{r7, pc}
 800bd12:	bf00      	nop

0800bd14 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bd14:	b580      	push	{r7, lr}
 800bd16:	b084      	sub	sp, #16
 800bd18:	af00      	add	r7, sp, #0
 800bd1a:	6078      	str	r0, [r7, #4]
 800bd1c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800bd1e:	683b      	ldr	r3, [r7, #0]
 800bd20:	889b      	ldrh	r3, [r3, #4]
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	d131      	bne.n	800bd8a <USBD_SetAddress+0x76>
 800bd26:	683b      	ldr	r3, [r7, #0]
 800bd28:	88db      	ldrh	r3, [r3, #6]
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d12d      	bne.n	800bd8a <USBD_SetAddress+0x76>
 800bd2e:	683b      	ldr	r3, [r7, #0]
 800bd30:	885b      	ldrh	r3, [r3, #2]
 800bd32:	2b7f      	cmp	r3, #127	@ 0x7f
 800bd34:	d829      	bhi.n	800bd8a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800bd36:	683b      	ldr	r3, [r7, #0]
 800bd38:	885b      	ldrh	r3, [r3, #2]
 800bd3a:	b2db      	uxtb	r3, r3
 800bd3c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bd40:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bd48:	b2db      	uxtb	r3, r3
 800bd4a:	2b03      	cmp	r3, #3
 800bd4c:	d104      	bne.n	800bd58 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800bd4e:	6839      	ldr	r1, [r7, #0]
 800bd50:	6878      	ldr	r0, [r7, #4]
 800bd52:	f000 f9bc 	bl	800c0ce <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd56:	e01d      	b.n	800bd94 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	7bfa      	ldrb	r2, [r7, #15]
 800bd5c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800bd60:	7bfb      	ldrb	r3, [r7, #15]
 800bd62:	4619      	mov	r1, r3
 800bd64:	6878      	ldr	r0, [r7, #4]
 800bd66:	f000 ff65 	bl	800cc34 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800bd6a:	6878      	ldr	r0, [r7, #4]
 800bd6c:	f000 fa8d 	bl	800c28a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800bd70:	7bfb      	ldrb	r3, [r7, #15]
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	d004      	beq.n	800bd80 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	2202      	movs	r2, #2
 800bd7a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd7e:	e009      	b.n	800bd94 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	2201      	movs	r2, #1
 800bd84:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd88:	e004      	b.n	800bd94 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800bd8a:	6839      	ldr	r1, [r7, #0]
 800bd8c:	6878      	ldr	r0, [r7, #4]
 800bd8e:	f000 f99e 	bl	800c0ce <USBD_CtlError>
  }
}
 800bd92:	bf00      	nop
 800bd94:	bf00      	nop
 800bd96:	3710      	adds	r7, #16
 800bd98:	46bd      	mov	sp, r7
 800bd9a:	bd80      	pop	{r7, pc}

0800bd9c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bd9c:	b580      	push	{r7, lr}
 800bd9e:	b084      	sub	sp, #16
 800bda0:	af00      	add	r7, sp, #0
 800bda2:	6078      	str	r0, [r7, #4]
 800bda4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bda6:	2300      	movs	r3, #0
 800bda8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800bdaa:	683b      	ldr	r3, [r7, #0]
 800bdac:	885b      	ldrh	r3, [r3, #2]
 800bdae:	b2da      	uxtb	r2, r3
 800bdb0:	4b4e      	ldr	r3, [pc, #312]	@ (800beec <USBD_SetConfig+0x150>)
 800bdb2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800bdb4:	4b4d      	ldr	r3, [pc, #308]	@ (800beec <USBD_SetConfig+0x150>)
 800bdb6:	781b      	ldrb	r3, [r3, #0]
 800bdb8:	2b01      	cmp	r3, #1
 800bdba:	d905      	bls.n	800bdc8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800bdbc:	6839      	ldr	r1, [r7, #0]
 800bdbe:	6878      	ldr	r0, [r7, #4]
 800bdc0:	f000 f985 	bl	800c0ce <USBD_CtlError>
    return USBD_FAIL;
 800bdc4:	2303      	movs	r3, #3
 800bdc6:	e08c      	b.n	800bee2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bdce:	b2db      	uxtb	r3, r3
 800bdd0:	2b02      	cmp	r3, #2
 800bdd2:	d002      	beq.n	800bdda <USBD_SetConfig+0x3e>
 800bdd4:	2b03      	cmp	r3, #3
 800bdd6:	d029      	beq.n	800be2c <USBD_SetConfig+0x90>
 800bdd8:	e075      	b.n	800bec6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800bdda:	4b44      	ldr	r3, [pc, #272]	@ (800beec <USBD_SetConfig+0x150>)
 800bddc:	781b      	ldrb	r3, [r3, #0]
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d020      	beq.n	800be24 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800bde2:	4b42      	ldr	r3, [pc, #264]	@ (800beec <USBD_SetConfig+0x150>)
 800bde4:	781b      	ldrb	r3, [r3, #0]
 800bde6:	461a      	mov	r2, r3
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bdec:	4b3f      	ldr	r3, [pc, #252]	@ (800beec <USBD_SetConfig+0x150>)
 800bdee:	781b      	ldrb	r3, [r3, #0]
 800bdf0:	4619      	mov	r1, r3
 800bdf2:	6878      	ldr	r0, [r7, #4]
 800bdf4:	f7fe ffa3 	bl	800ad3e <USBD_SetClassConfig>
 800bdf8:	4603      	mov	r3, r0
 800bdfa:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800bdfc:	7bfb      	ldrb	r3, [r7, #15]
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d008      	beq.n	800be14 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800be02:	6839      	ldr	r1, [r7, #0]
 800be04:	6878      	ldr	r0, [r7, #4]
 800be06:	f000 f962 	bl	800c0ce <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	2202      	movs	r2, #2
 800be0e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800be12:	e065      	b.n	800bee0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800be14:	6878      	ldr	r0, [r7, #4]
 800be16:	f000 fa38 	bl	800c28a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	2203      	movs	r2, #3
 800be1e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800be22:	e05d      	b.n	800bee0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800be24:	6878      	ldr	r0, [r7, #4]
 800be26:	f000 fa30 	bl	800c28a <USBD_CtlSendStatus>
      break;
 800be2a:	e059      	b.n	800bee0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800be2c:	4b2f      	ldr	r3, [pc, #188]	@ (800beec <USBD_SetConfig+0x150>)
 800be2e:	781b      	ldrb	r3, [r3, #0]
 800be30:	2b00      	cmp	r3, #0
 800be32:	d112      	bne.n	800be5a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	2202      	movs	r2, #2
 800be38:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800be3c:	4b2b      	ldr	r3, [pc, #172]	@ (800beec <USBD_SetConfig+0x150>)
 800be3e:	781b      	ldrb	r3, [r3, #0]
 800be40:	461a      	mov	r2, r3
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800be46:	4b29      	ldr	r3, [pc, #164]	@ (800beec <USBD_SetConfig+0x150>)
 800be48:	781b      	ldrb	r3, [r3, #0]
 800be4a:	4619      	mov	r1, r3
 800be4c:	6878      	ldr	r0, [r7, #4]
 800be4e:	f7fe ff92 	bl	800ad76 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800be52:	6878      	ldr	r0, [r7, #4]
 800be54:	f000 fa19 	bl	800c28a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800be58:	e042      	b.n	800bee0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800be5a:	4b24      	ldr	r3, [pc, #144]	@ (800beec <USBD_SetConfig+0x150>)
 800be5c:	781b      	ldrb	r3, [r3, #0]
 800be5e:	461a      	mov	r2, r3
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	685b      	ldr	r3, [r3, #4]
 800be64:	429a      	cmp	r2, r3
 800be66:	d02a      	beq.n	800bebe <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	685b      	ldr	r3, [r3, #4]
 800be6c:	b2db      	uxtb	r3, r3
 800be6e:	4619      	mov	r1, r3
 800be70:	6878      	ldr	r0, [r7, #4]
 800be72:	f7fe ff80 	bl	800ad76 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800be76:	4b1d      	ldr	r3, [pc, #116]	@ (800beec <USBD_SetConfig+0x150>)
 800be78:	781b      	ldrb	r3, [r3, #0]
 800be7a:	461a      	mov	r2, r3
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800be80:	4b1a      	ldr	r3, [pc, #104]	@ (800beec <USBD_SetConfig+0x150>)
 800be82:	781b      	ldrb	r3, [r3, #0]
 800be84:	4619      	mov	r1, r3
 800be86:	6878      	ldr	r0, [r7, #4]
 800be88:	f7fe ff59 	bl	800ad3e <USBD_SetClassConfig>
 800be8c:	4603      	mov	r3, r0
 800be8e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800be90:	7bfb      	ldrb	r3, [r7, #15]
 800be92:	2b00      	cmp	r3, #0
 800be94:	d00f      	beq.n	800beb6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800be96:	6839      	ldr	r1, [r7, #0]
 800be98:	6878      	ldr	r0, [r7, #4]
 800be9a:	f000 f918 	bl	800c0ce <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	685b      	ldr	r3, [r3, #4]
 800bea2:	b2db      	uxtb	r3, r3
 800bea4:	4619      	mov	r1, r3
 800bea6:	6878      	ldr	r0, [r7, #4]
 800bea8:	f7fe ff65 	bl	800ad76 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	2202      	movs	r2, #2
 800beb0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800beb4:	e014      	b.n	800bee0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800beb6:	6878      	ldr	r0, [r7, #4]
 800beb8:	f000 f9e7 	bl	800c28a <USBD_CtlSendStatus>
      break;
 800bebc:	e010      	b.n	800bee0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800bebe:	6878      	ldr	r0, [r7, #4]
 800bec0:	f000 f9e3 	bl	800c28a <USBD_CtlSendStatus>
      break;
 800bec4:	e00c      	b.n	800bee0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800bec6:	6839      	ldr	r1, [r7, #0]
 800bec8:	6878      	ldr	r0, [r7, #4]
 800beca:	f000 f900 	bl	800c0ce <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bece:	4b07      	ldr	r3, [pc, #28]	@ (800beec <USBD_SetConfig+0x150>)
 800bed0:	781b      	ldrb	r3, [r3, #0]
 800bed2:	4619      	mov	r1, r3
 800bed4:	6878      	ldr	r0, [r7, #4]
 800bed6:	f7fe ff4e 	bl	800ad76 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800beda:	2303      	movs	r3, #3
 800bedc:	73fb      	strb	r3, [r7, #15]
      break;
 800bede:	bf00      	nop
  }

  return ret;
 800bee0:	7bfb      	ldrb	r3, [r7, #15]
}
 800bee2:	4618      	mov	r0, r3
 800bee4:	3710      	adds	r7, #16
 800bee6:	46bd      	mov	sp, r7
 800bee8:	bd80      	pop	{r7, pc}
 800beea:	bf00      	nop
 800beec:	200007d4 	.word	0x200007d4

0800bef0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bef0:	b580      	push	{r7, lr}
 800bef2:	b082      	sub	sp, #8
 800bef4:	af00      	add	r7, sp, #0
 800bef6:	6078      	str	r0, [r7, #4]
 800bef8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800befa:	683b      	ldr	r3, [r7, #0]
 800befc:	88db      	ldrh	r3, [r3, #6]
 800befe:	2b01      	cmp	r3, #1
 800bf00:	d004      	beq.n	800bf0c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800bf02:	6839      	ldr	r1, [r7, #0]
 800bf04:	6878      	ldr	r0, [r7, #4]
 800bf06:	f000 f8e2 	bl	800c0ce <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800bf0a:	e023      	b.n	800bf54 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bf12:	b2db      	uxtb	r3, r3
 800bf14:	2b02      	cmp	r3, #2
 800bf16:	dc02      	bgt.n	800bf1e <USBD_GetConfig+0x2e>
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	dc03      	bgt.n	800bf24 <USBD_GetConfig+0x34>
 800bf1c:	e015      	b.n	800bf4a <USBD_GetConfig+0x5a>
 800bf1e:	2b03      	cmp	r3, #3
 800bf20:	d00b      	beq.n	800bf3a <USBD_GetConfig+0x4a>
 800bf22:	e012      	b.n	800bf4a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	2200      	movs	r2, #0
 800bf28:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	3308      	adds	r3, #8
 800bf2e:	2201      	movs	r2, #1
 800bf30:	4619      	mov	r1, r3
 800bf32:	6878      	ldr	r0, [r7, #4]
 800bf34:	f000 f948 	bl	800c1c8 <USBD_CtlSendData>
        break;
 800bf38:	e00c      	b.n	800bf54 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	3304      	adds	r3, #4
 800bf3e:	2201      	movs	r2, #1
 800bf40:	4619      	mov	r1, r3
 800bf42:	6878      	ldr	r0, [r7, #4]
 800bf44:	f000 f940 	bl	800c1c8 <USBD_CtlSendData>
        break;
 800bf48:	e004      	b.n	800bf54 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800bf4a:	6839      	ldr	r1, [r7, #0]
 800bf4c:	6878      	ldr	r0, [r7, #4]
 800bf4e:	f000 f8be 	bl	800c0ce <USBD_CtlError>
        break;
 800bf52:	bf00      	nop
}
 800bf54:	bf00      	nop
 800bf56:	3708      	adds	r7, #8
 800bf58:	46bd      	mov	sp, r7
 800bf5a:	bd80      	pop	{r7, pc}

0800bf5c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bf5c:	b580      	push	{r7, lr}
 800bf5e:	b082      	sub	sp, #8
 800bf60:	af00      	add	r7, sp, #0
 800bf62:	6078      	str	r0, [r7, #4]
 800bf64:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bf6c:	b2db      	uxtb	r3, r3
 800bf6e:	3b01      	subs	r3, #1
 800bf70:	2b02      	cmp	r3, #2
 800bf72:	d81e      	bhi.n	800bfb2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800bf74:	683b      	ldr	r3, [r7, #0]
 800bf76:	88db      	ldrh	r3, [r3, #6]
 800bf78:	2b02      	cmp	r3, #2
 800bf7a:	d004      	beq.n	800bf86 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800bf7c:	6839      	ldr	r1, [r7, #0]
 800bf7e:	6878      	ldr	r0, [r7, #4]
 800bf80:	f000 f8a5 	bl	800c0ce <USBD_CtlError>
        break;
 800bf84:	e01a      	b.n	800bfbc <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	2201      	movs	r2, #1
 800bf8a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d005      	beq.n	800bfa2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	68db      	ldr	r3, [r3, #12]
 800bf9a:	f043 0202 	orr.w	r2, r3, #2
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	330c      	adds	r3, #12
 800bfa6:	2202      	movs	r2, #2
 800bfa8:	4619      	mov	r1, r3
 800bfaa:	6878      	ldr	r0, [r7, #4]
 800bfac:	f000 f90c 	bl	800c1c8 <USBD_CtlSendData>
      break;
 800bfb0:	e004      	b.n	800bfbc <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800bfb2:	6839      	ldr	r1, [r7, #0]
 800bfb4:	6878      	ldr	r0, [r7, #4]
 800bfb6:	f000 f88a 	bl	800c0ce <USBD_CtlError>
      break;
 800bfba:	bf00      	nop
  }
}
 800bfbc:	bf00      	nop
 800bfbe:	3708      	adds	r7, #8
 800bfc0:	46bd      	mov	sp, r7
 800bfc2:	bd80      	pop	{r7, pc}

0800bfc4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bfc4:	b580      	push	{r7, lr}
 800bfc6:	b082      	sub	sp, #8
 800bfc8:	af00      	add	r7, sp, #0
 800bfca:	6078      	str	r0, [r7, #4]
 800bfcc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bfce:	683b      	ldr	r3, [r7, #0]
 800bfd0:	885b      	ldrh	r3, [r3, #2]
 800bfd2:	2b01      	cmp	r3, #1
 800bfd4:	d107      	bne.n	800bfe6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	2201      	movs	r2, #1
 800bfda:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800bfde:	6878      	ldr	r0, [r7, #4]
 800bfe0:	f000 f953 	bl	800c28a <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800bfe4:	e013      	b.n	800c00e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800bfe6:	683b      	ldr	r3, [r7, #0]
 800bfe8:	885b      	ldrh	r3, [r3, #2]
 800bfea:	2b02      	cmp	r3, #2
 800bfec:	d10b      	bne.n	800c006 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800bfee:	683b      	ldr	r3, [r7, #0]
 800bff0:	889b      	ldrh	r3, [r3, #4]
 800bff2:	0a1b      	lsrs	r3, r3, #8
 800bff4:	b29b      	uxth	r3, r3
 800bff6:	b2da      	uxtb	r2, r3
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800bffe:	6878      	ldr	r0, [r7, #4]
 800c000:	f000 f943 	bl	800c28a <USBD_CtlSendStatus>
}
 800c004:	e003      	b.n	800c00e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800c006:	6839      	ldr	r1, [r7, #0]
 800c008:	6878      	ldr	r0, [r7, #4]
 800c00a:	f000 f860 	bl	800c0ce <USBD_CtlError>
}
 800c00e:	bf00      	nop
 800c010:	3708      	adds	r7, #8
 800c012:	46bd      	mov	sp, r7
 800c014:	bd80      	pop	{r7, pc}

0800c016 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c016:	b580      	push	{r7, lr}
 800c018:	b082      	sub	sp, #8
 800c01a:	af00      	add	r7, sp, #0
 800c01c:	6078      	str	r0, [r7, #4]
 800c01e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c026:	b2db      	uxtb	r3, r3
 800c028:	3b01      	subs	r3, #1
 800c02a:	2b02      	cmp	r3, #2
 800c02c:	d80b      	bhi.n	800c046 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c02e:	683b      	ldr	r3, [r7, #0]
 800c030:	885b      	ldrh	r3, [r3, #2]
 800c032:	2b01      	cmp	r3, #1
 800c034:	d10c      	bne.n	800c050 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	2200      	movs	r2, #0
 800c03a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800c03e:	6878      	ldr	r0, [r7, #4]
 800c040:	f000 f923 	bl	800c28a <USBD_CtlSendStatus>
      }
      break;
 800c044:	e004      	b.n	800c050 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800c046:	6839      	ldr	r1, [r7, #0]
 800c048:	6878      	ldr	r0, [r7, #4]
 800c04a:	f000 f840 	bl	800c0ce <USBD_CtlError>
      break;
 800c04e:	e000      	b.n	800c052 <USBD_ClrFeature+0x3c>
      break;
 800c050:	bf00      	nop
  }
}
 800c052:	bf00      	nop
 800c054:	3708      	adds	r7, #8
 800c056:	46bd      	mov	sp, r7
 800c058:	bd80      	pop	{r7, pc}

0800c05a <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800c05a:	b580      	push	{r7, lr}
 800c05c:	b084      	sub	sp, #16
 800c05e:	af00      	add	r7, sp, #0
 800c060:	6078      	str	r0, [r7, #4]
 800c062:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800c064:	683b      	ldr	r3, [r7, #0]
 800c066:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	781a      	ldrb	r2, [r3, #0]
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	3301      	adds	r3, #1
 800c074:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800c076:	68fb      	ldr	r3, [r7, #12]
 800c078:	781a      	ldrb	r2, [r3, #0]
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	3301      	adds	r3, #1
 800c082:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800c084:	68f8      	ldr	r0, [r7, #12]
 800c086:	f7ff fa13 	bl	800b4b0 <SWAPBYTE>
 800c08a:	4603      	mov	r3, r0
 800c08c:	461a      	mov	r2, r3
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	3301      	adds	r3, #1
 800c096:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	3301      	adds	r3, #1
 800c09c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800c09e:	68f8      	ldr	r0, [r7, #12]
 800c0a0:	f7ff fa06 	bl	800b4b0 <SWAPBYTE>
 800c0a4:	4603      	mov	r3, r0
 800c0a6:	461a      	mov	r2, r3
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	3301      	adds	r3, #1
 800c0b0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	3301      	adds	r3, #1
 800c0b6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800c0b8:	68f8      	ldr	r0, [r7, #12]
 800c0ba:	f7ff f9f9 	bl	800b4b0 <SWAPBYTE>
 800c0be:	4603      	mov	r3, r0
 800c0c0:	461a      	mov	r2, r3
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	80da      	strh	r2, [r3, #6]
}
 800c0c6:	bf00      	nop
 800c0c8:	3710      	adds	r7, #16
 800c0ca:	46bd      	mov	sp, r7
 800c0cc:	bd80      	pop	{r7, pc}

0800c0ce <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c0ce:	b580      	push	{r7, lr}
 800c0d0:	b082      	sub	sp, #8
 800c0d2:	af00      	add	r7, sp, #0
 800c0d4:	6078      	str	r0, [r7, #4]
 800c0d6:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c0d8:	2180      	movs	r1, #128	@ 0x80
 800c0da:	6878      	ldr	r0, [r7, #4]
 800c0dc:	f000 fd40 	bl	800cb60 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c0e0:	2100      	movs	r1, #0
 800c0e2:	6878      	ldr	r0, [r7, #4]
 800c0e4:	f000 fd3c 	bl	800cb60 <USBD_LL_StallEP>
}
 800c0e8:	bf00      	nop
 800c0ea:	3708      	adds	r7, #8
 800c0ec:	46bd      	mov	sp, r7
 800c0ee:	bd80      	pop	{r7, pc}

0800c0f0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800c0f0:	b580      	push	{r7, lr}
 800c0f2:	b086      	sub	sp, #24
 800c0f4:	af00      	add	r7, sp, #0
 800c0f6:	60f8      	str	r0, [r7, #12]
 800c0f8:	60b9      	str	r1, [r7, #8]
 800c0fa:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800c0fc:	2300      	movs	r3, #0
 800c0fe:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	2b00      	cmp	r3, #0
 800c104:	d042      	beq.n	800c18c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800c106:	68fb      	ldr	r3, [r7, #12]
 800c108:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800c10a:	6938      	ldr	r0, [r7, #16]
 800c10c:	f000 f842 	bl	800c194 <USBD_GetLen>
 800c110:	4603      	mov	r3, r0
 800c112:	3301      	adds	r3, #1
 800c114:	005b      	lsls	r3, r3, #1
 800c116:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c11a:	d808      	bhi.n	800c12e <USBD_GetString+0x3e>
 800c11c:	6938      	ldr	r0, [r7, #16]
 800c11e:	f000 f839 	bl	800c194 <USBD_GetLen>
 800c122:	4603      	mov	r3, r0
 800c124:	3301      	adds	r3, #1
 800c126:	b29b      	uxth	r3, r3
 800c128:	005b      	lsls	r3, r3, #1
 800c12a:	b29a      	uxth	r2, r3
 800c12c:	e001      	b.n	800c132 <USBD_GetString+0x42>
 800c12e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800c136:	7dfb      	ldrb	r3, [r7, #23]
 800c138:	68ba      	ldr	r2, [r7, #8]
 800c13a:	4413      	add	r3, r2
 800c13c:	687a      	ldr	r2, [r7, #4]
 800c13e:	7812      	ldrb	r2, [r2, #0]
 800c140:	701a      	strb	r2, [r3, #0]
  idx++;
 800c142:	7dfb      	ldrb	r3, [r7, #23]
 800c144:	3301      	adds	r3, #1
 800c146:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800c148:	7dfb      	ldrb	r3, [r7, #23]
 800c14a:	68ba      	ldr	r2, [r7, #8]
 800c14c:	4413      	add	r3, r2
 800c14e:	2203      	movs	r2, #3
 800c150:	701a      	strb	r2, [r3, #0]
  idx++;
 800c152:	7dfb      	ldrb	r3, [r7, #23]
 800c154:	3301      	adds	r3, #1
 800c156:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800c158:	e013      	b.n	800c182 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800c15a:	7dfb      	ldrb	r3, [r7, #23]
 800c15c:	68ba      	ldr	r2, [r7, #8]
 800c15e:	4413      	add	r3, r2
 800c160:	693a      	ldr	r2, [r7, #16]
 800c162:	7812      	ldrb	r2, [r2, #0]
 800c164:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800c166:	693b      	ldr	r3, [r7, #16]
 800c168:	3301      	adds	r3, #1
 800c16a:	613b      	str	r3, [r7, #16]
    idx++;
 800c16c:	7dfb      	ldrb	r3, [r7, #23]
 800c16e:	3301      	adds	r3, #1
 800c170:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800c172:	7dfb      	ldrb	r3, [r7, #23]
 800c174:	68ba      	ldr	r2, [r7, #8]
 800c176:	4413      	add	r3, r2
 800c178:	2200      	movs	r2, #0
 800c17a:	701a      	strb	r2, [r3, #0]
    idx++;
 800c17c:	7dfb      	ldrb	r3, [r7, #23]
 800c17e:	3301      	adds	r3, #1
 800c180:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800c182:	693b      	ldr	r3, [r7, #16]
 800c184:	781b      	ldrb	r3, [r3, #0]
 800c186:	2b00      	cmp	r3, #0
 800c188:	d1e7      	bne.n	800c15a <USBD_GetString+0x6a>
 800c18a:	e000      	b.n	800c18e <USBD_GetString+0x9e>
    return;
 800c18c:	bf00      	nop
  }
}
 800c18e:	3718      	adds	r7, #24
 800c190:	46bd      	mov	sp, r7
 800c192:	bd80      	pop	{r7, pc}

0800c194 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c194:	b480      	push	{r7}
 800c196:	b085      	sub	sp, #20
 800c198:	af00      	add	r7, sp, #0
 800c19a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c19c:	2300      	movs	r3, #0
 800c19e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800c1a4:	e005      	b.n	800c1b2 <USBD_GetLen+0x1e>
  {
    len++;
 800c1a6:	7bfb      	ldrb	r3, [r7, #15]
 800c1a8:	3301      	adds	r3, #1
 800c1aa:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800c1ac:	68bb      	ldr	r3, [r7, #8]
 800c1ae:	3301      	adds	r3, #1
 800c1b0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800c1b2:	68bb      	ldr	r3, [r7, #8]
 800c1b4:	781b      	ldrb	r3, [r3, #0]
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d1f5      	bne.n	800c1a6 <USBD_GetLen+0x12>
  }

  return len;
 800c1ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1bc:	4618      	mov	r0, r3
 800c1be:	3714      	adds	r7, #20
 800c1c0:	46bd      	mov	sp, r7
 800c1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1c6:	4770      	bx	lr

0800c1c8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800c1c8:	b580      	push	{r7, lr}
 800c1ca:	b084      	sub	sp, #16
 800c1cc:	af00      	add	r7, sp, #0
 800c1ce:	60f8      	str	r0, [r7, #12]
 800c1d0:	60b9      	str	r1, [r7, #8]
 800c1d2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c1d4:	68fb      	ldr	r3, [r7, #12]
 800c1d6:	2202      	movs	r2, #2
 800c1d8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	687a      	ldr	r2, [r7, #4]
 800c1e0:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	68ba      	ldr	r2, [r7, #8]
 800c1e6:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	687a      	ldr	r2, [r7, #4]
 800c1ec:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	68ba      	ldr	r2, [r7, #8]
 800c1f2:	2100      	movs	r1, #0
 800c1f4:	68f8      	ldr	r0, [r7, #12]
 800c1f6:	f000 fd3c 	bl	800cc72 <USBD_LL_Transmit>

  return USBD_OK;
 800c1fa:	2300      	movs	r3, #0
}
 800c1fc:	4618      	mov	r0, r3
 800c1fe:	3710      	adds	r7, #16
 800c200:	46bd      	mov	sp, r7
 800c202:	bd80      	pop	{r7, pc}

0800c204 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c204:	b580      	push	{r7, lr}
 800c206:	b084      	sub	sp, #16
 800c208:	af00      	add	r7, sp, #0
 800c20a:	60f8      	str	r0, [r7, #12]
 800c20c:	60b9      	str	r1, [r7, #8]
 800c20e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	68ba      	ldr	r2, [r7, #8]
 800c214:	2100      	movs	r1, #0
 800c216:	68f8      	ldr	r0, [r7, #12]
 800c218:	f000 fd2b 	bl	800cc72 <USBD_LL_Transmit>

  return USBD_OK;
 800c21c:	2300      	movs	r3, #0
}
 800c21e:	4618      	mov	r0, r3
 800c220:	3710      	adds	r7, #16
 800c222:	46bd      	mov	sp, r7
 800c224:	bd80      	pop	{r7, pc}

0800c226 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c226:	b580      	push	{r7, lr}
 800c228:	b084      	sub	sp, #16
 800c22a:	af00      	add	r7, sp, #0
 800c22c:	60f8      	str	r0, [r7, #12]
 800c22e:	60b9      	str	r1, [r7, #8]
 800c230:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	2203      	movs	r2, #3
 800c236:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	687a      	ldr	r2, [r7, #4]
 800c23e:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	68ba      	ldr	r2, [r7, #8]
 800c246:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	687a      	ldr	r2, [r7, #4]
 800c24e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	68ba      	ldr	r2, [r7, #8]
 800c256:	2100      	movs	r1, #0
 800c258:	68f8      	ldr	r0, [r7, #12]
 800c25a:	f000 fd2b 	bl	800ccb4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c25e:	2300      	movs	r3, #0
}
 800c260:	4618      	mov	r0, r3
 800c262:	3710      	adds	r7, #16
 800c264:	46bd      	mov	sp, r7
 800c266:	bd80      	pop	{r7, pc}

0800c268 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c268:	b580      	push	{r7, lr}
 800c26a:	b084      	sub	sp, #16
 800c26c:	af00      	add	r7, sp, #0
 800c26e:	60f8      	str	r0, [r7, #12]
 800c270:	60b9      	str	r1, [r7, #8]
 800c272:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	68ba      	ldr	r2, [r7, #8]
 800c278:	2100      	movs	r1, #0
 800c27a:	68f8      	ldr	r0, [r7, #12]
 800c27c:	f000 fd1a 	bl	800ccb4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c280:	2300      	movs	r3, #0
}
 800c282:	4618      	mov	r0, r3
 800c284:	3710      	adds	r7, #16
 800c286:	46bd      	mov	sp, r7
 800c288:	bd80      	pop	{r7, pc}

0800c28a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c28a:	b580      	push	{r7, lr}
 800c28c:	b082      	sub	sp, #8
 800c28e:	af00      	add	r7, sp, #0
 800c290:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	2204      	movs	r2, #4
 800c296:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c29a:	2300      	movs	r3, #0
 800c29c:	2200      	movs	r2, #0
 800c29e:	2100      	movs	r1, #0
 800c2a0:	6878      	ldr	r0, [r7, #4]
 800c2a2:	f000 fce6 	bl	800cc72 <USBD_LL_Transmit>

  return USBD_OK;
 800c2a6:	2300      	movs	r3, #0
}
 800c2a8:	4618      	mov	r0, r3
 800c2aa:	3708      	adds	r7, #8
 800c2ac:	46bd      	mov	sp, r7
 800c2ae:	bd80      	pop	{r7, pc}

0800c2b0 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c2b0:	b580      	push	{r7, lr}
 800c2b2:	b082      	sub	sp, #8
 800c2b4:	af00      	add	r7, sp, #0
 800c2b6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	2205      	movs	r2, #5
 800c2bc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c2c0:	2300      	movs	r3, #0
 800c2c2:	2200      	movs	r2, #0
 800c2c4:	2100      	movs	r1, #0
 800c2c6:	6878      	ldr	r0, [r7, #4]
 800c2c8:	f000 fcf4 	bl	800ccb4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c2cc:	2300      	movs	r3, #0
}
 800c2ce:	4618      	mov	r0, r3
 800c2d0:	3708      	adds	r7, #8
 800c2d2:	46bd      	mov	sp, r7
 800c2d4:	bd80      	pop	{r7, pc}
	...

0800c2d8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c2d8:	b580      	push	{r7, lr}
 800c2da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c2dc:	2200      	movs	r2, #0
 800c2de:	4912      	ldr	r1, [pc, #72]	@ (800c328 <MX_USB_DEVICE_Init+0x50>)
 800c2e0:	4812      	ldr	r0, [pc, #72]	@ (800c32c <MX_USB_DEVICE_Init+0x54>)
 800c2e2:	f7fe fcaf 	bl	800ac44 <USBD_Init>
 800c2e6:	4603      	mov	r3, r0
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d001      	beq.n	800c2f0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800c2ec:	f7f4 fca4 	bl	8000c38 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c2f0:	490f      	ldr	r1, [pc, #60]	@ (800c330 <MX_USB_DEVICE_Init+0x58>)
 800c2f2:	480e      	ldr	r0, [pc, #56]	@ (800c32c <MX_USB_DEVICE_Init+0x54>)
 800c2f4:	f7fe fcd6 	bl	800aca4 <USBD_RegisterClass>
 800c2f8:	4603      	mov	r3, r0
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d001      	beq.n	800c302 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800c2fe:	f7f4 fc9b 	bl	8000c38 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c302:	490c      	ldr	r1, [pc, #48]	@ (800c334 <MX_USB_DEVICE_Init+0x5c>)
 800c304:	4809      	ldr	r0, [pc, #36]	@ (800c32c <MX_USB_DEVICE_Init+0x54>)
 800c306:	f7fe fbcd 	bl	800aaa4 <USBD_CDC_RegisterInterface>
 800c30a:	4603      	mov	r3, r0
 800c30c:	2b00      	cmp	r3, #0
 800c30e:	d001      	beq.n	800c314 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800c310:	f7f4 fc92 	bl	8000c38 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c314:	4805      	ldr	r0, [pc, #20]	@ (800c32c <MX_USB_DEVICE_Init+0x54>)
 800c316:	f7fe fcfb 	bl	800ad10 <USBD_Start>
 800c31a:	4603      	mov	r3, r0
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d001      	beq.n	800c324 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800c320:	f7f4 fc8a 	bl	8000c38 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c324:	bf00      	nop
 800c326:	bd80      	pop	{r7, pc}
 800c328:	200000d0 	.word	0x200000d0
 800c32c:	200007d8 	.word	0x200007d8
 800c330:	2000003c 	.word	0x2000003c
 800c334:	200000bc 	.word	0x200000bc

0800c338 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800c338:	b580      	push	{r7, lr}
 800c33a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c33c:	2200      	movs	r2, #0
 800c33e:	4905      	ldr	r1, [pc, #20]	@ (800c354 <CDC_Init_FS+0x1c>)
 800c340:	4805      	ldr	r0, [pc, #20]	@ (800c358 <CDC_Init_FS+0x20>)
 800c342:	f7fe fbc9 	bl	800aad8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c346:	4905      	ldr	r1, [pc, #20]	@ (800c35c <CDC_Init_FS+0x24>)
 800c348:	4803      	ldr	r0, [pc, #12]	@ (800c358 <CDC_Init_FS+0x20>)
 800c34a:	f7fe fbe7 	bl	800ab1c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800c34e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800c350:	4618      	mov	r0, r3
 800c352:	bd80      	pop	{r7, pc}
 800c354:	200012b4 	.word	0x200012b4
 800c358:	200007d8 	.word	0x200007d8
 800c35c:	20000ab4 	.word	0x20000ab4

0800c360 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800c360:	b480      	push	{r7}
 800c362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800c364:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c366:	4618      	mov	r0, r3
 800c368:	46bd      	mov	sp, r7
 800c36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c36e:	4770      	bx	lr

0800c370 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800c370:	b480      	push	{r7}
 800c372:	b083      	sub	sp, #12
 800c374:	af00      	add	r7, sp, #0
 800c376:	4603      	mov	r3, r0
 800c378:	6039      	str	r1, [r7, #0]
 800c37a:	71fb      	strb	r3, [r7, #7]
 800c37c:	4613      	mov	r3, r2
 800c37e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800c380:	79fb      	ldrb	r3, [r7, #7]
 800c382:	2b23      	cmp	r3, #35	@ 0x23
 800c384:	d84a      	bhi.n	800c41c <CDC_Control_FS+0xac>
 800c386:	a201      	add	r2, pc, #4	@ (adr r2, 800c38c <CDC_Control_FS+0x1c>)
 800c388:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c38c:	0800c41d 	.word	0x0800c41d
 800c390:	0800c41d 	.word	0x0800c41d
 800c394:	0800c41d 	.word	0x0800c41d
 800c398:	0800c41d 	.word	0x0800c41d
 800c39c:	0800c41d 	.word	0x0800c41d
 800c3a0:	0800c41d 	.word	0x0800c41d
 800c3a4:	0800c41d 	.word	0x0800c41d
 800c3a8:	0800c41d 	.word	0x0800c41d
 800c3ac:	0800c41d 	.word	0x0800c41d
 800c3b0:	0800c41d 	.word	0x0800c41d
 800c3b4:	0800c41d 	.word	0x0800c41d
 800c3b8:	0800c41d 	.word	0x0800c41d
 800c3bc:	0800c41d 	.word	0x0800c41d
 800c3c0:	0800c41d 	.word	0x0800c41d
 800c3c4:	0800c41d 	.word	0x0800c41d
 800c3c8:	0800c41d 	.word	0x0800c41d
 800c3cc:	0800c41d 	.word	0x0800c41d
 800c3d0:	0800c41d 	.word	0x0800c41d
 800c3d4:	0800c41d 	.word	0x0800c41d
 800c3d8:	0800c41d 	.word	0x0800c41d
 800c3dc:	0800c41d 	.word	0x0800c41d
 800c3e0:	0800c41d 	.word	0x0800c41d
 800c3e4:	0800c41d 	.word	0x0800c41d
 800c3e8:	0800c41d 	.word	0x0800c41d
 800c3ec:	0800c41d 	.word	0x0800c41d
 800c3f0:	0800c41d 	.word	0x0800c41d
 800c3f4:	0800c41d 	.word	0x0800c41d
 800c3f8:	0800c41d 	.word	0x0800c41d
 800c3fc:	0800c41d 	.word	0x0800c41d
 800c400:	0800c41d 	.word	0x0800c41d
 800c404:	0800c41d 	.word	0x0800c41d
 800c408:	0800c41d 	.word	0x0800c41d
 800c40c:	0800c41d 	.word	0x0800c41d
 800c410:	0800c41d 	.word	0x0800c41d
 800c414:	0800c41d 	.word	0x0800c41d
 800c418:	0800c41d 	.word	0x0800c41d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800c41c:	bf00      	nop
  }

  return (USBD_OK);
 800c41e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800c420:	4618      	mov	r0, r3
 800c422:	370c      	adds	r7, #12
 800c424:	46bd      	mov	sp, r7
 800c426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c42a:	4770      	bx	lr

0800c42c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800c42c:	b580      	push	{r7, lr}
 800c42e:	b082      	sub	sp, #8
 800c430:	af00      	add	r7, sp, #0
 800c432:	6078      	str	r0, [r7, #4]
 800c434:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c436:	6879      	ldr	r1, [r7, #4]
 800c438:	4805      	ldr	r0, [pc, #20]	@ (800c450 <CDC_Receive_FS+0x24>)
 800c43a:	f7fe fb6f 	bl	800ab1c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800c43e:	4804      	ldr	r0, [pc, #16]	@ (800c450 <CDC_Receive_FS+0x24>)
 800c440:	f7fe fbca 	bl	800abd8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800c444:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c446:	4618      	mov	r0, r3
 800c448:	3708      	adds	r7, #8
 800c44a:	46bd      	mov	sp, r7
 800c44c:	bd80      	pop	{r7, pc}
 800c44e:	bf00      	nop
 800c450:	200007d8 	.word	0x200007d8

0800c454 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800c454:	b580      	push	{r7, lr}
 800c456:	b084      	sub	sp, #16
 800c458:	af00      	add	r7, sp, #0
 800c45a:	6078      	str	r0, [r7, #4]
 800c45c:	460b      	mov	r3, r1
 800c45e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800c460:	2300      	movs	r3, #0
 800c462:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800c464:	4b0d      	ldr	r3, [pc, #52]	@ (800c49c <CDC_Transmit_FS+0x48>)
 800c466:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c46a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800c46c:	68bb      	ldr	r3, [r7, #8]
 800c46e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800c472:	2b00      	cmp	r3, #0
 800c474:	d001      	beq.n	800c47a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800c476:	2301      	movs	r3, #1
 800c478:	e00b      	b.n	800c492 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800c47a:	887b      	ldrh	r3, [r7, #2]
 800c47c:	461a      	mov	r2, r3
 800c47e:	6879      	ldr	r1, [r7, #4]
 800c480:	4806      	ldr	r0, [pc, #24]	@ (800c49c <CDC_Transmit_FS+0x48>)
 800c482:	f7fe fb29 	bl	800aad8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800c486:	4805      	ldr	r0, [pc, #20]	@ (800c49c <CDC_Transmit_FS+0x48>)
 800c488:	f7fe fb66 	bl	800ab58 <USBD_CDC_TransmitPacket>
 800c48c:	4603      	mov	r3, r0
 800c48e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800c490:	7bfb      	ldrb	r3, [r7, #15]
}
 800c492:	4618      	mov	r0, r3
 800c494:	3710      	adds	r7, #16
 800c496:	46bd      	mov	sp, r7
 800c498:	bd80      	pop	{r7, pc}
 800c49a:	bf00      	nop
 800c49c:	200007d8 	.word	0x200007d8

0800c4a0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800c4a0:	b480      	push	{r7}
 800c4a2:	b087      	sub	sp, #28
 800c4a4:	af00      	add	r7, sp, #0
 800c4a6:	60f8      	str	r0, [r7, #12]
 800c4a8:	60b9      	str	r1, [r7, #8]
 800c4aa:	4613      	mov	r3, r2
 800c4ac:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800c4ae:	2300      	movs	r3, #0
 800c4b0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800c4b2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c4b6:	4618      	mov	r0, r3
 800c4b8:	371c      	adds	r7, #28
 800c4ba:	46bd      	mov	sp, r7
 800c4bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4c0:	4770      	bx	lr

0800c4c2 <__io_putchar>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
int __io_putchar(int ch) {
 800c4c2:	b580      	push	{r7, lr}
 800c4c4:	b084      	sub	sp, #16
 800c4c6:	af00      	add	r7, sp, #0
 800c4c8:	6078      	str	r0, [r7, #4]
    uint8_t c = ch;
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	b2db      	uxtb	r3, r3
 800c4ce:	73fb      	strb	r3, [r7, #15]
    while (CDC_Transmit_FS(&c, 1) == USBD_BUSY) {
 800c4d0:	e002      	b.n	800c4d8 <__io_putchar+0x16>
        HAL_Delay(1);
 800c4d2:	2001      	movs	r0, #1
 800c4d4:	f7f4 ff3a 	bl	800134c <HAL_Delay>
    while (CDC_Transmit_FS(&c, 1) == USBD_BUSY) {
 800c4d8:	f107 030f 	add.w	r3, r7, #15
 800c4dc:	2101      	movs	r1, #1
 800c4de:	4618      	mov	r0, r3
 800c4e0:	f7ff ffb8 	bl	800c454 <CDC_Transmit_FS>
 800c4e4:	4603      	mov	r3, r0
 800c4e6:	2b01      	cmp	r3, #1
 800c4e8:	d0f3      	beq.n	800c4d2 <__io_putchar+0x10>
    }
    return ch;
 800c4ea:	687b      	ldr	r3, [r7, #4]
}
 800c4ec:	4618      	mov	r0, r3
 800c4ee:	3710      	adds	r7, #16
 800c4f0:	46bd      	mov	sp, r7
 800c4f2:	bd80      	pop	{r7, pc}

0800c4f4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c4f4:	b480      	push	{r7}
 800c4f6:	b083      	sub	sp, #12
 800c4f8:	af00      	add	r7, sp, #0
 800c4fa:	4603      	mov	r3, r0
 800c4fc:	6039      	str	r1, [r7, #0]
 800c4fe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800c500:	683b      	ldr	r3, [r7, #0]
 800c502:	2212      	movs	r2, #18
 800c504:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800c506:	4b03      	ldr	r3, [pc, #12]	@ (800c514 <USBD_FS_DeviceDescriptor+0x20>)
}
 800c508:	4618      	mov	r0, r3
 800c50a:	370c      	adds	r7, #12
 800c50c:	46bd      	mov	sp, r7
 800c50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c512:	4770      	bx	lr
 800c514:	200000f0 	.word	0x200000f0

0800c518 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c518:	b480      	push	{r7}
 800c51a:	b083      	sub	sp, #12
 800c51c:	af00      	add	r7, sp, #0
 800c51e:	4603      	mov	r3, r0
 800c520:	6039      	str	r1, [r7, #0]
 800c522:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c524:	683b      	ldr	r3, [r7, #0]
 800c526:	2204      	movs	r2, #4
 800c528:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c52a:	4b03      	ldr	r3, [pc, #12]	@ (800c538 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800c52c:	4618      	mov	r0, r3
 800c52e:	370c      	adds	r7, #12
 800c530:	46bd      	mov	sp, r7
 800c532:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c536:	4770      	bx	lr
 800c538:	20000110 	.word	0x20000110

0800c53c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c53c:	b580      	push	{r7, lr}
 800c53e:	b082      	sub	sp, #8
 800c540:	af00      	add	r7, sp, #0
 800c542:	4603      	mov	r3, r0
 800c544:	6039      	str	r1, [r7, #0]
 800c546:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c548:	79fb      	ldrb	r3, [r7, #7]
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d105      	bne.n	800c55a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c54e:	683a      	ldr	r2, [r7, #0]
 800c550:	4907      	ldr	r1, [pc, #28]	@ (800c570 <USBD_FS_ProductStrDescriptor+0x34>)
 800c552:	4808      	ldr	r0, [pc, #32]	@ (800c574 <USBD_FS_ProductStrDescriptor+0x38>)
 800c554:	f7ff fdcc 	bl	800c0f0 <USBD_GetString>
 800c558:	e004      	b.n	800c564 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c55a:	683a      	ldr	r2, [r7, #0]
 800c55c:	4904      	ldr	r1, [pc, #16]	@ (800c570 <USBD_FS_ProductStrDescriptor+0x34>)
 800c55e:	4805      	ldr	r0, [pc, #20]	@ (800c574 <USBD_FS_ProductStrDescriptor+0x38>)
 800c560:	f7ff fdc6 	bl	800c0f0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c564:	4b02      	ldr	r3, [pc, #8]	@ (800c570 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800c566:	4618      	mov	r0, r3
 800c568:	3708      	adds	r7, #8
 800c56a:	46bd      	mov	sp, r7
 800c56c:	bd80      	pop	{r7, pc}
 800c56e:	bf00      	nop
 800c570:	20001ab4 	.word	0x20001ab4
 800c574:	0800def4 	.word	0x0800def4

0800c578 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c578:	b580      	push	{r7, lr}
 800c57a:	b082      	sub	sp, #8
 800c57c:	af00      	add	r7, sp, #0
 800c57e:	4603      	mov	r3, r0
 800c580:	6039      	str	r1, [r7, #0]
 800c582:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c584:	683a      	ldr	r2, [r7, #0]
 800c586:	4904      	ldr	r1, [pc, #16]	@ (800c598 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800c588:	4804      	ldr	r0, [pc, #16]	@ (800c59c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800c58a:	f7ff fdb1 	bl	800c0f0 <USBD_GetString>
  return USBD_StrDesc;
 800c58e:	4b02      	ldr	r3, [pc, #8]	@ (800c598 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800c590:	4618      	mov	r0, r3
 800c592:	3708      	adds	r7, #8
 800c594:	46bd      	mov	sp, r7
 800c596:	bd80      	pop	{r7, pc}
 800c598:	20001ab4 	.word	0x20001ab4
 800c59c:	0800df0c 	.word	0x0800df0c

0800c5a0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c5a0:	b580      	push	{r7, lr}
 800c5a2:	b082      	sub	sp, #8
 800c5a4:	af00      	add	r7, sp, #0
 800c5a6:	4603      	mov	r3, r0
 800c5a8:	6039      	str	r1, [r7, #0]
 800c5aa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800c5ac:	683b      	ldr	r3, [r7, #0]
 800c5ae:	221a      	movs	r2, #26
 800c5b0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800c5b2:	f000 f855 	bl	800c660 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800c5b6:	4b02      	ldr	r3, [pc, #8]	@ (800c5c0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800c5b8:	4618      	mov	r0, r3
 800c5ba:	3708      	adds	r7, #8
 800c5bc:	46bd      	mov	sp, r7
 800c5be:	bd80      	pop	{r7, pc}
 800c5c0:	20000114 	.word	0x20000114

0800c5c4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c5c4:	b580      	push	{r7, lr}
 800c5c6:	b082      	sub	sp, #8
 800c5c8:	af00      	add	r7, sp, #0
 800c5ca:	4603      	mov	r3, r0
 800c5cc:	6039      	str	r1, [r7, #0]
 800c5ce:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800c5d0:	79fb      	ldrb	r3, [r7, #7]
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d105      	bne.n	800c5e2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c5d6:	683a      	ldr	r2, [r7, #0]
 800c5d8:	4907      	ldr	r1, [pc, #28]	@ (800c5f8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c5da:	4808      	ldr	r0, [pc, #32]	@ (800c5fc <USBD_FS_ConfigStrDescriptor+0x38>)
 800c5dc:	f7ff fd88 	bl	800c0f0 <USBD_GetString>
 800c5e0:	e004      	b.n	800c5ec <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c5e2:	683a      	ldr	r2, [r7, #0]
 800c5e4:	4904      	ldr	r1, [pc, #16]	@ (800c5f8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c5e6:	4805      	ldr	r0, [pc, #20]	@ (800c5fc <USBD_FS_ConfigStrDescriptor+0x38>)
 800c5e8:	f7ff fd82 	bl	800c0f0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c5ec:	4b02      	ldr	r3, [pc, #8]	@ (800c5f8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800c5ee:	4618      	mov	r0, r3
 800c5f0:	3708      	adds	r7, #8
 800c5f2:	46bd      	mov	sp, r7
 800c5f4:	bd80      	pop	{r7, pc}
 800c5f6:	bf00      	nop
 800c5f8:	20001ab4 	.word	0x20001ab4
 800c5fc:	0800df20 	.word	0x0800df20

0800c600 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c600:	b580      	push	{r7, lr}
 800c602:	b082      	sub	sp, #8
 800c604:	af00      	add	r7, sp, #0
 800c606:	4603      	mov	r3, r0
 800c608:	6039      	str	r1, [r7, #0]
 800c60a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c60c:	79fb      	ldrb	r3, [r7, #7]
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d105      	bne.n	800c61e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c612:	683a      	ldr	r2, [r7, #0]
 800c614:	4907      	ldr	r1, [pc, #28]	@ (800c634 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c616:	4808      	ldr	r0, [pc, #32]	@ (800c638 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c618:	f7ff fd6a 	bl	800c0f0 <USBD_GetString>
 800c61c:	e004      	b.n	800c628 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c61e:	683a      	ldr	r2, [r7, #0]
 800c620:	4904      	ldr	r1, [pc, #16]	@ (800c634 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c622:	4805      	ldr	r0, [pc, #20]	@ (800c638 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c624:	f7ff fd64 	bl	800c0f0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c628:	4b02      	ldr	r3, [pc, #8]	@ (800c634 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800c62a:	4618      	mov	r0, r3
 800c62c:	3708      	adds	r7, #8
 800c62e:	46bd      	mov	sp, r7
 800c630:	bd80      	pop	{r7, pc}
 800c632:	bf00      	nop
 800c634:	20001ab4 	.word	0x20001ab4
 800c638:	0800df2c 	.word	0x0800df2c

0800c63c <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c63c:	b480      	push	{r7}
 800c63e:	b083      	sub	sp, #12
 800c640:	af00      	add	r7, sp, #0
 800c642:	4603      	mov	r3, r0
 800c644:	6039      	str	r1, [r7, #0]
 800c646:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800c648:	683b      	ldr	r3, [r7, #0]
 800c64a:	220c      	movs	r2, #12
 800c64c:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800c64e:	4b03      	ldr	r3, [pc, #12]	@ (800c65c <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800c650:	4618      	mov	r0, r3
 800c652:	370c      	adds	r7, #12
 800c654:	46bd      	mov	sp, r7
 800c656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c65a:	4770      	bx	lr
 800c65c:	20000104 	.word	0x20000104

0800c660 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c660:	b580      	push	{r7, lr}
 800c662:	b084      	sub	sp, #16
 800c664:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c666:	4b0f      	ldr	r3, [pc, #60]	@ (800c6a4 <Get_SerialNum+0x44>)
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c66c:	4b0e      	ldr	r3, [pc, #56]	@ (800c6a8 <Get_SerialNum+0x48>)
 800c66e:	681b      	ldr	r3, [r3, #0]
 800c670:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c672:	4b0e      	ldr	r3, [pc, #56]	@ (800c6ac <Get_SerialNum+0x4c>)
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800c678:	68fa      	ldr	r2, [r7, #12]
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	4413      	add	r3, r2
 800c67e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800c680:	68fb      	ldr	r3, [r7, #12]
 800c682:	2b00      	cmp	r3, #0
 800c684:	d009      	beq.n	800c69a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c686:	2208      	movs	r2, #8
 800c688:	4909      	ldr	r1, [pc, #36]	@ (800c6b0 <Get_SerialNum+0x50>)
 800c68a:	68f8      	ldr	r0, [r7, #12]
 800c68c:	f000 f814 	bl	800c6b8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c690:	2204      	movs	r2, #4
 800c692:	4908      	ldr	r1, [pc, #32]	@ (800c6b4 <Get_SerialNum+0x54>)
 800c694:	68b8      	ldr	r0, [r7, #8]
 800c696:	f000 f80f 	bl	800c6b8 <IntToUnicode>
  }
}
 800c69a:	bf00      	nop
 800c69c:	3710      	adds	r7, #16
 800c69e:	46bd      	mov	sp, r7
 800c6a0:	bd80      	pop	{r7, pc}
 800c6a2:	bf00      	nop
 800c6a4:	1ff07a10 	.word	0x1ff07a10
 800c6a8:	1ff07a14 	.word	0x1ff07a14
 800c6ac:	1ff07a18 	.word	0x1ff07a18
 800c6b0:	20000116 	.word	0x20000116
 800c6b4:	20000126 	.word	0x20000126

0800c6b8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c6b8:	b480      	push	{r7}
 800c6ba:	b087      	sub	sp, #28
 800c6bc:	af00      	add	r7, sp, #0
 800c6be:	60f8      	str	r0, [r7, #12]
 800c6c0:	60b9      	str	r1, [r7, #8]
 800c6c2:	4613      	mov	r3, r2
 800c6c4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800c6c6:	2300      	movs	r3, #0
 800c6c8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800c6ca:	2300      	movs	r3, #0
 800c6cc:	75fb      	strb	r3, [r7, #23]
 800c6ce:	e027      	b.n	800c720 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800c6d0:	68fb      	ldr	r3, [r7, #12]
 800c6d2:	0f1b      	lsrs	r3, r3, #28
 800c6d4:	2b09      	cmp	r3, #9
 800c6d6:	d80b      	bhi.n	800c6f0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c6d8:	68fb      	ldr	r3, [r7, #12]
 800c6da:	0f1b      	lsrs	r3, r3, #28
 800c6dc:	b2da      	uxtb	r2, r3
 800c6de:	7dfb      	ldrb	r3, [r7, #23]
 800c6e0:	005b      	lsls	r3, r3, #1
 800c6e2:	4619      	mov	r1, r3
 800c6e4:	68bb      	ldr	r3, [r7, #8]
 800c6e6:	440b      	add	r3, r1
 800c6e8:	3230      	adds	r2, #48	@ 0x30
 800c6ea:	b2d2      	uxtb	r2, r2
 800c6ec:	701a      	strb	r2, [r3, #0]
 800c6ee:	e00a      	b.n	800c706 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c6f0:	68fb      	ldr	r3, [r7, #12]
 800c6f2:	0f1b      	lsrs	r3, r3, #28
 800c6f4:	b2da      	uxtb	r2, r3
 800c6f6:	7dfb      	ldrb	r3, [r7, #23]
 800c6f8:	005b      	lsls	r3, r3, #1
 800c6fa:	4619      	mov	r1, r3
 800c6fc:	68bb      	ldr	r3, [r7, #8]
 800c6fe:	440b      	add	r3, r1
 800c700:	3237      	adds	r2, #55	@ 0x37
 800c702:	b2d2      	uxtb	r2, r2
 800c704:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c706:	68fb      	ldr	r3, [r7, #12]
 800c708:	011b      	lsls	r3, r3, #4
 800c70a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c70c:	7dfb      	ldrb	r3, [r7, #23]
 800c70e:	005b      	lsls	r3, r3, #1
 800c710:	3301      	adds	r3, #1
 800c712:	68ba      	ldr	r2, [r7, #8]
 800c714:	4413      	add	r3, r2
 800c716:	2200      	movs	r2, #0
 800c718:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c71a:	7dfb      	ldrb	r3, [r7, #23]
 800c71c:	3301      	adds	r3, #1
 800c71e:	75fb      	strb	r3, [r7, #23]
 800c720:	7dfa      	ldrb	r2, [r7, #23]
 800c722:	79fb      	ldrb	r3, [r7, #7]
 800c724:	429a      	cmp	r2, r3
 800c726:	d3d3      	bcc.n	800c6d0 <IntToUnicode+0x18>
  }
}
 800c728:	bf00      	nop
 800c72a:	bf00      	nop
 800c72c:	371c      	adds	r7, #28
 800c72e:	46bd      	mov	sp, r7
 800c730:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c734:	4770      	bx	lr
	...

0800c738 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c738:	b580      	push	{r7, lr}
 800c73a:	b0aa      	sub	sp, #168	@ 0xa8
 800c73c:	af00      	add	r7, sp, #0
 800c73e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c740:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800c744:	2200      	movs	r2, #0
 800c746:	601a      	str	r2, [r3, #0]
 800c748:	605a      	str	r2, [r3, #4]
 800c74a:	609a      	str	r2, [r3, #8]
 800c74c:	60da      	str	r2, [r3, #12]
 800c74e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800c750:	f107 0314 	add.w	r3, r7, #20
 800c754:	2280      	movs	r2, #128	@ 0x80
 800c756:	2100      	movs	r1, #0
 800c758:	4618      	mov	r0, r3
 800c75a:	f000 fd4f 	bl	800d1fc <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c766:	d151      	bne.n	800c80c <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800c768:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800c76c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800c76e:	2300      	movs	r3, #0
 800c770:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800c774:	f107 0314 	add.w	r3, r7, #20
 800c778:	4618      	mov	r0, r3
 800c77a:	f7f7 f877 	bl	800386c <HAL_RCCEx_PeriphCLKConfig>
 800c77e:	4603      	mov	r3, r0
 800c780:	2b00      	cmp	r3, #0
 800c782:	d001      	beq.n	800c788 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800c784:	f7f4 fa58 	bl	8000c38 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c788:	4b22      	ldr	r3, [pc, #136]	@ (800c814 <HAL_PCD_MspInit+0xdc>)
 800c78a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c78c:	4a21      	ldr	r2, [pc, #132]	@ (800c814 <HAL_PCD_MspInit+0xdc>)
 800c78e:	f043 0301 	orr.w	r3, r3, #1
 800c792:	6313      	str	r3, [r2, #48]	@ 0x30
 800c794:	4b1f      	ldr	r3, [pc, #124]	@ (800c814 <HAL_PCD_MspInit+0xdc>)
 800c796:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c798:	f003 0301 	and.w	r3, r3, #1
 800c79c:	613b      	str	r3, [r7, #16]
 800c79e:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800c7a0:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800c7a4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c7a8:	2302      	movs	r3, #2
 800c7aa:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c7ae:	2300      	movs	r3, #0
 800c7b0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c7b4:	2303      	movs	r3, #3
 800c7b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c7ba:	230a      	movs	r3, #10
 800c7bc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c7c0:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800c7c4:	4619      	mov	r1, r3
 800c7c6:	4814      	ldr	r0, [pc, #80]	@ (800c818 <HAL_PCD_MspInit+0xe0>)
 800c7c8:	f7f4 fef6 	bl	80015b8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c7cc:	4b11      	ldr	r3, [pc, #68]	@ (800c814 <HAL_PCD_MspInit+0xdc>)
 800c7ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c7d0:	4a10      	ldr	r2, [pc, #64]	@ (800c814 <HAL_PCD_MspInit+0xdc>)
 800c7d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c7d6:	6353      	str	r3, [r2, #52]	@ 0x34
 800c7d8:	4b0e      	ldr	r3, [pc, #56]	@ (800c814 <HAL_PCD_MspInit+0xdc>)
 800c7da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c7dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c7e0:	60fb      	str	r3, [r7, #12]
 800c7e2:	68fb      	ldr	r3, [r7, #12]
 800c7e4:	4b0b      	ldr	r3, [pc, #44]	@ (800c814 <HAL_PCD_MspInit+0xdc>)
 800c7e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c7e8:	4a0a      	ldr	r2, [pc, #40]	@ (800c814 <HAL_PCD_MspInit+0xdc>)
 800c7ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800c7ee:	6453      	str	r3, [r2, #68]	@ 0x44
 800c7f0:	4b08      	ldr	r3, [pc, #32]	@ (800c814 <HAL_PCD_MspInit+0xdc>)
 800c7f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c7f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c7f8:	60bb      	str	r3, [r7, #8]
 800c7fa:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800c7fc:	2200      	movs	r2, #0
 800c7fe:	2100      	movs	r1, #0
 800c800:	2043      	movs	r0, #67	@ 0x43
 800c802:	f7f4 fea2 	bl	800154a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c806:	2043      	movs	r0, #67	@ 0x43
 800c808:	f7f4 febb 	bl	8001582 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c80c:	bf00      	nop
 800c80e:	37a8      	adds	r7, #168	@ 0xa8
 800c810:	46bd      	mov	sp, r7
 800c812:	bd80      	pop	{r7, pc}
 800c814:	40023800 	.word	0x40023800
 800c818:	40020000 	.word	0x40020000

0800c81c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c81c:	b580      	push	{r7, lr}
 800c81e:	b082      	sub	sp, #8
 800c820:	af00      	add	r7, sp, #0
 800c822:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	f8d3 24dc 	ldr.w	r2, [r3, #1244]	@ 0x4dc
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c830:	4619      	mov	r1, r3
 800c832:	4610      	mov	r0, r2
 800c834:	f7fe fab9 	bl	800adaa <USBD_LL_SetupStage>
}
 800c838:	bf00      	nop
 800c83a:	3708      	adds	r7, #8
 800c83c:	46bd      	mov	sp, r7
 800c83e:	bd80      	pop	{r7, pc}

0800c840 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c840:	b580      	push	{r7, lr}
 800c842:	b082      	sub	sp, #8
 800c844:	af00      	add	r7, sp, #0
 800c846:	6078      	str	r0, [r7, #4]
 800c848:	460b      	mov	r3, r1
 800c84a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 800c852:	78fa      	ldrb	r2, [r7, #3]
 800c854:	6879      	ldr	r1, [r7, #4]
 800c856:	4613      	mov	r3, r2
 800c858:	00db      	lsls	r3, r3, #3
 800c85a:	4413      	add	r3, r2
 800c85c:	009b      	lsls	r3, r3, #2
 800c85e:	440b      	add	r3, r1
 800c860:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c864:	681a      	ldr	r2, [r3, #0]
 800c866:	78fb      	ldrb	r3, [r7, #3]
 800c868:	4619      	mov	r1, r3
 800c86a:	f7fe faf3 	bl	800ae54 <USBD_LL_DataOutStage>
}
 800c86e:	bf00      	nop
 800c870:	3708      	adds	r7, #8
 800c872:	46bd      	mov	sp, r7
 800c874:	bd80      	pop	{r7, pc}

0800c876 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c876:	b580      	push	{r7, lr}
 800c878:	b082      	sub	sp, #8
 800c87a:	af00      	add	r7, sp, #0
 800c87c:	6078      	str	r0, [r7, #4]
 800c87e:	460b      	mov	r3, r1
 800c880:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 800c888:	78fa      	ldrb	r2, [r7, #3]
 800c88a:	6879      	ldr	r1, [r7, #4]
 800c88c:	4613      	mov	r3, r2
 800c88e:	00db      	lsls	r3, r3, #3
 800c890:	4413      	add	r3, r2
 800c892:	009b      	lsls	r3, r3, #2
 800c894:	440b      	add	r3, r1
 800c896:	3320      	adds	r3, #32
 800c898:	681a      	ldr	r2, [r3, #0]
 800c89a:	78fb      	ldrb	r3, [r7, #3]
 800c89c:	4619      	mov	r1, r3
 800c89e:	f7fe fb95 	bl	800afcc <USBD_LL_DataInStage>
}
 800c8a2:	bf00      	nop
 800c8a4:	3708      	adds	r7, #8
 800c8a6:	46bd      	mov	sp, r7
 800c8a8:	bd80      	pop	{r7, pc}

0800c8aa <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c8aa:	b580      	push	{r7, lr}
 800c8ac:	b082      	sub	sp, #8
 800c8ae:	af00      	add	r7, sp, #0
 800c8b0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800c8b8:	4618      	mov	r0, r3
 800c8ba:	f7fe fcd9 	bl	800b270 <USBD_LL_SOF>
}
 800c8be:	bf00      	nop
 800c8c0:	3708      	adds	r7, #8
 800c8c2:	46bd      	mov	sp, r7
 800c8c4:	bd80      	pop	{r7, pc}

0800c8c6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c8c6:	b580      	push	{r7, lr}
 800c8c8:	b084      	sub	sp, #16
 800c8ca:	af00      	add	r7, sp, #0
 800c8cc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c8ce:	2301      	movs	r3, #1
 800c8d0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	79db      	ldrb	r3, [r3, #7]
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d102      	bne.n	800c8e0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800c8da:	2300      	movs	r3, #0
 800c8dc:	73fb      	strb	r3, [r7, #15]
 800c8de:	e008      	b.n	800c8f2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	79db      	ldrb	r3, [r3, #7]
 800c8e4:	2b02      	cmp	r3, #2
 800c8e6:	d102      	bne.n	800c8ee <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800c8e8:	2301      	movs	r3, #1
 800c8ea:	73fb      	strb	r3, [r7, #15]
 800c8ec:	e001      	b.n	800c8f2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800c8ee:	f7f4 f9a3 	bl	8000c38 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800c8f8:	7bfa      	ldrb	r2, [r7, #15]
 800c8fa:	4611      	mov	r1, r2
 800c8fc:	4618      	mov	r0, r3
 800c8fe:	f7fe fc73 	bl	800b1e8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800c908:	4618      	mov	r0, r3
 800c90a:	f7fe fc1a 	bl	800b142 <USBD_LL_Reset>
}
 800c90e:	bf00      	nop
 800c910:	3710      	adds	r7, #16
 800c912:	46bd      	mov	sp, r7
 800c914:	bd80      	pop	{r7, pc}
	...

0800c918 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c918:	b580      	push	{r7, lr}
 800c91a:	b082      	sub	sp, #8
 800c91c:	af00      	add	r7, sp, #0
 800c91e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800c926:	4618      	mov	r0, r3
 800c928:	f7fe fc6e 	bl	800b208 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c934:	681b      	ldr	r3, [r3, #0]
 800c936:	687a      	ldr	r2, [r7, #4]
 800c938:	6812      	ldr	r2, [r2, #0]
 800c93a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c93e:	f043 0301 	orr.w	r3, r3, #1
 800c942:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	7adb      	ldrb	r3, [r3, #11]
 800c948:	2b00      	cmp	r3, #0
 800c94a:	d005      	beq.n	800c958 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c94c:	4b04      	ldr	r3, [pc, #16]	@ (800c960 <HAL_PCD_SuspendCallback+0x48>)
 800c94e:	691b      	ldr	r3, [r3, #16]
 800c950:	4a03      	ldr	r2, [pc, #12]	@ (800c960 <HAL_PCD_SuspendCallback+0x48>)
 800c952:	f043 0306 	orr.w	r3, r3, #6
 800c956:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800c958:	bf00      	nop
 800c95a:	3708      	adds	r7, #8
 800c95c:	46bd      	mov	sp, r7
 800c95e:	bd80      	pop	{r7, pc}
 800c960:	e000ed00 	.word	0xe000ed00

0800c964 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c964:	b580      	push	{r7, lr}
 800c966:	b082      	sub	sp, #8
 800c968:	af00      	add	r7, sp, #0
 800c96a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800c972:	4618      	mov	r0, r3
 800c974:	f7fe fc64 	bl	800b240 <USBD_LL_Resume>
}
 800c978:	bf00      	nop
 800c97a:	3708      	adds	r7, #8
 800c97c:	46bd      	mov	sp, r7
 800c97e:	bd80      	pop	{r7, pc}

0800c980 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c980:	b580      	push	{r7, lr}
 800c982:	b082      	sub	sp, #8
 800c984:	af00      	add	r7, sp, #0
 800c986:	6078      	str	r0, [r7, #4]
 800c988:	460b      	mov	r3, r1
 800c98a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800c992:	78fa      	ldrb	r2, [r7, #3]
 800c994:	4611      	mov	r1, r2
 800c996:	4618      	mov	r0, r3
 800c998:	f7fe fcbc 	bl	800b314 <USBD_LL_IsoOUTIncomplete>
}
 800c99c:	bf00      	nop
 800c99e:	3708      	adds	r7, #8
 800c9a0:	46bd      	mov	sp, r7
 800c9a2:	bd80      	pop	{r7, pc}

0800c9a4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c9a4:	b580      	push	{r7, lr}
 800c9a6:	b082      	sub	sp, #8
 800c9a8:	af00      	add	r7, sp, #0
 800c9aa:	6078      	str	r0, [r7, #4]
 800c9ac:	460b      	mov	r3, r1
 800c9ae:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800c9b6:	78fa      	ldrb	r2, [r7, #3]
 800c9b8:	4611      	mov	r1, r2
 800c9ba:	4618      	mov	r0, r3
 800c9bc:	f7fe fc78 	bl	800b2b0 <USBD_LL_IsoINIncomplete>
}
 800c9c0:	bf00      	nop
 800c9c2:	3708      	adds	r7, #8
 800c9c4:	46bd      	mov	sp, r7
 800c9c6:	bd80      	pop	{r7, pc}

0800c9c8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c9c8:	b580      	push	{r7, lr}
 800c9ca:	b082      	sub	sp, #8
 800c9cc:	af00      	add	r7, sp, #0
 800c9ce:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800c9d6:	4618      	mov	r0, r3
 800c9d8:	f7fe fcce 	bl	800b378 <USBD_LL_DevConnected>
}
 800c9dc:	bf00      	nop
 800c9de:	3708      	adds	r7, #8
 800c9e0:	46bd      	mov	sp, r7
 800c9e2:	bd80      	pop	{r7, pc}

0800c9e4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c9e4:	b580      	push	{r7, lr}
 800c9e6:	b082      	sub	sp, #8
 800c9e8:	af00      	add	r7, sp, #0
 800c9ea:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800c9f2:	4618      	mov	r0, r3
 800c9f4:	f7fe fccb 	bl	800b38e <USBD_LL_DevDisconnected>
}
 800c9f8:	bf00      	nop
 800c9fa:	3708      	adds	r7, #8
 800c9fc:	46bd      	mov	sp, r7
 800c9fe:	bd80      	pop	{r7, pc}

0800ca00 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800ca00:	b580      	push	{r7, lr}
 800ca02:	b082      	sub	sp, #8
 800ca04:	af00      	add	r7, sp, #0
 800ca06:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	781b      	ldrb	r3, [r3, #0]
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	d13f      	bne.n	800ca90 <USBD_LL_Init+0x90>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800ca10:	4a22      	ldr	r2, [pc, #136]	@ (800ca9c <USBD_LL_Init+0x9c>)
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	f8c2 34dc 	str.w	r3, [r2, #1244]	@ 0x4dc
  pdev->pData = &hpcd_USB_OTG_FS;
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	4a20      	ldr	r2, [pc, #128]	@ (800ca9c <USBD_LL_Init+0x9c>)
 800ca1c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800ca20:	4b1e      	ldr	r3, [pc, #120]	@ (800ca9c <USBD_LL_Init+0x9c>)
 800ca22:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800ca26:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800ca28:	4b1c      	ldr	r3, [pc, #112]	@ (800ca9c <USBD_LL_Init+0x9c>)
 800ca2a:	2206      	movs	r2, #6
 800ca2c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800ca2e:	4b1b      	ldr	r3, [pc, #108]	@ (800ca9c <USBD_LL_Init+0x9c>)
 800ca30:	2202      	movs	r2, #2
 800ca32:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800ca34:	4b19      	ldr	r3, [pc, #100]	@ (800ca9c <USBD_LL_Init+0x9c>)
 800ca36:	2200      	movs	r2, #0
 800ca38:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800ca3a:	4b18      	ldr	r3, [pc, #96]	@ (800ca9c <USBD_LL_Init+0x9c>)
 800ca3c:	2202      	movs	r2, #2
 800ca3e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800ca40:	4b16      	ldr	r3, [pc, #88]	@ (800ca9c <USBD_LL_Init+0x9c>)
 800ca42:	2200      	movs	r2, #0
 800ca44:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800ca46:	4b15      	ldr	r3, [pc, #84]	@ (800ca9c <USBD_LL_Init+0x9c>)
 800ca48:	2200      	movs	r2, #0
 800ca4a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800ca4c:	4b13      	ldr	r3, [pc, #76]	@ (800ca9c <USBD_LL_Init+0x9c>)
 800ca4e:	2200      	movs	r2, #0
 800ca50:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800ca52:	4b12      	ldr	r3, [pc, #72]	@ (800ca9c <USBD_LL_Init+0x9c>)
 800ca54:	2200      	movs	r2, #0
 800ca56:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800ca58:	4b10      	ldr	r3, [pc, #64]	@ (800ca9c <USBD_LL_Init+0x9c>)
 800ca5a:	2200      	movs	r2, #0
 800ca5c:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800ca5e:	4b0f      	ldr	r3, [pc, #60]	@ (800ca9c <USBD_LL_Init+0x9c>)
 800ca60:	2200      	movs	r2, #0
 800ca62:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800ca64:	480d      	ldr	r0, [pc, #52]	@ (800ca9c <USBD_LL_Init+0x9c>)
 800ca66:	f7f4 ff75 	bl	8001954 <HAL_PCD_Init>
 800ca6a:	4603      	mov	r3, r0
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	d001      	beq.n	800ca74 <USBD_LL_Init+0x74>
  {
    Error_Handler( );
 800ca70:	f7f4 f8e2 	bl	8000c38 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800ca74:	2180      	movs	r1, #128	@ 0x80
 800ca76:	4809      	ldr	r0, [pc, #36]	@ (800ca9c <USBD_LL_Init+0x9c>)
 800ca78:	f7f6 f9c3 	bl	8002e02 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800ca7c:	2240      	movs	r2, #64	@ 0x40
 800ca7e:	2100      	movs	r1, #0
 800ca80:	4806      	ldr	r0, [pc, #24]	@ (800ca9c <USBD_LL_Init+0x9c>)
 800ca82:	f7f6 f977 	bl	8002d74 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800ca86:	2280      	movs	r2, #128	@ 0x80
 800ca88:	2101      	movs	r1, #1
 800ca8a:	4804      	ldr	r0, [pc, #16]	@ (800ca9c <USBD_LL_Init+0x9c>)
 800ca8c:	f7f6 f972 	bl	8002d74 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800ca90:	2300      	movs	r3, #0
}
 800ca92:	4618      	mov	r0, r3
 800ca94:	3708      	adds	r7, #8
 800ca96:	46bd      	mov	sp, r7
 800ca98:	bd80      	pop	{r7, pc}
 800ca9a:	bf00      	nop
 800ca9c:	20001cb4 	.word	0x20001cb4

0800caa0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800caa0:	b580      	push	{r7, lr}
 800caa2:	b084      	sub	sp, #16
 800caa4:	af00      	add	r7, sp, #0
 800caa6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800caa8:	2300      	movs	r3, #0
 800caaa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800caac:	2300      	movs	r3, #0
 800caae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cab6:	4618      	mov	r0, r3
 800cab8:	f7f5 f862 	bl	8001b80 <HAL_PCD_Start>
 800cabc:	4603      	mov	r3, r0
 800cabe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cac0:	7bfb      	ldrb	r3, [r7, #15]
 800cac2:	4618      	mov	r0, r3
 800cac4:	f000 f97e 	bl	800cdc4 <USBD_Get_USB_Status>
 800cac8:	4603      	mov	r3, r0
 800caca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cacc:	7bbb      	ldrb	r3, [r7, #14]
}
 800cace:	4618      	mov	r0, r3
 800cad0:	3710      	adds	r7, #16
 800cad2:	46bd      	mov	sp, r7
 800cad4:	bd80      	pop	{r7, pc}

0800cad6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800cad6:	b580      	push	{r7, lr}
 800cad8:	b084      	sub	sp, #16
 800cada:	af00      	add	r7, sp, #0
 800cadc:	6078      	str	r0, [r7, #4]
 800cade:	4608      	mov	r0, r1
 800cae0:	4611      	mov	r1, r2
 800cae2:	461a      	mov	r2, r3
 800cae4:	4603      	mov	r3, r0
 800cae6:	70fb      	strb	r3, [r7, #3]
 800cae8:	460b      	mov	r3, r1
 800caea:	70bb      	strb	r3, [r7, #2]
 800caec:	4613      	mov	r3, r2
 800caee:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800caf0:	2300      	movs	r3, #0
 800caf2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800caf4:	2300      	movs	r3, #0
 800caf6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800cafe:	78bb      	ldrb	r3, [r7, #2]
 800cb00:	883a      	ldrh	r2, [r7, #0]
 800cb02:	78f9      	ldrb	r1, [r7, #3]
 800cb04:	f7f5 fd50 	bl	80025a8 <HAL_PCD_EP_Open>
 800cb08:	4603      	mov	r3, r0
 800cb0a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cb0c:	7bfb      	ldrb	r3, [r7, #15]
 800cb0e:	4618      	mov	r0, r3
 800cb10:	f000 f958 	bl	800cdc4 <USBD_Get_USB_Status>
 800cb14:	4603      	mov	r3, r0
 800cb16:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cb18:	7bbb      	ldrb	r3, [r7, #14]
}
 800cb1a:	4618      	mov	r0, r3
 800cb1c:	3710      	adds	r7, #16
 800cb1e:	46bd      	mov	sp, r7
 800cb20:	bd80      	pop	{r7, pc}

0800cb22 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cb22:	b580      	push	{r7, lr}
 800cb24:	b084      	sub	sp, #16
 800cb26:	af00      	add	r7, sp, #0
 800cb28:	6078      	str	r0, [r7, #4]
 800cb2a:	460b      	mov	r3, r1
 800cb2c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cb2e:	2300      	movs	r3, #0
 800cb30:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cb32:	2300      	movs	r3, #0
 800cb34:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cb3c:	78fa      	ldrb	r2, [r7, #3]
 800cb3e:	4611      	mov	r1, r2
 800cb40:	4618      	mov	r0, r3
 800cb42:	f7f5 fd9b 	bl	800267c <HAL_PCD_EP_Close>
 800cb46:	4603      	mov	r3, r0
 800cb48:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cb4a:	7bfb      	ldrb	r3, [r7, #15]
 800cb4c:	4618      	mov	r0, r3
 800cb4e:	f000 f939 	bl	800cdc4 <USBD_Get_USB_Status>
 800cb52:	4603      	mov	r3, r0
 800cb54:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cb56:	7bbb      	ldrb	r3, [r7, #14]
}
 800cb58:	4618      	mov	r0, r3
 800cb5a:	3710      	adds	r7, #16
 800cb5c:	46bd      	mov	sp, r7
 800cb5e:	bd80      	pop	{r7, pc}

0800cb60 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cb60:	b580      	push	{r7, lr}
 800cb62:	b084      	sub	sp, #16
 800cb64:	af00      	add	r7, sp, #0
 800cb66:	6078      	str	r0, [r7, #4]
 800cb68:	460b      	mov	r3, r1
 800cb6a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cb6c:	2300      	movs	r3, #0
 800cb6e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cb70:	2300      	movs	r3, #0
 800cb72:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cb7a:	78fa      	ldrb	r2, [r7, #3]
 800cb7c:	4611      	mov	r1, r2
 800cb7e:	4618      	mov	r0, r3
 800cb80:	f7f5 fe53 	bl	800282a <HAL_PCD_EP_SetStall>
 800cb84:	4603      	mov	r3, r0
 800cb86:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cb88:	7bfb      	ldrb	r3, [r7, #15]
 800cb8a:	4618      	mov	r0, r3
 800cb8c:	f000 f91a 	bl	800cdc4 <USBD_Get_USB_Status>
 800cb90:	4603      	mov	r3, r0
 800cb92:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cb94:	7bbb      	ldrb	r3, [r7, #14]
}
 800cb96:	4618      	mov	r0, r3
 800cb98:	3710      	adds	r7, #16
 800cb9a:	46bd      	mov	sp, r7
 800cb9c:	bd80      	pop	{r7, pc}

0800cb9e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cb9e:	b580      	push	{r7, lr}
 800cba0:	b084      	sub	sp, #16
 800cba2:	af00      	add	r7, sp, #0
 800cba4:	6078      	str	r0, [r7, #4]
 800cba6:	460b      	mov	r3, r1
 800cba8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cbaa:	2300      	movs	r3, #0
 800cbac:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cbae:	2300      	movs	r3, #0
 800cbb0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cbb8:	78fa      	ldrb	r2, [r7, #3]
 800cbba:	4611      	mov	r1, r2
 800cbbc:	4618      	mov	r0, r3
 800cbbe:	f7f5 fe97 	bl	80028f0 <HAL_PCD_EP_ClrStall>
 800cbc2:	4603      	mov	r3, r0
 800cbc4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cbc6:	7bfb      	ldrb	r3, [r7, #15]
 800cbc8:	4618      	mov	r0, r3
 800cbca:	f000 f8fb 	bl	800cdc4 <USBD_Get_USB_Status>
 800cbce:	4603      	mov	r3, r0
 800cbd0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cbd2:	7bbb      	ldrb	r3, [r7, #14]
}
 800cbd4:	4618      	mov	r0, r3
 800cbd6:	3710      	adds	r7, #16
 800cbd8:	46bd      	mov	sp, r7
 800cbda:	bd80      	pop	{r7, pc}

0800cbdc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cbdc:	b480      	push	{r7}
 800cbde:	b085      	sub	sp, #20
 800cbe0:	af00      	add	r7, sp, #0
 800cbe2:	6078      	str	r0, [r7, #4]
 800cbe4:	460b      	mov	r3, r1
 800cbe6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cbee:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800cbf0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	da0b      	bge.n	800cc10 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800cbf8:	78fb      	ldrb	r3, [r7, #3]
 800cbfa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800cbfe:	68f9      	ldr	r1, [r7, #12]
 800cc00:	4613      	mov	r3, r2
 800cc02:	00db      	lsls	r3, r3, #3
 800cc04:	4413      	add	r3, r2
 800cc06:	009b      	lsls	r3, r3, #2
 800cc08:	440b      	add	r3, r1
 800cc0a:	3316      	adds	r3, #22
 800cc0c:	781b      	ldrb	r3, [r3, #0]
 800cc0e:	e00b      	b.n	800cc28 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800cc10:	78fb      	ldrb	r3, [r7, #3]
 800cc12:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800cc16:	68f9      	ldr	r1, [r7, #12]
 800cc18:	4613      	mov	r3, r2
 800cc1a:	00db      	lsls	r3, r3, #3
 800cc1c:	4413      	add	r3, r2
 800cc1e:	009b      	lsls	r3, r3, #2
 800cc20:	440b      	add	r3, r1
 800cc22:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800cc26:	781b      	ldrb	r3, [r3, #0]
  }
}
 800cc28:	4618      	mov	r0, r3
 800cc2a:	3714      	adds	r7, #20
 800cc2c:	46bd      	mov	sp, r7
 800cc2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc32:	4770      	bx	lr

0800cc34 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800cc34:	b580      	push	{r7, lr}
 800cc36:	b084      	sub	sp, #16
 800cc38:	af00      	add	r7, sp, #0
 800cc3a:	6078      	str	r0, [r7, #4]
 800cc3c:	460b      	mov	r3, r1
 800cc3e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cc40:	2300      	movs	r3, #0
 800cc42:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cc44:	2300      	movs	r3, #0
 800cc46:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cc4e:	78fa      	ldrb	r2, [r7, #3]
 800cc50:	4611      	mov	r1, r2
 800cc52:	4618      	mov	r0, r3
 800cc54:	f7f5 fc84 	bl	8002560 <HAL_PCD_SetAddress>
 800cc58:	4603      	mov	r3, r0
 800cc5a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cc5c:	7bfb      	ldrb	r3, [r7, #15]
 800cc5e:	4618      	mov	r0, r3
 800cc60:	f000 f8b0 	bl	800cdc4 <USBD_Get_USB_Status>
 800cc64:	4603      	mov	r3, r0
 800cc66:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cc68:	7bbb      	ldrb	r3, [r7, #14]
}
 800cc6a:	4618      	mov	r0, r3
 800cc6c:	3710      	adds	r7, #16
 800cc6e:	46bd      	mov	sp, r7
 800cc70:	bd80      	pop	{r7, pc}

0800cc72 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800cc72:	b580      	push	{r7, lr}
 800cc74:	b086      	sub	sp, #24
 800cc76:	af00      	add	r7, sp, #0
 800cc78:	60f8      	str	r0, [r7, #12]
 800cc7a:	607a      	str	r2, [r7, #4]
 800cc7c:	603b      	str	r3, [r7, #0]
 800cc7e:	460b      	mov	r3, r1
 800cc80:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cc82:	2300      	movs	r3, #0
 800cc84:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cc86:	2300      	movs	r3, #0
 800cc88:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800cc90:	7af9      	ldrb	r1, [r7, #11]
 800cc92:	683b      	ldr	r3, [r7, #0]
 800cc94:	687a      	ldr	r2, [r7, #4]
 800cc96:	f7f5 fd8e 	bl	80027b6 <HAL_PCD_EP_Transmit>
 800cc9a:	4603      	mov	r3, r0
 800cc9c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cc9e:	7dfb      	ldrb	r3, [r7, #23]
 800cca0:	4618      	mov	r0, r3
 800cca2:	f000 f88f 	bl	800cdc4 <USBD_Get_USB_Status>
 800cca6:	4603      	mov	r3, r0
 800cca8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ccaa:	7dbb      	ldrb	r3, [r7, #22]
}
 800ccac:	4618      	mov	r0, r3
 800ccae:	3718      	adds	r7, #24
 800ccb0:	46bd      	mov	sp, r7
 800ccb2:	bd80      	pop	{r7, pc}

0800ccb4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ccb4:	b580      	push	{r7, lr}
 800ccb6:	b086      	sub	sp, #24
 800ccb8:	af00      	add	r7, sp, #0
 800ccba:	60f8      	str	r0, [r7, #12]
 800ccbc:	607a      	str	r2, [r7, #4]
 800ccbe:	603b      	str	r3, [r7, #0]
 800ccc0:	460b      	mov	r3, r1
 800ccc2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ccc4:	2300      	movs	r3, #0
 800ccc6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ccc8:	2300      	movs	r3, #0
 800ccca:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ccd2:	7af9      	ldrb	r1, [r7, #11]
 800ccd4:	683b      	ldr	r3, [r7, #0]
 800ccd6:	687a      	ldr	r2, [r7, #4]
 800ccd8:	f7f5 fd1a 	bl	8002710 <HAL_PCD_EP_Receive>
 800ccdc:	4603      	mov	r3, r0
 800ccde:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cce0:	7dfb      	ldrb	r3, [r7, #23]
 800cce2:	4618      	mov	r0, r3
 800cce4:	f000 f86e 	bl	800cdc4 <USBD_Get_USB_Status>
 800cce8:	4603      	mov	r3, r0
 800ccea:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ccec:	7dbb      	ldrb	r3, [r7, #22]
}
 800ccee:	4618      	mov	r0, r3
 800ccf0:	3718      	adds	r7, #24
 800ccf2:	46bd      	mov	sp, r7
 800ccf4:	bd80      	pop	{r7, pc}

0800ccf6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ccf6:	b580      	push	{r7, lr}
 800ccf8:	b082      	sub	sp, #8
 800ccfa:	af00      	add	r7, sp, #0
 800ccfc:	6078      	str	r0, [r7, #4]
 800ccfe:	460b      	mov	r3, r1
 800cd00:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cd08:	78fa      	ldrb	r2, [r7, #3]
 800cd0a:	4611      	mov	r1, r2
 800cd0c:	4618      	mov	r0, r3
 800cd0e:	f7f5 fd3a 	bl	8002786 <HAL_PCD_EP_GetRxCount>
 800cd12:	4603      	mov	r3, r0
}
 800cd14:	4618      	mov	r0, r3
 800cd16:	3708      	adds	r7, #8
 800cd18:	46bd      	mov	sp, r7
 800cd1a:	bd80      	pop	{r7, pc}

0800cd1c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800cd1c:	b580      	push	{r7, lr}
 800cd1e:	b082      	sub	sp, #8
 800cd20:	af00      	add	r7, sp, #0
 800cd22:	6078      	str	r0, [r7, #4]
 800cd24:	460b      	mov	r3, r1
 800cd26:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800cd28:	78fb      	ldrb	r3, [r7, #3]
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	d002      	beq.n	800cd34 <HAL_PCDEx_LPM_Callback+0x18>
 800cd2e:	2b01      	cmp	r3, #1
 800cd30:	d01f      	beq.n	800cd72 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800cd32:	e03b      	b.n	800cdac <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	7adb      	ldrb	r3, [r3, #11]
 800cd38:	2b00      	cmp	r3, #0
 800cd3a:	d007      	beq.n	800cd4c <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800cd3c:	f000 f83c 	bl	800cdb8 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800cd40:	4b1c      	ldr	r3, [pc, #112]	@ (800cdb4 <HAL_PCDEx_LPM_Callback+0x98>)
 800cd42:	691b      	ldr	r3, [r3, #16]
 800cd44:	4a1b      	ldr	r2, [pc, #108]	@ (800cdb4 <HAL_PCDEx_LPM_Callback+0x98>)
 800cd46:	f023 0306 	bic.w	r3, r3, #6
 800cd4a:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800cd54:	681b      	ldr	r3, [r3, #0]
 800cd56:	687a      	ldr	r2, [r7, #4]
 800cd58:	6812      	ldr	r2, [r2, #0]
 800cd5a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800cd5e:	f023 0301 	bic.w	r3, r3, #1
 800cd62:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800cd6a:	4618      	mov	r0, r3
 800cd6c:	f7fe fa68 	bl	800b240 <USBD_LL_Resume>
    break;
 800cd70:	e01c      	b.n	800cdac <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	687a      	ldr	r2, [r7, #4]
 800cd7e:	6812      	ldr	r2, [r2, #0]
 800cd80:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800cd84:	f043 0301 	orr.w	r3, r3, #1
 800cd88:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800cd90:	4618      	mov	r0, r3
 800cd92:	f7fe fa39 	bl	800b208 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	7adb      	ldrb	r3, [r3, #11]
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d005      	beq.n	800cdaa <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800cd9e:	4b05      	ldr	r3, [pc, #20]	@ (800cdb4 <HAL_PCDEx_LPM_Callback+0x98>)
 800cda0:	691b      	ldr	r3, [r3, #16]
 800cda2:	4a04      	ldr	r2, [pc, #16]	@ (800cdb4 <HAL_PCDEx_LPM_Callback+0x98>)
 800cda4:	f043 0306 	orr.w	r3, r3, #6
 800cda8:	6113      	str	r3, [r2, #16]
    break;
 800cdaa:	bf00      	nop
}
 800cdac:	bf00      	nop
 800cdae:	3708      	adds	r7, #8
 800cdb0:	46bd      	mov	sp, r7
 800cdb2:	bd80      	pop	{r7, pc}
 800cdb4:	e000ed00 	.word	0xe000ed00

0800cdb8 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800cdb8:	b580      	push	{r7, lr}
 800cdba:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800cdbc:	f7f3 fcb4 	bl	8000728 <SystemClock_Config>
}
 800cdc0:	bf00      	nop
 800cdc2:	bd80      	pop	{r7, pc}

0800cdc4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800cdc4:	b480      	push	{r7}
 800cdc6:	b085      	sub	sp, #20
 800cdc8:	af00      	add	r7, sp, #0
 800cdca:	4603      	mov	r3, r0
 800cdcc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cdce:	2300      	movs	r3, #0
 800cdd0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800cdd2:	79fb      	ldrb	r3, [r7, #7]
 800cdd4:	2b03      	cmp	r3, #3
 800cdd6:	d817      	bhi.n	800ce08 <USBD_Get_USB_Status+0x44>
 800cdd8:	a201      	add	r2, pc, #4	@ (adr r2, 800cde0 <USBD_Get_USB_Status+0x1c>)
 800cdda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cdde:	bf00      	nop
 800cde0:	0800cdf1 	.word	0x0800cdf1
 800cde4:	0800cdf7 	.word	0x0800cdf7
 800cde8:	0800cdfd 	.word	0x0800cdfd
 800cdec:	0800ce03 	.word	0x0800ce03
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800cdf0:	2300      	movs	r3, #0
 800cdf2:	73fb      	strb	r3, [r7, #15]
    break;
 800cdf4:	e00b      	b.n	800ce0e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800cdf6:	2303      	movs	r3, #3
 800cdf8:	73fb      	strb	r3, [r7, #15]
    break;
 800cdfa:	e008      	b.n	800ce0e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800cdfc:	2301      	movs	r3, #1
 800cdfe:	73fb      	strb	r3, [r7, #15]
    break;
 800ce00:	e005      	b.n	800ce0e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ce02:	2303      	movs	r3, #3
 800ce04:	73fb      	strb	r3, [r7, #15]
    break;
 800ce06:	e002      	b.n	800ce0e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ce08:	2303      	movs	r3, #3
 800ce0a:	73fb      	strb	r3, [r7, #15]
    break;
 800ce0c:	bf00      	nop
  }
  return usb_status;
 800ce0e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce10:	4618      	mov	r0, r3
 800ce12:	3714      	adds	r7, #20
 800ce14:	46bd      	mov	sp, r7
 800ce16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce1a:	4770      	bx	lr

0800ce1c <malloc>:
 800ce1c:	4b02      	ldr	r3, [pc, #8]	@ (800ce28 <malloc+0xc>)
 800ce1e:	4601      	mov	r1, r0
 800ce20:	6818      	ldr	r0, [r3, #0]
 800ce22:	f000 b82d 	b.w	800ce80 <_malloc_r>
 800ce26:	bf00      	nop
 800ce28:	2000013c 	.word	0x2000013c

0800ce2c <free>:
 800ce2c:	4b02      	ldr	r3, [pc, #8]	@ (800ce38 <free+0xc>)
 800ce2e:	4601      	mov	r1, r0
 800ce30:	6818      	ldr	r0, [r3, #0]
 800ce32:	f000 ba29 	b.w	800d288 <_free_r>
 800ce36:	bf00      	nop
 800ce38:	2000013c 	.word	0x2000013c

0800ce3c <sbrk_aligned>:
 800ce3c:	b570      	push	{r4, r5, r6, lr}
 800ce3e:	4e0f      	ldr	r6, [pc, #60]	@ (800ce7c <sbrk_aligned+0x40>)
 800ce40:	460c      	mov	r4, r1
 800ce42:	6831      	ldr	r1, [r6, #0]
 800ce44:	4605      	mov	r5, r0
 800ce46:	b911      	cbnz	r1, 800ce4e <sbrk_aligned+0x12>
 800ce48:	f000 f9e0 	bl	800d20c <_sbrk_r>
 800ce4c:	6030      	str	r0, [r6, #0]
 800ce4e:	4621      	mov	r1, r4
 800ce50:	4628      	mov	r0, r5
 800ce52:	f000 f9db 	bl	800d20c <_sbrk_r>
 800ce56:	1c43      	adds	r3, r0, #1
 800ce58:	d103      	bne.n	800ce62 <sbrk_aligned+0x26>
 800ce5a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800ce5e:	4620      	mov	r0, r4
 800ce60:	bd70      	pop	{r4, r5, r6, pc}
 800ce62:	1cc4      	adds	r4, r0, #3
 800ce64:	f024 0403 	bic.w	r4, r4, #3
 800ce68:	42a0      	cmp	r0, r4
 800ce6a:	d0f8      	beq.n	800ce5e <sbrk_aligned+0x22>
 800ce6c:	1a21      	subs	r1, r4, r0
 800ce6e:	4628      	mov	r0, r5
 800ce70:	f000 f9cc 	bl	800d20c <_sbrk_r>
 800ce74:	3001      	adds	r0, #1
 800ce76:	d1f2      	bne.n	800ce5e <sbrk_aligned+0x22>
 800ce78:	e7ef      	b.n	800ce5a <sbrk_aligned+0x1e>
 800ce7a:	bf00      	nop
 800ce7c:	20002194 	.word	0x20002194

0800ce80 <_malloc_r>:
 800ce80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ce84:	1ccd      	adds	r5, r1, #3
 800ce86:	f025 0503 	bic.w	r5, r5, #3
 800ce8a:	3508      	adds	r5, #8
 800ce8c:	2d0c      	cmp	r5, #12
 800ce8e:	bf38      	it	cc
 800ce90:	250c      	movcc	r5, #12
 800ce92:	2d00      	cmp	r5, #0
 800ce94:	4606      	mov	r6, r0
 800ce96:	db01      	blt.n	800ce9c <_malloc_r+0x1c>
 800ce98:	42a9      	cmp	r1, r5
 800ce9a:	d904      	bls.n	800cea6 <_malloc_r+0x26>
 800ce9c:	230c      	movs	r3, #12
 800ce9e:	6033      	str	r3, [r6, #0]
 800cea0:	2000      	movs	r0, #0
 800cea2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cea6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800cf7c <_malloc_r+0xfc>
 800ceaa:	f000 f869 	bl	800cf80 <__malloc_lock>
 800ceae:	f8d8 3000 	ldr.w	r3, [r8]
 800ceb2:	461c      	mov	r4, r3
 800ceb4:	bb44      	cbnz	r4, 800cf08 <_malloc_r+0x88>
 800ceb6:	4629      	mov	r1, r5
 800ceb8:	4630      	mov	r0, r6
 800ceba:	f7ff ffbf 	bl	800ce3c <sbrk_aligned>
 800cebe:	1c43      	adds	r3, r0, #1
 800cec0:	4604      	mov	r4, r0
 800cec2:	d158      	bne.n	800cf76 <_malloc_r+0xf6>
 800cec4:	f8d8 4000 	ldr.w	r4, [r8]
 800cec8:	4627      	mov	r7, r4
 800ceca:	2f00      	cmp	r7, #0
 800cecc:	d143      	bne.n	800cf56 <_malloc_r+0xd6>
 800cece:	2c00      	cmp	r4, #0
 800ced0:	d04b      	beq.n	800cf6a <_malloc_r+0xea>
 800ced2:	6823      	ldr	r3, [r4, #0]
 800ced4:	4639      	mov	r1, r7
 800ced6:	4630      	mov	r0, r6
 800ced8:	eb04 0903 	add.w	r9, r4, r3
 800cedc:	f000 f996 	bl	800d20c <_sbrk_r>
 800cee0:	4581      	cmp	r9, r0
 800cee2:	d142      	bne.n	800cf6a <_malloc_r+0xea>
 800cee4:	6821      	ldr	r1, [r4, #0]
 800cee6:	1a6d      	subs	r5, r5, r1
 800cee8:	4629      	mov	r1, r5
 800ceea:	4630      	mov	r0, r6
 800ceec:	f7ff ffa6 	bl	800ce3c <sbrk_aligned>
 800cef0:	3001      	adds	r0, #1
 800cef2:	d03a      	beq.n	800cf6a <_malloc_r+0xea>
 800cef4:	6823      	ldr	r3, [r4, #0]
 800cef6:	442b      	add	r3, r5
 800cef8:	6023      	str	r3, [r4, #0]
 800cefa:	f8d8 3000 	ldr.w	r3, [r8]
 800cefe:	685a      	ldr	r2, [r3, #4]
 800cf00:	bb62      	cbnz	r2, 800cf5c <_malloc_r+0xdc>
 800cf02:	f8c8 7000 	str.w	r7, [r8]
 800cf06:	e00f      	b.n	800cf28 <_malloc_r+0xa8>
 800cf08:	6822      	ldr	r2, [r4, #0]
 800cf0a:	1b52      	subs	r2, r2, r5
 800cf0c:	d420      	bmi.n	800cf50 <_malloc_r+0xd0>
 800cf0e:	2a0b      	cmp	r2, #11
 800cf10:	d917      	bls.n	800cf42 <_malloc_r+0xc2>
 800cf12:	1961      	adds	r1, r4, r5
 800cf14:	42a3      	cmp	r3, r4
 800cf16:	6025      	str	r5, [r4, #0]
 800cf18:	bf18      	it	ne
 800cf1a:	6059      	strne	r1, [r3, #4]
 800cf1c:	6863      	ldr	r3, [r4, #4]
 800cf1e:	bf08      	it	eq
 800cf20:	f8c8 1000 	streq.w	r1, [r8]
 800cf24:	5162      	str	r2, [r4, r5]
 800cf26:	604b      	str	r3, [r1, #4]
 800cf28:	4630      	mov	r0, r6
 800cf2a:	f000 f82f 	bl	800cf8c <__malloc_unlock>
 800cf2e:	f104 000b 	add.w	r0, r4, #11
 800cf32:	1d23      	adds	r3, r4, #4
 800cf34:	f020 0007 	bic.w	r0, r0, #7
 800cf38:	1ac2      	subs	r2, r0, r3
 800cf3a:	bf1c      	itt	ne
 800cf3c:	1a1b      	subne	r3, r3, r0
 800cf3e:	50a3      	strne	r3, [r4, r2]
 800cf40:	e7af      	b.n	800cea2 <_malloc_r+0x22>
 800cf42:	6862      	ldr	r2, [r4, #4]
 800cf44:	42a3      	cmp	r3, r4
 800cf46:	bf0c      	ite	eq
 800cf48:	f8c8 2000 	streq.w	r2, [r8]
 800cf4c:	605a      	strne	r2, [r3, #4]
 800cf4e:	e7eb      	b.n	800cf28 <_malloc_r+0xa8>
 800cf50:	4623      	mov	r3, r4
 800cf52:	6864      	ldr	r4, [r4, #4]
 800cf54:	e7ae      	b.n	800ceb4 <_malloc_r+0x34>
 800cf56:	463c      	mov	r4, r7
 800cf58:	687f      	ldr	r7, [r7, #4]
 800cf5a:	e7b6      	b.n	800ceca <_malloc_r+0x4a>
 800cf5c:	461a      	mov	r2, r3
 800cf5e:	685b      	ldr	r3, [r3, #4]
 800cf60:	42a3      	cmp	r3, r4
 800cf62:	d1fb      	bne.n	800cf5c <_malloc_r+0xdc>
 800cf64:	2300      	movs	r3, #0
 800cf66:	6053      	str	r3, [r2, #4]
 800cf68:	e7de      	b.n	800cf28 <_malloc_r+0xa8>
 800cf6a:	230c      	movs	r3, #12
 800cf6c:	6033      	str	r3, [r6, #0]
 800cf6e:	4630      	mov	r0, r6
 800cf70:	f000 f80c 	bl	800cf8c <__malloc_unlock>
 800cf74:	e794      	b.n	800cea0 <_malloc_r+0x20>
 800cf76:	6005      	str	r5, [r0, #0]
 800cf78:	e7d6      	b.n	800cf28 <_malloc_r+0xa8>
 800cf7a:	bf00      	nop
 800cf7c:	20002198 	.word	0x20002198

0800cf80 <__malloc_lock>:
 800cf80:	4801      	ldr	r0, [pc, #4]	@ (800cf88 <__malloc_lock+0x8>)
 800cf82:	f000 b97e 	b.w	800d282 <__retarget_lock_acquire_recursive>
 800cf86:	bf00      	nop
 800cf88:	200022d8 	.word	0x200022d8

0800cf8c <__malloc_unlock>:
 800cf8c:	4801      	ldr	r0, [pc, #4]	@ (800cf94 <__malloc_unlock+0x8>)
 800cf8e:	f000 b979 	b.w	800d284 <__retarget_lock_release_recursive>
 800cf92:	bf00      	nop
 800cf94:	200022d8 	.word	0x200022d8

0800cf98 <std>:
 800cf98:	2300      	movs	r3, #0
 800cf9a:	b510      	push	{r4, lr}
 800cf9c:	4604      	mov	r4, r0
 800cf9e:	e9c0 3300 	strd	r3, r3, [r0]
 800cfa2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cfa6:	6083      	str	r3, [r0, #8]
 800cfa8:	8181      	strh	r1, [r0, #12]
 800cfaa:	6643      	str	r3, [r0, #100]	@ 0x64
 800cfac:	81c2      	strh	r2, [r0, #14]
 800cfae:	6183      	str	r3, [r0, #24]
 800cfb0:	4619      	mov	r1, r3
 800cfb2:	2208      	movs	r2, #8
 800cfb4:	305c      	adds	r0, #92	@ 0x5c
 800cfb6:	f000 f921 	bl	800d1fc <memset>
 800cfba:	4b0d      	ldr	r3, [pc, #52]	@ (800cff0 <std+0x58>)
 800cfbc:	6263      	str	r3, [r4, #36]	@ 0x24
 800cfbe:	4b0d      	ldr	r3, [pc, #52]	@ (800cff4 <std+0x5c>)
 800cfc0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800cfc2:	4b0d      	ldr	r3, [pc, #52]	@ (800cff8 <std+0x60>)
 800cfc4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800cfc6:	4b0d      	ldr	r3, [pc, #52]	@ (800cffc <std+0x64>)
 800cfc8:	6323      	str	r3, [r4, #48]	@ 0x30
 800cfca:	4b0d      	ldr	r3, [pc, #52]	@ (800d000 <std+0x68>)
 800cfcc:	6224      	str	r4, [r4, #32]
 800cfce:	429c      	cmp	r4, r3
 800cfd0:	d006      	beq.n	800cfe0 <std+0x48>
 800cfd2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800cfd6:	4294      	cmp	r4, r2
 800cfd8:	d002      	beq.n	800cfe0 <std+0x48>
 800cfda:	33d0      	adds	r3, #208	@ 0xd0
 800cfdc:	429c      	cmp	r4, r3
 800cfde:	d105      	bne.n	800cfec <std+0x54>
 800cfe0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800cfe4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cfe8:	f000 b94a 	b.w	800d280 <__retarget_lock_init_recursive>
 800cfec:	bd10      	pop	{r4, pc}
 800cfee:	bf00      	nop
 800cff0:	0800da11 	.word	0x0800da11
 800cff4:	0800da33 	.word	0x0800da33
 800cff8:	0800da6b 	.word	0x0800da6b
 800cffc:	0800da8f 	.word	0x0800da8f
 800d000:	2000219c 	.word	0x2000219c

0800d004 <stdio_exit_handler>:
 800d004:	4a02      	ldr	r2, [pc, #8]	@ (800d010 <stdio_exit_handler+0xc>)
 800d006:	4903      	ldr	r1, [pc, #12]	@ (800d014 <stdio_exit_handler+0x10>)
 800d008:	4803      	ldr	r0, [pc, #12]	@ (800d018 <stdio_exit_handler+0x14>)
 800d00a:	f000 b869 	b.w	800d0e0 <_fwalk_sglue>
 800d00e:	bf00      	nop
 800d010:	20000130 	.word	0x20000130
 800d014:	0800d9c1 	.word	0x0800d9c1
 800d018:	20000140 	.word	0x20000140

0800d01c <cleanup_stdio>:
 800d01c:	6841      	ldr	r1, [r0, #4]
 800d01e:	4b0c      	ldr	r3, [pc, #48]	@ (800d050 <cleanup_stdio+0x34>)
 800d020:	4299      	cmp	r1, r3
 800d022:	b510      	push	{r4, lr}
 800d024:	4604      	mov	r4, r0
 800d026:	d001      	beq.n	800d02c <cleanup_stdio+0x10>
 800d028:	f000 fcca 	bl	800d9c0 <_fflush_r>
 800d02c:	68a1      	ldr	r1, [r4, #8]
 800d02e:	4b09      	ldr	r3, [pc, #36]	@ (800d054 <cleanup_stdio+0x38>)
 800d030:	4299      	cmp	r1, r3
 800d032:	d002      	beq.n	800d03a <cleanup_stdio+0x1e>
 800d034:	4620      	mov	r0, r4
 800d036:	f000 fcc3 	bl	800d9c0 <_fflush_r>
 800d03a:	68e1      	ldr	r1, [r4, #12]
 800d03c:	4b06      	ldr	r3, [pc, #24]	@ (800d058 <cleanup_stdio+0x3c>)
 800d03e:	4299      	cmp	r1, r3
 800d040:	d004      	beq.n	800d04c <cleanup_stdio+0x30>
 800d042:	4620      	mov	r0, r4
 800d044:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d048:	f000 bcba 	b.w	800d9c0 <_fflush_r>
 800d04c:	bd10      	pop	{r4, pc}
 800d04e:	bf00      	nop
 800d050:	2000219c 	.word	0x2000219c
 800d054:	20002204 	.word	0x20002204
 800d058:	2000226c 	.word	0x2000226c

0800d05c <global_stdio_init.part.0>:
 800d05c:	b510      	push	{r4, lr}
 800d05e:	4b0b      	ldr	r3, [pc, #44]	@ (800d08c <global_stdio_init.part.0+0x30>)
 800d060:	4c0b      	ldr	r4, [pc, #44]	@ (800d090 <global_stdio_init.part.0+0x34>)
 800d062:	4a0c      	ldr	r2, [pc, #48]	@ (800d094 <global_stdio_init.part.0+0x38>)
 800d064:	601a      	str	r2, [r3, #0]
 800d066:	4620      	mov	r0, r4
 800d068:	2200      	movs	r2, #0
 800d06a:	2104      	movs	r1, #4
 800d06c:	f7ff ff94 	bl	800cf98 <std>
 800d070:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d074:	2201      	movs	r2, #1
 800d076:	2109      	movs	r1, #9
 800d078:	f7ff ff8e 	bl	800cf98 <std>
 800d07c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d080:	2202      	movs	r2, #2
 800d082:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d086:	2112      	movs	r1, #18
 800d088:	f7ff bf86 	b.w	800cf98 <std>
 800d08c:	200022d4 	.word	0x200022d4
 800d090:	2000219c 	.word	0x2000219c
 800d094:	0800d005 	.word	0x0800d005

0800d098 <__sfp_lock_acquire>:
 800d098:	4801      	ldr	r0, [pc, #4]	@ (800d0a0 <__sfp_lock_acquire+0x8>)
 800d09a:	f000 b8f2 	b.w	800d282 <__retarget_lock_acquire_recursive>
 800d09e:	bf00      	nop
 800d0a0:	200022d9 	.word	0x200022d9

0800d0a4 <__sfp_lock_release>:
 800d0a4:	4801      	ldr	r0, [pc, #4]	@ (800d0ac <__sfp_lock_release+0x8>)
 800d0a6:	f000 b8ed 	b.w	800d284 <__retarget_lock_release_recursive>
 800d0aa:	bf00      	nop
 800d0ac:	200022d9 	.word	0x200022d9

0800d0b0 <__sinit>:
 800d0b0:	b510      	push	{r4, lr}
 800d0b2:	4604      	mov	r4, r0
 800d0b4:	f7ff fff0 	bl	800d098 <__sfp_lock_acquire>
 800d0b8:	6a23      	ldr	r3, [r4, #32]
 800d0ba:	b11b      	cbz	r3, 800d0c4 <__sinit+0x14>
 800d0bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d0c0:	f7ff bff0 	b.w	800d0a4 <__sfp_lock_release>
 800d0c4:	4b04      	ldr	r3, [pc, #16]	@ (800d0d8 <__sinit+0x28>)
 800d0c6:	6223      	str	r3, [r4, #32]
 800d0c8:	4b04      	ldr	r3, [pc, #16]	@ (800d0dc <__sinit+0x2c>)
 800d0ca:	681b      	ldr	r3, [r3, #0]
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d1f5      	bne.n	800d0bc <__sinit+0xc>
 800d0d0:	f7ff ffc4 	bl	800d05c <global_stdio_init.part.0>
 800d0d4:	e7f2      	b.n	800d0bc <__sinit+0xc>
 800d0d6:	bf00      	nop
 800d0d8:	0800d01d 	.word	0x0800d01d
 800d0dc:	200022d4 	.word	0x200022d4

0800d0e0 <_fwalk_sglue>:
 800d0e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d0e4:	4607      	mov	r7, r0
 800d0e6:	4688      	mov	r8, r1
 800d0e8:	4614      	mov	r4, r2
 800d0ea:	2600      	movs	r6, #0
 800d0ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d0f0:	f1b9 0901 	subs.w	r9, r9, #1
 800d0f4:	d505      	bpl.n	800d102 <_fwalk_sglue+0x22>
 800d0f6:	6824      	ldr	r4, [r4, #0]
 800d0f8:	2c00      	cmp	r4, #0
 800d0fa:	d1f7      	bne.n	800d0ec <_fwalk_sglue+0xc>
 800d0fc:	4630      	mov	r0, r6
 800d0fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d102:	89ab      	ldrh	r3, [r5, #12]
 800d104:	2b01      	cmp	r3, #1
 800d106:	d907      	bls.n	800d118 <_fwalk_sglue+0x38>
 800d108:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d10c:	3301      	adds	r3, #1
 800d10e:	d003      	beq.n	800d118 <_fwalk_sglue+0x38>
 800d110:	4629      	mov	r1, r5
 800d112:	4638      	mov	r0, r7
 800d114:	47c0      	blx	r8
 800d116:	4306      	orrs	r6, r0
 800d118:	3568      	adds	r5, #104	@ 0x68
 800d11a:	e7e9      	b.n	800d0f0 <_fwalk_sglue+0x10>

0800d11c <iprintf>:
 800d11c:	b40f      	push	{r0, r1, r2, r3}
 800d11e:	b507      	push	{r0, r1, r2, lr}
 800d120:	4906      	ldr	r1, [pc, #24]	@ (800d13c <iprintf+0x20>)
 800d122:	ab04      	add	r3, sp, #16
 800d124:	6808      	ldr	r0, [r1, #0]
 800d126:	f853 2b04 	ldr.w	r2, [r3], #4
 800d12a:	6881      	ldr	r1, [r0, #8]
 800d12c:	9301      	str	r3, [sp, #4]
 800d12e:	f000 f91f 	bl	800d370 <_vfiprintf_r>
 800d132:	b003      	add	sp, #12
 800d134:	f85d eb04 	ldr.w	lr, [sp], #4
 800d138:	b004      	add	sp, #16
 800d13a:	4770      	bx	lr
 800d13c:	2000013c 	.word	0x2000013c

0800d140 <_puts_r>:
 800d140:	6a03      	ldr	r3, [r0, #32]
 800d142:	b570      	push	{r4, r5, r6, lr}
 800d144:	6884      	ldr	r4, [r0, #8]
 800d146:	4605      	mov	r5, r0
 800d148:	460e      	mov	r6, r1
 800d14a:	b90b      	cbnz	r3, 800d150 <_puts_r+0x10>
 800d14c:	f7ff ffb0 	bl	800d0b0 <__sinit>
 800d150:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d152:	07db      	lsls	r3, r3, #31
 800d154:	d405      	bmi.n	800d162 <_puts_r+0x22>
 800d156:	89a3      	ldrh	r3, [r4, #12]
 800d158:	0598      	lsls	r0, r3, #22
 800d15a:	d402      	bmi.n	800d162 <_puts_r+0x22>
 800d15c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d15e:	f000 f890 	bl	800d282 <__retarget_lock_acquire_recursive>
 800d162:	89a3      	ldrh	r3, [r4, #12]
 800d164:	0719      	lsls	r1, r3, #28
 800d166:	d502      	bpl.n	800d16e <_puts_r+0x2e>
 800d168:	6923      	ldr	r3, [r4, #16]
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	d135      	bne.n	800d1da <_puts_r+0x9a>
 800d16e:	4621      	mov	r1, r4
 800d170:	4628      	mov	r0, r5
 800d172:	f000 fccf 	bl	800db14 <__swsetup_r>
 800d176:	b380      	cbz	r0, 800d1da <_puts_r+0x9a>
 800d178:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800d17c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d17e:	07da      	lsls	r2, r3, #31
 800d180:	d405      	bmi.n	800d18e <_puts_r+0x4e>
 800d182:	89a3      	ldrh	r3, [r4, #12]
 800d184:	059b      	lsls	r3, r3, #22
 800d186:	d402      	bmi.n	800d18e <_puts_r+0x4e>
 800d188:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d18a:	f000 f87b 	bl	800d284 <__retarget_lock_release_recursive>
 800d18e:	4628      	mov	r0, r5
 800d190:	bd70      	pop	{r4, r5, r6, pc}
 800d192:	2b00      	cmp	r3, #0
 800d194:	da04      	bge.n	800d1a0 <_puts_r+0x60>
 800d196:	69a2      	ldr	r2, [r4, #24]
 800d198:	429a      	cmp	r2, r3
 800d19a:	dc17      	bgt.n	800d1cc <_puts_r+0x8c>
 800d19c:	290a      	cmp	r1, #10
 800d19e:	d015      	beq.n	800d1cc <_puts_r+0x8c>
 800d1a0:	6823      	ldr	r3, [r4, #0]
 800d1a2:	1c5a      	adds	r2, r3, #1
 800d1a4:	6022      	str	r2, [r4, #0]
 800d1a6:	7019      	strb	r1, [r3, #0]
 800d1a8:	68a3      	ldr	r3, [r4, #8]
 800d1aa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d1ae:	3b01      	subs	r3, #1
 800d1b0:	60a3      	str	r3, [r4, #8]
 800d1b2:	2900      	cmp	r1, #0
 800d1b4:	d1ed      	bne.n	800d192 <_puts_r+0x52>
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	da11      	bge.n	800d1de <_puts_r+0x9e>
 800d1ba:	4622      	mov	r2, r4
 800d1bc:	210a      	movs	r1, #10
 800d1be:	4628      	mov	r0, r5
 800d1c0:	f000 fc69 	bl	800da96 <__swbuf_r>
 800d1c4:	3001      	adds	r0, #1
 800d1c6:	d0d7      	beq.n	800d178 <_puts_r+0x38>
 800d1c8:	250a      	movs	r5, #10
 800d1ca:	e7d7      	b.n	800d17c <_puts_r+0x3c>
 800d1cc:	4622      	mov	r2, r4
 800d1ce:	4628      	mov	r0, r5
 800d1d0:	f000 fc61 	bl	800da96 <__swbuf_r>
 800d1d4:	3001      	adds	r0, #1
 800d1d6:	d1e7      	bne.n	800d1a8 <_puts_r+0x68>
 800d1d8:	e7ce      	b.n	800d178 <_puts_r+0x38>
 800d1da:	3e01      	subs	r6, #1
 800d1dc:	e7e4      	b.n	800d1a8 <_puts_r+0x68>
 800d1de:	6823      	ldr	r3, [r4, #0]
 800d1e0:	1c5a      	adds	r2, r3, #1
 800d1e2:	6022      	str	r2, [r4, #0]
 800d1e4:	220a      	movs	r2, #10
 800d1e6:	701a      	strb	r2, [r3, #0]
 800d1e8:	e7ee      	b.n	800d1c8 <_puts_r+0x88>
	...

0800d1ec <puts>:
 800d1ec:	4b02      	ldr	r3, [pc, #8]	@ (800d1f8 <puts+0xc>)
 800d1ee:	4601      	mov	r1, r0
 800d1f0:	6818      	ldr	r0, [r3, #0]
 800d1f2:	f7ff bfa5 	b.w	800d140 <_puts_r>
 800d1f6:	bf00      	nop
 800d1f8:	2000013c 	.word	0x2000013c

0800d1fc <memset>:
 800d1fc:	4402      	add	r2, r0
 800d1fe:	4603      	mov	r3, r0
 800d200:	4293      	cmp	r3, r2
 800d202:	d100      	bne.n	800d206 <memset+0xa>
 800d204:	4770      	bx	lr
 800d206:	f803 1b01 	strb.w	r1, [r3], #1
 800d20a:	e7f9      	b.n	800d200 <memset+0x4>

0800d20c <_sbrk_r>:
 800d20c:	b538      	push	{r3, r4, r5, lr}
 800d20e:	4d06      	ldr	r5, [pc, #24]	@ (800d228 <_sbrk_r+0x1c>)
 800d210:	2300      	movs	r3, #0
 800d212:	4604      	mov	r4, r0
 800d214:	4608      	mov	r0, r1
 800d216:	602b      	str	r3, [r5, #0]
 800d218:	f7f3 ffca 	bl	80011b0 <_sbrk>
 800d21c:	1c43      	adds	r3, r0, #1
 800d21e:	d102      	bne.n	800d226 <_sbrk_r+0x1a>
 800d220:	682b      	ldr	r3, [r5, #0]
 800d222:	b103      	cbz	r3, 800d226 <_sbrk_r+0x1a>
 800d224:	6023      	str	r3, [r4, #0]
 800d226:	bd38      	pop	{r3, r4, r5, pc}
 800d228:	200022dc 	.word	0x200022dc

0800d22c <__errno>:
 800d22c:	4b01      	ldr	r3, [pc, #4]	@ (800d234 <__errno+0x8>)
 800d22e:	6818      	ldr	r0, [r3, #0]
 800d230:	4770      	bx	lr
 800d232:	bf00      	nop
 800d234:	2000013c 	.word	0x2000013c

0800d238 <__libc_init_array>:
 800d238:	b570      	push	{r4, r5, r6, lr}
 800d23a:	4d0d      	ldr	r5, [pc, #52]	@ (800d270 <__libc_init_array+0x38>)
 800d23c:	4c0d      	ldr	r4, [pc, #52]	@ (800d274 <__libc_init_array+0x3c>)
 800d23e:	1b64      	subs	r4, r4, r5
 800d240:	10a4      	asrs	r4, r4, #2
 800d242:	2600      	movs	r6, #0
 800d244:	42a6      	cmp	r6, r4
 800d246:	d109      	bne.n	800d25c <__libc_init_array+0x24>
 800d248:	4d0b      	ldr	r5, [pc, #44]	@ (800d278 <__libc_init_array+0x40>)
 800d24a:	4c0c      	ldr	r4, [pc, #48]	@ (800d27c <__libc_init_array+0x44>)
 800d24c:	f000 fd82 	bl	800dd54 <_init>
 800d250:	1b64      	subs	r4, r4, r5
 800d252:	10a4      	asrs	r4, r4, #2
 800d254:	2600      	movs	r6, #0
 800d256:	42a6      	cmp	r6, r4
 800d258:	d105      	bne.n	800d266 <__libc_init_array+0x2e>
 800d25a:	bd70      	pop	{r4, r5, r6, pc}
 800d25c:	f855 3b04 	ldr.w	r3, [r5], #4
 800d260:	4798      	blx	r3
 800d262:	3601      	adds	r6, #1
 800d264:	e7ee      	b.n	800d244 <__libc_init_array+0xc>
 800d266:	f855 3b04 	ldr.w	r3, [r5], #4
 800d26a:	4798      	blx	r3
 800d26c:	3601      	adds	r6, #1
 800d26e:	e7f2      	b.n	800d256 <__libc_init_array+0x1e>
 800d270:	0800e008 	.word	0x0800e008
 800d274:	0800e008 	.word	0x0800e008
 800d278:	0800e008 	.word	0x0800e008
 800d27c:	0800e00c 	.word	0x0800e00c

0800d280 <__retarget_lock_init_recursive>:
 800d280:	4770      	bx	lr

0800d282 <__retarget_lock_acquire_recursive>:
 800d282:	4770      	bx	lr

0800d284 <__retarget_lock_release_recursive>:
 800d284:	4770      	bx	lr
	...

0800d288 <_free_r>:
 800d288:	b538      	push	{r3, r4, r5, lr}
 800d28a:	4605      	mov	r5, r0
 800d28c:	2900      	cmp	r1, #0
 800d28e:	d041      	beq.n	800d314 <_free_r+0x8c>
 800d290:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d294:	1f0c      	subs	r4, r1, #4
 800d296:	2b00      	cmp	r3, #0
 800d298:	bfb8      	it	lt
 800d29a:	18e4      	addlt	r4, r4, r3
 800d29c:	f7ff fe70 	bl	800cf80 <__malloc_lock>
 800d2a0:	4a1d      	ldr	r2, [pc, #116]	@ (800d318 <_free_r+0x90>)
 800d2a2:	6813      	ldr	r3, [r2, #0]
 800d2a4:	b933      	cbnz	r3, 800d2b4 <_free_r+0x2c>
 800d2a6:	6063      	str	r3, [r4, #4]
 800d2a8:	6014      	str	r4, [r2, #0]
 800d2aa:	4628      	mov	r0, r5
 800d2ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d2b0:	f7ff be6c 	b.w	800cf8c <__malloc_unlock>
 800d2b4:	42a3      	cmp	r3, r4
 800d2b6:	d908      	bls.n	800d2ca <_free_r+0x42>
 800d2b8:	6820      	ldr	r0, [r4, #0]
 800d2ba:	1821      	adds	r1, r4, r0
 800d2bc:	428b      	cmp	r3, r1
 800d2be:	bf01      	itttt	eq
 800d2c0:	6819      	ldreq	r1, [r3, #0]
 800d2c2:	685b      	ldreq	r3, [r3, #4]
 800d2c4:	1809      	addeq	r1, r1, r0
 800d2c6:	6021      	streq	r1, [r4, #0]
 800d2c8:	e7ed      	b.n	800d2a6 <_free_r+0x1e>
 800d2ca:	461a      	mov	r2, r3
 800d2cc:	685b      	ldr	r3, [r3, #4]
 800d2ce:	b10b      	cbz	r3, 800d2d4 <_free_r+0x4c>
 800d2d0:	42a3      	cmp	r3, r4
 800d2d2:	d9fa      	bls.n	800d2ca <_free_r+0x42>
 800d2d4:	6811      	ldr	r1, [r2, #0]
 800d2d6:	1850      	adds	r0, r2, r1
 800d2d8:	42a0      	cmp	r0, r4
 800d2da:	d10b      	bne.n	800d2f4 <_free_r+0x6c>
 800d2dc:	6820      	ldr	r0, [r4, #0]
 800d2de:	4401      	add	r1, r0
 800d2e0:	1850      	adds	r0, r2, r1
 800d2e2:	4283      	cmp	r3, r0
 800d2e4:	6011      	str	r1, [r2, #0]
 800d2e6:	d1e0      	bne.n	800d2aa <_free_r+0x22>
 800d2e8:	6818      	ldr	r0, [r3, #0]
 800d2ea:	685b      	ldr	r3, [r3, #4]
 800d2ec:	6053      	str	r3, [r2, #4]
 800d2ee:	4408      	add	r0, r1
 800d2f0:	6010      	str	r0, [r2, #0]
 800d2f2:	e7da      	b.n	800d2aa <_free_r+0x22>
 800d2f4:	d902      	bls.n	800d2fc <_free_r+0x74>
 800d2f6:	230c      	movs	r3, #12
 800d2f8:	602b      	str	r3, [r5, #0]
 800d2fa:	e7d6      	b.n	800d2aa <_free_r+0x22>
 800d2fc:	6820      	ldr	r0, [r4, #0]
 800d2fe:	1821      	adds	r1, r4, r0
 800d300:	428b      	cmp	r3, r1
 800d302:	bf04      	itt	eq
 800d304:	6819      	ldreq	r1, [r3, #0]
 800d306:	685b      	ldreq	r3, [r3, #4]
 800d308:	6063      	str	r3, [r4, #4]
 800d30a:	bf04      	itt	eq
 800d30c:	1809      	addeq	r1, r1, r0
 800d30e:	6021      	streq	r1, [r4, #0]
 800d310:	6054      	str	r4, [r2, #4]
 800d312:	e7ca      	b.n	800d2aa <_free_r+0x22>
 800d314:	bd38      	pop	{r3, r4, r5, pc}
 800d316:	bf00      	nop
 800d318:	20002198 	.word	0x20002198

0800d31c <__sfputc_r>:
 800d31c:	6893      	ldr	r3, [r2, #8]
 800d31e:	3b01      	subs	r3, #1
 800d320:	2b00      	cmp	r3, #0
 800d322:	b410      	push	{r4}
 800d324:	6093      	str	r3, [r2, #8]
 800d326:	da08      	bge.n	800d33a <__sfputc_r+0x1e>
 800d328:	6994      	ldr	r4, [r2, #24]
 800d32a:	42a3      	cmp	r3, r4
 800d32c:	db01      	blt.n	800d332 <__sfputc_r+0x16>
 800d32e:	290a      	cmp	r1, #10
 800d330:	d103      	bne.n	800d33a <__sfputc_r+0x1e>
 800d332:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d336:	f000 bbae 	b.w	800da96 <__swbuf_r>
 800d33a:	6813      	ldr	r3, [r2, #0]
 800d33c:	1c58      	adds	r0, r3, #1
 800d33e:	6010      	str	r0, [r2, #0]
 800d340:	7019      	strb	r1, [r3, #0]
 800d342:	4608      	mov	r0, r1
 800d344:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d348:	4770      	bx	lr

0800d34a <__sfputs_r>:
 800d34a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d34c:	4606      	mov	r6, r0
 800d34e:	460f      	mov	r7, r1
 800d350:	4614      	mov	r4, r2
 800d352:	18d5      	adds	r5, r2, r3
 800d354:	42ac      	cmp	r4, r5
 800d356:	d101      	bne.n	800d35c <__sfputs_r+0x12>
 800d358:	2000      	movs	r0, #0
 800d35a:	e007      	b.n	800d36c <__sfputs_r+0x22>
 800d35c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d360:	463a      	mov	r2, r7
 800d362:	4630      	mov	r0, r6
 800d364:	f7ff ffda 	bl	800d31c <__sfputc_r>
 800d368:	1c43      	adds	r3, r0, #1
 800d36a:	d1f3      	bne.n	800d354 <__sfputs_r+0xa>
 800d36c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d370 <_vfiprintf_r>:
 800d370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d374:	460d      	mov	r5, r1
 800d376:	b09d      	sub	sp, #116	@ 0x74
 800d378:	4614      	mov	r4, r2
 800d37a:	4698      	mov	r8, r3
 800d37c:	4606      	mov	r6, r0
 800d37e:	b118      	cbz	r0, 800d388 <_vfiprintf_r+0x18>
 800d380:	6a03      	ldr	r3, [r0, #32]
 800d382:	b90b      	cbnz	r3, 800d388 <_vfiprintf_r+0x18>
 800d384:	f7ff fe94 	bl	800d0b0 <__sinit>
 800d388:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d38a:	07d9      	lsls	r1, r3, #31
 800d38c:	d405      	bmi.n	800d39a <_vfiprintf_r+0x2a>
 800d38e:	89ab      	ldrh	r3, [r5, #12]
 800d390:	059a      	lsls	r2, r3, #22
 800d392:	d402      	bmi.n	800d39a <_vfiprintf_r+0x2a>
 800d394:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d396:	f7ff ff74 	bl	800d282 <__retarget_lock_acquire_recursive>
 800d39a:	89ab      	ldrh	r3, [r5, #12]
 800d39c:	071b      	lsls	r3, r3, #28
 800d39e:	d501      	bpl.n	800d3a4 <_vfiprintf_r+0x34>
 800d3a0:	692b      	ldr	r3, [r5, #16]
 800d3a2:	b99b      	cbnz	r3, 800d3cc <_vfiprintf_r+0x5c>
 800d3a4:	4629      	mov	r1, r5
 800d3a6:	4630      	mov	r0, r6
 800d3a8:	f000 fbb4 	bl	800db14 <__swsetup_r>
 800d3ac:	b170      	cbz	r0, 800d3cc <_vfiprintf_r+0x5c>
 800d3ae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d3b0:	07dc      	lsls	r4, r3, #31
 800d3b2:	d504      	bpl.n	800d3be <_vfiprintf_r+0x4e>
 800d3b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d3b8:	b01d      	add	sp, #116	@ 0x74
 800d3ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3be:	89ab      	ldrh	r3, [r5, #12]
 800d3c0:	0598      	lsls	r0, r3, #22
 800d3c2:	d4f7      	bmi.n	800d3b4 <_vfiprintf_r+0x44>
 800d3c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d3c6:	f7ff ff5d 	bl	800d284 <__retarget_lock_release_recursive>
 800d3ca:	e7f3      	b.n	800d3b4 <_vfiprintf_r+0x44>
 800d3cc:	2300      	movs	r3, #0
 800d3ce:	9309      	str	r3, [sp, #36]	@ 0x24
 800d3d0:	2320      	movs	r3, #32
 800d3d2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d3d6:	f8cd 800c 	str.w	r8, [sp, #12]
 800d3da:	2330      	movs	r3, #48	@ 0x30
 800d3dc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d58c <_vfiprintf_r+0x21c>
 800d3e0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d3e4:	f04f 0901 	mov.w	r9, #1
 800d3e8:	4623      	mov	r3, r4
 800d3ea:	469a      	mov	sl, r3
 800d3ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d3f0:	b10a      	cbz	r2, 800d3f6 <_vfiprintf_r+0x86>
 800d3f2:	2a25      	cmp	r2, #37	@ 0x25
 800d3f4:	d1f9      	bne.n	800d3ea <_vfiprintf_r+0x7a>
 800d3f6:	ebba 0b04 	subs.w	fp, sl, r4
 800d3fa:	d00b      	beq.n	800d414 <_vfiprintf_r+0xa4>
 800d3fc:	465b      	mov	r3, fp
 800d3fe:	4622      	mov	r2, r4
 800d400:	4629      	mov	r1, r5
 800d402:	4630      	mov	r0, r6
 800d404:	f7ff ffa1 	bl	800d34a <__sfputs_r>
 800d408:	3001      	adds	r0, #1
 800d40a:	f000 80a7 	beq.w	800d55c <_vfiprintf_r+0x1ec>
 800d40e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d410:	445a      	add	r2, fp
 800d412:	9209      	str	r2, [sp, #36]	@ 0x24
 800d414:	f89a 3000 	ldrb.w	r3, [sl]
 800d418:	2b00      	cmp	r3, #0
 800d41a:	f000 809f 	beq.w	800d55c <_vfiprintf_r+0x1ec>
 800d41e:	2300      	movs	r3, #0
 800d420:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d424:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d428:	f10a 0a01 	add.w	sl, sl, #1
 800d42c:	9304      	str	r3, [sp, #16]
 800d42e:	9307      	str	r3, [sp, #28]
 800d430:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d434:	931a      	str	r3, [sp, #104]	@ 0x68
 800d436:	4654      	mov	r4, sl
 800d438:	2205      	movs	r2, #5
 800d43a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d43e:	4853      	ldr	r0, [pc, #332]	@ (800d58c <_vfiprintf_r+0x21c>)
 800d440:	f7f2 feee 	bl	8000220 <memchr>
 800d444:	9a04      	ldr	r2, [sp, #16]
 800d446:	b9d8      	cbnz	r0, 800d480 <_vfiprintf_r+0x110>
 800d448:	06d1      	lsls	r1, r2, #27
 800d44a:	bf44      	itt	mi
 800d44c:	2320      	movmi	r3, #32
 800d44e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d452:	0713      	lsls	r3, r2, #28
 800d454:	bf44      	itt	mi
 800d456:	232b      	movmi	r3, #43	@ 0x2b
 800d458:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d45c:	f89a 3000 	ldrb.w	r3, [sl]
 800d460:	2b2a      	cmp	r3, #42	@ 0x2a
 800d462:	d015      	beq.n	800d490 <_vfiprintf_r+0x120>
 800d464:	9a07      	ldr	r2, [sp, #28]
 800d466:	4654      	mov	r4, sl
 800d468:	2000      	movs	r0, #0
 800d46a:	f04f 0c0a 	mov.w	ip, #10
 800d46e:	4621      	mov	r1, r4
 800d470:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d474:	3b30      	subs	r3, #48	@ 0x30
 800d476:	2b09      	cmp	r3, #9
 800d478:	d94b      	bls.n	800d512 <_vfiprintf_r+0x1a2>
 800d47a:	b1b0      	cbz	r0, 800d4aa <_vfiprintf_r+0x13a>
 800d47c:	9207      	str	r2, [sp, #28]
 800d47e:	e014      	b.n	800d4aa <_vfiprintf_r+0x13a>
 800d480:	eba0 0308 	sub.w	r3, r0, r8
 800d484:	fa09 f303 	lsl.w	r3, r9, r3
 800d488:	4313      	orrs	r3, r2
 800d48a:	9304      	str	r3, [sp, #16]
 800d48c:	46a2      	mov	sl, r4
 800d48e:	e7d2      	b.n	800d436 <_vfiprintf_r+0xc6>
 800d490:	9b03      	ldr	r3, [sp, #12]
 800d492:	1d19      	adds	r1, r3, #4
 800d494:	681b      	ldr	r3, [r3, #0]
 800d496:	9103      	str	r1, [sp, #12]
 800d498:	2b00      	cmp	r3, #0
 800d49a:	bfbb      	ittet	lt
 800d49c:	425b      	neglt	r3, r3
 800d49e:	f042 0202 	orrlt.w	r2, r2, #2
 800d4a2:	9307      	strge	r3, [sp, #28]
 800d4a4:	9307      	strlt	r3, [sp, #28]
 800d4a6:	bfb8      	it	lt
 800d4a8:	9204      	strlt	r2, [sp, #16]
 800d4aa:	7823      	ldrb	r3, [r4, #0]
 800d4ac:	2b2e      	cmp	r3, #46	@ 0x2e
 800d4ae:	d10a      	bne.n	800d4c6 <_vfiprintf_r+0x156>
 800d4b0:	7863      	ldrb	r3, [r4, #1]
 800d4b2:	2b2a      	cmp	r3, #42	@ 0x2a
 800d4b4:	d132      	bne.n	800d51c <_vfiprintf_r+0x1ac>
 800d4b6:	9b03      	ldr	r3, [sp, #12]
 800d4b8:	1d1a      	adds	r2, r3, #4
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	9203      	str	r2, [sp, #12]
 800d4be:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d4c2:	3402      	adds	r4, #2
 800d4c4:	9305      	str	r3, [sp, #20]
 800d4c6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d59c <_vfiprintf_r+0x22c>
 800d4ca:	7821      	ldrb	r1, [r4, #0]
 800d4cc:	2203      	movs	r2, #3
 800d4ce:	4650      	mov	r0, sl
 800d4d0:	f7f2 fea6 	bl	8000220 <memchr>
 800d4d4:	b138      	cbz	r0, 800d4e6 <_vfiprintf_r+0x176>
 800d4d6:	9b04      	ldr	r3, [sp, #16]
 800d4d8:	eba0 000a 	sub.w	r0, r0, sl
 800d4dc:	2240      	movs	r2, #64	@ 0x40
 800d4de:	4082      	lsls	r2, r0
 800d4e0:	4313      	orrs	r3, r2
 800d4e2:	3401      	adds	r4, #1
 800d4e4:	9304      	str	r3, [sp, #16]
 800d4e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d4ea:	4829      	ldr	r0, [pc, #164]	@ (800d590 <_vfiprintf_r+0x220>)
 800d4ec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d4f0:	2206      	movs	r2, #6
 800d4f2:	f7f2 fe95 	bl	8000220 <memchr>
 800d4f6:	2800      	cmp	r0, #0
 800d4f8:	d03f      	beq.n	800d57a <_vfiprintf_r+0x20a>
 800d4fa:	4b26      	ldr	r3, [pc, #152]	@ (800d594 <_vfiprintf_r+0x224>)
 800d4fc:	bb1b      	cbnz	r3, 800d546 <_vfiprintf_r+0x1d6>
 800d4fe:	9b03      	ldr	r3, [sp, #12]
 800d500:	3307      	adds	r3, #7
 800d502:	f023 0307 	bic.w	r3, r3, #7
 800d506:	3308      	adds	r3, #8
 800d508:	9303      	str	r3, [sp, #12]
 800d50a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d50c:	443b      	add	r3, r7
 800d50e:	9309      	str	r3, [sp, #36]	@ 0x24
 800d510:	e76a      	b.n	800d3e8 <_vfiprintf_r+0x78>
 800d512:	fb0c 3202 	mla	r2, ip, r2, r3
 800d516:	460c      	mov	r4, r1
 800d518:	2001      	movs	r0, #1
 800d51a:	e7a8      	b.n	800d46e <_vfiprintf_r+0xfe>
 800d51c:	2300      	movs	r3, #0
 800d51e:	3401      	adds	r4, #1
 800d520:	9305      	str	r3, [sp, #20]
 800d522:	4619      	mov	r1, r3
 800d524:	f04f 0c0a 	mov.w	ip, #10
 800d528:	4620      	mov	r0, r4
 800d52a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d52e:	3a30      	subs	r2, #48	@ 0x30
 800d530:	2a09      	cmp	r2, #9
 800d532:	d903      	bls.n	800d53c <_vfiprintf_r+0x1cc>
 800d534:	2b00      	cmp	r3, #0
 800d536:	d0c6      	beq.n	800d4c6 <_vfiprintf_r+0x156>
 800d538:	9105      	str	r1, [sp, #20]
 800d53a:	e7c4      	b.n	800d4c6 <_vfiprintf_r+0x156>
 800d53c:	fb0c 2101 	mla	r1, ip, r1, r2
 800d540:	4604      	mov	r4, r0
 800d542:	2301      	movs	r3, #1
 800d544:	e7f0      	b.n	800d528 <_vfiprintf_r+0x1b8>
 800d546:	ab03      	add	r3, sp, #12
 800d548:	9300      	str	r3, [sp, #0]
 800d54a:	462a      	mov	r2, r5
 800d54c:	4b12      	ldr	r3, [pc, #72]	@ (800d598 <_vfiprintf_r+0x228>)
 800d54e:	a904      	add	r1, sp, #16
 800d550:	4630      	mov	r0, r6
 800d552:	f3af 8000 	nop.w
 800d556:	4607      	mov	r7, r0
 800d558:	1c78      	adds	r0, r7, #1
 800d55a:	d1d6      	bne.n	800d50a <_vfiprintf_r+0x19a>
 800d55c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d55e:	07d9      	lsls	r1, r3, #31
 800d560:	d405      	bmi.n	800d56e <_vfiprintf_r+0x1fe>
 800d562:	89ab      	ldrh	r3, [r5, #12]
 800d564:	059a      	lsls	r2, r3, #22
 800d566:	d402      	bmi.n	800d56e <_vfiprintf_r+0x1fe>
 800d568:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d56a:	f7ff fe8b 	bl	800d284 <__retarget_lock_release_recursive>
 800d56e:	89ab      	ldrh	r3, [r5, #12]
 800d570:	065b      	lsls	r3, r3, #25
 800d572:	f53f af1f 	bmi.w	800d3b4 <_vfiprintf_r+0x44>
 800d576:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d578:	e71e      	b.n	800d3b8 <_vfiprintf_r+0x48>
 800d57a:	ab03      	add	r3, sp, #12
 800d57c:	9300      	str	r3, [sp, #0]
 800d57e:	462a      	mov	r2, r5
 800d580:	4b05      	ldr	r3, [pc, #20]	@ (800d598 <_vfiprintf_r+0x228>)
 800d582:	a904      	add	r1, sp, #16
 800d584:	4630      	mov	r0, r6
 800d586:	f000 f879 	bl	800d67c <_printf_i>
 800d58a:	e7e4      	b.n	800d556 <_vfiprintf_r+0x1e6>
 800d58c:	0800dfcc 	.word	0x0800dfcc
 800d590:	0800dfd6 	.word	0x0800dfd6
 800d594:	00000000 	.word	0x00000000
 800d598:	0800d34b 	.word	0x0800d34b
 800d59c:	0800dfd2 	.word	0x0800dfd2

0800d5a0 <_printf_common>:
 800d5a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d5a4:	4616      	mov	r6, r2
 800d5a6:	4698      	mov	r8, r3
 800d5a8:	688a      	ldr	r2, [r1, #8]
 800d5aa:	690b      	ldr	r3, [r1, #16]
 800d5ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d5b0:	4293      	cmp	r3, r2
 800d5b2:	bfb8      	it	lt
 800d5b4:	4613      	movlt	r3, r2
 800d5b6:	6033      	str	r3, [r6, #0]
 800d5b8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d5bc:	4607      	mov	r7, r0
 800d5be:	460c      	mov	r4, r1
 800d5c0:	b10a      	cbz	r2, 800d5c6 <_printf_common+0x26>
 800d5c2:	3301      	adds	r3, #1
 800d5c4:	6033      	str	r3, [r6, #0]
 800d5c6:	6823      	ldr	r3, [r4, #0]
 800d5c8:	0699      	lsls	r1, r3, #26
 800d5ca:	bf42      	ittt	mi
 800d5cc:	6833      	ldrmi	r3, [r6, #0]
 800d5ce:	3302      	addmi	r3, #2
 800d5d0:	6033      	strmi	r3, [r6, #0]
 800d5d2:	6825      	ldr	r5, [r4, #0]
 800d5d4:	f015 0506 	ands.w	r5, r5, #6
 800d5d8:	d106      	bne.n	800d5e8 <_printf_common+0x48>
 800d5da:	f104 0a19 	add.w	sl, r4, #25
 800d5de:	68e3      	ldr	r3, [r4, #12]
 800d5e0:	6832      	ldr	r2, [r6, #0]
 800d5e2:	1a9b      	subs	r3, r3, r2
 800d5e4:	42ab      	cmp	r3, r5
 800d5e6:	dc26      	bgt.n	800d636 <_printf_common+0x96>
 800d5e8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d5ec:	6822      	ldr	r2, [r4, #0]
 800d5ee:	3b00      	subs	r3, #0
 800d5f0:	bf18      	it	ne
 800d5f2:	2301      	movne	r3, #1
 800d5f4:	0692      	lsls	r2, r2, #26
 800d5f6:	d42b      	bmi.n	800d650 <_printf_common+0xb0>
 800d5f8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d5fc:	4641      	mov	r1, r8
 800d5fe:	4638      	mov	r0, r7
 800d600:	47c8      	blx	r9
 800d602:	3001      	adds	r0, #1
 800d604:	d01e      	beq.n	800d644 <_printf_common+0xa4>
 800d606:	6823      	ldr	r3, [r4, #0]
 800d608:	6922      	ldr	r2, [r4, #16]
 800d60a:	f003 0306 	and.w	r3, r3, #6
 800d60e:	2b04      	cmp	r3, #4
 800d610:	bf02      	ittt	eq
 800d612:	68e5      	ldreq	r5, [r4, #12]
 800d614:	6833      	ldreq	r3, [r6, #0]
 800d616:	1aed      	subeq	r5, r5, r3
 800d618:	68a3      	ldr	r3, [r4, #8]
 800d61a:	bf0c      	ite	eq
 800d61c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d620:	2500      	movne	r5, #0
 800d622:	4293      	cmp	r3, r2
 800d624:	bfc4      	itt	gt
 800d626:	1a9b      	subgt	r3, r3, r2
 800d628:	18ed      	addgt	r5, r5, r3
 800d62a:	2600      	movs	r6, #0
 800d62c:	341a      	adds	r4, #26
 800d62e:	42b5      	cmp	r5, r6
 800d630:	d11a      	bne.n	800d668 <_printf_common+0xc8>
 800d632:	2000      	movs	r0, #0
 800d634:	e008      	b.n	800d648 <_printf_common+0xa8>
 800d636:	2301      	movs	r3, #1
 800d638:	4652      	mov	r2, sl
 800d63a:	4641      	mov	r1, r8
 800d63c:	4638      	mov	r0, r7
 800d63e:	47c8      	blx	r9
 800d640:	3001      	adds	r0, #1
 800d642:	d103      	bne.n	800d64c <_printf_common+0xac>
 800d644:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d648:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d64c:	3501      	adds	r5, #1
 800d64e:	e7c6      	b.n	800d5de <_printf_common+0x3e>
 800d650:	18e1      	adds	r1, r4, r3
 800d652:	1c5a      	adds	r2, r3, #1
 800d654:	2030      	movs	r0, #48	@ 0x30
 800d656:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d65a:	4422      	add	r2, r4
 800d65c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d660:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d664:	3302      	adds	r3, #2
 800d666:	e7c7      	b.n	800d5f8 <_printf_common+0x58>
 800d668:	2301      	movs	r3, #1
 800d66a:	4622      	mov	r2, r4
 800d66c:	4641      	mov	r1, r8
 800d66e:	4638      	mov	r0, r7
 800d670:	47c8      	blx	r9
 800d672:	3001      	adds	r0, #1
 800d674:	d0e6      	beq.n	800d644 <_printf_common+0xa4>
 800d676:	3601      	adds	r6, #1
 800d678:	e7d9      	b.n	800d62e <_printf_common+0x8e>
	...

0800d67c <_printf_i>:
 800d67c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d680:	7e0f      	ldrb	r7, [r1, #24]
 800d682:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d684:	2f78      	cmp	r7, #120	@ 0x78
 800d686:	4691      	mov	r9, r2
 800d688:	4680      	mov	r8, r0
 800d68a:	460c      	mov	r4, r1
 800d68c:	469a      	mov	sl, r3
 800d68e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d692:	d807      	bhi.n	800d6a4 <_printf_i+0x28>
 800d694:	2f62      	cmp	r7, #98	@ 0x62
 800d696:	d80a      	bhi.n	800d6ae <_printf_i+0x32>
 800d698:	2f00      	cmp	r7, #0
 800d69a:	f000 80d1 	beq.w	800d840 <_printf_i+0x1c4>
 800d69e:	2f58      	cmp	r7, #88	@ 0x58
 800d6a0:	f000 80b8 	beq.w	800d814 <_printf_i+0x198>
 800d6a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d6a8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d6ac:	e03a      	b.n	800d724 <_printf_i+0xa8>
 800d6ae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d6b2:	2b15      	cmp	r3, #21
 800d6b4:	d8f6      	bhi.n	800d6a4 <_printf_i+0x28>
 800d6b6:	a101      	add	r1, pc, #4	@ (adr r1, 800d6bc <_printf_i+0x40>)
 800d6b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d6bc:	0800d715 	.word	0x0800d715
 800d6c0:	0800d729 	.word	0x0800d729
 800d6c4:	0800d6a5 	.word	0x0800d6a5
 800d6c8:	0800d6a5 	.word	0x0800d6a5
 800d6cc:	0800d6a5 	.word	0x0800d6a5
 800d6d0:	0800d6a5 	.word	0x0800d6a5
 800d6d4:	0800d729 	.word	0x0800d729
 800d6d8:	0800d6a5 	.word	0x0800d6a5
 800d6dc:	0800d6a5 	.word	0x0800d6a5
 800d6e0:	0800d6a5 	.word	0x0800d6a5
 800d6e4:	0800d6a5 	.word	0x0800d6a5
 800d6e8:	0800d827 	.word	0x0800d827
 800d6ec:	0800d753 	.word	0x0800d753
 800d6f0:	0800d7e1 	.word	0x0800d7e1
 800d6f4:	0800d6a5 	.word	0x0800d6a5
 800d6f8:	0800d6a5 	.word	0x0800d6a5
 800d6fc:	0800d849 	.word	0x0800d849
 800d700:	0800d6a5 	.word	0x0800d6a5
 800d704:	0800d753 	.word	0x0800d753
 800d708:	0800d6a5 	.word	0x0800d6a5
 800d70c:	0800d6a5 	.word	0x0800d6a5
 800d710:	0800d7e9 	.word	0x0800d7e9
 800d714:	6833      	ldr	r3, [r6, #0]
 800d716:	1d1a      	adds	r2, r3, #4
 800d718:	681b      	ldr	r3, [r3, #0]
 800d71a:	6032      	str	r2, [r6, #0]
 800d71c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d720:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d724:	2301      	movs	r3, #1
 800d726:	e09c      	b.n	800d862 <_printf_i+0x1e6>
 800d728:	6833      	ldr	r3, [r6, #0]
 800d72a:	6820      	ldr	r0, [r4, #0]
 800d72c:	1d19      	adds	r1, r3, #4
 800d72e:	6031      	str	r1, [r6, #0]
 800d730:	0606      	lsls	r6, r0, #24
 800d732:	d501      	bpl.n	800d738 <_printf_i+0xbc>
 800d734:	681d      	ldr	r5, [r3, #0]
 800d736:	e003      	b.n	800d740 <_printf_i+0xc4>
 800d738:	0645      	lsls	r5, r0, #25
 800d73a:	d5fb      	bpl.n	800d734 <_printf_i+0xb8>
 800d73c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d740:	2d00      	cmp	r5, #0
 800d742:	da03      	bge.n	800d74c <_printf_i+0xd0>
 800d744:	232d      	movs	r3, #45	@ 0x2d
 800d746:	426d      	negs	r5, r5
 800d748:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d74c:	4858      	ldr	r0, [pc, #352]	@ (800d8b0 <_printf_i+0x234>)
 800d74e:	230a      	movs	r3, #10
 800d750:	e011      	b.n	800d776 <_printf_i+0xfa>
 800d752:	6821      	ldr	r1, [r4, #0]
 800d754:	6833      	ldr	r3, [r6, #0]
 800d756:	0608      	lsls	r0, r1, #24
 800d758:	f853 5b04 	ldr.w	r5, [r3], #4
 800d75c:	d402      	bmi.n	800d764 <_printf_i+0xe8>
 800d75e:	0649      	lsls	r1, r1, #25
 800d760:	bf48      	it	mi
 800d762:	b2ad      	uxthmi	r5, r5
 800d764:	2f6f      	cmp	r7, #111	@ 0x6f
 800d766:	4852      	ldr	r0, [pc, #328]	@ (800d8b0 <_printf_i+0x234>)
 800d768:	6033      	str	r3, [r6, #0]
 800d76a:	bf14      	ite	ne
 800d76c:	230a      	movne	r3, #10
 800d76e:	2308      	moveq	r3, #8
 800d770:	2100      	movs	r1, #0
 800d772:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d776:	6866      	ldr	r6, [r4, #4]
 800d778:	60a6      	str	r6, [r4, #8]
 800d77a:	2e00      	cmp	r6, #0
 800d77c:	db05      	blt.n	800d78a <_printf_i+0x10e>
 800d77e:	6821      	ldr	r1, [r4, #0]
 800d780:	432e      	orrs	r6, r5
 800d782:	f021 0104 	bic.w	r1, r1, #4
 800d786:	6021      	str	r1, [r4, #0]
 800d788:	d04b      	beq.n	800d822 <_printf_i+0x1a6>
 800d78a:	4616      	mov	r6, r2
 800d78c:	fbb5 f1f3 	udiv	r1, r5, r3
 800d790:	fb03 5711 	mls	r7, r3, r1, r5
 800d794:	5dc7      	ldrb	r7, [r0, r7]
 800d796:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d79a:	462f      	mov	r7, r5
 800d79c:	42bb      	cmp	r3, r7
 800d79e:	460d      	mov	r5, r1
 800d7a0:	d9f4      	bls.n	800d78c <_printf_i+0x110>
 800d7a2:	2b08      	cmp	r3, #8
 800d7a4:	d10b      	bne.n	800d7be <_printf_i+0x142>
 800d7a6:	6823      	ldr	r3, [r4, #0]
 800d7a8:	07df      	lsls	r7, r3, #31
 800d7aa:	d508      	bpl.n	800d7be <_printf_i+0x142>
 800d7ac:	6923      	ldr	r3, [r4, #16]
 800d7ae:	6861      	ldr	r1, [r4, #4]
 800d7b0:	4299      	cmp	r1, r3
 800d7b2:	bfde      	ittt	le
 800d7b4:	2330      	movle	r3, #48	@ 0x30
 800d7b6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d7ba:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800d7be:	1b92      	subs	r2, r2, r6
 800d7c0:	6122      	str	r2, [r4, #16]
 800d7c2:	f8cd a000 	str.w	sl, [sp]
 800d7c6:	464b      	mov	r3, r9
 800d7c8:	aa03      	add	r2, sp, #12
 800d7ca:	4621      	mov	r1, r4
 800d7cc:	4640      	mov	r0, r8
 800d7ce:	f7ff fee7 	bl	800d5a0 <_printf_common>
 800d7d2:	3001      	adds	r0, #1
 800d7d4:	d14a      	bne.n	800d86c <_printf_i+0x1f0>
 800d7d6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d7da:	b004      	add	sp, #16
 800d7dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d7e0:	6823      	ldr	r3, [r4, #0]
 800d7e2:	f043 0320 	orr.w	r3, r3, #32
 800d7e6:	6023      	str	r3, [r4, #0]
 800d7e8:	4832      	ldr	r0, [pc, #200]	@ (800d8b4 <_printf_i+0x238>)
 800d7ea:	2778      	movs	r7, #120	@ 0x78
 800d7ec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d7f0:	6823      	ldr	r3, [r4, #0]
 800d7f2:	6831      	ldr	r1, [r6, #0]
 800d7f4:	061f      	lsls	r7, r3, #24
 800d7f6:	f851 5b04 	ldr.w	r5, [r1], #4
 800d7fa:	d402      	bmi.n	800d802 <_printf_i+0x186>
 800d7fc:	065f      	lsls	r7, r3, #25
 800d7fe:	bf48      	it	mi
 800d800:	b2ad      	uxthmi	r5, r5
 800d802:	6031      	str	r1, [r6, #0]
 800d804:	07d9      	lsls	r1, r3, #31
 800d806:	bf44      	itt	mi
 800d808:	f043 0320 	orrmi.w	r3, r3, #32
 800d80c:	6023      	strmi	r3, [r4, #0]
 800d80e:	b11d      	cbz	r5, 800d818 <_printf_i+0x19c>
 800d810:	2310      	movs	r3, #16
 800d812:	e7ad      	b.n	800d770 <_printf_i+0xf4>
 800d814:	4826      	ldr	r0, [pc, #152]	@ (800d8b0 <_printf_i+0x234>)
 800d816:	e7e9      	b.n	800d7ec <_printf_i+0x170>
 800d818:	6823      	ldr	r3, [r4, #0]
 800d81a:	f023 0320 	bic.w	r3, r3, #32
 800d81e:	6023      	str	r3, [r4, #0]
 800d820:	e7f6      	b.n	800d810 <_printf_i+0x194>
 800d822:	4616      	mov	r6, r2
 800d824:	e7bd      	b.n	800d7a2 <_printf_i+0x126>
 800d826:	6833      	ldr	r3, [r6, #0]
 800d828:	6825      	ldr	r5, [r4, #0]
 800d82a:	6961      	ldr	r1, [r4, #20]
 800d82c:	1d18      	adds	r0, r3, #4
 800d82e:	6030      	str	r0, [r6, #0]
 800d830:	062e      	lsls	r6, r5, #24
 800d832:	681b      	ldr	r3, [r3, #0]
 800d834:	d501      	bpl.n	800d83a <_printf_i+0x1be>
 800d836:	6019      	str	r1, [r3, #0]
 800d838:	e002      	b.n	800d840 <_printf_i+0x1c4>
 800d83a:	0668      	lsls	r0, r5, #25
 800d83c:	d5fb      	bpl.n	800d836 <_printf_i+0x1ba>
 800d83e:	8019      	strh	r1, [r3, #0]
 800d840:	2300      	movs	r3, #0
 800d842:	6123      	str	r3, [r4, #16]
 800d844:	4616      	mov	r6, r2
 800d846:	e7bc      	b.n	800d7c2 <_printf_i+0x146>
 800d848:	6833      	ldr	r3, [r6, #0]
 800d84a:	1d1a      	adds	r2, r3, #4
 800d84c:	6032      	str	r2, [r6, #0]
 800d84e:	681e      	ldr	r6, [r3, #0]
 800d850:	6862      	ldr	r2, [r4, #4]
 800d852:	2100      	movs	r1, #0
 800d854:	4630      	mov	r0, r6
 800d856:	f7f2 fce3 	bl	8000220 <memchr>
 800d85a:	b108      	cbz	r0, 800d860 <_printf_i+0x1e4>
 800d85c:	1b80      	subs	r0, r0, r6
 800d85e:	6060      	str	r0, [r4, #4]
 800d860:	6863      	ldr	r3, [r4, #4]
 800d862:	6123      	str	r3, [r4, #16]
 800d864:	2300      	movs	r3, #0
 800d866:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d86a:	e7aa      	b.n	800d7c2 <_printf_i+0x146>
 800d86c:	6923      	ldr	r3, [r4, #16]
 800d86e:	4632      	mov	r2, r6
 800d870:	4649      	mov	r1, r9
 800d872:	4640      	mov	r0, r8
 800d874:	47d0      	blx	sl
 800d876:	3001      	adds	r0, #1
 800d878:	d0ad      	beq.n	800d7d6 <_printf_i+0x15a>
 800d87a:	6823      	ldr	r3, [r4, #0]
 800d87c:	079b      	lsls	r3, r3, #30
 800d87e:	d413      	bmi.n	800d8a8 <_printf_i+0x22c>
 800d880:	68e0      	ldr	r0, [r4, #12]
 800d882:	9b03      	ldr	r3, [sp, #12]
 800d884:	4298      	cmp	r0, r3
 800d886:	bfb8      	it	lt
 800d888:	4618      	movlt	r0, r3
 800d88a:	e7a6      	b.n	800d7da <_printf_i+0x15e>
 800d88c:	2301      	movs	r3, #1
 800d88e:	4632      	mov	r2, r6
 800d890:	4649      	mov	r1, r9
 800d892:	4640      	mov	r0, r8
 800d894:	47d0      	blx	sl
 800d896:	3001      	adds	r0, #1
 800d898:	d09d      	beq.n	800d7d6 <_printf_i+0x15a>
 800d89a:	3501      	adds	r5, #1
 800d89c:	68e3      	ldr	r3, [r4, #12]
 800d89e:	9903      	ldr	r1, [sp, #12]
 800d8a0:	1a5b      	subs	r3, r3, r1
 800d8a2:	42ab      	cmp	r3, r5
 800d8a4:	dcf2      	bgt.n	800d88c <_printf_i+0x210>
 800d8a6:	e7eb      	b.n	800d880 <_printf_i+0x204>
 800d8a8:	2500      	movs	r5, #0
 800d8aa:	f104 0619 	add.w	r6, r4, #25
 800d8ae:	e7f5      	b.n	800d89c <_printf_i+0x220>
 800d8b0:	0800dfdd 	.word	0x0800dfdd
 800d8b4:	0800dfee 	.word	0x0800dfee

0800d8b8 <__sflush_r>:
 800d8b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d8bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d8c0:	0716      	lsls	r6, r2, #28
 800d8c2:	4605      	mov	r5, r0
 800d8c4:	460c      	mov	r4, r1
 800d8c6:	d454      	bmi.n	800d972 <__sflush_r+0xba>
 800d8c8:	684b      	ldr	r3, [r1, #4]
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	dc02      	bgt.n	800d8d4 <__sflush_r+0x1c>
 800d8ce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	dd48      	ble.n	800d966 <__sflush_r+0xae>
 800d8d4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d8d6:	2e00      	cmp	r6, #0
 800d8d8:	d045      	beq.n	800d966 <__sflush_r+0xae>
 800d8da:	2300      	movs	r3, #0
 800d8dc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d8e0:	682f      	ldr	r7, [r5, #0]
 800d8e2:	6a21      	ldr	r1, [r4, #32]
 800d8e4:	602b      	str	r3, [r5, #0]
 800d8e6:	d030      	beq.n	800d94a <__sflush_r+0x92>
 800d8e8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d8ea:	89a3      	ldrh	r3, [r4, #12]
 800d8ec:	0759      	lsls	r1, r3, #29
 800d8ee:	d505      	bpl.n	800d8fc <__sflush_r+0x44>
 800d8f0:	6863      	ldr	r3, [r4, #4]
 800d8f2:	1ad2      	subs	r2, r2, r3
 800d8f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d8f6:	b10b      	cbz	r3, 800d8fc <__sflush_r+0x44>
 800d8f8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d8fa:	1ad2      	subs	r2, r2, r3
 800d8fc:	2300      	movs	r3, #0
 800d8fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d900:	6a21      	ldr	r1, [r4, #32]
 800d902:	4628      	mov	r0, r5
 800d904:	47b0      	blx	r6
 800d906:	1c43      	adds	r3, r0, #1
 800d908:	89a3      	ldrh	r3, [r4, #12]
 800d90a:	d106      	bne.n	800d91a <__sflush_r+0x62>
 800d90c:	6829      	ldr	r1, [r5, #0]
 800d90e:	291d      	cmp	r1, #29
 800d910:	d82b      	bhi.n	800d96a <__sflush_r+0xb2>
 800d912:	4a2a      	ldr	r2, [pc, #168]	@ (800d9bc <__sflush_r+0x104>)
 800d914:	40ca      	lsrs	r2, r1
 800d916:	07d6      	lsls	r6, r2, #31
 800d918:	d527      	bpl.n	800d96a <__sflush_r+0xb2>
 800d91a:	2200      	movs	r2, #0
 800d91c:	6062      	str	r2, [r4, #4]
 800d91e:	04d9      	lsls	r1, r3, #19
 800d920:	6922      	ldr	r2, [r4, #16]
 800d922:	6022      	str	r2, [r4, #0]
 800d924:	d504      	bpl.n	800d930 <__sflush_r+0x78>
 800d926:	1c42      	adds	r2, r0, #1
 800d928:	d101      	bne.n	800d92e <__sflush_r+0x76>
 800d92a:	682b      	ldr	r3, [r5, #0]
 800d92c:	b903      	cbnz	r3, 800d930 <__sflush_r+0x78>
 800d92e:	6560      	str	r0, [r4, #84]	@ 0x54
 800d930:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d932:	602f      	str	r7, [r5, #0]
 800d934:	b1b9      	cbz	r1, 800d966 <__sflush_r+0xae>
 800d936:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d93a:	4299      	cmp	r1, r3
 800d93c:	d002      	beq.n	800d944 <__sflush_r+0x8c>
 800d93e:	4628      	mov	r0, r5
 800d940:	f7ff fca2 	bl	800d288 <_free_r>
 800d944:	2300      	movs	r3, #0
 800d946:	6363      	str	r3, [r4, #52]	@ 0x34
 800d948:	e00d      	b.n	800d966 <__sflush_r+0xae>
 800d94a:	2301      	movs	r3, #1
 800d94c:	4628      	mov	r0, r5
 800d94e:	47b0      	blx	r6
 800d950:	4602      	mov	r2, r0
 800d952:	1c50      	adds	r0, r2, #1
 800d954:	d1c9      	bne.n	800d8ea <__sflush_r+0x32>
 800d956:	682b      	ldr	r3, [r5, #0]
 800d958:	2b00      	cmp	r3, #0
 800d95a:	d0c6      	beq.n	800d8ea <__sflush_r+0x32>
 800d95c:	2b1d      	cmp	r3, #29
 800d95e:	d001      	beq.n	800d964 <__sflush_r+0xac>
 800d960:	2b16      	cmp	r3, #22
 800d962:	d11e      	bne.n	800d9a2 <__sflush_r+0xea>
 800d964:	602f      	str	r7, [r5, #0]
 800d966:	2000      	movs	r0, #0
 800d968:	e022      	b.n	800d9b0 <__sflush_r+0xf8>
 800d96a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d96e:	b21b      	sxth	r3, r3
 800d970:	e01b      	b.n	800d9aa <__sflush_r+0xf2>
 800d972:	690f      	ldr	r7, [r1, #16]
 800d974:	2f00      	cmp	r7, #0
 800d976:	d0f6      	beq.n	800d966 <__sflush_r+0xae>
 800d978:	0793      	lsls	r3, r2, #30
 800d97a:	680e      	ldr	r6, [r1, #0]
 800d97c:	bf08      	it	eq
 800d97e:	694b      	ldreq	r3, [r1, #20]
 800d980:	600f      	str	r7, [r1, #0]
 800d982:	bf18      	it	ne
 800d984:	2300      	movne	r3, #0
 800d986:	eba6 0807 	sub.w	r8, r6, r7
 800d98a:	608b      	str	r3, [r1, #8]
 800d98c:	f1b8 0f00 	cmp.w	r8, #0
 800d990:	dde9      	ble.n	800d966 <__sflush_r+0xae>
 800d992:	6a21      	ldr	r1, [r4, #32]
 800d994:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d996:	4643      	mov	r3, r8
 800d998:	463a      	mov	r2, r7
 800d99a:	4628      	mov	r0, r5
 800d99c:	47b0      	blx	r6
 800d99e:	2800      	cmp	r0, #0
 800d9a0:	dc08      	bgt.n	800d9b4 <__sflush_r+0xfc>
 800d9a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d9a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d9aa:	81a3      	strh	r3, [r4, #12]
 800d9ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d9b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d9b4:	4407      	add	r7, r0
 800d9b6:	eba8 0800 	sub.w	r8, r8, r0
 800d9ba:	e7e7      	b.n	800d98c <__sflush_r+0xd4>
 800d9bc:	20400001 	.word	0x20400001

0800d9c0 <_fflush_r>:
 800d9c0:	b538      	push	{r3, r4, r5, lr}
 800d9c2:	690b      	ldr	r3, [r1, #16]
 800d9c4:	4605      	mov	r5, r0
 800d9c6:	460c      	mov	r4, r1
 800d9c8:	b913      	cbnz	r3, 800d9d0 <_fflush_r+0x10>
 800d9ca:	2500      	movs	r5, #0
 800d9cc:	4628      	mov	r0, r5
 800d9ce:	bd38      	pop	{r3, r4, r5, pc}
 800d9d0:	b118      	cbz	r0, 800d9da <_fflush_r+0x1a>
 800d9d2:	6a03      	ldr	r3, [r0, #32]
 800d9d4:	b90b      	cbnz	r3, 800d9da <_fflush_r+0x1a>
 800d9d6:	f7ff fb6b 	bl	800d0b0 <__sinit>
 800d9da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	d0f3      	beq.n	800d9ca <_fflush_r+0xa>
 800d9e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d9e4:	07d0      	lsls	r0, r2, #31
 800d9e6:	d404      	bmi.n	800d9f2 <_fflush_r+0x32>
 800d9e8:	0599      	lsls	r1, r3, #22
 800d9ea:	d402      	bmi.n	800d9f2 <_fflush_r+0x32>
 800d9ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d9ee:	f7ff fc48 	bl	800d282 <__retarget_lock_acquire_recursive>
 800d9f2:	4628      	mov	r0, r5
 800d9f4:	4621      	mov	r1, r4
 800d9f6:	f7ff ff5f 	bl	800d8b8 <__sflush_r>
 800d9fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d9fc:	07da      	lsls	r2, r3, #31
 800d9fe:	4605      	mov	r5, r0
 800da00:	d4e4      	bmi.n	800d9cc <_fflush_r+0xc>
 800da02:	89a3      	ldrh	r3, [r4, #12]
 800da04:	059b      	lsls	r3, r3, #22
 800da06:	d4e1      	bmi.n	800d9cc <_fflush_r+0xc>
 800da08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800da0a:	f7ff fc3b 	bl	800d284 <__retarget_lock_release_recursive>
 800da0e:	e7dd      	b.n	800d9cc <_fflush_r+0xc>

0800da10 <__sread>:
 800da10:	b510      	push	{r4, lr}
 800da12:	460c      	mov	r4, r1
 800da14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da18:	f000 f956 	bl	800dcc8 <_read_r>
 800da1c:	2800      	cmp	r0, #0
 800da1e:	bfab      	itete	ge
 800da20:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800da22:	89a3      	ldrhlt	r3, [r4, #12]
 800da24:	181b      	addge	r3, r3, r0
 800da26:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800da2a:	bfac      	ite	ge
 800da2c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800da2e:	81a3      	strhlt	r3, [r4, #12]
 800da30:	bd10      	pop	{r4, pc}

0800da32 <__swrite>:
 800da32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da36:	461f      	mov	r7, r3
 800da38:	898b      	ldrh	r3, [r1, #12]
 800da3a:	05db      	lsls	r3, r3, #23
 800da3c:	4605      	mov	r5, r0
 800da3e:	460c      	mov	r4, r1
 800da40:	4616      	mov	r6, r2
 800da42:	d505      	bpl.n	800da50 <__swrite+0x1e>
 800da44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da48:	2302      	movs	r3, #2
 800da4a:	2200      	movs	r2, #0
 800da4c:	f000 f92a 	bl	800dca4 <_lseek_r>
 800da50:	89a3      	ldrh	r3, [r4, #12]
 800da52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800da56:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800da5a:	81a3      	strh	r3, [r4, #12]
 800da5c:	4632      	mov	r2, r6
 800da5e:	463b      	mov	r3, r7
 800da60:	4628      	mov	r0, r5
 800da62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800da66:	f000 b941 	b.w	800dcec <_write_r>

0800da6a <__sseek>:
 800da6a:	b510      	push	{r4, lr}
 800da6c:	460c      	mov	r4, r1
 800da6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da72:	f000 f917 	bl	800dca4 <_lseek_r>
 800da76:	1c43      	adds	r3, r0, #1
 800da78:	89a3      	ldrh	r3, [r4, #12]
 800da7a:	bf15      	itete	ne
 800da7c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800da7e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800da82:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800da86:	81a3      	strheq	r3, [r4, #12]
 800da88:	bf18      	it	ne
 800da8a:	81a3      	strhne	r3, [r4, #12]
 800da8c:	bd10      	pop	{r4, pc}

0800da8e <__sclose>:
 800da8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da92:	f000 b93d 	b.w	800dd10 <_close_r>

0800da96 <__swbuf_r>:
 800da96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da98:	460e      	mov	r6, r1
 800da9a:	4614      	mov	r4, r2
 800da9c:	4605      	mov	r5, r0
 800da9e:	b118      	cbz	r0, 800daa8 <__swbuf_r+0x12>
 800daa0:	6a03      	ldr	r3, [r0, #32]
 800daa2:	b90b      	cbnz	r3, 800daa8 <__swbuf_r+0x12>
 800daa4:	f7ff fb04 	bl	800d0b0 <__sinit>
 800daa8:	69a3      	ldr	r3, [r4, #24]
 800daaa:	60a3      	str	r3, [r4, #8]
 800daac:	89a3      	ldrh	r3, [r4, #12]
 800daae:	071a      	lsls	r2, r3, #28
 800dab0:	d501      	bpl.n	800dab6 <__swbuf_r+0x20>
 800dab2:	6923      	ldr	r3, [r4, #16]
 800dab4:	b943      	cbnz	r3, 800dac8 <__swbuf_r+0x32>
 800dab6:	4621      	mov	r1, r4
 800dab8:	4628      	mov	r0, r5
 800daba:	f000 f82b 	bl	800db14 <__swsetup_r>
 800dabe:	b118      	cbz	r0, 800dac8 <__swbuf_r+0x32>
 800dac0:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800dac4:	4638      	mov	r0, r7
 800dac6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dac8:	6823      	ldr	r3, [r4, #0]
 800daca:	6922      	ldr	r2, [r4, #16]
 800dacc:	1a98      	subs	r0, r3, r2
 800dace:	6963      	ldr	r3, [r4, #20]
 800dad0:	b2f6      	uxtb	r6, r6
 800dad2:	4283      	cmp	r3, r0
 800dad4:	4637      	mov	r7, r6
 800dad6:	dc05      	bgt.n	800dae4 <__swbuf_r+0x4e>
 800dad8:	4621      	mov	r1, r4
 800dada:	4628      	mov	r0, r5
 800dadc:	f7ff ff70 	bl	800d9c0 <_fflush_r>
 800dae0:	2800      	cmp	r0, #0
 800dae2:	d1ed      	bne.n	800dac0 <__swbuf_r+0x2a>
 800dae4:	68a3      	ldr	r3, [r4, #8]
 800dae6:	3b01      	subs	r3, #1
 800dae8:	60a3      	str	r3, [r4, #8]
 800daea:	6823      	ldr	r3, [r4, #0]
 800daec:	1c5a      	adds	r2, r3, #1
 800daee:	6022      	str	r2, [r4, #0]
 800daf0:	701e      	strb	r6, [r3, #0]
 800daf2:	6962      	ldr	r2, [r4, #20]
 800daf4:	1c43      	adds	r3, r0, #1
 800daf6:	429a      	cmp	r2, r3
 800daf8:	d004      	beq.n	800db04 <__swbuf_r+0x6e>
 800dafa:	89a3      	ldrh	r3, [r4, #12]
 800dafc:	07db      	lsls	r3, r3, #31
 800dafe:	d5e1      	bpl.n	800dac4 <__swbuf_r+0x2e>
 800db00:	2e0a      	cmp	r6, #10
 800db02:	d1df      	bne.n	800dac4 <__swbuf_r+0x2e>
 800db04:	4621      	mov	r1, r4
 800db06:	4628      	mov	r0, r5
 800db08:	f7ff ff5a 	bl	800d9c0 <_fflush_r>
 800db0c:	2800      	cmp	r0, #0
 800db0e:	d0d9      	beq.n	800dac4 <__swbuf_r+0x2e>
 800db10:	e7d6      	b.n	800dac0 <__swbuf_r+0x2a>
	...

0800db14 <__swsetup_r>:
 800db14:	b538      	push	{r3, r4, r5, lr}
 800db16:	4b29      	ldr	r3, [pc, #164]	@ (800dbbc <__swsetup_r+0xa8>)
 800db18:	4605      	mov	r5, r0
 800db1a:	6818      	ldr	r0, [r3, #0]
 800db1c:	460c      	mov	r4, r1
 800db1e:	b118      	cbz	r0, 800db28 <__swsetup_r+0x14>
 800db20:	6a03      	ldr	r3, [r0, #32]
 800db22:	b90b      	cbnz	r3, 800db28 <__swsetup_r+0x14>
 800db24:	f7ff fac4 	bl	800d0b0 <__sinit>
 800db28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db2c:	0719      	lsls	r1, r3, #28
 800db2e:	d422      	bmi.n	800db76 <__swsetup_r+0x62>
 800db30:	06da      	lsls	r2, r3, #27
 800db32:	d407      	bmi.n	800db44 <__swsetup_r+0x30>
 800db34:	2209      	movs	r2, #9
 800db36:	602a      	str	r2, [r5, #0]
 800db38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800db3c:	81a3      	strh	r3, [r4, #12]
 800db3e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800db42:	e033      	b.n	800dbac <__swsetup_r+0x98>
 800db44:	0758      	lsls	r0, r3, #29
 800db46:	d512      	bpl.n	800db6e <__swsetup_r+0x5a>
 800db48:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800db4a:	b141      	cbz	r1, 800db5e <__swsetup_r+0x4a>
 800db4c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800db50:	4299      	cmp	r1, r3
 800db52:	d002      	beq.n	800db5a <__swsetup_r+0x46>
 800db54:	4628      	mov	r0, r5
 800db56:	f7ff fb97 	bl	800d288 <_free_r>
 800db5a:	2300      	movs	r3, #0
 800db5c:	6363      	str	r3, [r4, #52]	@ 0x34
 800db5e:	89a3      	ldrh	r3, [r4, #12]
 800db60:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800db64:	81a3      	strh	r3, [r4, #12]
 800db66:	2300      	movs	r3, #0
 800db68:	6063      	str	r3, [r4, #4]
 800db6a:	6923      	ldr	r3, [r4, #16]
 800db6c:	6023      	str	r3, [r4, #0]
 800db6e:	89a3      	ldrh	r3, [r4, #12]
 800db70:	f043 0308 	orr.w	r3, r3, #8
 800db74:	81a3      	strh	r3, [r4, #12]
 800db76:	6923      	ldr	r3, [r4, #16]
 800db78:	b94b      	cbnz	r3, 800db8e <__swsetup_r+0x7a>
 800db7a:	89a3      	ldrh	r3, [r4, #12]
 800db7c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800db80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800db84:	d003      	beq.n	800db8e <__swsetup_r+0x7a>
 800db86:	4621      	mov	r1, r4
 800db88:	4628      	mov	r0, r5
 800db8a:	f000 f83f 	bl	800dc0c <__smakebuf_r>
 800db8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db92:	f013 0201 	ands.w	r2, r3, #1
 800db96:	d00a      	beq.n	800dbae <__swsetup_r+0x9a>
 800db98:	2200      	movs	r2, #0
 800db9a:	60a2      	str	r2, [r4, #8]
 800db9c:	6962      	ldr	r2, [r4, #20]
 800db9e:	4252      	negs	r2, r2
 800dba0:	61a2      	str	r2, [r4, #24]
 800dba2:	6922      	ldr	r2, [r4, #16]
 800dba4:	b942      	cbnz	r2, 800dbb8 <__swsetup_r+0xa4>
 800dba6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800dbaa:	d1c5      	bne.n	800db38 <__swsetup_r+0x24>
 800dbac:	bd38      	pop	{r3, r4, r5, pc}
 800dbae:	0799      	lsls	r1, r3, #30
 800dbb0:	bf58      	it	pl
 800dbb2:	6962      	ldrpl	r2, [r4, #20]
 800dbb4:	60a2      	str	r2, [r4, #8]
 800dbb6:	e7f4      	b.n	800dba2 <__swsetup_r+0x8e>
 800dbb8:	2000      	movs	r0, #0
 800dbba:	e7f7      	b.n	800dbac <__swsetup_r+0x98>
 800dbbc:	2000013c 	.word	0x2000013c

0800dbc0 <__swhatbuf_r>:
 800dbc0:	b570      	push	{r4, r5, r6, lr}
 800dbc2:	460c      	mov	r4, r1
 800dbc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dbc8:	2900      	cmp	r1, #0
 800dbca:	b096      	sub	sp, #88	@ 0x58
 800dbcc:	4615      	mov	r5, r2
 800dbce:	461e      	mov	r6, r3
 800dbd0:	da0d      	bge.n	800dbee <__swhatbuf_r+0x2e>
 800dbd2:	89a3      	ldrh	r3, [r4, #12]
 800dbd4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800dbd8:	f04f 0100 	mov.w	r1, #0
 800dbdc:	bf14      	ite	ne
 800dbde:	2340      	movne	r3, #64	@ 0x40
 800dbe0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800dbe4:	2000      	movs	r0, #0
 800dbe6:	6031      	str	r1, [r6, #0]
 800dbe8:	602b      	str	r3, [r5, #0]
 800dbea:	b016      	add	sp, #88	@ 0x58
 800dbec:	bd70      	pop	{r4, r5, r6, pc}
 800dbee:	466a      	mov	r2, sp
 800dbf0:	f000 f89e 	bl	800dd30 <_fstat_r>
 800dbf4:	2800      	cmp	r0, #0
 800dbf6:	dbec      	blt.n	800dbd2 <__swhatbuf_r+0x12>
 800dbf8:	9901      	ldr	r1, [sp, #4]
 800dbfa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800dbfe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800dc02:	4259      	negs	r1, r3
 800dc04:	4159      	adcs	r1, r3
 800dc06:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dc0a:	e7eb      	b.n	800dbe4 <__swhatbuf_r+0x24>

0800dc0c <__smakebuf_r>:
 800dc0c:	898b      	ldrh	r3, [r1, #12]
 800dc0e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dc10:	079d      	lsls	r5, r3, #30
 800dc12:	4606      	mov	r6, r0
 800dc14:	460c      	mov	r4, r1
 800dc16:	d507      	bpl.n	800dc28 <__smakebuf_r+0x1c>
 800dc18:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800dc1c:	6023      	str	r3, [r4, #0]
 800dc1e:	6123      	str	r3, [r4, #16]
 800dc20:	2301      	movs	r3, #1
 800dc22:	6163      	str	r3, [r4, #20]
 800dc24:	b003      	add	sp, #12
 800dc26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dc28:	ab01      	add	r3, sp, #4
 800dc2a:	466a      	mov	r2, sp
 800dc2c:	f7ff ffc8 	bl	800dbc0 <__swhatbuf_r>
 800dc30:	9f00      	ldr	r7, [sp, #0]
 800dc32:	4605      	mov	r5, r0
 800dc34:	4639      	mov	r1, r7
 800dc36:	4630      	mov	r0, r6
 800dc38:	f7ff f922 	bl	800ce80 <_malloc_r>
 800dc3c:	b948      	cbnz	r0, 800dc52 <__smakebuf_r+0x46>
 800dc3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dc42:	059a      	lsls	r2, r3, #22
 800dc44:	d4ee      	bmi.n	800dc24 <__smakebuf_r+0x18>
 800dc46:	f023 0303 	bic.w	r3, r3, #3
 800dc4a:	f043 0302 	orr.w	r3, r3, #2
 800dc4e:	81a3      	strh	r3, [r4, #12]
 800dc50:	e7e2      	b.n	800dc18 <__smakebuf_r+0xc>
 800dc52:	89a3      	ldrh	r3, [r4, #12]
 800dc54:	6020      	str	r0, [r4, #0]
 800dc56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dc5a:	81a3      	strh	r3, [r4, #12]
 800dc5c:	9b01      	ldr	r3, [sp, #4]
 800dc5e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800dc62:	b15b      	cbz	r3, 800dc7c <__smakebuf_r+0x70>
 800dc64:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dc68:	4630      	mov	r0, r6
 800dc6a:	f000 f80b 	bl	800dc84 <_isatty_r>
 800dc6e:	b128      	cbz	r0, 800dc7c <__smakebuf_r+0x70>
 800dc70:	89a3      	ldrh	r3, [r4, #12]
 800dc72:	f023 0303 	bic.w	r3, r3, #3
 800dc76:	f043 0301 	orr.w	r3, r3, #1
 800dc7a:	81a3      	strh	r3, [r4, #12]
 800dc7c:	89a3      	ldrh	r3, [r4, #12]
 800dc7e:	431d      	orrs	r5, r3
 800dc80:	81a5      	strh	r5, [r4, #12]
 800dc82:	e7cf      	b.n	800dc24 <__smakebuf_r+0x18>

0800dc84 <_isatty_r>:
 800dc84:	b538      	push	{r3, r4, r5, lr}
 800dc86:	4d06      	ldr	r5, [pc, #24]	@ (800dca0 <_isatty_r+0x1c>)
 800dc88:	2300      	movs	r3, #0
 800dc8a:	4604      	mov	r4, r0
 800dc8c:	4608      	mov	r0, r1
 800dc8e:	602b      	str	r3, [r5, #0]
 800dc90:	f7f3 fa75 	bl	800117e <_isatty>
 800dc94:	1c43      	adds	r3, r0, #1
 800dc96:	d102      	bne.n	800dc9e <_isatty_r+0x1a>
 800dc98:	682b      	ldr	r3, [r5, #0]
 800dc9a:	b103      	cbz	r3, 800dc9e <_isatty_r+0x1a>
 800dc9c:	6023      	str	r3, [r4, #0]
 800dc9e:	bd38      	pop	{r3, r4, r5, pc}
 800dca0:	200022dc 	.word	0x200022dc

0800dca4 <_lseek_r>:
 800dca4:	b538      	push	{r3, r4, r5, lr}
 800dca6:	4d07      	ldr	r5, [pc, #28]	@ (800dcc4 <_lseek_r+0x20>)
 800dca8:	4604      	mov	r4, r0
 800dcaa:	4608      	mov	r0, r1
 800dcac:	4611      	mov	r1, r2
 800dcae:	2200      	movs	r2, #0
 800dcb0:	602a      	str	r2, [r5, #0]
 800dcb2:	461a      	mov	r2, r3
 800dcb4:	f7f3 fa6e 	bl	8001194 <_lseek>
 800dcb8:	1c43      	adds	r3, r0, #1
 800dcba:	d102      	bne.n	800dcc2 <_lseek_r+0x1e>
 800dcbc:	682b      	ldr	r3, [r5, #0]
 800dcbe:	b103      	cbz	r3, 800dcc2 <_lseek_r+0x1e>
 800dcc0:	6023      	str	r3, [r4, #0]
 800dcc2:	bd38      	pop	{r3, r4, r5, pc}
 800dcc4:	200022dc 	.word	0x200022dc

0800dcc8 <_read_r>:
 800dcc8:	b538      	push	{r3, r4, r5, lr}
 800dcca:	4d07      	ldr	r5, [pc, #28]	@ (800dce8 <_read_r+0x20>)
 800dccc:	4604      	mov	r4, r0
 800dcce:	4608      	mov	r0, r1
 800dcd0:	4611      	mov	r1, r2
 800dcd2:	2200      	movs	r2, #0
 800dcd4:	602a      	str	r2, [r5, #0]
 800dcd6:	461a      	mov	r2, r3
 800dcd8:	f7f3 f9fc 	bl	80010d4 <_read>
 800dcdc:	1c43      	adds	r3, r0, #1
 800dcde:	d102      	bne.n	800dce6 <_read_r+0x1e>
 800dce0:	682b      	ldr	r3, [r5, #0]
 800dce2:	b103      	cbz	r3, 800dce6 <_read_r+0x1e>
 800dce4:	6023      	str	r3, [r4, #0]
 800dce6:	bd38      	pop	{r3, r4, r5, pc}
 800dce8:	200022dc 	.word	0x200022dc

0800dcec <_write_r>:
 800dcec:	b538      	push	{r3, r4, r5, lr}
 800dcee:	4d07      	ldr	r5, [pc, #28]	@ (800dd0c <_write_r+0x20>)
 800dcf0:	4604      	mov	r4, r0
 800dcf2:	4608      	mov	r0, r1
 800dcf4:	4611      	mov	r1, r2
 800dcf6:	2200      	movs	r2, #0
 800dcf8:	602a      	str	r2, [r5, #0]
 800dcfa:	461a      	mov	r2, r3
 800dcfc:	f7f3 fa07 	bl	800110e <_write>
 800dd00:	1c43      	adds	r3, r0, #1
 800dd02:	d102      	bne.n	800dd0a <_write_r+0x1e>
 800dd04:	682b      	ldr	r3, [r5, #0]
 800dd06:	b103      	cbz	r3, 800dd0a <_write_r+0x1e>
 800dd08:	6023      	str	r3, [r4, #0]
 800dd0a:	bd38      	pop	{r3, r4, r5, pc}
 800dd0c:	200022dc 	.word	0x200022dc

0800dd10 <_close_r>:
 800dd10:	b538      	push	{r3, r4, r5, lr}
 800dd12:	4d06      	ldr	r5, [pc, #24]	@ (800dd2c <_close_r+0x1c>)
 800dd14:	2300      	movs	r3, #0
 800dd16:	4604      	mov	r4, r0
 800dd18:	4608      	mov	r0, r1
 800dd1a:	602b      	str	r3, [r5, #0]
 800dd1c:	f7f3 fa13 	bl	8001146 <_close>
 800dd20:	1c43      	adds	r3, r0, #1
 800dd22:	d102      	bne.n	800dd2a <_close_r+0x1a>
 800dd24:	682b      	ldr	r3, [r5, #0]
 800dd26:	b103      	cbz	r3, 800dd2a <_close_r+0x1a>
 800dd28:	6023      	str	r3, [r4, #0]
 800dd2a:	bd38      	pop	{r3, r4, r5, pc}
 800dd2c:	200022dc 	.word	0x200022dc

0800dd30 <_fstat_r>:
 800dd30:	b538      	push	{r3, r4, r5, lr}
 800dd32:	4d07      	ldr	r5, [pc, #28]	@ (800dd50 <_fstat_r+0x20>)
 800dd34:	2300      	movs	r3, #0
 800dd36:	4604      	mov	r4, r0
 800dd38:	4608      	mov	r0, r1
 800dd3a:	4611      	mov	r1, r2
 800dd3c:	602b      	str	r3, [r5, #0]
 800dd3e:	f7f3 fa0e 	bl	800115e <_fstat>
 800dd42:	1c43      	adds	r3, r0, #1
 800dd44:	d102      	bne.n	800dd4c <_fstat_r+0x1c>
 800dd46:	682b      	ldr	r3, [r5, #0]
 800dd48:	b103      	cbz	r3, 800dd4c <_fstat_r+0x1c>
 800dd4a:	6023      	str	r3, [r4, #0]
 800dd4c:	bd38      	pop	{r3, r4, r5, pc}
 800dd4e:	bf00      	nop
 800dd50:	200022dc 	.word	0x200022dc

0800dd54 <_init>:
 800dd54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd56:	bf00      	nop
 800dd58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dd5a:	bc08      	pop	{r3}
 800dd5c:	469e      	mov	lr, r3
 800dd5e:	4770      	bx	lr

0800dd60 <_fini>:
 800dd60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd62:	bf00      	nop
 800dd64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dd66:	bc08      	pop	{r3}
 800dd68:	469e      	mov	lr, r3
 800dd6a:	4770      	bx	lr
