Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: U102_MAIN.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "U102_MAIN.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "U102_MAIN"
Output Format                      : NGC
Target Device                      : XC9500XL CPLDs

---- Source Options
Top Module Name                    : U102_MAIN
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/mnt/work/amiga/Service/Replacement Boards/AmigaPCI/Logic/U102/RESET.vhd" in Library work.
Architecture behavioral of Entity reset is up to date.
Compiling vhdl file "/mnt/work/amiga/Service/Replacement Boards/AmigaPCI/Logic/U102/Arbitration.vhd" in Library work.
Architecture behavioral of Entity arbitration is up to date.
Compiling vhdl file "/mnt/work/amiga/Service/Replacement Boards/AmigaPCI/Logic/U102/MC6800.vhd" in Library work.
Architecture behavioral of Entity mc6800 is up to date.
Compiling vhdl file "/mnt/work/amiga/Service/Replacement Boards/AmigaPCI/Logic/U102/AddressDecoding.vhd" in Library work.
Architecture behavioral of Entity addressdecoding is up to date.
Compiling vhdl file "/mnt/work/amiga/Service/Replacement Boards/AmigaPCI/Logic/U102/ByteEnable.vhd" in Library work.
Entity <byteenable> compiled.
Entity <byteenable> (Architecture <behavioral>) compiled.
Compiling vhdl file "/mnt/work/amiga/Service/Replacement Boards/AmigaPCI/Logic/U102/U102-MAIN.vhd" in Library work.
Architecture behavioral of Entity u102_main is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <U102_MAIN> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RESET> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Arbitration> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <MC6800> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <AddressDecoding> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <ByteEnable> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <U102_MAIN> in library <work> (Architecture <behavioral>).
Entity <U102_MAIN> analyzed. Unit <U102_MAIN> generated.

Analyzing Entity <RESET> in library <work> (Architecture <Behavioral>).
Entity <RESET> analyzed. Unit <RESET> generated.

Analyzing Entity <Arbitration> in library <work> (Architecture <Behavioral>).
Entity <Arbitration> analyzed. Unit <Arbitration> generated.

Analyzing Entity <MC6800> in library <work> (Architecture <Behavioral>).
Entity <MC6800> analyzed. Unit <MC6800> generated.

Analyzing Entity <AddressDecoding> in library <work> (Architecture <Behavioral>).
Entity <AddressDecoding> analyzed. Unit <AddressDecoding> generated.

Analyzing Entity <ByteEnable> in library <work> (Architecture <Behavioral>).
Entity <ByteEnable> analyzed. Unit <ByteEnable> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <RESET>.
    Related source file is "/mnt/work/amiga/Service/Replacement Boards/AmigaPCI/Logic/U102/RESET.vhd".
    Found 1-bit register for signal <IsReset>.
    Found 4-bit register for signal <ResetCounter>.
    Found 4-bit adder for signal <ResetCounter$addsub0000> created at line 83.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <RESET> synthesized.


Synthesizing Unit <Arbitration>.
    Related source file is "/mnt/work/amiga/Service/Replacement Boards/AmigaPCI/Logic/U102/Arbitration.vhd".
    Found 1-bit register for signal <nGNT0>.
    Found 1-bit register for signal <nGNT1>.
    Found 1-bit register for signal <nGNT2>.
    Found 1-bit register for signal <nGNT3>.
    Found 1-bit tristate buffer for signal <nBB>.
    Found 1-bit register for signal <nBG>.
    Found 1-bit register for signal <BusActive>.
    Found 1-bit register for signal <Mtridata_nBB> created at line 96.
    Found 1-bit register for signal <Mtrien_nBB> created at line 96.
    Summary:
	inferred   7 D-type flip-flop(s).
	inferred   1 Tristate(s).
Unit <Arbitration> synthesized.


Synthesizing Unit <MC6800>.
    Related source file is "/mnt/work/amiga/Service/Replacement Boards/AmigaPCI/Logic/U102/MC6800.vhd".
    Found 1-bit register for signal <E>.
    Found 1-bit register for signal <nVMA>.
    Found 4-bit up counter for signal <ECount>.
    Found 1-bit register for signal <MY14>.
    Found 1-bit register for signal <MY7>.
    Found 1-bit register for signal <VMACycle>.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <MC6800> synthesized.


Synthesizing Unit <AddressDecoding>.
    Related source file is "/mnt/work/amiga/Service/Replacement Boards/AmigaPCI/Logic/U102/AddressDecoding.vhd".
Unit <AddressDecoding> synthesized.


Synthesizing Unit <ByteEnable>.
    Related source file is "/mnt/work/amiga/Service/Replacement Boards/AmigaPCI/Logic/U102/ByteEnable.vhd".
    Found 1-bit register for signal <nLDS>.
    Found 1-bit register for signal <nUMBE>.
    Found 1-bit register for signal <nUUBE>.
    Found 1-bit register for signal <nUDS>.
    Found 1-bit register for signal <nLLBE>.
    Found 1-bit register for signal <nLMBE>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <ByteEnable> synthesized.


Synthesizing Unit <U102_MAIN>.
    Related source file is "/mnt/work/amiga/Service/Replacement Boards/AmigaPCI/Logic/U102/U102-MAIN.vhd".
WARNING:Xst:647 - Input <A<11:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <U102_MAIN> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 21
 1-bit register                                        : 20
 4-bit register                                        : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 19
 Flip-Flops                                            : 19

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit Arbitration is merged (output interface has tristates)

Optimizing unit <U102_MAIN> ...
  implementation constraint: IOB=auto	 : Arbitration/Mtrien_nBB
  implementation constraint: IOB=auto	 : Arbitration/Mtridata_nBB

Optimizing unit <AddressDecoding> ...

Optimizing unit <ByteEnable> ...

Optimizing unit <RESET> ...
  implementation constraint: INIT=r	 : ResetCounter_3
  implementation constraint: INIT=s	 : IsReset
  implementation constraint: INIT=r	 : ResetCounter_0
  implementation constraint: INIT=r	 : ResetCounter_1
  implementation constraint: INIT=r	 : ResetCounter_2

Optimizing unit <MC6800> ...
  implementation constraint: INIT=r	 : MY7
  implementation constraint: INIT=r	 : MY14
  implementation constraint: INIT=r	 : ECount_0
  implementation constraint: INIT=r	 : ECount_1
  implementation constraint: INIT=r	 : ECount_2
  implementation constraint: INIT=r	 : ECount_3

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : U102_MAIN.ngr
Top Level Output File Name         : U102_MAIN
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : XC9500XL CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 71

Cell Usage :
# BELS                             : 323
#      AND2                        : 77
#      AND3                        : 16
#      AND4                        : 9
#      AND5                        : 3
#      AND6                        : 1
#      AND7                        : 2
#      AND8                        : 6
#      GND                         : 1
#      INV                         : 171
#      OR2                         : 30
#      OR4                         : 1
#      XOR2                        : 6
# FlipFlops/Latches                : 28
#      FD                          : 8
#      FDC                         : 2
#      FDCE                        : 4
#      FDP                         : 13
#      FDPE                        : 1
# IO Buffers                       : 61
#      IBUF                        : 39
#      OBUF                        : 21
#      OBUFE                       : 1
=========================================================================


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 2.01 secs
 
--> 


Total memory usage is 504040 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

