Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date         : Tue Feb 17 02:34:22 2026
| Host         : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_design_analysis -file ./report/top_kernel_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xczu3eg
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Router Initial Congestion
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                            Path #1                                                            |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                                                        |
| Path Delay                | 7.008                                                                                                                         |
| Logic Delay               | 2.939(42%)                                                                                                                    |
| Net Delay                 | 4.069(58%)                                                                                                                    |
| Clock Skew                | -0.039                                                                                                                        |
| Slack                     | 2.633                                                                                                                         |
| Clock Uncertainty         | 0.035                                                                                                                         |
| Clock Pair Classification | Timed                                                                                                                         |
| Clock Delay Group         | Same Clock                                                                                                                    |
| Logic Levels              | 9                                                                                                                             |
| Routes                    | 10                                                                                                                            |
| Logical Path              | RAMB36E2/CLKARDCLK-(1)-RAMB36E2-RAMB36E2-RAMB36E2-RAMB36E2-RAMB36E2-RAMB36E2-RAMB36E2-LUT6-(6)-LUT3-(16)-RAMB36E2/DINBDIN[12] |
| Start Point Clock         | ap_clk                                                                                                                        |
| End Point Clock           | ap_clk                                                                                                                        |
| DSP Block                 | None                                                                                                                          |
| RAM Registers             | DO_REG(0)-None                                                                                                                |
| IO Crossings              | 1                                                                                                                             |
| SLR Crossings             | 0                                                                                                                             |
| PBlocks                   | 0                                                                                                                             |
| High Fanout               | 16                                                                                                                            |
| ASYNC REG                 | 0                                                                                                                             |
| Dont Touch                | 0                                                                                                                             |
| Mark Debug                | 0                                                                                                                             |
| Start Point Pin Primitive | RAMB36E2/CLKARDCLK                                                                                                            |
| End Point Pin Primitive   | RAMB36E2/DINBDIN[12]                                                                                                          |
| Start Point Pin           | ram_reg_bram_0/CLKARDCLK                                                                                                      |
| End Point Pin             | ram_reg_bram_8/DINBDIN[12]                                                                                                    |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2447, 372)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+---+----+----+-----+----+
| End Point Clock | Requirement | 2 | 3 |  7 |  8 |  9  | 11 |
+-----------------+-------------+---+---+----+----+-----+----+
| ap_clk          | 10.000ns    | 3 | 2 | 16 | 22 | 861 | 96 |
+-----------------+-------------+---+---+----+----+-----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+----------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+----------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Router Initial Congestion
----------------------------

+-----------+------+-------+--------+---------------+----------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names | Sub Windows |
+-----------+------+-------+--------+---------------+----------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
* No effective congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


