\hypertarget{group___u_a_r_t___d_m_a___tx}{}\section{U\+A\+RT D\+MA Tx}
\label{group___u_a_r_t___d_m_a___tx}\index{UART DMA Tx@{UART DMA Tx}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___d_m_a___tx_gaa318cc9c1aa55acc5bb93f378ac7d8e4}{U\+A\+R\+T\+\_\+\+D\+M\+A\+\_\+\+T\+X\+\_\+\+D\+I\+S\+A\+B\+LE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___d_m_a___tx_gab1c3e8113617fb9c8fc63b3f3d7c8c65}{U\+A\+R\+T\+\_\+\+D\+M\+A\+\_\+\+T\+X\+\_\+\+E\+N\+A\+B\+LE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bb515d3814d448f84e2c98bf44f3993}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+D\+M\+AT}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___u_a_r_t___d_m_a___tx_gaa318cc9c1aa55acc5bb93f378ac7d8e4}\label{group___u_a_r_t___d_m_a___tx_gaa318cc9c1aa55acc5bb93f378ac7d8e4}} 
\index{UART DMA Tx@{UART DMA Tx}!UART\_DMA\_TX\_DISABLE@{UART\_DMA\_TX\_DISABLE}}
\index{UART\_DMA\_TX\_DISABLE@{UART\_DMA\_TX\_DISABLE}!UART DMA Tx@{UART DMA Tx}}
\subsubsection{\texorpdfstring{UART\_DMA\_TX\_DISABLE}{UART\_DMA\_TX\_DISABLE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+D\+M\+A\+\_\+\+T\+X\+\_\+\+D\+I\+S\+A\+B\+LE~0x00000000U}

U\+A\+RT D\+MA TX disabled \mbox{\Hypertarget{group___u_a_r_t___d_m_a___tx_gab1c3e8113617fb9c8fc63b3f3d7c8c65}\label{group___u_a_r_t___d_m_a___tx_gab1c3e8113617fb9c8fc63b3f3d7c8c65}} 
\index{UART DMA Tx@{UART DMA Tx}!UART\_DMA\_TX\_ENABLE@{UART\_DMA\_TX\_ENABLE}}
\index{UART\_DMA\_TX\_ENABLE@{UART\_DMA\_TX\_ENABLE}!UART DMA Tx@{UART DMA Tx}}
\subsubsection{\texorpdfstring{UART\_DMA\_TX\_ENABLE}{UART\_DMA\_TX\_ENABLE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+D\+M\+A\+\_\+\+T\+X\+\_\+\+E\+N\+A\+B\+LE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bb515d3814d448f84e2c98bf44f3993}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+D\+M\+AT}}}

U\+A\+RT D\+MA TX enabled 