
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1115112                       # Simulator instruction rate (inst/s)
host_mem_usage                              134380852                       # Number of bytes of host memory used
host_op_rate                                  1294156                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2991.07                       # Real time elapsed on the host
host_tick_rate                              679625713                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3335381492                       # Number of instructions simulated
sim_ops                                    3870913317                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.032810                       # Number of seconds simulated
sim_ticks                                2032809535302                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   100                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5226489                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10452980                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 284601354                       # Number of branches fetched
system.switch_cpus.committedInsts          1335381491                       # Number of instructions committed
system.switch_cpus.committedOps            1553612286                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               4874843010                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         4874843010                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    512540970                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    478096494                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    226876845                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            42753406                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    1384197737                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           1384197737                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1963483246                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   1140856245                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           301866360                       # Number of load instructions
system.switch_cpus.num_mem_refs             530444202                       # number of memory refs
system.switch_cpus.num_store_insts          228577842                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      25220831                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             25220831                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     16813854                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes      8406977                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         962482673     61.95%     61.95% # Class of executed instruction
system.switch_cpus.op_class::IntMult         60685511      3.91%     65.86% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::MemRead        301866360     19.43%     85.29% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       228577842     14.71%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         1553612386                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5263335                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4208663                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10526670                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4208663                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5226291                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1212844                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4013645                       # Transaction distribution
system.membus.trans_dist::ReadExReq               200                       # Transaction distribution
system.membus.trans_dist::ReadExResp              200                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5226291                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      8065851                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      7613620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     15679471                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15679471                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    422303104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    401931776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    824234880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               824234880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5226491                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5226491    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5226491                       # Request fanout histogram
system.membus.reqLayer0.occupancy         12886093308                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         12328012971                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        49684886998                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5263135                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2425671                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9036212                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              200                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             200                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5263135                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15790005                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15790005                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    828948736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              828948736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6198548                       # Total snoops (count)
system.tol2bus.snoopTraffic                 155244032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11461883                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.367188                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.482038                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7253220     63.28%     63.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4208663     36.72%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11461883                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6412616826                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       10974053475                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    344142592                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         344142592                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     78160512                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       78160512                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      2688614                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2688614                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       610629                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            610629                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    169294066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            169294066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      38449501                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            38449501                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      38449501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    169294066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           207743567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1221258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   5377228.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000207886150                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        68870                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        68870                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            9183913                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1152755                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    2688614                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    610629                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  5377228                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1221258                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           227440                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           266462                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           240250                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           237448                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           416584                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           448568                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           653862                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           477372                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           362004                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           278702                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          410074                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          438882                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          211426                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          227440                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          198812                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          281902                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            13208                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           128080                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           204976                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           205238                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           208260                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            70488                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            32040                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          205039                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          153704                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14             200                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.39                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                115172232164                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               26886140000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           215995257164                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    21418.51                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               40168.51                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 3150187                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1092551                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                58.58                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               89.46                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              5377228                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1221258                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                2688614                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                2688614                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 59457                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 59457                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 68871                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 68871                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 68871                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 68871                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 68871                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 68871                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 68871                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 68871                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 68870                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 69070                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 69070                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 68870                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 68870                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 68870                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 68870                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 68870                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2355722                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   179.266165                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   152.543685                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   160.451965                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        11276      0.48%      0.48% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1965496     83.43%     83.91% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       197573      8.39%     92.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        65630      2.79%     95.09% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        28855      1.22%     96.31% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        24331      1.03%     97.34% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         1864      0.08%     97.42% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        11466      0.49%     97.91% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        49231      2.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2355722                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        68870                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     78.077102                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    75.514967                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    20.505753                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39          101      0.15%      0.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         3202      4.65%      4.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         4604      6.69%     11.48% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         7908     11.48%     22.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         8509     12.36%     35.32% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79        15813     22.96%     58.28% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         9552     13.87%     72.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         9369     13.60%     85.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103         1803      2.62%     88.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111         3160      4.59%     92.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119         3046      4.42%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135          101      0.15%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143          100      0.15%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151         1602      2.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        68870                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        68870                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.732438                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.717954                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.697723                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            9414     13.67%     13.67% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           59255     86.04%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      0.00%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             200      0.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        68870                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             344142592                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               78158912                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              344142592                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            78160512                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      169.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       38.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   169.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    38.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.62                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.32                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2032807552752                       # Total gap between requests
system.mem_ctrls0.avgGap                    616143.63                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    344142592                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     78158912                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 169294066.179630160332                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 38448713.783895395696                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      5377228                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1221258                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 215995257164                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 48015544681669                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     40168.51                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  39316462.76                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   64.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          7848059520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          4171342560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        17201987880                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2408878620                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    160467752640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    572360696040                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    298610892480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1063069609740                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       522.955836                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 770838541092                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  67879760000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1194091234210                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          8971802700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          4768622430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        21191420040                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        3965957640                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    160467752640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    770670962400                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    131612655360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1101649173210                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       541.934281                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 335182052243                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  67879760000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1629747723059                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    324848256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         324848256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     77083520                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       77083520                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      2537877                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2537877                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       602215                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            602215                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    159802603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            159802603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      37919696                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            37919696                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      37919696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    159802603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           197722300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1204430.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   5075754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000196627150                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        68068                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        68068                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            8721373                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1137946                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    2537877                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    602215                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  5075754                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1204430                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           208210                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           266678                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           179390                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           301126                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           310870                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           413144                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           657070                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           461354                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           285116                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           265892                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          451922                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          345996                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          243456                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          224232                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          262686                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          198612                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             3202                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           128080                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           204976                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           205026                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           205056                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            67284                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            35244                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          205037                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          150502                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.04                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                109101946468                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               25378770000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           204272333968                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    21494.73                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               40244.73                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 3002070                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1079068                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                59.15                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               89.59                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              5075754                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1204430                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                2537877                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                2537877                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 56058                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 56058                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 68069                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 68069                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 68069                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 68069                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 68069                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 68069                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 68068                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 68068                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 68068                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 68869                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 68869                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 68068                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 68869                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 68869                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 68068                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 68068                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2199022                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   182.776729                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   154.669158                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   163.287334                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         4804      0.22%      0.22% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1822716     82.89%     83.11% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       184900      8.41%     91.51% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        57755      2.63%     94.14% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        52932      2.41%     96.55% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        13363      0.61%     97.16% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         6502      0.30%     97.45% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         9414      0.43%     97.88% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        46636      2.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2199022                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        68068                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     74.568108                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    71.620409                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    21.243119                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39          700      1.03%      1.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         2397      3.52%      4.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47          105      0.15%      4.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         6400      9.40%     14.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         2402      3.53%     17.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         5510      8.09%     25.73% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         6504      9.56%     35.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         5703      8.38%     43.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71         3208      4.71%     48.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75         4004      5.88%     54.26% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79         7812     11.48%     65.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83         3204      4.71%     70.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87         3104      4.56%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91          896      1.32%     76.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95         3303      4.85%     81.17% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99         2402      3.53%     84.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103         2403      3.53%     88.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-107          801      1.18%     89.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::108-111         1607      2.36%     91.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-115         1602      2.35%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::116-119         1603      2.35%     96.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-123          802      1.18%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::124-127         1596      2.34%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        68068                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        68068                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.694173                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.673542                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.840512                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           12011     17.65%     17.65% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           54454     80.00%     97.65% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      0.00%     97.65% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            1602      2.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        68068                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             324848256                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               77082048                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              324848256                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            77083520                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      159.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       37.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   159.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    37.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.54                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.25                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2032809093567                       # Total gap between requests
system.mem_ctrls1.avgGap                    647372.46                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    324848256                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     77082048                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 159802603.420855969191                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 37918972.073568351567                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      5075754                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1204430                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 204272333968                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 47123616607987                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     40244.73                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  39125243.15                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   64.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          7344910860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          3903912705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        16264291680                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2391109740                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    160467752640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    563038404180                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    306461203680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1059871585485                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       521.382632                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 791329014973                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  67879760000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1173600760329                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          8356113360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          4441375785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        19976591880                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        3895894800                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    160467752640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    737343770910                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    159677076480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1094158575855                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       538.249431                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 408293374680                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  67879760000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1556636400622                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        36844                       # number of demand (read+write) hits
system.l2.demand_hits::total                    36844                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        36844                       # number of overall hits
system.l2.overall_hits::total                   36844                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      5226491                       # number of demand (read+write) misses
system.l2.demand_misses::total                5226491                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      5226491                       # number of overall misses
system.l2.overall_misses::total               5226491                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 476411146341                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     476411146341                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 476411146341                       # number of overall miss cycles
system.l2.overall_miss_latency::total    476411146341                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      5263335                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5263335                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5263335                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5263335                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.993000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.993000                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.993000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.993000                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 91153.155404                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91153.155404                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 91153.155404                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91153.155404                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1212844                       # number of writebacks
system.l2.writebacks::total                   1212844                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      5226491                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5226491                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      5226491                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5226491                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 431729807203                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 431729807203                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 431729807203                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 431729807203                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.993000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.993000                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.993000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.993000                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 82604.142474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82604.142474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 82604.142474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82604.142474                       # average overall mshr miss latency
system.l2.replacements                        6198548                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1212827                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1212827                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1212827                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1212827                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      3236604                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       3236604                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data          200                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 200                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     15753843                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      15753843                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          200                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               200                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78769.215000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78769.215000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          200                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            200                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     14053310                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     14053310                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70266.550000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70266.550000                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        36844                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             36844                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      5226291                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5226291                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 476395392498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 476395392498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5263135                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5263135                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.993000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.993000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91153.629313                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91153.629313                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      5226291                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5226291                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 431715753893                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 431715753893                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.993000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.993000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 82604.614610                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82604.614610                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                     7290348                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6198804                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.176089                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.448077                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.005939                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   220.545984                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.138469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.861508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          207                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 174625268                       # Number of tag accesses
system.l2.tags.data_accesses                174625268                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    967190464698                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2032809535302                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099734                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   1335381592                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       3337481326                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099734                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   1335381592                       # number of overall hits
system.cpu.icache.overall_hits::total      3337481326                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          831                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            831                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          831                       # number of overall misses
system.cpu.icache.overall_misses::total           831                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100565                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   1335381592                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3337482157                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100565                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   1335381592                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3337482157                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          207                       # number of writebacks
system.cpu.icache.writebacks::total               207                       # number of writebacks
system.cpu.icache.replacements                    207                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099734                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   1335381592                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      3337481326                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          831                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           831                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100565                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   1335381592                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3337482157                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.810024                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          3337482157                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               831                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4016224.015644                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.810024                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999696                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999696                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      130161804954                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     130161804954                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    713904073                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    497590860                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1211494933                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    713904073                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    497590860                       # number of overall hits
system.cpu.dcache.overall_hits::total      1211494933                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9758740                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      5263235                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       15021975                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9758740                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      5263235                       # number of overall misses
system.cpu.dcache.overall_misses::total      15021975                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 487733150454                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 487733150454                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 487733150454                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 487733150454                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    723662813                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    502854095                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1226516908                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    723662813                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    502854095                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1226516908                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013485                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010467                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012248                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013485                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010467                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012248                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 92667.941001                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32467.977776                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 92667.941001                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32467.977776                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      6137543                       # number of writebacks
system.cpu.dcache.writebacks::total           6137543                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      5263235                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5263235                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      5263235                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5263235                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 483343612464                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 483343612464                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 483343612464                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 483343612464                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010467                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004291                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010467                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004291                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 91833.941001                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91833.941001                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 91833.941001                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91833.941001                       # average overall mshr miss latency
system.cpu.dcache.replacements               15021978                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    395777213                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    283775257                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       679552470                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6215347                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      5263035                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      11478382                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 487716979611                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 487716979611                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    401992560                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    289038292                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    691030852                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015461                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018209                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016611                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 92668.389933                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42490.046037                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      5263035                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5263035                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 483327608421                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 483327608421                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.018209                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007616                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 91834.389933                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91834.389933                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    318126860                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    213815603                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      531942463                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3543393                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          200                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3543593                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     16170843                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     16170843                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    321670253                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    213815803                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    535486056                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011016                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006618                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 80854.215000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     4.563403                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          200                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          200                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     16004043                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16004043                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 80020.215000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80020.215000                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18837928                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     14761940                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     33599868                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          159                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          100                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          259                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      7420515                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      7420515                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18838087                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     14762040                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     33600127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 74205.150000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 28650.637066                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          100                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          100                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      7337115                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      7337115                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 73371.150000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73371.150000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18838087                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     14762040                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     33600127                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18838087                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     14762040                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     33600127                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999532                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1293717162                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          15022234                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             86.120158                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   117.771655                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   138.227877                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.460046                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.539953                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          187                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       41413971418                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      41413971418                       # Number of data accesses

---------- End Simulation Statistics   ----------
