// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.3
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "carre_do_carre.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic carre_do_carre::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic carre_do_carre::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<7> carre_do_carre::ap_ST_fsm_state2 = "10";
const sc_lv<7> carre_do_carre::ap_ST_fsm_state3 = "100";
const sc_lv<7> carre_do_carre::ap_ST_fsm_state4 = "1000";
const sc_lv<7> carre_do_carre::ap_ST_fsm_state5 = "10000";
const sc_lv<7> carre_do_carre::ap_ST_fsm_state6 = "100000";
const sc_lv<7> carre_do_carre::ap_ST_fsm_state7 = "1000000";
const sc_lv<32> carre_do_carre::ap_const_lv32_1 = "1";
const sc_lv<32> carre_do_carre::ap_const_lv32_6 = "110";
const sc_lv<32> carre_do_carre::ap_const_lv32_5 = "101";
const sc_lv<32> carre_do_carre::ap_const_lv32_2 = "10";
const bool carre_do_carre::ap_const_boolean_1 = true;

carre_do_carre::carre_do_carre(sc_module_name name) : sc_module(name), mVcdFile(0) {
    carre_fmul_32ns_3bkb_U1 = new carre_fmul_32ns_3bkb<1,4,32,32,32>("carre_fmul_32ns_3bkb_U1");
    carre_fmul_32ns_3bkb_U1->clk(ap_clk);
    carre_fmul_32ns_3bkb_U1->reset(ap_rst);
    carre_fmul_32ns_3bkb_U1->din0(val_reg_80);
    carre_fmul_32ns_3bkb_U1->din1(val_reg_80);
    carre_fmul_32ns_3bkb_U1->ce(ap_var_for_const0);
    carre_fmul_32ns_3bkb_U1->dout(grp_fu_76_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state6);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state7);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_carre_x);
    sensitive << ( s_full_n );
    sensitive << ( ap_CS_fsm_state7 );
    sensitive << ( tmp_11_reg_86 );

    SC_METHOD(thread_carre_x_ap_vld);
    sensitive << ( s_full_n );
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_e_blk_n);
    sensitive << ( e_empty_n );
    sensitive << ( ap_CS_fsm_state2 );

    SC_METHOD(thread_e_read);
    sensitive << ( e_empty_n );
    sensitive << ( ap_CS_fsm_state2 );

    SC_METHOD(thread_s_blk_n);
    sensitive << ( s_full_n );
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_s_din);
    sensitive << ( s_full_n );
    sensitive << ( ap_CS_fsm_state7 );
    sensitive << ( tmp_11_reg_86 );

    SC_METHOD(thread_s_write);
    sensitive << ( s_full_n );
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( e_empty_n );
    sensitive << ( s_full_n );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_state7 );

    SC_THREAD(thread_ap_var_for_const0);

    ap_CS_fsm = "0000010";
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "carre_do_carre_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, carre_x, "(port)carre_x");
    sc_trace(mVcdFile, carre_x_ap_vld, "(port)carre_x_ap_vld");
    sc_trace(mVcdFile, e_dout, "(port)e_dout");
    sc_trace(mVcdFile, e_empty_n, "(port)e_empty_n");
    sc_trace(mVcdFile, e_read, "(port)e_read");
    sc_trace(mVcdFile, s_din, "(port)s_din");
    sc_trace(mVcdFile, s_full_n, "(port)s_full_n");
    sc_trace(mVcdFile, s_write, "(port)s_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, e_blk_n, "e_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, s_blk_n, "s_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_state7, "ap_CS_fsm_state7");
    sc_trace(mVcdFile, val_reg_80, "val_reg_80");
    sc_trace(mVcdFile, grp_fu_76_p2, "grp_fu_76_p2");
    sc_trace(mVcdFile, tmp_11_reg_86, "tmp_11_reg_86");
    sc_trace(mVcdFile, ap_CS_fsm_state6, "ap_CS_fsm_state6");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
#endif

    }
}

carre_do_carre::~carre_do_carre() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete carre_fmul_32ns_3bkb_U1;
}

void carre_do_carre::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void carre_do_carre::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state2;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        tmp_11_reg_86 = grp_fu_76_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(e_empty_n.read(), ap_const_logic_1))) {
        val_reg_80 = e_dout.read();
    }
}

void carre_do_carre::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void carre_do_carre::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void carre_do_carre::thread_ap_CS_fsm_state6() {
    ap_CS_fsm_state6 = ap_CS_fsm.read()[5];
}

void carre_do_carre::thread_ap_CS_fsm_state7() {
    ap_CS_fsm_state7 = ap_CS_fsm.read()[6];
}

void carre_do_carre::thread_carre_x() {
    carre_x = tmp_11_reg_86.read();
}

void carre_do_carre::thread_carre_x_ap_vld() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && 
         esl_seteq<1,1,1>(s_full_n.read(), ap_const_logic_1))) {
        carre_x_ap_vld = ap_const_logic_1;
    } else {
        carre_x_ap_vld = ap_const_logic_0;
    }
}

void carre_do_carre::thread_e_blk_n() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        e_blk_n = e_empty_n.read();
    } else {
        e_blk_n = ap_const_logic_1;
    }
}

void carre_do_carre::thread_e_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(e_empty_n.read(), ap_const_logic_1))) {
        e_read = ap_const_logic_1;
    } else {
        e_read = ap_const_logic_0;
    }
}

void carre_do_carre::thread_s_blk_n() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        s_blk_n = s_full_n.read();
    } else {
        s_blk_n = ap_const_logic_1;
    }
}

void carre_do_carre::thread_s_din() {
    s_din = tmp_11_reg_86.read();
}

void carre_do_carre::thread_s_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && 
         esl_seteq<1,1,1>(s_full_n.read(), ap_const_logic_1))) {
        s_write = ap_const_logic_1;
    } else {
        s_write = ap_const_logic_0;
    }
}

void carre_do_carre::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(e_empty_n.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state3;
            } else {
                ap_NS_fsm = ap_ST_fsm_state2;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state4;
            break;
        case 8 : 
            ap_NS_fsm = ap_ST_fsm_state5;
            break;
        case 16 : 
            ap_NS_fsm = ap_ST_fsm_state6;
            break;
        case 32 : 
            ap_NS_fsm = ap_ST_fsm_state7;
            break;
        case 64 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && esl_seteq<1,1,1>(s_full_n.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state7;
            }
            break;
        default : 
            ap_NS_fsm = "XXXXXXX";
            break;
    }
}

}

