# compile vhdl design source files
vhdl fifo_generator_v12_0  "../../../project_1.srcs/sources_1/ip/config_data_FIFO/fifo_generator_v12_0/simulation/fifo_generator_vhdl_beh.vhd"
vhdl fifo_generator_v12_0  "../../../project_1.srcs/sources_1/ip/config_data_FIFO/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vh_rfs.vhd"
vhdl xil_defaultlib  "../../../project_1.srcs/sources_1/ip/config_data_FIFO/sim/config_data_FIFO.vhd"
vhdl axi_FPGA_configuration_controller  "../../../../VHDL_Sources/Synthesis_Sources/clock_divider.vhd"
vhdl axi_FPGA_configuration_controller  "../../../../VHDL_Sources/Synthesis_Sources/FPGA_configuration_controller.vhd"
vhdl axi_FPGA_configuration_controller  "../../../../VHDL_Sources/Synthesis_Sources/FPGA_configuration_controller_pkg.vhd"
vhdl work  "../../../../VHDL_Sources/Simulation_Sources/axi_simulation/AXI_WRITE_RESPONSE_CHANNEL_model.vhd"
vhdl work  "../../../../VHDL_Sources/Simulation_Sources/axi_simulation/AXI_WRITE_DATA_CHANNEL_model.vhd"
vhdl work  "../../../../VHDL_Sources/Simulation_Sources/axi_simulation/AXI_READ_DATA_CHANNEL_model.vhd"
vhdl work  "../../../../VHDL_Sources/Simulation_Sources/axi_simulation/AXI_ADDRESS_CONTROL_CHANNEL_model.vhd"
vhdl axi_FPGA_configuration_controller  "../../../../VHDL_Sources/Synthesis_Sources/axi_FPGA_configuration_controller.vhd"
vhdl work  "../../../../VHDL_Sources/Simulation_Sources/axi_simulation/AXI_lite_master_transaction_model.vhd"
vhdl axi_FPGA_configuration_controller  "../../../../VHDL_Sources/Simulation_Sources/downstream_FPGA_model.vhd"
vhdl work  "../../../../VHDL_Sources/Simulation_Sources/axi_FPGA_configuration_controller_tb.vhd"

# Do not sort compile order
nosort
