

Microchip MPLAB XC8 Assembler V2.45 build 20230818022343 
                                                                                               Thu Oct 19 16:02:21 2023

Microchip MPLAB XC8 C Compiler v2.45 (Free license) build 20230818022343 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13   000000                     
    14                           ; Generated 18/08/2023 GMT
    15                           ; 
    16                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4520 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     
    49                           ; #config settings
    50                           
    51                           	psect	cinit
    52   0006C2                     __pcinit:
    53                           	callstack 0
    54   0006C2                     start_initialization:
    55                           	callstack 0
    56   0006C2                     __initialization:
    57                           	callstack 0
    58   0006C2                     end_of_initialization:
    59                           	callstack 0
    60   0006C2                     __end_of__initialization:
    61                           	callstack 0
    62   0006C2  0100               	movlb	0
    63   0006C4  EF54  F003         	goto	_main	;jump to C main() function
    64                           
    65                           	psect	cstackCOMRAM
    66   000001                     __pcstackCOMRAM:
    67                           	callstack 0
    68   000001                     ?_multi_signed:
    69   000001                     _multi_signed$1:
    70                           	callstack 0
    71   000001                     main@result:
    72                           	callstack 0
    73                           
    74                           ; 2 bytes @ 0x0
    75   000001                     	ds	2
    76                           
    77 ;;
    78 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    79 ;;
    80 ;; *************** function _main *****************
    81 ;; Defined at:
    82 ;;		line 12 in file "MAIN.c"
    83 ;; Parameters:    Size  Location     Type
    84 ;;		None
    85 ;; Auto vars:     Size  Location     Type
    86 ;;  result          2    0[COMRAM] volatile unsigned int 
    87 ;; Return value:  Size  Location     Type
    88 ;;                  1    wreg      void 
    89 ;; Registers used:
    90 ;;		wreg, fsr0l, fsr0h, fsr1l, fsr1h, fsr1l, fsr1h, fsr2l, fsr2h, bsr, status,2, status,0, pcl, pclath, pclatu, btemp, b
      +temp+1, btemp+2, btemp+3, btemp+4, btemp+5, btemp+6, btemp+7, btemp+8, btemp+9, btemp+10, btemp+11, btemp+12, btemp+13, 
      +btemp+14, btemp+15, btemp+16, btemp+17, btemp+18, btemp+19, btemp+20, btemp+21, btemp+22, btemp+23, btemp+24, btemp+25, 
      +btemp+26, btemp+27, btemp+28, btemp+29, btemp+30, btemp+31, tosl, structret, tblptrl, tblptrh, tblptru, prodl, prodh, cs
      +tack
    91 ;; Tracked objects:
    92 ;;		On entry : 0/0
    93 ;;		On exit  : 0/0
    94 ;;		Unchanged: 0/0
    95 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
    96 ;;      Params:         0       0       0       0       0       0       0
    97 ;;      Locals:         2       0       0       0       0       0       0
    98 ;;      Temps:          0       0       0       0       0       0       0
    99 ;;      Totals:         2       0       0       0       0       0       0
   100 ;;Total ram usage:        2 bytes
   101 ;; Hardware stack levels required when called: 1
   102 ;; This function calls:
   103 ;;		_multi_signed
   104 ;; This function is called by:
   105 ;;		Startup code after reset
   106 ;; This function uses a non-reentrant model
   107 ;;
   108                           
   109                           	psect	text0
   110   0006A8                     __ptext0:
   111                           	callstack 0
   112   0006A8                     _main:
   113                           	callstack 30
   114   0006A8                     
   115                           ;MAIN.c: 13:     volatile unsigned int result = multi_signed(-30, 4);
   116   0006A8  0E04               	movlw	4
   117   0006AA  6E01               	movwf	_multi_signed$1^0,c
   118   0006AC  0EE2               	movlw	226
   119   0006AE  EC2E  F003         	call	_multi_signed
   120   0006B2  C001  F001         	movff	?_multi_signed,main@result	;volatile
   121   0006B6  C002  F002         	movff	?_multi_signed+1,main@result+1	;volatile
   122   0006BA                     l7:
   123   0006BA  EF5D  F003         	goto	l7
   124   0006BE  EF00  F000         	goto	start
   125   0006C2                     __end_of_main:
   126                           	callstack 0
   127                           
   128                           	psect	smallconst
   129   000600                     __psmallconst:
   130                           	callstack 0
   131   000600  00                 	db	0
   132   000601  00                 	db	0	; dummy byte at the end
   133   000000                     
   134                           	psect	rparam
   135   000000                     
   136                           	psect	idloc
   137                           
   138                           ;Config register IDLOC0 @ 0x200000
   139                           ;	unspecified, using default values
   140   200000                     	org	2097152
   141   200000  FF                 	db	255
   142                           
   143                           ;Config register IDLOC1 @ 0x200001
   144                           ;	unspecified, using default values
   145   200001                     	org	2097153
   146   200001  FF                 	db	255
   147                           
   148                           ;Config register IDLOC2 @ 0x200002
   149                           ;	unspecified, using default values
   150   200002                     	org	2097154
   151   200002  FF                 	db	255
   152                           
   153                           ;Config register IDLOC3 @ 0x200003
   154                           ;	unspecified, using default values
   155   200003                     	org	2097155
   156   200003  FF                 	db	255
   157                           
   158                           ;Config register IDLOC4 @ 0x200004
   159                           ;	unspecified, using default values
   160   200004                     	org	2097156
   161   200004  FF                 	db	255
   162                           
   163                           ;Config register IDLOC5 @ 0x200005
   164                           ;	unspecified, using default values
   165   200005                     	org	2097157
   166   200005  FF                 	db	255
   167                           
   168                           ;Config register IDLOC6 @ 0x200006
   169                           ;	unspecified, using default values
   170   200006                     	org	2097158
   171   200006  FF                 	db	255
   172                           
   173                           ;Config register IDLOC7 @ 0x200007
   174                           ;	unspecified, using default values
   175   200007                     	org	2097159
   176   200007  FF                 	db	255
   177                           
   178                           	psect	config
   179                           
   180                           ; Padding undefined space
   181   300000                     	org	3145728
   182   300000  FF                 	db	255
   183                           
   184                           ;Config register CONFIG1H @ 0x300001
   185                           ;	unspecified, using default values
   186                           ;	Oscillator Selection bits
   187                           ;	OSC = 0x7, unprogrammed default
   188                           ;	Fail-Safe Clock Monitor Enable bit
   189                           ;	FCMEN = 0x0, unprogrammed default
   190                           ;	Internal/External Oscillator Switchover bit
   191                           ;	IESO = 0x0, unprogrammed default
   192   300001                     	org	3145729
   193   300001  07                 	db	7
   194                           
   195                           ;Config register CONFIG2L @ 0x300002
   196                           ;	unspecified, using default values
   197                           ;	Power-up Timer Enable bit
   198                           ;	PWRT = 0x1, unprogrammed default
   199                           ;	Brown-out Reset Enable bits
   200                           ;	BOREN = 0x3, unprogrammed default
   201                           ;	Brown Out Reset Voltage bits
   202                           ;	BORV = 0x3, unprogrammed default
   203   300002                     	org	3145730
   204   300002  1F                 	db	31
   205                           
   206                           ;Config register CONFIG2H @ 0x300003
   207                           ;	unspecified, using default values
   208                           ;	Watchdog Timer Enable bit
   209                           ;	WDT = 0x1, unprogrammed default
   210                           ;	Watchdog Timer Postscale Select bits
   211                           ;	WDTPS = 0xF, unprogrammed default
   212   300003                     	org	3145731
   213   300003  1F                 	db	31
   214                           
   215                           ; Padding undefined space
   216   300004                     	org	3145732
   217   300004  FF                 	db	255
   218                           
   219                           ;Config register CONFIG3H @ 0x300005
   220                           ;	unspecified, using default values
   221                           ;	CCP2 MUX bit
   222                           ;	CCP2MX = 0x1, unprogrammed default
   223                           ;	PORTB A/D Enable bit
   224                           ;	PBADEN = 0x1, unprogrammed default
   225                           ;	Low-Power Timer1 Oscillator Enable bit
   226                           ;	LPT1OSC = 0x0, unprogrammed default
   227                           ;	MCLR Pin Enable bit
   228                           ;	MCLRE = 0x1, unprogrammed default
   229   300005                     	org	3145733
   230   300005  83                 	db	131
   231                           
   232                           ;Config register CONFIG4L @ 0x300006
   233                           ;	unspecified, using default values
   234                           ;	Stack Full/Underflow Reset Enable bit
   235                           ;	STVREN = 0x1, unprogrammed default
   236                           ;	Single-Supply ICSP Enable bit
   237                           ;	LVP = 0x1, unprogrammed default
   238                           ;	Extended Instruction Set Enable bit
   239                           ;	XINST = 0x0, unprogrammed default
   240                           ;	Background Debugger Enable bit
   241                           ;	DEBUG = 0x1, unprogrammed default
   242   300006                     	org	3145734
   243   300006  85                 	db	133
   244                           
   245                           ; Padding undefined space
   246   300007                     	org	3145735
   247   300007  FF                 	db	255
   248                           
   249                           ;Config register CONFIG5L @ 0x300008
   250                           ;	unspecified, using default values
   251                           ;	Code Protection bit
   252                           ;	CP0 = 0x1, unprogrammed default
   253                           ;	Code Protection bit
   254                           ;	CP1 = 0x1, unprogrammed default
   255                           ;	Code Protection bit
   256                           ;	CP2 = 0x1, unprogrammed default
   257                           ;	Code Protection bit
   258                           ;	CP3 = 0x1, unprogrammed default
   259   300008                     	org	3145736
   260   300008  0F                 	db	15
   261                           
   262                           ;Config register CONFIG5H @ 0x300009
   263                           ;	unspecified, using default values
   264                           ;	Boot Block Code Protection bit
   265                           ;	CPB = 0x1, unprogrammed default
   266                           ;	Data EEPROM Code Protection bit
   267                           ;	CPD = 0x1, unprogrammed default
   268   300009                     	org	3145737
   269   300009  C0                 	db	192
   270                           
   271                           ;Config register CONFIG6L @ 0x30000A
   272                           ;	unspecified, using default values
   273                           ;	Write Protection bit
   274                           ;	WRT0 = 0x1, unprogrammed default
   275                           ;	Write Protection bit
   276                           ;	WRT1 = 0x1, unprogrammed default
   277                           ;	Write Protection bit
   278                           ;	WRT2 = 0x1, unprogrammed default
   279                           ;	Write Protection bit
   280                           ;	WRT3 = 0x1, unprogrammed default
   281   30000A                     	org	3145738
   282   30000A  0F                 	db	15
   283                           
   284                           ;Config register CONFIG6H @ 0x30000B
   285                           ;	unspecified, using default values
   286                           ;	Configuration Register Write Protection bit
   287                           ;	WRTC = 0x1, unprogrammed default
   288                           ;	Boot Block Write Protection bit
   289                           ;	WRTB = 0x1, unprogrammed default
   290                           ;	Data EEPROM Write Protection bit
   291                           ;	WRTD = 0x1, unprogrammed default
   292   30000B                     	org	3145739
   293   30000B  E0                 	db	224
   294                           
   295                           ;Config register CONFIG7L @ 0x30000C
   296                           ;	unspecified, using default values
   297                           ;	Table Read Protection bit
   298                           ;	EBTR0 = 0x1, unprogrammed default
   299                           ;	Table Read Protection bit
   300                           ;	EBTR1 = 0x1, unprogrammed default
   301                           ;	Table Read Protection bit
   302                           ;	EBTR2 = 0x1, unprogrammed default
   303                           ;	Table Read Protection bit
   304                           ;	EBTR3 = 0x1, unprogrammed default
   305   30000C                     	org	3145740
   306   30000C  0F                 	db	15
   307                           
   308                           ;Config register CONFIG7H @ 0x30000D
   309                           ;	unspecified, using default values
   310                           ;	Boot Block Table Read Protection bit
   311                           ;	EBTRB = 0x1, unprogrammed default
   312   30000D                     	org	3145741
   313   30000D  40                 	db	64
   314                           tosu	equ	0xFFF
   315                           tosh	equ	0xFFE
   316                           tosl	equ	0xFFD
   317                           stkptr	equ	0xFFC
   318                           pclatu	equ	0xFFB
   319                           pclath	equ	0xFFA
   320                           pcl	equ	0xFF9
   321                           tblptru	equ	0xFF8
   322                           tblptrh	equ	0xFF7
   323                           tblptrl	equ	0xFF6
   324                           tablat	equ	0xFF5
   325                           prodh	equ	0xFF4
   326                           prodl	equ	0xFF3
   327                           indf0	equ	0xFEF
   328                           postinc0	equ	0xFEE
   329                           postdec0	equ	0xFED
   330                           preinc0	equ	0xFEC
   331                           plusw0	equ	0xFEB
   332                           fsr0h	equ	0xFEA
   333                           fsr0l	equ	0xFE9
   334                           wreg	equ	0xFE8
   335                           indf1	equ	0xFE7
   336                           postinc1	equ	0xFE6
   337                           postdec1	equ	0xFE5
   338                           preinc1	equ	0xFE4
   339                           plusw1	equ	0xFE3
   340                           fsr1h	equ	0xFE2
   341                           fsr1l	equ	0xFE1
   342                           bsr	equ	0xFE0
   343                           indf2	equ	0xFDF
   344                           postinc2	equ	0xFDE
   345                           postdec2	equ	0xFDD
   346                           preinc2	equ	0xFDC
   347                           plusw2	equ	0xFDB
   348                           fsr2h	equ	0xFDA
   349                           fsr2l	equ	0xFD9
   350                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      2       2
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0      13
                                              0 COMRAM     2     2      0
                       _multi_signed
 ---------------------------------------------------------------------------------
 (1) _multi_signed                                         2     0      2      12
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _multi_signed

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      2       2       1        1.6%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBIGSFR           80      0       0      16        0.0%
ABS                  0      0       0      17        0.0%
BIGRAM             5FF      0       0      18        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.45 build 20230818022343 
Symbol Table                                                                                   Thu Oct 19 16:02:21 2023

                      l7 06BA                        l8 06BA                      l688 06A8  
                   _main 06A8                     start 0000             ___param_bank 0000  
                  ?_main 0001          __initialization 06C2             __end_of_main 06C2  
                 ??_main 0001            __activetblptr 0000                   isa$std 0001  
           __mediumconst 0000               __accesstop 0080  __end_of__initialization 06C2  
          ___rparam_used 0001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000             __psmallconst 0600                  __pcinit 06C2  
                __ramtop 0600                  __ptext0 06A8     end_of_initialization 06C2  
          ?_multi_signed 0001               main@result 0001           ??_multi_signed 0001  
    start_initialization 06C2              __smallconst 0600           _multi_signed$1 0001  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 0000  
           _multi_signed 065C  
