{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@83:93@HdlIdDef", "reg [2:0] next_state = STATE_RESET;\n\nreg [NUM_LANES-1:0] cgs_rst = {NUM_LANES{1'b1}};\nreg [NUM_LANES-1:0] ifs_rst = {NUM_LANES{1'b1}};\nreg [NUM_LINKS-1:0] sync_n = {NUM_LINKS{1'b1}};\nreg en_align = 1'b0;\nreg state_good = 1'b0;\n\nreg [7:0] good_counter = 'h00;\n\nwire [7:0] good_cnt_limit_s;\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@86:96", "reg [NUM_LANES-1:0] ifs_rst = {NUM_LANES{1'b1}};\nreg [NUM_LINKS-1:0] sync_n = {NUM_LINKS{1'b1}};\nreg en_align = 1'b0;\nreg state_good = 1'b0;\n\nreg [7:0] good_counter = 'h00;\n\nwire [7:0] good_cnt_limit_s;\nwire       good_cnt_limit_reached_s;\nwire       goto_next_state_s;\n\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@82:92", "reg [2:0] state = STATE_RESET;\nreg [2:0] next_state = STATE_RESET;\n\nreg [NUM_LANES-1:0] cgs_rst = {NUM_LANES{1'b1}};\nreg [NUM_LANES-1:0] ifs_rst = {NUM_LANES{1'b1}};\nreg [NUM_LINKS-1:0] sync_n = {NUM_LINKS{1'b1}};\nreg en_align = 1'b0;\nreg state_good = 1'b0;\n\nreg [7:0] good_counter = 'h00;\n\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@80:90", "localparam STATE_SYNCHRONIZED = 3;\n\nreg [2:0] state = STATE_RESET;\nreg [2:0] next_state = STATE_RESET;\n\nreg [NUM_LANES-1:0] cgs_rst = {NUM_LANES{1'b1}};\nreg [NUM_LANES-1:0] ifs_rst = {NUM_LANES{1'b1}};\nreg [NUM_LINKS-1:0] sync_n = {NUM_LINKS{1'b1}};\nreg en_align = 1'b0;\nreg state_good = 1'b0;\n\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@81:91", "\nreg [2:0] state = STATE_RESET;\nreg [2:0] next_state = STATE_RESET;\n\nreg [NUM_LANES-1:0] cgs_rst = {NUM_LANES{1'b1}};\nreg [NUM_LANES-1:0] ifs_rst = {NUM_LANES{1'b1}};\nreg [NUM_LINKS-1:0] sync_n = {NUM_LINKS{1'b1}};\nreg en_align = 1'b0;\nreg state_good = 1'b0;\n\nreg [7:0] good_counter = 'h00;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@84:94", "\nreg [NUM_LANES-1:0] cgs_rst = {NUM_LANES{1'b1}};\nreg [NUM_LANES-1:0] ifs_rst = {NUM_LANES{1'b1}};\nreg [NUM_LINKS-1:0] sync_n = {NUM_LINKS{1'b1}};\nreg en_align = 1'b0;\nreg state_good = 1'b0;\n\nreg [7:0] good_counter = 'h00;\n\nwire [7:0] good_cnt_limit_s;\nwire       good_cnt_limit_reached_s;\n"]], "Diff Content": {"Delete": [[88, "reg en_align = 1'b0;\n"]], "Add": []}}