

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_volta_islip.icnt # Interconnection network config file
-inct_in_buffer_limit                   64 # in_buffer_limit
-inct_out_buffer_limit                   64 # out_buffer_limit
-inct_subnets                           2 # subnets
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-l1_latency                            28 # L1 Hit Latency
-smem_latency                          19 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      16 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-adaptive_volta_cache_config                    1 # adaptive_volta_cache_config
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-mem_unit_ports                         4 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-sub_core_model                         1 # Sub Core Volta/Pascal model (default = off)
-enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-perf_sim_memcpy                        1 # Fill the L2 cache on memcpy
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:L,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dual_bus_interface                     1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-Seperate_Write_Queue_Enable                    0 # Seperate_Write_Queue_Enable
-Write_Queue_Size                32:28:16 # Write_Queue_Size
-Elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx1080Ti_to_volta.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1455.0:1455.0:1455.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1455000000.000000:1455000000.000000:1455000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000068728522337:0.00000000068728522337:0.00000000068728522337:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 16
GPGPU-Sim uArch:    0   1   2   3   4   5   6   7
GPGPU-Sim uArch:    8   9  10  11  12  13  14  15
GPGPU-Sim uArch:   16  17  18  19  20  21  22  23
GPGPU-Sim uArch:   24  25  26  27  28  29  30  31
GPGPU-Sim uArch:   32  33  34  35  36  37  38  39
GPGPU-Sim uArch:   40  41  42  43  44  45  46  47
GPGPU-Sim uArch:   48  49  50  51  52  53  54  55
GPGPU-Sim uArch:   56  57  58  59  60  61  62  63
GPGPU-Sim uArch:   64  65  66  67  68  69  70  71
GPGPU-Sim uArch:   72  73  74  75  76  77  78  79
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 16
GPGPU-Sim uArch:    0   1   2   3   4   5   6   7
GPGPU-Sim uArch:    8   9  10  11  12  13  14  15
GPGPU-Sim uArch:   16  17  18  19  20  21  22  23
GPGPU-Sim uArch:   24  25  26  27  28  29  30  31
GPGPU-Sim uArch:   32  33  34  35  36  37  38  39
GPGPU-Sim uArch:   40  41  42  43  44  45  46  47
GPGPU-Sim uArch:   48  49  50  51  52  53  54  55
GPGPU-Sim uArch:   56  57  58  59  60  61  62  63
GPGPU-Sim uArch:   64  65  66  67  68  69  70  71
GPGPU-Sim uArch:   72  73  74  75  76  77  78  79
acfad532b36bf3d6bee3aca2b2068a7d  /home/seongguk/rodinia_3.1_dev/bin/linux/cuda/backprop
Extracting PTX file and ptxas options    1: backprop.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/seongguk/rodinia_3.1_dev/bin/linux/cuda/backprop
self exe links to: /home/seongguk/rodinia_3.1_dev/bin/linux/cuda/backprop
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/seongguk/rodinia_3.1_dev/bin/linux/cuda/backprop
Running md5sum using "md5sum /home/seongguk/rodinia_3.1_dev/bin/linux/cuda/backprop "
self exe links to: /home/seongguk/rodinia_3.1_dev/bin/linux/cuda/backprop
Extracting specific PTX file named backprop.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x402350, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing backprop.1.sm_30.ptx
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17647_34_non_const_input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17648_34_non_const_weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file backprop.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from backprop.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=21, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=14, lmem=0, smem=1088, cmem=360
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x402270, fat_cubin_handle = 1
Random number generator seed: 7
Input layer size : 65536
Starting training kernel
Performing GPU computation
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe866dfdf8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe866dfdf0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe866dfde8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe866dfde0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe866dfddc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe866dfdd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x402270 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (backprop.1.sm_30.ptx:48) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x098 (backprop.1.sm_30.ptx:57) cvta.to.global.u64 %rd1, %rd4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x150 (backprop.1.sm_30.ptx:80) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (backprop.1.sm_30.ptx:115) setp.eq.s32%p1, %r4, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1a0 (backprop.1.sm_30.ptx:93) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200 (backprop.1.sm_30.ptx:108) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x220 (backprop.1.sm_30.ptx:112) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (backprop.1.sm_30.ptx:115) setp.eq.s32%p1, %r4, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x248 (backprop.1.sm_30.ptx:119) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x290 (backprop.1.sm_30.ptx:132) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x250 (backprop.1.sm_30.ptx:120) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x258 (backprop.1.sm_30.ptx:123) cvta.to.global.u64 %rd10, %rd5;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,4096,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 112KB
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 71569
gpu_sim_insn = 104923136
gpu_ipc =    1466.0416
gpu_tot_sim_cycle = 71569
gpu_tot_sim_insn = 104923136
gpu_tot_ipc =    1466.0416
gpu_tot_issued_cta = 4096
gpu_occupancy = 98.9414% 
gpu_tot_occupancy = 98.9414% 
max_total_param_size = 0
gpu_stall_dramfull = 314
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.9168
partiton_level_parallism_total  =       4.9168
partiton_level_parallism_util =       7.7113
partiton_level_parallism_util_total  =       7.7113
L2_BW  =     229.3215 GB/Sec
L2_BW_total  =     229.3215 GB/Sec
gpu_total_sim_rate=252826

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2203648
	L1I_total_cache_misses = 8960
	L1I_total_cache_miss_rate = 0.0041
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 40170
L1D_cache:
	L1D_cache_core[0]: Access = 25088, Miss = 16143, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 367
	L1D_cache_core[1]: Access = 25088, Miss = 16145, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 329
	L1D_cache_core[2]: Access = 25088, Miss = 16151, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 108
	L1D_cache_core[3]: Access = 25088, Miss = 16152, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 376
	L1D_cache_core[4]: Access = 25088, Miss = 16148, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 112
	L1D_cache_core[5]: Access = 25088, Miss = 16147, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 381
	L1D_cache_core[6]: Access = 25088, Miss = 16147, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 133
	L1D_cache_core[7]: Access = 25088, Miss = 16145, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 203
	L1D_cache_core[8]: Access = 25088, Miss = 16150, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[9]: Access = 25088, Miss = 16145, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 59
	L1D_cache_core[10]: Access = 25088, Miss = 16145, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 262
	L1D_cache_core[11]: Access = 25088, Miss = 16141, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 252
	L1D_cache_core[12]: Access = 25088, Miss = 16146, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 237
	L1D_cache_core[13]: Access = 25088, Miss = 16146, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 159
	L1D_cache_core[14]: Access = 25088, Miss = 16145, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 206
	L1D_cache_core[15]: Access = 25088, Miss = 16147, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 214
	L1D_total_cache_accesses = 401408
	L1D_total_cache_misses = 258343
	L1D_total_cache_miss_rate = 0.6436
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3686
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 131072
	L1C_total_cache_misses = 2048
	L1C_total_cache_miss_rate = 0.0156
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 31516
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3686
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97440
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 129024
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2048
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 31516
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 143065
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 51148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2395
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2194688
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8960
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40170
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 204800
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 131072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2203648

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3686
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 31516
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 40170
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2384, 1856, 2032, 1856, 2208, 1856, 2032, 1856, 2384, 1856, 2032, 1856, 2208, 1856, 2032, 1856, 2384, 1856, 2032, 1856, 2208, 1856, 2032, 1856, 2384, 1856, 2032, 1856, 2208, 1856, 2032, 1856, 2384, 1856, 2032, 1856, 2208, 1856, 2032, 1856, 2384, 1856, 2032, 1856, 2208, 1856, 2032, 1856, 2384, 1856, 2032, 1856, 2208, 1856, 2032, 1856, 2384, 1856, 2032, 1856, 2208, 1856, 2032, 1856, 
gpgpu_n_tot_thrd_icount = 131727360
gpgpu_n_tot_w_icount = 4116480
gpgpu_n_stall_shd_mem = 302881
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 155058
gpgpu_n_mem_write_global = 196608
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 32
gpgpu_n_load_insn  = 1114112
gpgpu_n_store_insn = 1114112
gpgpu_n_shmem_insn = 8323072
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4194304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 31516
gpgpu_stall_shd_mem[c_mem][resource_stall] = 31516
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1029
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 270336
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:315053	W0_Idle:761305	W0_Scoreboard:3945086	W1:0	W2:425984	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:675840	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3014656
single_issue_nums: WS0:1175552	WS1:950272	WS2:1040384	WS3:950272	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 256 {8:32,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1240464 {8:155058,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7864320 {40:196608,}
traffic_breakdown_coretomem[INST_ACC_R] = 1536 {8:192,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2560 {40:64,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6202320 {40:155058,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572864 {8:196608,}
traffic_breakdown_memtocore[INST_ACC_R] = 30720 {40:768,}
maxmflatency = 683 
max_icnt2mem_latency = 459 
maxmrqlatency = 45 
max_icnt2sh_latency = 230 
averagemflatency = 185 
avg_icnt2mem_latency = 56 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 7 
mrq_lat_table:4 	6 	3 	0 	9 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	322643 	28468 	619 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	105 	23488 	120836 	112284 	66656 	23539 	4982 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	342982 	6808 	1396 	391 	57 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	106 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       784         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2190         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3604         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 26/5 = 5.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 26
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      13722    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      14773    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      14341    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        351       300       295       294       329       405       517       493       537       538       444       440       362       420       314       325
dram[1]:        380       299       305       301       464       411       663       492       683       536       441       409       369       378       321       330
dram[2]:        360       312       310       300       322       417       571       528       522       548       455       363       375       398       329       332
dram[3]:        293       316       313       283       327       380       539       486       496       540       450       370       379       406       337       296
dram[4]:        312       348       253       294       360       384       525       489       496       543       418       373       381       416       336       298
dram[5]:        338       316       253       297       362       412       540       497       499       496       392       420       386       415       277       304
dram[6]:        288       300       243       294       356       460       545       476       540       489       394       378       388       411       262       310
dram[7]:        359       314       245       256       326       473       540       481       540       466       413       398       351       416       270       304
dram[8]:        354       326       262       257       328       521       536       488       537       486       422       407       290       420       268       270
dram[9]:        292       325       261       260       382       402       524       510       518       493       427       415       297       417       291       336
dram[10]:        330       276       246       287       379       410       537       514       515       489       426       397       305       320       296       333
dram[11]:        325       310       258       279       350       403       546       513       542       490       430       376       329       347       299       311
dram[12]:        296       327       262       258       382       481       517       490       538       489       432       386       336       352       334       323
dram[13]:        311       276       281       268       387       409       520       528       529       501       396       389       348       325       339       333
dram[14]:        323       326       314       286       409       432       522       535       520       496       386       434       357       308       341       333
dram[15]:        330       271       329       284       316       420       533       530       517       496       384       426       356       314       346       328
dram[16]:        306       282       341       277       334       388       530       529       523       494       398       432       313       317       355       267
dram[17]:        281       285       347       284       395       395       531       536       525       491       433       438       358       356       353       281
dram[18]:        291       285       329       289       395       405       534       535       487       486       430       437       323       362       332       284
dram[19]:        298       280       284       286       374       409       530       505       539       490       419       356       358       372       339       281
dram[20]:        250       291       304       245       354       417       531       476       550       482       446       373       362       376       356       269
dram[21]:        285       299       321       250       406       445       473       485       556       493       451       380       364       430       360       270
dram[22]:        263       307       320       254       423       446       463       528       554       498       453       415       365       425       331       311
dram[23]:        272       320       326       260       367       449       482       534       521       502       455       392       351       403       332       314
dram[24]:        287       334       332       271       387       497       543       525       520       505       449       371       350       422       336       314
dram[25]:        295       346       335       254       394       498       545       531       513       520       352       373       345       423       338       276
dram[26]:        289       349       332       270       388       390       533       522       512       496       427       382       365       384       287       271
dram[27]:        264       277       308       257       379       409       546       496       516       503       431       390       372       379       293       274
dram[28]:        317       261       301       244       365       418       526       501       480       508       436       384       359       379       298       295
dram[29]:        314       265       250       251       380       380       512       508       484       512       440       403       294       377       293       263
dram[30]:        273       272       277       253       390       394       536       528       484       540       439       420       320       426       311       292
dram[31]:        290       276       287       293       403       408       522       519       486       538       438       426       325       352       316       292
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41810 n_nop=41795 n_act=3 n_pre=2 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002392
n_activity=144 dram_eff=0.06944
bk0: 10a 41743i bk1: 0a 41810i bk2: 0a 41810i bk3: 0a 41810i bk4: 0a 41810i bk5: 0a 41810i bk6: 0a 41810i bk7: 0a 41810i bk8: 0a 41810i bk9: 0a 41810i bk10: 0a 41810i bk11: 0a 41810i bk12: 0a 41810i bk13: 0a 41810i bk14: 0a 41810i bk15: 0a 41810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000239 
total_CMD = 41810 
util_bw = 10 
Wasted_Col = 43 
Wasted_Row = 24 
Idle = 41733 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41810 
n_nop = 41795 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 2 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 10 
Row_Bus_Util =  0.000120 
CoL_Bus_Util = 0.000239 
Either_Row_CoL_Bus_Util = 0.000359 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00322889
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41810 n_nop=41801 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001913
n_activity=59 dram_eff=0.1356
bk0: 8a 41792i bk1: 0a 41810i bk2: 0a 41810i bk3: 0a 41810i bk4: 0a 41810i bk5: 0a 41810i bk6: 0a 41810i bk7: 0a 41810i bk8: 0a 41810i bk9: 0a 41810i bk10: 0a 41810i bk11: 0a 41810i bk12: 0a 41810i bk13: 0a 41810i bk14: 0a 41810i bk15: 0a 41810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 41810 
util_bw = 8 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 41784 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41810 
n_nop = 41801 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000215 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00100454
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41810 n_nop=41801 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001913
n_activity=59 dram_eff=0.1356
bk0: 8a 41792i bk1: 0a 41810i bk2: 0a 41810i bk3: 0a 41810i bk4: 0a 41810i bk5: 0a 41810i bk6: 0a 41810i bk7: 0a 41810i bk8: 0a 41810i bk9: 0a 41810i bk10: 0a 41810i bk11: 0a 41810i bk12: 0a 41810i bk13: 0a 41810i bk14: 0a 41810i bk15: 0a 41810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 41810 
util_bw = 8 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 41784 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41810 
n_nop = 41801 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000215 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00100454
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41810 n_nop=41810 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41810i bk1: 0a 41810i bk2: 0a 41810i bk3: 0a 41810i bk4: 0a 41810i bk5: 0a 41810i bk6: 0a 41810i bk7: 0a 41810i bk8: 0a 41810i bk9: 0a 41810i bk10: 0a 41810i bk11: 0a 41810i bk12: 0a 41810i bk13: 0a 41810i bk14: 0a 41810i bk15: 0a 41810i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41810 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41810 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41810 
n_nop = 41810 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41810 n_nop=41810 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41810i bk1: 0a 41810i bk2: 0a 41810i bk3: 0a 41810i bk4: 0a 41810i bk5: 0a 41810i bk6: 0a 41810i bk7: 0a 41810i bk8: 0a 41810i bk9: 0a 41810i bk10: 0a 41810i bk11: 0a 41810i bk12: 0a 41810i bk13: 0a 41810i bk14: 0a 41810i bk15: 0a 41810i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41810 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41810 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41810 
n_nop = 41810 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41810 n_nop=41810 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41810i bk1: 0a 41810i bk2: 0a 41810i bk3: 0a 41810i bk4: 0a 41810i bk5: 0a 41810i bk6: 0a 41810i bk7: 0a 41810i bk8: 0a 41810i bk9: 0a 41810i bk10: 0a 41810i bk11: 0a 41810i bk12: 0a 41810i bk13: 0a 41810i bk14: 0a 41810i bk15: 0a 41810i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41810 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41810 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41810 
n_nop = 41810 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41810 n_nop=41810 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41810i bk1: 0a 41810i bk2: 0a 41810i bk3: 0a 41810i bk4: 0a 41810i bk5: 0a 41810i bk6: 0a 41810i bk7: 0a 41810i bk8: 0a 41810i bk9: 0a 41810i bk10: 0a 41810i bk11: 0a 41810i bk12: 0a 41810i bk13: 0a 41810i bk14: 0a 41810i bk15: 0a 41810i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41810 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41810 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41810 
n_nop = 41810 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41810 n_nop=41810 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41810i bk1: 0a 41810i bk2: 0a 41810i bk3: 0a 41810i bk4: 0a 41810i bk5: 0a 41810i bk6: 0a 41810i bk7: 0a 41810i bk8: 0a 41810i bk9: 0a 41810i bk10: 0a 41810i bk11: 0a 41810i bk12: 0a 41810i bk13: 0a 41810i bk14: 0a 41810i bk15: 0a 41810i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41810 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41810 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41810 
n_nop = 41810 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41810 n_nop=41810 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41810i bk1: 0a 41810i bk2: 0a 41810i bk3: 0a 41810i bk4: 0a 41810i bk5: 0a 41810i bk6: 0a 41810i bk7: 0a 41810i bk8: 0a 41810i bk9: 0a 41810i bk10: 0a 41810i bk11: 0a 41810i bk12: 0a 41810i bk13: 0a 41810i bk14: 0a 41810i bk15: 0a 41810i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41810 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41810 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41810 
n_nop = 41810 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41810 n_nop=41810 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41810i bk1: 0a 41810i bk2: 0a 41810i bk3: 0a 41810i bk4: 0a 41810i bk5: 0a 41810i bk6: 0a 41810i bk7: 0a 41810i bk8: 0a 41810i bk9: 0a 41810i bk10: 0a 41810i bk11: 0a 41810i bk12: 0a 41810i bk13: 0a 41810i bk14: 0a 41810i bk15: 0a 41810i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41810 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41810 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41810 
n_nop = 41810 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41810 n_nop=41810 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41810i bk1: 0a 41810i bk2: 0a 41810i bk3: 0a 41810i bk4: 0a 41810i bk5: 0a 41810i bk6: 0a 41810i bk7: 0a 41810i bk8: 0a 41810i bk9: 0a 41810i bk10: 0a 41810i bk11: 0a 41810i bk12: 0a 41810i bk13: 0a 41810i bk14: 0a 41810i bk15: 0a 41810i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41810 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41810 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41810 
n_nop = 41810 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41810 n_nop=41810 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41810i bk1: 0a 41810i bk2: 0a 41810i bk3: 0a 41810i bk4: 0a 41810i bk5: 0a 41810i bk6: 0a 41810i bk7: 0a 41810i bk8: 0a 41810i bk9: 0a 41810i bk10: 0a 41810i bk11: 0a 41810i bk12: 0a 41810i bk13: 0a 41810i bk14: 0a 41810i bk15: 0a 41810i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41810 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41810 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41810 
n_nop = 41810 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41810 n_nop=41810 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41810i bk1: 0a 41810i bk2: 0a 41810i bk3: 0a 41810i bk4: 0a 41810i bk5: 0a 41810i bk6: 0a 41810i bk7: 0a 41810i bk8: 0a 41810i bk9: 0a 41810i bk10: 0a 41810i bk11: 0a 41810i bk12: 0a 41810i bk13: 0a 41810i bk14: 0a 41810i bk15: 0a 41810i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41810 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41810 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41810 
n_nop = 41810 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41810 n_nop=41810 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41810i bk1: 0a 41810i bk2: 0a 41810i bk3: 0a 41810i bk4: 0a 41810i bk5: 0a 41810i bk6: 0a 41810i bk7: 0a 41810i bk8: 0a 41810i bk9: 0a 41810i bk10: 0a 41810i bk11: 0a 41810i bk12: 0a 41810i bk13: 0a 41810i bk14: 0a 41810i bk15: 0a 41810i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41810 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41810 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41810 
n_nop = 41810 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41810 n_nop=41810 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41810i bk1: 0a 41810i bk2: 0a 41810i bk3: 0a 41810i bk4: 0a 41810i bk5: 0a 41810i bk6: 0a 41810i bk7: 0a 41810i bk8: 0a 41810i bk9: 0a 41810i bk10: 0a 41810i bk11: 0a 41810i bk12: 0a 41810i bk13: 0a 41810i bk14: 0a 41810i bk15: 0a 41810i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41810 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41810 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41810 
n_nop = 41810 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41810 n_nop=41810 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41810i bk1: 0a 41810i bk2: 0a 41810i bk3: 0a 41810i bk4: 0a 41810i bk5: 0a 41810i bk6: 0a 41810i bk7: 0a 41810i bk8: 0a 41810i bk9: 0a 41810i bk10: 0a 41810i bk11: 0a 41810i bk12: 0a 41810i bk13: 0a 41810i bk14: 0a 41810i bk15: 0a 41810i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41810 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41810 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41810 
n_nop = 41810 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41810 n_nop=41810 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41810i bk1: 0a 41810i bk2: 0a 41810i bk3: 0a 41810i bk4: 0a 41810i bk5: 0a 41810i bk6: 0a 41810i bk7: 0a 41810i bk8: 0a 41810i bk9: 0a 41810i bk10: 0a 41810i bk11: 0a 41810i bk12: 0a 41810i bk13: 0a 41810i bk14: 0a 41810i bk15: 0a 41810i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41810 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41810 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41810 
n_nop = 41810 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41810 n_nop=41810 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41810i bk1: 0a 41810i bk2: 0a 41810i bk3: 0a 41810i bk4: 0a 41810i bk5: 0a 41810i bk6: 0a 41810i bk7: 0a 41810i bk8: 0a 41810i bk9: 0a 41810i bk10: 0a 41810i bk11: 0a 41810i bk12: 0a 41810i bk13: 0a 41810i bk14: 0a 41810i bk15: 0a 41810i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41810 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41810 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41810 
n_nop = 41810 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41810 n_nop=41810 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41810i bk1: 0a 41810i bk2: 0a 41810i bk3: 0a 41810i bk4: 0a 41810i bk5: 0a 41810i bk6: 0a 41810i bk7: 0a 41810i bk8: 0a 41810i bk9: 0a 41810i bk10: 0a 41810i bk11: 0a 41810i bk12: 0a 41810i bk13: 0a 41810i bk14: 0a 41810i bk15: 0a 41810i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41810 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41810 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41810 
n_nop = 41810 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41810 n_nop=41810 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41810i bk1: 0a 41810i bk2: 0a 41810i bk3: 0a 41810i bk4: 0a 41810i bk5: 0a 41810i bk6: 0a 41810i bk7: 0a 41810i bk8: 0a 41810i bk9: 0a 41810i bk10: 0a 41810i bk11: 0a 41810i bk12: 0a 41810i bk13: 0a 41810i bk14: 0a 41810i bk15: 0a 41810i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41810 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41810 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41810 
n_nop = 41810 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41810 n_nop=41810 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41810i bk1: 0a 41810i bk2: 0a 41810i bk3: 0a 41810i bk4: 0a 41810i bk5: 0a 41810i bk6: 0a 41810i bk7: 0a 41810i bk8: 0a 41810i bk9: 0a 41810i bk10: 0a 41810i bk11: 0a 41810i bk12: 0a 41810i bk13: 0a 41810i bk14: 0a 41810i bk15: 0a 41810i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41810 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41810 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41810 
n_nop = 41810 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41810 n_nop=41810 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41810i bk1: 0a 41810i bk2: 0a 41810i bk3: 0a 41810i bk4: 0a 41810i bk5: 0a 41810i bk6: 0a 41810i bk7: 0a 41810i bk8: 0a 41810i bk9: 0a 41810i bk10: 0a 41810i bk11: 0a 41810i bk12: 0a 41810i bk13: 0a 41810i bk14: 0a 41810i bk15: 0a 41810i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41810 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41810 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41810 
n_nop = 41810 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41810 n_nop=41810 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41810i bk1: 0a 41810i bk2: 0a 41810i bk3: 0a 41810i bk4: 0a 41810i bk5: 0a 41810i bk6: 0a 41810i bk7: 0a 41810i bk8: 0a 41810i bk9: 0a 41810i bk10: 0a 41810i bk11: 0a 41810i bk12: 0a 41810i bk13: 0a 41810i bk14: 0a 41810i bk15: 0a 41810i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41810 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41810 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41810 
n_nop = 41810 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41810 n_nop=41810 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41810i bk1: 0a 41810i bk2: 0a 41810i bk3: 0a 41810i bk4: 0a 41810i bk5: 0a 41810i bk6: 0a 41810i bk7: 0a 41810i bk8: 0a 41810i bk9: 0a 41810i bk10: 0a 41810i bk11: 0a 41810i bk12: 0a 41810i bk13: 0a 41810i bk14: 0a 41810i bk15: 0a 41810i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41810 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41810 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41810 
n_nop = 41810 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41810 n_nop=41810 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41810i bk1: 0a 41810i bk2: 0a 41810i bk3: 0a 41810i bk4: 0a 41810i bk5: 0a 41810i bk6: 0a 41810i bk7: 0a 41810i bk8: 0a 41810i bk9: 0a 41810i bk10: 0a 41810i bk11: 0a 41810i bk12: 0a 41810i bk13: 0a 41810i bk14: 0a 41810i bk15: 0a 41810i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41810 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41810 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41810 
n_nop = 41810 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41810 n_nop=41810 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41810i bk1: 0a 41810i bk2: 0a 41810i bk3: 0a 41810i bk4: 0a 41810i bk5: 0a 41810i bk6: 0a 41810i bk7: 0a 41810i bk8: 0a 41810i bk9: 0a 41810i bk10: 0a 41810i bk11: 0a 41810i bk12: 0a 41810i bk13: 0a 41810i bk14: 0a 41810i bk15: 0a 41810i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41810 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41810 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41810 
n_nop = 41810 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41810 n_nop=41810 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41810i bk1: 0a 41810i bk2: 0a 41810i bk3: 0a 41810i bk4: 0a 41810i bk5: 0a 41810i bk6: 0a 41810i bk7: 0a 41810i bk8: 0a 41810i bk9: 0a 41810i bk10: 0a 41810i bk11: 0a 41810i bk12: 0a 41810i bk13: 0a 41810i bk14: 0a 41810i bk15: 0a 41810i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41810 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41810 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41810 
n_nop = 41810 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41810 n_nop=41810 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41810i bk1: 0a 41810i bk2: 0a 41810i bk3: 0a 41810i bk4: 0a 41810i bk5: 0a 41810i bk6: 0a 41810i bk7: 0a 41810i bk8: 0a 41810i bk9: 0a 41810i bk10: 0a 41810i bk11: 0a 41810i bk12: 0a 41810i bk13: 0a 41810i bk14: 0a 41810i bk15: 0a 41810i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41810 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41810 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41810 
n_nop = 41810 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41810 n_nop=41810 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41810i bk1: 0a 41810i bk2: 0a 41810i bk3: 0a 41810i bk4: 0a 41810i bk5: 0a 41810i bk6: 0a 41810i bk7: 0a 41810i bk8: 0a 41810i bk9: 0a 41810i bk10: 0a 41810i bk11: 0a 41810i bk12: 0a 41810i bk13: 0a 41810i bk14: 0a 41810i bk15: 0a 41810i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41810 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41810 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41810 
n_nop = 41810 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41810 n_nop=41810 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41810i bk1: 0a 41810i bk2: 0a 41810i bk3: 0a 41810i bk4: 0a 41810i bk5: 0a 41810i bk6: 0a 41810i bk7: 0a 41810i bk8: 0a 41810i bk9: 0a 41810i bk10: 0a 41810i bk11: 0a 41810i bk12: 0a 41810i bk13: 0a 41810i bk14: 0a 41810i bk15: 0a 41810i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41810 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41810 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41810 
n_nop = 41810 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41810 n_nop=41810 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41810i bk1: 0a 41810i bk2: 0a 41810i bk3: 0a 41810i bk4: 0a 41810i bk5: 0a 41810i bk6: 0a 41810i bk7: 0a 41810i bk8: 0a 41810i bk9: 0a 41810i bk10: 0a 41810i bk11: 0a 41810i bk12: 0a 41810i bk13: 0a 41810i bk14: 0a 41810i bk15: 0a 41810i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41810 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41810 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41810 
n_nop = 41810 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41810 n_nop=41810 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41810i bk1: 0a 41810i bk2: 0a 41810i bk3: 0a 41810i bk4: 0a 41810i bk5: 0a 41810i bk6: 0a 41810i bk7: 0a 41810i bk8: 0a 41810i bk9: 0a 41810i bk10: 0a 41810i bk11: 0a 41810i bk12: 0a 41810i bk13: 0a 41810i bk14: 0a 41810i bk15: 0a 41810i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41810 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41810 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41810 
n_nop = 41810 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5817, Miss = 522, Miss_rate = 0.090, Pending_hits = 30, Reservation_fails = 458
L2_cache_bank[1]: Access = 5492, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5754, Miss = 520, Miss_rate = 0.090, Pending_hits = 24, Reservation_fails = 251
L2_cache_bank[3]: Access = 5491, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 5756, Miss = 520, Miss_rate = 0.090, Pending_hits = 24, Reservation_fails = 189
L2_cache_bank[5]: Access = 5490, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5496, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 5497, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5496, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5494, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 5498, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5496, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5500, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 5493, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 5497, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5494, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 5495, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 5498, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5496, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 5492, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 5497, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5491, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5493, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 5498, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 5492, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 5495, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 5491, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 5496, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 5499, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 5494, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 5495, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 5493, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 5492, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 5492, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 5494, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 5491, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 5491, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 5494, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 5494, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 5491, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 5499, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 5500, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 5497, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 5496, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 5498, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 5496, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 5499, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 5494, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 5494, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 5496, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 5488, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 5493, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 5497, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 5497, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 5492, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 5497, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 5499, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 5495, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 5493, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 5499, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 5495, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 5493, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 5494, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 5482, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 352498
L2_total_cache_misses = 32794
L2_total_cache_miss_rate = 0.0930
L2_total_cache_pending_hits = 78
L2_total_cache_reservation_fails = 898
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 155058
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 162
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 163840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30720
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 672
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 72
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 736
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 155058
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 768
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 162
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 736
L2_cache_data_port_util = 0.070
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=352498
icnt_total_pkts_simt_to_mem=351890
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.0075
	minimum = 5
	maximum = 360
Network latency average = 11.592
	minimum = 5
	maximum = 228
Slowest packet = 31
Flit latency average = 11.592
	minimum = 5
	maximum = 228
Slowest flit = 39537
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.123026
	minimum = 0.0765974 (at node 79)
	maximum = 0.307452 (at node 11)
Accepted packet rate average = 0.123026
	minimum = 0.0765974 (at node 79)
	maximum = 0.307983 (at node 11)
Injected flit rate average = 0.123026
	minimum = 0.0765974 (at node 79)
	maximum = 0.307452 (at node 11)
Accepted flit rate average= 0.123026
	minimum = 0.0765974 (at node 79)
	maximum = 0.307983 (at node 11)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.0075 (1 samples)
	minimum = 5 (1 samples)
	maximum = 360 (1 samples)
Network latency average = 11.592 (1 samples)
	minimum = 5 (1 samples)
	maximum = 228 (1 samples)
Flit latency average = 11.592 (1 samples)
	minimum = 5 (1 samples)
	maximum = 228 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.123026 (1 samples)
	minimum = 0.0765974 (1 samples)
	maximum = 0.307452 (1 samples)
Accepted packet rate average = 0.123026 (1 samples)
	minimum = 0.0765974 (1 samples)
	maximum = 0.307983 (1 samples)
Injected flit rate average = 0.123026 (1 samples)
	minimum = 0.0765974 (1 samples)
	maximum = 0.307452 (1 samples)
Accepted flit rate average = 0.123026 (1 samples)
	minimum = 0.0765974 (1 samples)
	maximum = 0.307983 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 56 sec (416 sec)
gpgpu_simulation_rate = 252219 (inst/sec)
gpgpu_simulation_rate = 172 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe866dfdf8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe866dfdf4..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe866dfde8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe866dfdf0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe866dfde0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe866dfdd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x402350 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x438 (backprop.1.sm_30.ptx:204) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f8 (backprop.1.sm_30.ptx:231) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,4096,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 54192
gpu_sim_insn = 56623456
gpu_ipc =    1044.8674
gpu_tot_sim_cycle = 125761
gpu_tot_sim_insn = 161546592
gpu_tot_ipc =    1284.5524
gpu_tot_issued_cta = 8192
gpu_occupancy = 89.5408% 
gpu_tot_occupancy = 94.8978% 
max_total_param_size = 0
gpu_stall_dramfull = 804
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      11.7392
partiton_level_parallism_total  =       7.8567
partiton_level_parallism_util =      12.4233
partiton_level_parallism_util_total  =      10.2029
L2_BW  =     546.9073 GB/Sec
L2_BW_total  =     366.1732 GB/Sec
gpu_total_sim_rate=196289

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3121163
	L1I_total_cache_misses = 15104
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 97251
L1D_cache:
	L1D_cache_core[0]: Access = 92892, Miss = 41837, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 11029
	L1D_cache_core[1]: Access = 93160, Miss = 41943, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 13388
	L1D_cache_core[2]: Access = 93160, Miss = 41939, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 13422
	L1D_cache_core[3]: Access = 92624, Miss = 41740, Miss_rate = 0.451, Pending_hits = 0, Reservation_fails = 12890
	L1D_cache_core[4]: Access = 93964, Miss = 42243, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 11250
	L1D_cache_core[5]: Access = 95304, Miss = 42741, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 12151
	L1D_cache_core[6]: Access = 94232, Miss = 42357, Miss_rate = 0.449, Pending_hits = 0, Reservation_fails = 10449
	L1D_cache_core[7]: Access = 93160, Miss = 41945, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 11307
	L1D_cache_core[8]: Access = 93160, Miss = 41946, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 11330
	L1D_cache_core[9]: Access = 93964, Miss = 42251, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 13803
	L1D_cache_core[10]: Access = 95304, Miss = 42746, Miss_rate = 0.449, Pending_hits = 0, Reservation_fails = 9474
	L1D_cache_core[11]: Access = 92624, Miss = 41748, Miss_rate = 0.451, Pending_hits = 0, Reservation_fails = 11265
	L1D_cache_core[12]: Access = 93428, Miss = 42063, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 13313
	L1D_cache_core[13]: Access = 92624, Miss = 41764, Miss_rate = 0.451, Pending_hits = 0, Reservation_fails = 10256
	L1D_cache_core[14]: Access = 94232, Miss = 42340, Miss_rate = 0.449, Pending_hits = 0, Reservation_fails = 11873
	L1D_cache_core[15]: Access = 95325, Miss = 42743, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 11537
	L1D_total_cache_accesses = 1499157
	L1D_total_cache_misses = 674346
	L1D_total_cache_miss_rate = 0.4498
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 188737
	L1D_cache_data_port_util = 0.051
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 294912
	L1C_total_cache_misses = 2048
	L1C_total_cache_miss_rate = 0.0069
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 31516
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385626
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 315765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 55954
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 273472
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 292864
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2048
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 31516
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 439185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 72081
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 132783
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 13028
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3106059
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15104
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 97251
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 974863
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 294912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 524294
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3121163

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 55954
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 31516
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 132783
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 97251
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3248, 2720, 2896, 2720, 3072, 2720, 2896, 2720, 3248, 2720, 2896, 2720, 3072, 2720, 2896, 2720, 3248, 2720, 2896, 2720, 3072, 2720, 2896, 2720, 3248, 2720, 2896, 2720, 3072, 2720, 2896, 2720, 3248, 2720, 2896, 2720, 3072, 2720, 2896, 2720, 3248, 2720, 2896, 2720, 3072, 2720, 2896, 2720, 3194, 2666, 2842, 2666, 3018, 2666, 2842, 2666, 3248, 2720, 2896, 2720, 3072, 2720, 2896, 2720, 
gpgpu_n_tot_thrd_icount = 188351200
gpgpu_n_tot_w_icount = 5885975
gpgpu_n_stall_shd_mem = 1227551
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 463415
gpgpu_n_mem_write_global = 524294
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 32
gpgpu_n_load_insn  = 8454224
gpgpu_n_store_insn = 3211296
gpgpu_n_shmem_insn = 8323072
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9437184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 31516
gpgpu_stall_shd_mem[c_mem][resource_stall] = 31516
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 122869
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1073166
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:594501	W0_Idle:1099615	W0_Scoreboard:8455465	W1:0	W2:425984	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:675863	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4784128
single_issue_nums: WS0:1617943	WS1:1392640	WS2:1482752	WS3:1392640	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 256 {8:32,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3707320 {8:463415,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20971760 {40:524294,}
traffic_breakdown_coretomem[INST_ACC_R] = 2560 {8:320,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2560 {40:64,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18536600 {40:463415,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4194352 {8:524294,}
traffic_breakdown_memtocore[INST_ACC_R] = 51200 {40:1280,}
maxmflatency = 1417 
max_icnt2mem_latency = 1138 
maxmrqlatency = 562 
max_icnt2sh_latency = 621 
averagemflatency = 383 
avg_icnt2mem_latency = 145 
avg_mrq_latency = 39 
avg_icnt2sh_latency = 74 
mrq_lat_table:30025 	62483 	35977 	23474 	18210 	33210 	25094 	21849 	4128 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	375736 	333483 	275007 	3547 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	106 	33053 	173035 	179038 	187432 	220621 	173980 	20792 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	390028 	54178 	57144 	96927 	157711 	175470 	55740 	575 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	109 	76 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      8580      7726     12108     12194     13847     13642     11329     11373     12662     12785     13806     13731     12590     12596     14560     14509 
dram[1]:      8273      7745     12239     12164     13703     13644     11302     11296     12536     12772     13826     13729     12592     12632     14614     14511 
dram[2]:      8212      7539     12253     12204     13684     13638     11308     11265     12522     12782     13777     13737     12655     12686     14637     14667 
dram[3]:      8228      7482     12232     12630     13676     13540     11175     11265     11125     12698     13705     13765     13565     12676     14413     14677 
dram[4]:      8173      7725     12218     12626     13694     13523     11159     11309     10922     12684     13678     13782     12833     12689     14386     14720 
dram[5]:      8083      7607     12255     12276     13688     13519     10993     11081     12755     12662     13780     13785     12823     12895     14471     14582 
dram[6]:      8001      7662     12312     12152     13726     14093     11209     11074     12833     12667     13794     13821     12845     12737     14491     14563 
dram[7]:      7966      7573     12315     12154     13731     13936     11528     11039     12829     12383     13618     13826     12878     12721     14543     14571 
dram[8]:      8047      7452     12185     12184     13751     13923     11330     11200     12829     12367     13631     13832     12893     12723     14542     14639 
dram[9]:      7881      7761     12352     12193     13929     13898     11314     11219     12841     12347     13642     13693     12687     12730     14527     14649 
dram[10]:      7805      7571     12654     12178     13920     13922     11356     11188     12420     12505     13642     13696     12683     12775     14582     14721 
dram[11]:      7879      7268     12517     12107     13905     13939     11521     11197     12300     12828     13652     13720     12690     12530     14609     14698 
dram[12]:      7877      7304     12338     12263     13912     13774     11628     11278     12311     12755     13679     13731     12724     12529     14586     14761 
dram[13]:      7857      7383     12328     12266     13932     13771     11637     11344     12441     12793     13689     13688     12359     12525     14480     14417 
dram[14]:      7808      7319     12407     12121     13919     13806     11656     11406     12452     12776     13729     13684     12347     12545     14442     14400 
dram[15]:      8053      7263     12405     12117     13904     13771     11664     11408     12807     13007     13713     13696     12349     12553     14472     14403 
dram[16]:      8038      7318     11933     12376     13925     13783     11499     11436     12817     12982     13708     13756     12372     12637     14325     14405 
dram[17]:      8031      7321     11877     12401     13916     13879     11481     11476     12816     12960     13719     13765     12379     12638     14308     14418 
dram[18]:      7662      7371     12085     12402     13767     13879     11383     11509     12729     12644     13862     13924     12539     12731     14331     14382 
dram[19]:      8018      7259     12099     12365     13747     13865     11614     11501     12715     12742     13814     13931     12544     12745     14497     14355 
dram[20]:      7910      7282     12397     12453     13710     13733     11503     11492     12566     12581     13744     13950     12771     12811     14528     14414 
dram[21]:      8018      7263     12376     12551     13781     13724     11491     11500     12536     12566     13751     13938     12550     12804     14404     14485 
dram[22]:      7725      7359     12462     12561     13814     13736     11481     11387     12756     12507     13765     13785     12554     12851     14422     14621 
dram[23]:      7845      7466     12684     12533     13706     13725     11495     11367     12529     12552     13778     13790     12554     12857     14489     14613 
dram[24]:      7518      7166     12692     12536     13689     13708     11498     11353     12304     12958     13782     13797     12540     12876     14505     14585 
dram[25]:      7698      7175     12763     12698     13653     13702     11485     11365     12458     12973     13820     13808     12578     12885     14474     14633 
dram[26]:      7874      7123     12768     12453     13663     13696     11433     11444     12491     13025     13826     13751     12598     12995     14495     14590 
dram[27]:      7957      7098     12894     12442     13632     13775     11438     11443     12852     13045     13844     13758     12597     12860     14603     14539 
dram[28]:      7718      7053     12898     12464     13624     13949     11442     11569     12840     13190     13725     13785     12595     12824     14466     14526 
dram[29]:      7809      7166     12088     12494     13705     13926     11311     11628     12897     12780     13725     13778     12707     12800     14420     14680 
dram[30]:      7465      7157     12082     12503     13702     13898     11279     11624     12881     12473     13744     13820     12554     12781     14400     14683 
dram[31]:      7684      7089     12166     12251     13649     13899     11297     11203     12805     12557     13801     13862     12539     12864     14442     14756 
average row accesses per activate:
dram[0]: 16.142857 17.580645 16.515152 15.600000 20.625000 29.176470 18.370371 18.370371 21.450001 22.105263 21.549999 22.631578 19.107143 25.904762 17.714285 17.103449 
dram[1]: 15.611111 19.500000 18.896551 17.612904 21.478260 24.799999 18.370371 17.103449 22.631578 28.000000 22.526316 25.294117 22.250000 19.428572 15.030303 20.666666 
dram[2]: 15.583333 22.750000 19.607143 15.166667 22.545454 23.619047 19.840000 18.370371 21.250000 22.105263 23.722221 20.476191 17.933332 23.652174 16.533333 21.565218 
dram[3]: 18.766666 19.428572 17.156250 15.852942 19.076923 24.799999 22.545454 18.370371 24.882353 23.444445 25.117647 21.450001 15.571428 17.548388 17.714285 21.565218 
dram[4]: 16.909090 21.760000 16.545454 14.025641 20.666666 20.666666 20.666666 19.840000 22.421053 23.444445 18.521740 17.875000 18.400000 19.428572 19.840000 13.777778 
dram[5]: 18.133333 19.428572 18.689655 15.138889 29.176470 23.619047 17.103449 19.840000 23.333334 24.823530 22.421053 17.958334 19.714285 15.542857 17.103449 14.588235 
dram[6]: 17.031250 24.727272 15.514286 16.575758 22.545454 23.619047 21.565218 21.565218 24.647058 21.100000 22.578947 16.500000 16.235294 18.758621 19.076923 16.000000 
dram[7]: 17.093750 22.750000 17.000000 17.645161 22.545454 23.619047 19.840000 18.370371 27.799999 28.000000 21.600000 19.500000 18.400000 17.000000 17.103449 17.103449 
dram[8]: 17.612904 23.739130 14.729730 14.421053 20.666666 29.176470 26.105263 20.666666 26.125000 24.705883 19.590910 19.454546 21.230770 17.548388 16.533333 15.500000 
dram[9]: 16.515152 22.708334 15.277778 15.657143 31.000000 31.000000 18.370371 16.000000 26.187500 28.066668 16.384615 23.777779 20.444445 20.148148 15.500000 17.103449 
dram[10]: 16.029411 28.631578 14.526316 16.636364 24.799999 23.619047 18.370371 17.103449 27.933332 28.133333 21.200001 17.791666 19.714285 16.484848 17.103449 18.370371 
dram[11]: 20.148148 23.695652 17.709677 15.166667 22.545454 20.666666 18.370371 17.103449 32.307693 24.764706 22.473684 19.545454 19.034483 17.000000 18.370371 15.500000 
dram[12]: 15.111111 18.827587 15.111111 16.575758 19.840000 27.555555 16.000000 19.840000 28.000000 23.333334 16.615385 21.450001 19.714285 19.428572 16.000000 17.103449 
dram[13]: 14.702703 20.259260 14.368421 16.088236 24.799999 26.105263 19.840000 18.370371 23.333334 29.928572 22.631578 21.450001 20.444445 19.428572 15.500000 18.370371 
dram[14]: 16.029411 22.791666 14.621622 19.571428 22.545454 23.619047 19.840000 19.840000 20.950001 26.187500 15.250000 22.526316 19.714285 20.615385 16.533333 16.000000 
dram[15]: 15.138889 23.652174 14.315789 19.250000 24.799999 24.799999 17.103449 16.000000 26.187500 23.444445 16.461538 20.428572 23.000000 18.620689 17.103449 16.533333 
dram[16]: 19.535715 25.952381 14.342105 17.419355 23.619047 27.555555 17.103449 18.370371 26.062500 26.312500 19.590910 20.380953 19.571428 21.760000 20.666666 19.840000 
dram[17]: 18.200001 23.652174 14.702703 17.612904 35.428570 31.000000 19.840000 23.619047 24.588236 21.100000 16.615385 18.695652 18.400000 20.923077 15.030303 16.000000 
dram[18]: 20.148148 20.222221 14.025641 18.862068 26.105263 27.555555 16.000000 19.840000 23.333334 21.000000 17.875000 21.450001 17.000000 18.758621 17.714285 16.000000 
dram[19]: 20.148148 18.233334 14.128205 20.185184 26.105263 24.799999 17.103449 19.840000 19.090910 23.277779 17.708334 19.590910 19.034483 16.484848 16.533333 17.714285 
dram[20]: 20.923077 19.428572 12.177778 21.760000 24.799999 23.619047 18.370371 19.840000 23.333334 26.375000 17.833334 24.000000 18.400000 17.548388 15.500000 16.533333 
dram[21]: 21.760000 17.548388 13.023809 18.233334 27.555555 23.619047 18.370371 18.370371 20.000000 20.095238 16.500000 18.652174 19.034483 19.428572 14.171429 14.171429 
dram[22]: 21.760000 20.185184 13.317073 15.685715 27.555555 23.619047 19.840000 16.000000 23.333334 22.157894 17.916666 19.409090 21.230770 19.428572 14.588235 17.103449 
dram[23]: 19.428572 21.840000 13.023809 18.862068 31.000000 24.799999 21.565218 19.840000 22.105263 22.105263 19.500000 17.875000 20.444445 22.666666 13.405405 18.370371 
dram[24]: 18.827587 21.879999 13.390244 22.750000 24.799999 22.545454 18.370371 15.030303 27.866667 23.277779 17.791666 23.888889 17.250000 22.666666 15.500000 16.000000 
dram[25]: 22.666666 20.961538 12.674418 20.259260 20.666666 31.000000 18.370371 17.103449 22.105263 30.071428 14.366667 21.450001 19.034483 20.923077 18.370371 15.500000 
dram[26]: 18.793104 20.185184 13.268292 18.200001 27.555555 29.176470 19.840000 16.000000 23.388889 23.388889 18.000000 20.476191 18.400000 24.727272 17.714285 18.370371 
dram[27]: 18.200001 19.500000 14.315789 15.571428 33.066666 24.799999 19.840000 19.076923 29.857143 22.105263 19.636364 17.958334 23.826086 22.666666 14.588235 17.714285 
dram[28]: 17.580645 22.750000 15.138889 20.296297 35.428570 26.105263 19.840000 19.076923 26.187500 23.333334 19.590910 21.400000 20.923077 19.428572 16.533333 17.103449 
dram[29]: 19.428572 19.500000 13.675000 16.029411 26.105263 26.105263 18.370371 18.370371 30.000000 23.333334 21.450001 23.944445 19.428572 18.133333 20.666666 19.840000 
dram[30]: 19.428572 19.428572 14.342105 19.500000 21.565218 23.619047 21.565218 21.565218 23.333334 19.181818 19.590910 23.888889 18.133333 21.760000 18.370371 17.103449 
dram[31]: 18.133333 16.000000 15.138889 17.645161 27.555555 33.066666 21.565218 21.565218 26.250000 16.879999 20.523809 23.833334 18.758621 23.652174 23.619047 17.714285 
average row locality = 254480/13145 = 19.359453
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       530       512       512       512       449       448       448       448       392       384       384       384       488       496       448       448 
dram[1]:       528       512       512       512       448       448       448       448       392       384       384       384       488       496       448       448 
dram[2]:       528       512       512       512       448       448       448       448       387       384       384       384       492       496       448       448 
dram[3]:       528       512       512       504       448       448       448       448       388       384       384       384       499       496       448       448 
dram[4]:       523       512       508       512       448       448       448       448       392       384       384       384       504       496       448       448 
dram[5]:       512       512       504       512       448       448       448       448       384       384       384       384       504       496       448       448 
dram[6]:       512       512       508       512       448       448       448       448       384       384       384       384       504       496       448       448 
dram[7]:       512       512       512       512       448       448       448       448       384       384       384       384       504       496       448       448 
dram[8]:       512       512       512       512       448       448       448       448       384       384       384       384       504       496       448       448 
dram[9]:       512       512       512       512       448       448       448       448       384       384       384       384       504       496       448       448 
dram[10]:       512       512       512       512       448       448       448       448       384       384       384       384       504       496       448       448 
dram[11]:       512       512       512       512       448       448       448       448       384       384       384       384       504       496       448       448 
dram[12]:       512       512       512       512       448       448       448       448       384       384       384       384       504       496       448       448 
dram[13]:       512       512       512       512       448       448       448       448       384       384       384       384       504       496       448       448 
dram[14]:       512       512       504       512       448       448       448       448       384       384       384       384       504       488       448       448 
dram[15]:       512       512       508       504       448       448       448       448       384       384       384       384       504       492       448       448 
dram[16]:       512       512       512       504       448       448       448       448       384       384       384       384       500       496       448       448 
dram[17]:       512       512       512       512       448       448       448       448       384       384       384       384       504       496       448       448 
dram[18]:       512       512       512       512       448       448       448       448       384       384       384       384       496       496       448       448 
dram[19]:       512       512       512       512       448       448       448       448       384       384       384       384       504       496       448       448 
dram[20]:       512       512       512       512       448       448       448       448       384       384       384       384       504       496       448       448 
dram[21]:       512       512       512       512       448       448       448       448       384       384       384       384       504       496       448       448 
dram[22]:       512       512       512       512       448       448       448       448       384       384       384       384       504       496       448       448 
dram[23]:       512       512       512       512       448       448       448       448       384       384       384       384       504       496       448       448 
dram[24]:       512       512       512       512       448       448       448       448       384       384       384       384       504       496       448       448 
dram[25]:       512       512       512       512       448       448       448       448       384       384       384       384       504       496       448       448 
dram[26]:       512       512       512       512       448       448       448       448       384       384       384       384       504       496       448       448 
dram[27]:       512       512       512       512       448       448       448       448       384       384       384       384       500       496       448       448 
dram[28]:       512       512       512       512       448       448       448       448       384       384       384       384       496       496       448       448 
dram[29]:       512       512       512       512       448       448       448       448       384       384       384       384       496       496       448       448 
dram[30]:       512       512       512       512       448       448       448       448       384       384       384       384       496       496       448       448 
dram[31]:       512       512       512       512       448       448       448       448       384       384       384       384       496       496       448       448 
total dram reads = 232652
bank skew: 530/384 = 1.38
chip skew: 7287/7256 = 1.00
number of total write accesses:
dram[0]:        35        33        33        34        46        48        48        48        37        36        47        46        47        48        48        48 
dram[1]:        34        34        36        34        46        48        48        48        38        36        44        46        46        48        48        48 
dram[2]:        33        34        37        34        48        48        48        48        38        36        43        46        46        48        48        48 
dram[3]:        35        32        37        35        48        48        48        48        35        38        43        45        46        48        48        48 
dram[4]:        35        32        38        35        48        48        48        48        34        38        42        45        48        48        48        48 
dram[5]:        32        32        38        33        48        48        48        48        36        38        42        47        48        48        48        48 
dram[6]:        33        32        35        35        48        48        48        48        35        38        45        45        48        48        48        48 
dram[7]:        35        34        32        35        48        48        48        48        33        36        48        45        48        48        48        48 
dram[8]:        34        34        33        36        48        48        48        48        34        36        47        44        48        48        48        48 
dram[9]:        33        33        38        36        48        48        48        48        35        37        42        44        48        48        48        48 
dram[10]:        33        32        40        37        48        48        48        48        35        38        40        43        48        48        48        48 
dram[11]:        32        33        37        34        48        48        48        48        36        37        43        46        48        48        48        48 
dram[12]:        32        34        32        35        48        48        48        48        36        36        48        45        48        48        48        48 
dram[13]:        32        35        34        35        48        48        48        48        36        35        46        45        48        48        48        48 
dram[14]:        33        35        37        36        48        48        48        48        35        35        43        44        48        48        48        48 
dram[15]:        33        32        36        35        48        48        48        48        35        38        44        45        48        48        48        48 
dram[16]:        35        33        33        36        48        48        48        48        33        37        47        44        48        48        48        48 
dram[17]:        34        32        32        34        48        48        48        48        34        38        48        46        48        48        48        48 
dram[18]:        32        34        35        35        48        48        48        48        36        36        45        45        48        48        48        48 
dram[19]:        32        35        39        33        48        48        48        48        36        35        41        47        48        48        48        48 
dram[20]:        32        32        36        32        48        48        48        48        36        38        44        48        48        48        48        48 
dram[21]:        32        32        35        35        48        48        48        48        36        38        45        45        48        48        48        48 
dram[22]:        32        33        34        37        48        48        48        48        36        37        46        43        48        48        48        48 
dram[23]:        32        34        35        35        48        48        48        48        36        36        45        45        48        48        48        48 
dram[24]:        34        35        37        34        48        48        48        48        34        35        43        46        48        48        48        48 
dram[25]:        32        33        33        35        48        48        48        48        36        37        47        45        48        48        48        48 
dram[26]:        33        33        32        34        48        48        48        48        37        37        48        46        48        48        48        48 
dram[27]:        34        34        32        33        48        48        48        48        34        36        48        47        48        48        48        48 
dram[28]:        33        34        33        36        48        48        48        48        35        36        47        44        48        48        48        48 
dram[29]:        32        34        35        33        48        48        48        48        36        36        45        47        48        48        48        48 
dram[30]:        32        32        33        34        48        48        48        48        36        38        47        46        48        48        48        48 
dram[31]:        32        32        33        35        48        48        48        48        36        38        47        45        48        48        48        48 
total dram writes = 21828
bank skew: 48/32 = 1.50
chip skew: 684/682 = 1.00
average mf latency per bank:
dram[0]:       1301      1358      1355      1398      1501      1581      1522      1672      1657      1771      1711      1726      1326      1409      1448      1528
dram[1]:       1338      1339      1339      1338      1466      1498      1545      1611      1672      1746      1716      1648      1322      1334      1487      1495
dram[2]:       1295      1280      1326      1282      1532      1462      1553      1560      1649      1724      1694      1637      1335      1305      1489      1450
dram[3]:       1292      1356      1343      1383      1474      1513      1482      1567      1605      1829      1686      1789      1310      1327      1374      1444
dram[4]:       1330      1410      1419      1365      1585      1473      1615      1618      1747      1945      1756      1794      1366      1315      1525      1500
dram[5]:       1328      1364      1336      1373      1473      1509      1614      1613      1765      1819      1707      1745      1239      1358      1542      1487
dram[6]:       1268      1355      1344      1377      1469      1462      1522      1520      1684      1765      1674      1723      1246      1282      1431      1398
dram[7]:       1324      1387      1427      1421      1487      1528      1570      1571      1750      1842      1712      1824      1311      1332      1459      1460
dram[8]:       1340      1284      1386      1336      1477      1473      1593      1542      1771      1732      1713      1722      1319      1313      1504      1458
dram[9]:       1344      1316      1341      1358      1548      1505      1653      1525      1711      1763      1736      1715      1431      1351      1567      1426
dram[10]:       1363      1359      1378      1412      1460      1553      1573      1635      1803      1752      1755      1744      1286      1319      1480      1491
dram[11]:       1312      1331      1379      1326      1438      1510      1496      1604      1705      1753      1700      1640      1273      1318      1377      1530
dram[12]:       1373      1290      1383      1320      1480      1486      1538      1517      1829      1626      1687      1631      1317      1306      1474      1447
dram[13]:       1350      1275      1363      1313      1465      1496      1494      1589      1710      1694      1716      1659      1310      1354      1451      1490
dram[14]:       1310      1278      1414      1319      1508      1514      1527      1544      1700      1724      1750      1656      1289      1342      1456      1466
dram[15]:       1382      1308      1435      1402      1529      1567      1604      1547      1761      1803      1713      1697      1329      1386      1495      1478
dram[16]:       1346      1398      1488      1456      1531      1612      1531      1689      1788      1825      1810      1739      1320      1464      1432      1628
dram[17]:       1285      1281      1427      1302      1547      1441      1541      1539      1720      1717      1758      1617      1307      1310      1448      1484
dram[18]:       1331      1306      1357      1347      1518      1441      1629      1554      1787      1792      1750      1681      1340      1317      1499      1436
dram[19]:       1334      1299      1373      1307      1523      1477      1585      1497      1757      1709      1794      1582      1326      1269      1464      1435
dram[20]:       1367      1340      1393      1357      1507      1515      1599      1579      1833      1742      1765      1625      1348      1356      1491      1513
dram[21]:       1322      1346      1396      1419      1524      1521      1500      1525      1787      1756      1770      1728      1343      1365      1441      1485
dram[22]:       1296      1297      1309      1349      1486      1522      1545      1535      1723      1693      1621      1733      1283      1379      1441      1445
dram[23]:       1342      1304      1351      1352      1525      1513      1589      1517      1768      1702      1693      1666      1316      1346      1480      1453
dram[24]:       1372      1305      1400      1303      1562      1502      1548      1540      1751      1720      1723      1579      1357      1314      1447      1467
dram[25]:       1325      1292      1366      1322      1526      1521      1635      1613      1720      1743      1645      1665      1334      1326      1490      1493
dram[26]:       1342      1271      1403      1364      1613      1523      1683      1537      1779      1724      1636      1653      1417      1318      1577      1500
dram[27]:       1325      1299      1336      1354      1500      1489      1559      1504      1800      1781      1708      1689      1355      1317      1493      1444
dram[28]:       1315      1271      1338      1306      1471      1464      1551      1460      1764      1710      1701      1594      1363      1297      1421      1379
dram[29]:       1239      1280      1318      1372      1484      1495      1668      1490      1699      1758      1664      1700      1389      1294      1558      1399
dram[30]:       1347      1362      1436      1395      1609      1496      1670      1584      1781      1796      1696      1719      1451      1317      1512      1505
dram[31]:       1312      1247      1455      1302      1672      1441      1632      1481      1688      1658      1784      1661      1523      1261      1476      1402
maximum mf latency per bank:
dram[0]:       1043      1132      1101      1087      1017      1104       930      1075      1065      1127      1144      1150      1100      1038       961      1108
dram[1]:        983      1189      1181      1094       915      1038       933      1107       997      1171       944      1186       950      1005       962      1037
dram[2]:        961      1106      1060      1020       928      1182       904       889       931      1097       925       994       950       963       949       873
dram[3]:       1043      1201      1003      1203       932      1042       990       984      1010      1091       951      1187      1029      1043       927       953
dram[4]:        990      1251      1122      1244       949      1222      1063       918       984      1148      1087      1260      1002      1263       988       931
dram[5]:       1135      1143      1169      1177      1203      1159      1004       965      1266      1015      1190      1126      1189      1113       996      1001
dram[6]:       1151       910      1136      1078      1152       922      1044       880      1186       929      1134       941      1123       946      1020       819
dram[7]:        972      1044       954      1164      1015      1079       952      1004       976      1000      1005      1047      1075      1052      1026      1005
dram[8]:       1180      1109      1028      1215       933      1180      1108       883      1172      1041      1103      1152      1007      1164      1095       950
dram[9]:        881      1070      1006      1108      1045      1183      1099       911       946      1066       980      1106      1149      1031       959       863
dram[10]:        999      1004      1107      1080       974      1131      1064      1028      1020       996      1011      1051       980      1047       952      1176
dram[11]:        958       961       944       986       909      1044       967      1140       949      1051       978      1029       857      1122       830       950
dram[12]:       1129       958      1148       979      1163       910       984      1010      1076       968      1133       968      1160       943       975      1015
dram[13]:       1009       931       914      1008      1063      1025      1002       975      1180       992       923       994      1072       998       893      1062
dram[14]:       1117      1041      1190       996      1214       977       817      1008      1148      1021      1173       993      1238       985       894      1064
dram[15]:       1017      1080      1083      1157      1060      1000       932      1080       996      1009      1070       959      1049      1079      1002       976
dram[16]:       1015      1041      1039      1038       944      1231       931      1122       950       998       915      1022      1038      1020       942      1132
dram[17]:       1051      1121      1133      1113      1134      1123      1177       951      1119      1005      1078      1028       997      1049       948       978
dram[18]:       1125      1016      1077       938      1043       990      1003       856      1137       971      1129       965       994       935       942       912
dram[19]:       1203       971      1137       909      1062       955       953       895      1185       916      1196       914      1002       925       981       932
dram[20]:       1186      1102       974      1051      1027      1037       978      1060      1116      1035       977      1072      1130      1024       937       841
dram[21]:       1145      1168      1112      1256      1113      1264       911      1187      1076      1315      1126      1233      1133      1197       910      1192
dram[22]:       1018      1046       975      1099       951      1173       903       933       944      1050       928      1126       985      1128       981       881
dram[23]:       1006      1089      1017      1099      1022      1102       960      1039      1051      1082      1005      1074      1025      1102       905      1004
dram[24]:        991      1055      1042       978      1029      1079       907      1079       919      1051      1047       973      1013       995       909      1116
dram[25]:        906      1028       955       907       954       983       970       960       887      1051       993      1044      1032       904       892       930
dram[26]:       1098       946      1150      1216      1131       904       974       906      1057       954      1082       865      1118       903      1008       889
dram[27]:       1222      1089      1245       958      1269      1109       919       878      1205      1105      1251      1099      1283       974      1021       946
dram[28]:       1044       998      1049       963      1059       968      1063       847      1142       872      1086       942      1054       978       954       860
dram[29]:        983       943      1015      1007      1045      1083      1046       963       925      1081       927      1033      1122      1054      1000       902
dram[30]:       1083      1014      1080      1144      1065       969      1030      1125      1156      1121      1141      1082      1065      1064       851      1085
dram[31]:       1275       916      1356       911      1375       948      1186       876      1328       930      1417       885      1378      1007       972       958
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73468 n_nop=63000 n_act=413 n_pre=397 n_ref_event=0 n_req=7965 n_rd=7283 n_rd_L2_A=0 n_write=0 n_wr_bk=2728 bw_util=0.1363
n_activity=21445 dram_eff=0.4668
bk0: 530a 71036i bk1: 512a 70834i bk2: 512a 70887i bk3: 512a 71125i bk4: 449a 70630i bk5: 448a 70934i bk6: 448a 70380i bk7: 448a 70561i bk8: 392a 71588i bk9: 384a 71777i bk10: 384a 71341i bk11: 384a 71384i bk12: 488a 70750i bk13: 496a 71321i bk14: 448a 70713i bk15: 448a 70844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948148
Row_Buffer_Locality_read = 0.965399
Row_Buffer_Locality_write = 0.763930
Bank_Level_Parallism = 2.716154
Bank_Level_Parallism_Col = 2.443091
Bank_Level_Parallism_Ready = 1.367396
write_to_read_ratio_blp_rw_average = 0.321349
GrpLevelPara = 1.788868 

BW Util details:
bwutil = 0.136263 
total_CMD = 73468 
util_bw = 10011 
Wasted_Col = 6490 
Wasted_Row = 931 
Idle = 56036 

BW Util Bottlenecks: 
RCDc_limit = 1707 
RCDWRc_limit = 733 
WTRc_limit = 1919 
RTWc_limit = 5680 
CCDLc_limit = 5737 
rwq = 0 
CCDLc_limit_alone = 4448 
WTRc_limit_alone = 1475 
RTWc_limit_alone = 4835 

Commands details: 
total_CMD = 73468 
n_nop = 63000 
Read = 7283 
Write = 0 
L2_Alloc = 0 
L2_WB = 2728 
n_act = 413 
n_pre = 397 
n_ref = 0 
n_req = 7965 
total_req = 10011 

Dual Bus Interface Util: 
issued_total_row = 810 
issued_total_col = 10011 
Row_Bus_Util =  0.011025 
CoL_Bus_Util = 0.136263 
Either_Row_CoL_Bus_Util = 0.142484 
Issued_on_Two_Bus_Simul_Util = 0.004805 
issued_two_Eff = 0.033722 
queue_avg = 2.431684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43168
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73468 n_nop=63024 n_act=402 n_pre=386 n_ref_event=0 n_req=7962 n_rd=7280 n_rd_L2_A=0 n_write=0 n_wr_bk=2728 bw_util=0.1362
n_activity=21376 dram_eff=0.4682
bk0: 528a 71128i bk1: 512a 71102i bk2: 512a 70578i bk3: 512a 70953i bk4: 448a 71039i bk5: 448a 70929i bk6: 448a 70617i bk7: 448a 71151i bk8: 392a 71610i bk9: 384a 71529i bk10: 384a 71270i bk11: 384a 71424i bk12: 488a 71426i bk13: 496a 70831i bk14: 448a 70562i bk15: 448a 71197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949510
Row_Buffer_Locality_read = 0.965797
Row_Buffer_Locality_write = 0.775660
Bank_Level_Parallism = 2.660818
Bank_Level_Parallism_Col = 2.394902
Bank_Level_Parallism_Ready = 1.331335
write_to_read_ratio_blp_rw_average = 0.302319
GrpLevelPara = 1.807494 

BW Util details:
bwutil = 0.136223 
total_CMD = 73468 
util_bw = 10008 
Wasted_Col = 6349 
Wasted_Row = 970 
Idle = 56141 

BW Util Bottlenecks: 
RCDc_limit = 1694 
RCDWRc_limit = 623 
WTRc_limit = 2085 
RTWc_limit = 4960 
CCDLc_limit = 5339 
rwq = 0 
CCDLc_limit_alone = 4161 
WTRc_limit_alone = 1617 
RTWc_limit_alone = 4250 

Commands details: 
total_CMD = 73468 
n_nop = 63024 
Read = 7280 
Write = 0 
L2_Alloc = 0 
L2_WB = 2728 
n_act = 402 
n_pre = 386 
n_ref = 0 
n_req = 7962 
total_req = 10008 

Dual Bus Interface Util: 
issued_total_row = 788 
issued_total_col = 10008 
Row_Bus_Util =  0.010726 
CoL_Bus_Util = 0.136223 
Either_Row_CoL_Bus_Util = 0.142157 
Issued_on_Two_Bus_Simul_Util = 0.004791 
issued_two_Eff = 0.033704 
queue_avg = 2.380383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=2.38038
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73468 n_nop=63057 n_act=403 n_pre=387 n_ref_event=0 n_req=7962 n_rd=7279 n_rd_L2_A=0 n_write=0 n_wr_bk=2732 bw_util=0.1363
n_activity=21169 dram_eff=0.4729
bk0: 528a 71129i bk1: 512a 71186i bk2: 512a 70939i bk3: 512a 70808i bk4: 448a 70993i bk5: 448a 70922i bk6: 448a 71141i bk7: 448a 70886i bk8: 387a 71351i bk9: 384a 71677i bk10: 384a 71390i bk11: 384a 71323i bk12: 492a 71171i bk13: 496a 71190i bk14: 448a 70900i bk15: 448a 70958i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949385
Row_Buffer_Locality_read = 0.966067
Row_Buffer_Locality_write = 0.771596
Bank_Level_Parallism = 2.612486
Bank_Level_Parallism_Col = 2.321121
Bank_Level_Parallism_Ready = 1.337928
write_to_read_ratio_blp_rw_average = 0.308262
GrpLevelPara = 1.702862 

BW Util details:
bwutil = 0.136263 
total_CMD = 73468 
util_bw = 10011 
Wasted_Col = 6657 
Wasted_Row = 743 
Idle = 56057 

BW Util Bottlenecks: 
RCDc_limit = 1694 
RCDWRc_limit = 660 
WTRc_limit = 1931 
RTWc_limit = 4630 
CCDLc_limit = 5954 
rwq = 0 
CCDLc_limit_alone = 4644 
WTRc_limit_alone = 1442 
RTWc_limit_alone = 3809 

Commands details: 
total_CMD = 73468 
n_nop = 63057 
Read = 7279 
Write = 0 
L2_Alloc = 0 
L2_WB = 2732 
n_act = 403 
n_pre = 387 
n_ref = 0 
n_req = 7962 
total_req = 10011 

Dual Bus Interface Util: 
issued_total_row = 790 
issued_total_col = 10011 
Row_Bus_Util =  0.010753 
CoL_Bus_Util = 0.136263 
Either_Row_CoL_Bus_Util = 0.141708 
Issued_on_Two_Bus_Simul_Util = 0.005308 
issued_two_Eff = 0.037460 
queue_avg = 2.305453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30545
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73468 n_nop=63027 n_act=408 n_pre=392 n_ref_event=0 n_req=7961 n_rd=7279 n_rd_L2_A=0 n_write=0 n_wr_bk=2728 bw_util=0.1362
n_activity=21197 dram_eff=0.4721
bk0: 528a 71155i bk1: 512a 71350i bk2: 512a 70961i bk3: 504a 70934i bk4: 448a 70810i bk5: 448a 71270i bk6: 448a 70977i bk7: 448a 70927i bk8: 388a 71586i bk9: 384a 71716i bk10: 384a 71373i bk11: 384a 71280i bk12: 499a 70618i bk13: 496a 71168i bk14: 448a 71068i bk15: 448a 71093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948750
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = 0.769795
Bank_Level_Parallism = 2.588583
Bank_Level_Parallism_Col = 2.309821
Bank_Level_Parallism_Ready = 1.330669
write_to_read_ratio_blp_rw_average = 0.307251
GrpLevelPara = 1.736029 

BW Util details:
bwutil = 0.136209 
total_CMD = 73468 
util_bw = 10007 
Wasted_Col = 6516 
Wasted_Row = 924 
Idle = 56021 

BW Util Bottlenecks: 
RCDc_limit = 1675 
RCDWRc_limit = 662 
WTRc_limit = 1876 
RTWc_limit = 4732 
CCDLc_limit = 5632 
rwq = 0 
CCDLc_limit_alone = 4408 
WTRc_limit_alone = 1418 
RTWc_limit_alone = 3966 

Commands details: 
total_CMD = 73468 
n_nop = 63027 
Read = 7279 
Write = 0 
L2_Alloc = 0 
L2_WB = 2728 
n_act = 408 
n_pre = 392 
n_ref = 0 
n_req = 7961 
total_req = 10007 

Dual Bus Interface Util: 
issued_total_row = 800 
issued_total_col = 10007 
Row_Bus_Util =  0.010889 
CoL_Bus_Util = 0.136209 
Either_Row_CoL_Bus_Util = 0.142116 
Issued_on_Two_Bus_Simul_Util = 0.004982 
issued_two_Eff = 0.035054 
queue_avg = 2.398486 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39849
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73468 n_nop=63005 n_act=430 n_pre=414 n_ref_event=0 n_req=7970 n_rd=7287 n_rd_L2_A=0 n_write=0 n_wr_bk=2732 bw_util=0.1364
n_activity=21225 dram_eff=0.472
bk0: 523a 70536i bk1: 512a 71519i bk2: 508a 70657i bk3: 512a 70621i bk4: 448a 70755i bk5: 448a 70951i bk6: 448a 71199i bk7: 448a 70813i bk8: 392a 71739i bk9: 384a 71555i bk10: 384a 71281i bk11: 384a 71055i bk12: 504a 70681i bk13: 496a 70741i bk14: 448a 71428i bk15: 448a 70370i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946048
Row_Buffer_Locality_read = 0.964320
Row_Buffer_Locality_write = 0.751098
Bank_Level_Parallism = 2.740248
Bank_Level_Parallism_Col = 2.439127
Bank_Level_Parallism_Ready = 1.363809
write_to_read_ratio_blp_rw_average = 0.327856
GrpLevelPara = 1.794916 

BW Util details:
bwutil = 0.136372 
total_CMD = 73468 
util_bw = 10019 
Wasted_Col = 6457 
Wasted_Row = 879 
Idle = 56113 

BW Util Bottlenecks: 
RCDc_limit = 1722 
RCDWRc_limit = 700 
WTRc_limit = 1741 
RTWc_limit = 5544 
CCDLc_limit = 5881 
rwq = 0 
CCDLc_limit_alone = 4645 
WTRc_limit_alone = 1392 
RTWc_limit_alone = 4657 

Commands details: 
total_CMD = 73468 
n_nop = 63005 
Read = 7287 
Write = 0 
L2_Alloc = 0 
L2_WB = 2732 
n_act = 430 
n_pre = 414 
n_ref = 0 
n_req = 7970 
total_req = 10019 

Dual Bus Interface Util: 
issued_total_row = 844 
issued_total_col = 10019 
Row_Bus_Util =  0.011488 
CoL_Bus_Util = 0.136372 
Either_Row_CoL_Bus_Util = 0.142416 
Issued_on_Two_Bus_Simul_Util = 0.005445 
issued_two_Eff = 0.038230 
queue_avg = 2.439075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43908
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73468 n_nop=63060 n_act=419 n_pre=403 n_ref_event=0 n_req=7946 n_rd=7264 n_rd_L2_A=0 n_write=0 n_wr_bk=2728 bw_util=0.136
n_activity=21268 dram_eff=0.4698
bk0: 512a 71169i bk1: 512a 71195i bk2: 504a 70766i bk3: 512a 70643i bk4: 448a 71200i bk5: 448a 70931i bk6: 448a 70835i bk7: 448a 71081i bk8: 384a 71654i bk9: 384a 71518i bk10: 384a 71435i bk11: 384a 71025i bk12: 504a 70936i bk13: 496a 70837i bk14: 448a 70896i bk15: 448a 70753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947269
Row_Buffer_Locality_read = 0.965171
Row_Buffer_Locality_write = 0.756598
Bank_Level_Parallism = 2.686516
Bank_Level_Parallism_Col = 2.356486
Bank_Level_Parallism_Ready = 1.357986
write_to_read_ratio_blp_rw_average = 0.315360
GrpLevelPara = 1.761677 

BW Util details:
bwutil = 0.136005 
total_CMD = 73468 
util_bw = 9992 
Wasted_Col = 6614 
Wasted_Row = 725 
Idle = 56137 

BW Util Bottlenecks: 
RCDc_limit = 1759 
RCDWRc_limit = 684 
WTRc_limit = 1783 
RTWc_limit = 5155 
CCDLc_limit = 5670 
rwq = 0 
CCDLc_limit_alone = 4497 
WTRc_limit_alone = 1363 
RTWc_limit_alone = 4402 

Commands details: 
total_CMD = 73468 
n_nop = 63060 
Read = 7264 
Write = 0 
L2_Alloc = 0 
L2_WB = 2728 
n_act = 419 
n_pre = 403 
n_ref = 0 
n_req = 7946 
total_req = 9992 

Dual Bus Interface Util: 
issued_total_row = 822 
issued_total_col = 9992 
Row_Bus_Util =  0.011189 
CoL_Bus_Util = 0.136005 
Either_Row_CoL_Bus_Util = 0.141667 
Issued_on_Two_Bus_Simul_Util = 0.005526 
issued_two_Eff = 0.039008 
queue_avg = 2.356073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35607
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73468 n_nop=63053 n_act=413 n_pre=397 n_ref_event=0 n_req=7950 n_rd=7268 n_rd_L2_A=0 n_write=0 n_wr_bk=2728 bw_util=0.1361
n_activity=21172 dram_eff=0.4721
bk0: 512a 71112i bk1: 512a 71270i bk2: 508a 70624i bk3: 512a 70848i bk4: 448a 70888i bk5: 448a 71124i bk6: 448a 70945i bk7: 448a 70609i bk8: 384a 71579i bk9: 384a 71420i bk10: 384a 71393i bk11: 384a 70957i bk12: 504a 70973i bk13: 496a 70919i bk14: 448a 70743i bk15: 448a 71113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948050
Row_Buffer_Locality_read = 0.965327
Row_Buffer_Locality_write = 0.763930
Bank_Level_Parallism = 2.703445
Bank_Level_Parallism_Col = 2.404931
Bank_Level_Parallism_Ready = 1.361044
write_to_read_ratio_blp_rw_average = 0.326493
GrpLevelPara = 1.766128 

BW Util details:
bwutil = 0.136059 
total_CMD = 73468 
util_bw = 9996 
Wasted_Col = 6581 
Wasted_Row = 779 
Idle = 56112 

BW Util Bottlenecks: 
RCDc_limit = 1718 
RCDWRc_limit = 705 
WTRc_limit = 1807 
RTWc_limit = 5625 
CCDLc_limit = 5783 
rwq = 0 
CCDLc_limit_alone = 4447 
WTRc_limit_alone = 1362 
RTWc_limit_alone = 4734 

Commands details: 
total_CMD = 73468 
n_nop = 63053 
Read = 7268 
Write = 0 
L2_Alloc = 0 
L2_WB = 2728 
n_act = 413 
n_pre = 397 
n_ref = 0 
n_req = 7950 
total_req = 9996 

Dual Bus Interface Util: 
issued_total_row = 810 
issued_total_col = 9996 
Row_Bus_Util =  0.011025 
CoL_Bus_Util = 0.136059 
Either_Row_CoL_Bus_Util = 0.141762 
Issued_on_Two_Bus_Simul_Util = 0.005322 
issued_two_Eff = 0.037542 
queue_avg = 2.327408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32741
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73468 n_nop=63038 n_act=406 n_pre=390 n_ref_event=0 n_req=7954 n_rd=7272 n_rd_L2_A=0 n_write=0 n_wr_bk=2728 bw_util=0.1361
n_activity=20924 dram_eff=0.4779
bk0: 512a 70974i bk1: 512a 71541i bk2: 512a 71076i bk3: 512a 70826i bk4: 448a 70822i bk5: 448a 71098i bk6: 448a 70899i bk7: 448a 70841i bk8: 384a 71738i bk9: 384a 71639i bk10: 384a 71230i bk11: 384a 71213i bk12: 504a 71010i bk13: 496a 70970i bk14: 448a 70734i bk15: 448a 71115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948956
Row_Buffer_Locality_read = 0.966172
Row_Buffer_Locality_write = 0.765396
Bank_Level_Parallism = 2.665190
Bank_Level_Parallism_Col = 2.359482
Bank_Level_Parallism_Ready = 1.354600
write_to_read_ratio_blp_rw_average = 0.306749
GrpLevelPara = 1.746716 

BW Util details:
bwutil = 0.136114 
total_CMD = 73468 
util_bw = 10000 
Wasted_Col = 6295 
Wasted_Row = 858 
Idle = 56315 

BW Util Bottlenecks: 
RCDc_limit = 1620 
RCDWRc_limit = 778 
WTRc_limit = 1732 
RTWc_limit = 4729 
CCDLc_limit = 5164 
rwq = 0 
CCDLc_limit_alone = 4014 
WTRc_limit_alone = 1306 
RTWc_limit_alone = 4005 

Commands details: 
total_CMD = 73468 
n_nop = 63038 
Read = 7272 
Write = 0 
L2_Alloc = 0 
L2_WB = 2728 
n_act = 406 
n_pre = 390 
n_ref = 0 
n_req = 7954 
total_req = 10000 

Dual Bus Interface Util: 
issued_total_row = 796 
issued_total_col = 10000 
Row_Bus_Util =  0.010835 
CoL_Bus_Util = 0.136114 
Either_Row_CoL_Bus_Util = 0.141967 
Issued_on_Two_Bus_Simul_Util = 0.004982 
issued_two_Eff = 0.035091 
queue_avg = 2.397275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39727
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73468 n_nop=63063 n_act=409 n_pre=393 n_ref_event=0 n_req=7954 n_rd=7272 n_rd_L2_A=0 n_write=0 n_wr_bk=2728 bw_util=0.1361
n_activity=21109 dram_eff=0.4737
bk0: 512a 71078i bk1: 512a 71301i bk2: 512a 70504i bk3: 512a 70828i bk4: 448a 70777i bk5: 448a 71113i bk6: 448a 71235i bk7: 448a 71167i bk8: 384a 71849i bk9: 384a 71682i bk10: 384a 71013i bk11: 384a 71125i bk12: 504a 71235i bk13: 496a 71026i bk14: 448a 70723i bk15: 448a 70869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948579
Row_Buffer_Locality_read = 0.965347
Row_Buffer_Locality_write = 0.769795
Bank_Level_Parallism = 2.657387
Bank_Level_Parallism_Col = 2.342942
Bank_Level_Parallism_Ready = 1.365700
write_to_read_ratio_blp_rw_average = 0.309043
GrpLevelPara = 1.752965 

BW Util details:
bwutil = 0.136114 
total_CMD = 73468 
util_bw = 10000 
Wasted_Col = 6517 
Wasted_Row = 762 
Idle = 56189 

BW Util Bottlenecks: 
RCDc_limit = 1679 
RCDWRc_limit = 658 
WTRc_limit = 2001 
RTWc_limit = 4930 
CCDLc_limit = 5516 
rwq = 0 
CCDLc_limit_alone = 4378 
WTRc_limit_alone = 1504 
RTWc_limit_alone = 4289 

Commands details: 
total_CMD = 73468 
n_nop = 63063 
Read = 7272 
Write = 0 
L2_Alloc = 0 
L2_WB = 2728 
n_act = 409 
n_pre = 393 
n_ref = 0 
n_req = 7954 
total_req = 10000 

Dual Bus Interface Util: 
issued_total_row = 802 
issued_total_col = 10000 
Row_Bus_Util =  0.010916 
CoL_Bus_Util = 0.136114 
Either_Row_CoL_Bus_Util = 0.141626 
Issued_on_Two_Bus_Simul_Util = 0.005404 
issued_two_Eff = 0.038155 
queue_avg = 2.401930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40193
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73468 n_nop=63061 n_act=408 n_pre=392 n_ref_event=0 n_req=7954 n_rd=7272 n_rd_L2_A=0 n_write=0 n_wr_bk=2728 bw_util=0.1361
n_activity=21285 dram_eff=0.4698
bk0: 512a 71075i bk1: 512a 71294i bk2: 512a 70457i bk3: 512a 71153i bk4: 448a 70951i bk5: 448a 71053i bk6: 448a 71169i bk7: 448a 70838i bk8: 384a 71815i bk9: 384a 71652i bk10: 384a 71218i bk11: 384a 71317i bk12: 504a 71058i bk13: 496a 70767i bk14: 448a 70633i bk15: 448a 70871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948705
Row_Buffer_Locality_read = 0.965209
Row_Buffer_Locality_write = 0.772727
Bank_Level_Parallism = 2.663337
Bank_Level_Parallism_Col = 2.389999
Bank_Level_Parallism_Ready = 1.358100
write_to_read_ratio_blp_rw_average = 0.306572
GrpLevelPara = 1.765806 

BW Util details:
bwutil = 0.136114 
total_CMD = 73468 
util_bw = 10000 
Wasted_Col = 6486 
Wasted_Row = 831 
Idle = 56151 

BW Util Bottlenecks: 
RCDc_limit = 1690 
RCDWRc_limit = 685 
WTRc_limit = 1881 
RTWc_limit = 5284 
CCDLc_limit = 5661 
rwq = 0 
CCDLc_limit_alone = 4324 
WTRc_limit_alone = 1445 
RTWc_limit_alone = 4383 

Commands details: 
total_CMD = 73468 
n_nop = 63061 
Read = 7272 
Write = 0 
L2_Alloc = 0 
L2_WB = 2728 
n_act = 408 
n_pre = 392 
n_ref = 0 
n_req = 7954 
total_req = 10000 

Dual Bus Interface Util: 
issued_total_row = 800 
issued_total_col = 10000 
Row_Bus_Util =  0.010889 
CoL_Bus_Util = 0.136114 
Either_Row_CoL_Bus_Util = 0.141654 
Issued_on_Two_Bus_Simul_Util = 0.005349 
issued_two_Eff = 0.037763 
queue_avg = 2.413554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41355
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73468 n_nop=63017 n_act=412 n_pre=396 n_ref_event=0 n_req=7954 n_rd=7272 n_rd_L2_A=0 n_write=0 n_wr_bk=2728 bw_util=0.1361
n_activity=21280 dram_eff=0.4699
bk0: 512a 71105i bk1: 512a 71760i bk2: 512a 70682i bk3: 512a 70615i bk4: 448a 70963i bk5: 448a 70972i bk6: 448a 70689i bk7: 448a 70875i bk8: 384a 72177i bk9: 384a 71720i bk10: 384a 71399i bk11: 384a 71357i bk12: 504a 71420i bk13: 496a 70864i bk14: 448a 70799i bk15: 448a 70913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948202
Row_Buffer_Locality_read = 0.965071
Row_Buffer_Locality_write = 0.768328
Bank_Level_Parallism = 2.609540
Bank_Level_Parallism_Col = 2.327226
Bank_Level_Parallism_Ready = 1.342000
write_to_read_ratio_blp_rw_average = 0.290543
GrpLevelPara = 1.763282 

BW Util details:
bwutil = 0.136114 
total_CMD = 73468 
util_bw = 10000 
Wasted_Col = 6397 
Wasted_Row = 898 
Idle = 56173 

BW Util Bottlenecks: 
RCDc_limit = 1698 
RCDWRc_limit = 685 
WTRc_limit = 2178 
RTWc_limit = 4092 
CCDLc_limit = 5608 
rwq = 0 
CCDLc_limit_alone = 4416 
WTRc_limit_alone = 1621 
RTWc_limit_alone = 3457 

Commands details: 
total_CMD = 73468 
n_nop = 63017 
Read = 7272 
Write = 0 
L2_Alloc = 0 
L2_WB = 2728 
n_act = 412 
n_pre = 396 
n_ref = 0 
n_req = 7954 
total_req = 10000 

Dual Bus Interface Util: 
issued_total_row = 808 
issued_total_col = 10000 
Row_Bus_Util =  0.010998 
CoL_Bus_Util = 0.136114 
Either_Row_CoL_Bus_Util = 0.142252 
Issued_on_Two_Bus_Simul_Util = 0.004859 
issued_two_Eff = 0.034159 
queue_avg = 2.556650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.55665
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73468 n_nop=63037 n_act=410 n_pre=394 n_ref_event=0 n_req=7954 n_rd=7272 n_rd_L2_A=0 n_write=0 n_wr_bk=2728 bw_util=0.1361
n_activity=21412 dram_eff=0.467
bk0: 512a 71357i bk1: 512a 71101i bk2: 512a 70838i bk3: 512a 70446i bk4: 448a 70807i bk5: 448a 70854i bk6: 448a 70758i bk7: 448a 70817i bk8: 384a 71817i bk9: 384a 71395i bk10: 384a 71348i bk11: 384a 71455i bk12: 504a 71499i bk13: 496a 71045i bk14: 448a 71102i bk15: 448a 70956i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948454
Row_Buffer_Locality_read = 0.965622
Row_Buffer_Locality_write = 0.765396
Bank_Level_Parallism = 2.646444
Bank_Level_Parallism_Col = 2.372381
Bank_Level_Parallism_Ready = 1.368900
write_to_read_ratio_blp_rw_average = 0.312841
GrpLevelPara = 1.762963 

BW Util details:
bwutil = 0.136114 
total_CMD = 73468 
util_bw = 10000 
Wasted_Col = 6452 
Wasted_Row = 872 
Idle = 56144 

BW Util Bottlenecks: 
RCDc_limit = 1623 
RCDWRc_limit = 671 
WTRc_limit = 1693 
RTWc_limit = 5035 
CCDLc_limit = 5513 
rwq = 0 
CCDLc_limit_alone = 4307 
WTRc_limit_alone = 1247 
RTWc_limit_alone = 4275 

Commands details: 
total_CMD = 73468 
n_nop = 63037 
Read = 7272 
Write = 0 
L2_Alloc = 0 
L2_WB = 2728 
n_act = 410 
n_pre = 394 
n_ref = 0 
n_req = 7954 
total_req = 10000 

Dual Bus Interface Util: 
issued_total_row = 804 
issued_total_col = 10000 
Row_Bus_Util =  0.010944 
CoL_Bus_Util = 0.136114 
Either_Row_CoL_Bus_Util = 0.141980 
Issued_on_Two_Bus_Simul_Util = 0.005077 
issued_two_Eff = 0.035759 
queue_avg = 2.229733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22973
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73468 n_nop=63014 n_act=428 n_pre=412 n_ref_event=0 n_req=7954 n_rd=7272 n_rd_L2_A=0 n_write=0 n_wr_bk=2728 bw_util=0.1361
n_activity=21332 dram_eff=0.4688
bk0: 512a 70967i bk1: 512a 70969i bk2: 512a 71016i bk3: 512a 70698i bk4: 448a 70853i bk5: 448a 71088i bk6: 448a 70822i bk7: 448a 70792i bk8: 384a 71900i bk9: 384a 71568i bk10: 384a 70732i bk11: 384a 71224i bk12: 504a 70743i bk13: 496a 70995i bk14: 448a 70829i bk15: 448a 70786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946191
Row_Buffer_Locality_read = 0.964246
Row_Buffer_Locality_write = 0.753666
Bank_Level_Parallism = 2.715258
Bank_Level_Parallism_Col = 2.413278
Bank_Level_Parallism_Ready = 1.423900
write_to_read_ratio_blp_rw_average = 0.317082
GrpLevelPara = 1.748063 

BW Util details:
bwutil = 0.136114 
total_CMD = 73468 
util_bw = 10000 
Wasted_Col = 6604 
Wasted_Row = 875 
Idle = 55989 

BW Util Bottlenecks: 
RCDc_limit = 1779 
RCDWRc_limit = 733 
WTRc_limit = 1960 
RTWc_limit = 5476 
CCDLc_limit = 5586 
rwq = 0 
CCDLc_limit_alone = 4257 
WTRc_limit_alone = 1478 
RTWc_limit_alone = 4629 

Commands details: 
total_CMD = 73468 
n_nop = 63014 
Read = 7272 
Write = 0 
L2_Alloc = 0 
L2_WB = 2728 
n_act = 428 
n_pre = 412 
n_ref = 0 
n_req = 7954 
total_req = 10000 

Dual Bus Interface Util: 
issued_total_row = 840 
issued_total_col = 10000 
Row_Bus_Util =  0.011434 
CoL_Bus_Util = 0.136114 
Either_Row_CoL_Bus_Util = 0.142293 
Issued_on_Two_Bus_Simul_Util = 0.005254 
issued_two_Eff = 0.036924 
queue_avg = 2.308134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30813
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73468 n_nop=63020 n_act=412 n_pre=396 n_ref_event=0 n_req=7954 n_rd=7272 n_rd_L2_A=0 n_write=0 n_wr_bk=2728 bw_util=0.1361
n_activity=21259 dram_eff=0.4704
bk0: 512a 70930i bk1: 512a 71241i bk2: 512a 70726i bk3: 512a 70757i bk4: 448a 70891i bk5: 448a 70812i bk6: 448a 70667i bk7: 448a 70805i bk8: 384a 71498i bk9: 384a 71661i bk10: 384a 70814i bk11: 384a 71318i bk12: 504a 70899i bk13: 496a 70548i bk14: 448a 70800i bk15: 448a 70597i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948202
Row_Buffer_Locality_read = 0.965347
Row_Buffer_Locality_write = 0.765396
Bank_Level_Parallism = 2.777154
Bank_Level_Parallism_Col = 2.510250
Bank_Level_Parallism_Ready = 1.437600
write_to_read_ratio_blp_rw_average = 0.308572
GrpLevelPara = 1.810451 

BW Util details:
bwutil = 0.136114 
total_CMD = 73468 
util_bw = 10000 
Wasted_Col = 6522 
Wasted_Row = 934 
Idle = 56012 

BW Util Bottlenecks: 
RCDc_limit = 1729 
RCDWRc_limit = 696 
WTRc_limit = 1992 
RTWc_limit = 5140 
CCDLc_limit = 5611 
rwq = 0 
CCDLc_limit_alone = 4436 
WTRc_limit_alone = 1511 
RTWc_limit_alone = 4446 

Commands details: 
total_CMD = 73468 
n_nop = 63020 
Read = 7272 
Write = 0 
L2_Alloc = 0 
L2_WB = 2728 
n_act = 412 
n_pre = 396 
n_ref = 0 
n_req = 7954 
total_req = 10000 

Dual Bus Interface Util: 
issued_total_row = 808 
issued_total_col = 10000 
Row_Bus_Util =  0.010998 
CoL_Bus_Util = 0.136114 
Either_Row_CoL_Bus_Util = 0.142212 
Issued_on_Two_Bus_Simul_Util = 0.004900 
issued_two_Eff = 0.034456 
queue_avg = 2.646173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.64617
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73468 n_nop=63030 n_act=414 n_pre=398 n_ref_event=0 n_req=7938 n_rd=7256 n_rd_L2_A=0 n_write=0 n_wr_bk=2728 bw_util=0.1359
n_activity=21272 dram_eff=0.4693
bk0: 512a 70910i bk1: 512a 71128i bk2: 504a 70683i bk3: 512a 70817i bk4: 448a 70866i bk5: 448a 70833i bk6: 448a 70870i bk7: 448a 70721i bk8: 384a 71457i bk9: 384a 71788i bk10: 384a 71101i bk11: 384a 71265i bk12: 504a 70982i bk13: 488a 71195i bk14: 448a 70695i bk15: 448a 70624i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947846
Row_Buffer_Locality_read = 0.965408
Row_Buffer_Locality_write = 0.760997
Bank_Level_Parallism = 2.731880
Bank_Level_Parallism_Col = 2.464943
Bank_Level_Parallism_Ready = 1.379307
write_to_read_ratio_blp_rw_average = 0.319400
GrpLevelPara = 1.828657 

BW Util details:
bwutil = 0.135896 
total_CMD = 73468 
util_bw = 9984 
Wasted_Col = 6455 
Wasted_Row = 945 
Idle = 56084 

BW Util Bottlenecks: 
RCDc_limit = 1719 
RCDWRc_limit = 706 
WTRc_limit = 2056 
RTWc_limit = 5463 
CCDLc_limit = 5626 
rwq = 0 
CCDLc_limit_alone = 4282 
WTRc_limit_alone = 1591 
RTWc_limit_alone = 4584 

Commands details: 
total_CMD = 73468 
n_nop = 63030 
Read = 7256 
Write = 0 
L2_Alloc = 0 
L2_WB = 2728 
n_act = 414 
n_pre = 398 
n_ref = 0 
n_req = 7938 
total_req = 9984 

Dual Bus Interface Util: 
issued_total_row = 812 
issued_total_col = 9984 
Row_Bus_Util =  0.011052 
CoL_Bus_Util = 0.135896 
Either_Row_CoL_Bus_Util = 0.142075 
Issued_on_Two_Bus_Simul_Util = 0.004873 
issued_two_Eff = 0.034298 
queue_avg = 2.347689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34769
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73468 n_nop=63052 n_act=418 n_pre=402 n_ref_event=0 n_req=7938 n_rd=7256 n_rd_L2_A=0 n_write=0 n_wr_bk=2728 bw_util=0.1359
n_activity=21223 dram_eff=0.4704
bk0: 512a 71081i bk1: 512a 71559i bk2: 508a 70600i bk3: 504a 70951i bk4: 448a 70926i bk5: 448a 70754i bk6: 448a 71133i bk7: 448a 70801i bk8: 384a 71385i bk9: 384a 71373i bk10: 384a 70945i bk11: 384a 71311i bk12: 504a 71064i bk13: 492a 71010i bk14: 448a 70906i bk15: 448a 70855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947342
Row_Buffer_Locality_read = 0.964581
Row_Buffer_Locality_write = 0.763930
Bank_Level_Parallism = 2.705773
Bank_Level_Parallism_Col = 2.412357
Bank_Level_Parallism_Ready = 1.372296
write_to_read_ratio_blp_rw_average = 0.306483
GrpLevelPara = 1.787753 

BW Util details:
bwutil = 0.135896 
total_CMD = 73468 
util_bw = 9984 
Wasted_Col = 6481 
Wasted_Row = 821 
Idle = 56182 

BW Util Bottlenecks: 
RCDc_limit = 1718 
RCDWRc_limit = 680 
WTRc_limit = 2221 
RTWc_limit = 5060 
CCDLc_limit = 5857 
rwq = 0 
CCDLc_limit_alone = 4482 
WTRc_limit_alone = 1649 
RTWc_limit_alone = 4257 

Commands details: 
total_CMD = 73468 
n_nop = 63052 
Read = 7256 
Write = 0 
L2_Alloc = 0 
L2_WB = 2728 
n_act = 418 
n_pre = 402 
n_ref = 0 
n_req = 7938 
total_req = 9984 

Dual Bus Interface Util: 
issued_total_row = 820 
issued_total_col = 9984 
Row_Bus_Util =  0.011161 
CoL_Bus_Util = 0.135896 
Either_Row_CoL_Bus_Util = 0.141776 
Issued_on_Two_Bus_Simul_Util = 0.005281 
issued_two_Eff = 0.037250 
queue_avg = 2.446235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=2.44624
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73468 n_nop=63054 n_act=390 n_pre=374 n_ref_event=0 n_req=7942 n_rd=7260 n_rd_L2_A=0 n_write=0 n_wr_bk=2728 bw_util=0.136
n_activity=20925 dram_eff=0.4773
bk0: 512a 71227i bk1: 512a 71438i bk2: 512a 70804i bk3: 504a 70493i bk4: 448a 70754i bk5: 448a 71246i bk6: 448a 71002i bk7: 448a 70989i bk8: 384a 71773i bk9: 384a 71705i bk10: 384a 71214i bk11: 384a 71248i bk12: 500a 71068i bk13: 496a 70892i bk14: 448a 71324i bk15: 448a 70905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950894
Row_Buffer_Locality_read = 0.966942
Row_Buffer_Locality_write = 0.780059
Bank_Level_Parallism = 2.641118
Bank_Level_Parallism_Col = 2.363971
Bank_Level_Parallism_Ready = 1.347817
write_to_read_ratio_blp_rw_average = 0.307578
GrpLevelPara = 1.798087 

BW Util details:
bwutil = 0.135950 
total_CMD = 73468 
util_bw = 9988 
Wasted_Col = 6379 
Wasted_Row = 803 
Idle = 56298 

BW Util Bottlenecks: 
RCDc_limit = 1686 
RCDWRc_limit = 580 
WTRc_limit = 2147 
RTWc_limit = 4720 
CCDLc_limit = 5397 
rwq = 0 
CCDLc_limit_alone = 4251 
WTRc_limit_alone = 1697 
RTWc_limit_alone = 4024 

Commands details: 
total_CMD = 73468 
n_nop = 63054 
Read = 7260 
Write = 0 
L2_Alloc = 0 
L2_WB = 2728 
n_act = 390 
n_pre = 374 
n_ref = 0 
n_req = 7942 
total_req = 9988 

Dual Bus Interface Util: 
issued_total_row = 764 
issued_total_col = 9988 
Row_Bus_Util =  0.010399 
CoL_Bus_Util = 0.135950 
Either_Row_CoL_Bus_Util = 0.141749 
Issued_on_Two_Bus_Simul_Util = 0.004601 
issued_two_Eff = 0.032456 
queue_avg = 2.409593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40959
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73468 n_nop=63058 n_act=403 n_pre=387 n_ref_event=0 n_req=7954 n_rd=7272 n_rd_L2_A=0 n_write=0 n_wr_bk=2728 bw_util=0.1361
n_activity=21256 dram_eff=0.4705
bk0: 512a 71013i bk1: 512a 71577i bk2: 512a 70787i bk3: 512a 70841i bk4: 448a 71217i bk5: 448a 71354i bk6: 448a 70894i bk7: 448a 70871i bk8: 384a 71770i bk9: 384a 71367i bk10: 384a 71292i bk11: 384a 71407i bk12: 504a 71032i bk13: 496a 70900i bk14: 448a 70760i bk15: 448a 70655i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949334
Row_Buffer_Locality_read = 0.966447
Row_Buffer_Locality_write = 0.766862
Bank_Level_Parallism = 2.643130
Bank_Level_Parallism_Col = 2.353338
Bank_Level_Parallism_Ready = 1.348000
write_to_read_ratio_blp_rw_average = 0.307936
GrpLevelPara = 1.753143 

BW Util details:
bwutil = 0.136114 
total_CMD = 73468 
util_bw = 10000 
Wasted_Col = 6531 
Wasted_Row = 761 
Idle = 56176 

BW Util Bottlenecks: 
RCDc_limit = 1597 
RCDWRc_limit = 665 
WTRc_limit = 2177 
RTWc_limit = 5059 
CCDLc_limit = 5799 
rwq = 0 
CCDLc_limit_alone = 4439 
WTRc_limit_alone = 1677 
RTWc_limit_alone = 4199 

Commands details: 
total_CMD = 73468 
n_nop = 63058 
Read = 7272 
Write = 0 
L2_Alloc = 0 
L2_WB = 2728 
n_act = 403 
n_pre = 387 
n_ref = 0 
n_req = 7954 
total_req = 10000 

Dual Bus Interface Util: 
issued_total_row = 790 
issued_total_col = 10000 
Row_Bus_Util =  0.010753 
CoL_Bus_Util = 0.136114 
Either_Row_CoL_Bus_Util = 0.141694 
Issued_on_Two_Bus_Simul_Util = 0.005172 
issued_two_Eff = 0.036503 
queue_avg = 2.330239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=2.33024
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73468 n_nop=63047 n_act=417 n_pre=401 n_ref_event=0 n_req=7946 n_rd=7264 n_rd_L2_A=0 n_write=0 n_wr_bk=2728 bw_util=0.136
n_activity=21339 dram_eff=0.4683
bk0: 512a 70971i bk1: 512a 71162i bk2: 512a 70462i bk3: 512a 70797i bk4: 448a 70852i bk5: 448a 71324i bk6: 448a 70335i bk7: 448a 70447i bk8: 384a 71410i bk9: 384a 71537i bk10: 384a 71011i bk11: 384a 71453i bk12: 496a 70578i bk13: 496a 70431i bk14: 448a 70838i bk15: 448a 70802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947521
Row_Buffer_Locality_read = 0.965308
Row_Buffer_Locality_write = 0.758065
Bank_Level_Parallism = 2.826242
Bank_Level_Parallism_Col = 2.520039
Bank_Level_Parallism_Ready = 1.414532
write_to_read_ratio_blp_rw_average = 0.317999
GrpLevelPara = 1.831296 

BW Util details:
bwutil = 0.136005 
total_CMD = 73468 
util_bw = 9992 
Wasted_Col = 6519 
Wasted_Row = 835 
Idle = 56122 

BW Util Bottlenecks: 
RCDc_limit = 1775 
RCDWRc_limit = 670 
WTRc_limit = 2231 
RTWc_limit = 5641 
CCDLc_limit = 5890 
rwq = 0 
CCDLc_limit_alone = 4483 
WTRc_limit_alone = 1695 
RTWc_limit_alone = 4770 

Commands details: 
total_CMD = 73468 
n_nop = 63047 
Read = 7264 
Write = 0 
L2_Alloc = 0 
L2_WB = 2728 
n_act = 417 
n_pre = 401 
n_ref = 0 
n_req = 7946 
total_req = 9992 

Dual Bus Interface Util: 
issued_total_row = 818 
issued_total_col = 9992 
Row_Bus_Util =  0.011134 
CoL_Bus_Util = 0.136005 
Either_Row_CoL_Bus_Util = 0.141844 
Issued_on_Two_Bus_Simul_Util = 0.005295 
issued_two_Eff = 0.037328 
queue_avg = 2.637488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.63749
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73468 n_nop=63032 n_act=422 n_pre=406 n_ref_event=0 n_req=7954 n_rd=7272 n_rd_L2_A=0 n_write=0 n_wr_bk=2728 bw_util=0.1361
n_activity=21201 dram_eff=0.4717
bk0: 512a 71069i bk1: 512a 70811i bk2: 512a 70653i bk3: 512a 71058i bk4: 448a 71145i bk5: 448a 70726i bk6: 448a 70948i bk7: 448a 70771i bk8: 384a 71194i bk9: 384a 71534i bk10: 384a 71202i bk11: 384a 70927i bk12: 504a 71112i bk13: 496a 70715i bk14: 448a 70868i bk15: 448a 70562i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946945
Row_Buffer_Locality_read = 0.964796
Row_Buffer_Locality_write = 0.756598
Bank_Level_Parallism = 2.777925
Bank_Level_Parallism_Col = 2.480436
Bank_Level_Parallism_Ready = 1.425000
write_to_read_ratio_blp_rw_average = 0.309435
GrpLevelPara = 1.785432 

BW Util details:
bwutil = 0.136114 
total_CMD = 73468 
util_bw = 10000 
Wasted_Col = 6509 
Wasted_Row = 823 
Idle = 56136 

BW Util Bottlenecks: 
RCDc_limit = 1712 
RCDWRc_limit = 677 
WTRc_limit = 2057 
RTWc_limit = 5215 
CCDLc_limit = 5789 
rwq = 0 
CCDLc_limit_alone = 4533 
WTRc_limit_alone = 1555 
RTWc_limit_alone = 4461 

Commands details: 
total_CMD = 73468 
n_nop = 63032 
Read = 7272 
Write = 0 
L2_Alloc = 0 
L2_WB = 2728 
n_act = 422 
n_pre = 406 
n_ref = 0 
n_req = 7954 
total_req = 10000 

Dual Bus Interface Util: 
issued_total_row = 828 
issued_total_col = 10000 
Row_Bus_Util =  0.011270 
CoL_Bus_Util = 0.136114 
Either_Row_CoL_Bus_Util = 0.142048 
Issued_on_Two_Bus_Simul_Util = 0.005336 
issued_two_Eff = 0.037562 
queue_avg = 2.360579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=2.36058
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73468 n_nop=63023 n_act=416 n_pre=400 n_ref_event=0 n_req=7954 n_rd=7272 n_rd_L2_A=0 n_write=0 n_wr_bk=2728 bw_util=0.1361
n_activity=21096 dram_eff=0.474
bk0: 512a 71249i bk1: 512a 71017i bk2: 512a 70337i bk3: 512a 70924i bk4: 448a 70955i bk5: 448a 71219i bk6: 448a 70775i bk7: 448a 70782i bk8: 384a 71491i bk9: 384a 71754i bk10: 384a 71235i bk11: 384a 71447i bk12: 504a 71033i bk13: 496a 71032i bk14: 448a 70991i bk15: 448a 70537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947699
Row_Buffer_Locality_read = 0.964934
Row_Buffer_Locality_write = 0.763930
Bank_Level_Parallism = 2.716972
Bank_Level_Parallism_Col = 2.424388
Bank_Level_Parallism_Ready = 1.384400
write_to_read_ratio_blp_rw_average = 0.301599
GrpLevelPara = 1.760490 

BW Util details:
bwutil = 0.136114 
total_CMD = 73468 
util_bw = 10000 
Wasted_Col = 6332 
Wasted_Row = 843 
Idle = 56293 

BW Util Bottlenecks: 
RCDc_limit = 1766 
RCDWRc_limit = 659 
WTRc_limit = 2183 
RTWc_limit = 4419 
CCDLc_limit = 5545 
rwq = 0 
CCDLc_limit_alone = 4319 
WTRc_limit_alone = 1683 
RTWc_limit_alone = 3693 

Commands details: 
total_CMD = 73468 
n_nop = 63023 
Read = 7272 
Write = 0 
L2_Alloc = 0 
L2_WB = 2728 
n_act = 416 
n_pre = 400 
n_ref = 0 
n_req = 7954 
total_req = 10000 

Dual Bus Interface Util: 
issued_total_row = 816 
issued_total_col = 10000 
Row_Bus_Util =  0.011107 
CoL_Bus_Util = 0.136114 
Either_Row_CoL_Bus_Util = 0.142171 
Issued_on_Two_Bus_Simul_Util = 0.005050 
issued_two_Eff = 0.035519 
queue_avg = 2.406381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40638
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73468 n_nop=63019 n_act=439 n_pre=423 n_ref_event=0 n_req=7954 n_rd=7272 n_rd_L2_A=0 n_write=0 n_wr_bk=2728 bw_util=0.1361
n_activity=21122 dram_eff=0.4734
bk0: 512a 71233i bk1: 512a 71301i bk2: 512a 70456i bk3: 512a 70753i bk4: 448a 70666i bk5: 448a 70539i bk6: 448a 71036i bk7: 448a 70387i bk8: 384a 71512i bk9: 384a 71301i bk10: 384a 70892i bk11: 384a 71154i bk12: 504a 70800i bk13: 496a 70924i bk14: 448a 70640i bk15: 448a 70837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944808
Row_Buffer_Locality_read = 0.963146
Row_Buffer_Locality_write = 0.749267
Bank_Level_Parallism = 2.809458
Bank_Level_Parallism_Col = 2.496461
Bank_Level_Parallism_Ready = 1.413900
write_to_read_ratio_blp_rw_average = 0.327201
GrpLevelPara = 1.811241 

BW Util details:
bwutil = 0.136114 
total_CMD = 73468 
util_bw = 10000 
Wasted_Col = 6604 
Wasted_Row = 841 
Idle = 56023 

BW Util Bottlenecks: 
RCDc_limit = 1856 
RCDWRc_limit = 677 
WTRc_limit = 1705 
RTWc_limit = 6182 
CCDLc_limit = 5915 
rwq = 0 
CCDLc_limit_alone = 4632 
WTRc_limit_alone = 1367 
RTWc_limit_alone = 5237 

Commands details: 
total_CMD = 73468 
n_nop = 63019 
Read = 7272 
Write = 0 
L2_Alloc = 0 
L2_WB = 2728 
n_act = 439 
n_pre = 423 
n_ref = 0 
n_req = 7954 
total_req = 10000 

Dual Bus Interface Util: 
issued_total_row = 862 
issued_total_col = 10000 
Row_Bus_Util =  0.011733 
CoL_Bus_Util = 0.136114 
Either_Row_CoL_Bus_Util = 0.142225 
Issued_on_Two_Bus_Simul_Util = 0.005621 
issued_two_Eff = 0.039525 
queue_avg = 2.418509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41851
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73468 n_nop=63025 n_act=423 n_pre=407 n_ref_event=0 n_req=7954 n_rd=7272 n_rd_L2_A=0 n_write=0 n_wr_bk=2728 bw_util=0.1361
n_activity=21201 dram_eff=0.4717
bk0: 512a 71373i bk1: 512a 71243i bk2: 512a 70928i bk3: 512a 70724i bk4: 448a 71047i bk5: 448a 70677i bk6: 448a 71187i bk7: 448a 70723i bk8: 384a 71748i bk9: 384a 71518i bk10: 384a 71025i bk11: 384a 71297i bk12: 504a 71085i bk13: 496a 71259i bk14: 448a 70522i bk15: 448a 71089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946819
Row_Buffer_Locality_read = 0.965071
Row_Buffer_Locality_write = 0.752199
Bank_Level_Parallism = 2.647309
Bank_Level_Parallism_Col = 2.334989
Bank_Level_Parallism_Ready = 1.346300
write_to_read_ratio_blp_rw_average = 0.305569
GrpLevelPara = 1.762981 

BW Util details:
bwutil = 0.136114 
total_CMD = 73468 
util_bw = 10000 
Wasted_Col = 6589 
Wasted_Row = 786 
Idle = 56093 

BW Util Bottlenecks: 
RCDc_limit = 1794 
RCDWRc_limit = 688 
WTRc_limit = 2128 
RTWc_limit = 4592 
CCDLc_limit = 5727 
rwq = 0 
CCDLc_limit_alone = 4550 
WTRc_limit_alone = 1688 
RTWc_limit_alone = 3855 

Commands details: 
total_CMD = 73468 
n_nop = 63025 
Read = 7272 
Write = 0 
L2_Alloc = 0 
L2_WB = 2728 
n_act = 423 
n_pre = 407 
n_ref = 0 
n_req = 7954 
total_req = 10000 

Dual Bus Interface Util: 
issued_total_row = 830 
issued_total_col = 10000 
Row_Bus_Util =  0.011297 
CoL_Bus_Util = 0.136114 
Either_Row_CoL_Bus_Util = 0.142144 
Issued_on_Two_Bus_Simul_Util = 0.005268 
issued_two_Eff = 0.037058 
queue_avg = 2.292617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=2.29262
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73468 n_nop=63067 n_act=407 n_pre=391 n_ref_event=0 n_req=7954 n_rd=7272 n_rd_L2_A=0 n_write=0 n_wr_bk=2728 bw_util=0.1361
n_activity=21226 dram_eff=0.4711
bk0: 512a 71081i bk1: 512a 71186i bk2: 512a 70724i bk3: 512a 71007i bk4: 448a 71369i bk5: 448a 71058i bk6: 448a 71102i bk7: 448a 71068i bk8: 384a 71551i bk9: 384a 71465i bk10: 384a 71205i bk11: 384a 71329i bk12: 504a 70827i bk13: 496a 70926i bk14: 448a 70428i bk15: 448a 70791i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948831
Row_Buffer_Locality_read = 0.965759
Row_Buffer_Locality_write = 0.768328
Bank_Level_Parallism = 2.661744
Bank_Level_Parallism_Col = 2.379581
Bank_Level_Parallism_Ready = 1.346600
write_to_read_ratio_blp_rw_average = 0.317946
GrpLevelPara = 1.740353 

BW Util details:
bwutil = 0.136114 
total_CMD = 73468 
util_bw = 10000 
Wasted_Col = 6611 
Wasted_Row = 793 
Idle = 56064 

BW Util Bottlenecks: 
RCDc_limit = 1687 
RCDWRc_limit = 667 
WTRc_limit = 1759 
RTWc_limit = 5472 
CCDLc_limit = 5578 
rwq = 0 
CCDLc_limit_alone = 4284 
WTRc_limit_alone = 1411 
RTWc_limit_alone = 4526 

Commands details: 
total_CMD = 73468 
n_nop = 63067 
Read = 7272 
Write = 0 
L2_Alloc = 0 
L2_WB = 2728 
n_act = 407 
n_pre = 391 
n_ref = 0 
n_req = 7954 
total_req = 10000 

Dual Bus Interface Util: 
issued_total_row = 798 
issued_total_col = 10000 
Row_Bus_Util =  0.010862 
CoL_Bus_Util = 0.136114 
Either_Row_CoL_Bus_Util = 0.141572 
Issued_on_Two_Bus_Simul_Util = 0.005404 
issued_two_Eff = 0.038169 
queue_avg = 2.375973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=2.37597
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73468 n_nop=63026 n_act=415 n_pre=399 n_ref_event=0 n_req=7954 n_rd=7272 n_rd_L2_A=0 n_write=0 n_wr_bk=2728 bw_util=0.1361
n_activity=21304 dram_eff=0.4694
bk0: 512a 71258i bk1: 512a 71167i bk2: 512a 70472i bk3: 512a 71009i bk4: 448a 70957i bk5: 448a 71226i bk6: 448a 70780i bk7: 448a 70781i bk8: 384a 71996i bk9: 384a 71514i bk10: 384a 71181i bk11: 384a 71630i bk12: 504a 70921i bk13: 496a 71029i bk14: 448a 70675i bk15: 448a 70946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947825
Row_Buffer_Locality_read = 0.965484
Row_Buffer_Locality_write = 0.759531
Bank_Level_Parallism = 2.641423
Bank_Level_Parallism_Col = 2.348363
Bank_Level_Parallism_Ready = 1.340000
write_to_read_ratio_blp_rw_average = 0.316209
GrpLevelPara = 1.733114 

BW Util details:
bwutil = 0.136114 
total_CMD = 73468 
util_bw = 10000 
Wasted_Col = 6508 
Wasted_Row = 869 
Idle = 56091 

BW Util Bottlenecks: 
RCDc_limit = 1634 
RCDWRc_limit = 705 
WTRc_limit = 1682 
RTWc_limit = 4968 
CCDLc_limit = 5500 
rwq = 0 
CCDLc_limit_alone = 4304 
WTRc_limit_alone = 1294 
RTWc_limit_alone = 4160 

Commands details: 
total_CMD = 73468 
n_nop = 63026 
Read = 7272 
Write = 0 
L2_Alloc = 0 
L2_WB = 2728 
n_act = 415 
n_pre = 399 
n_ref = 0 
n_req = 7954 
total_req = 10000 

Dual Bus Interface Util: 
issued_total_row = 814 
issued_total_col = 10000 
Row_Bus_Util =  0.011080 
CoL_Bus_Util = 0.136114 
Either_Row_CoL_Bus_Util = 0.142130 
Issued_on_Two_Bus_Simul_Util = 0.005063 
issued_two_Eff = 0.035625 
queue_avg = 2.289854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=2.28985
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73468 n_nop=63045 n_act=413 n_pre=397 n_ref_event=0 n_req=7954 n_rd=7272 n_rd_L2_A=0 n_write=0 n_wr_bk=2728 bw_util=0.1361
n_activity=21417 dram_eff=0.4669
bk0: 512a 71432i bk1: 512a 71339i bk2: 512a 70530i bk3: 512a 70928i bk4: 448a 70995i bk5: 448a 71122i bk6: 448a 70718i bk7: 448a 70680i bk8: 384a 71516i bk9: 384a 71904i bk10: 384a 71060i bk11: 384a 71133i bk12: 504a 70717i bk13: 496a 70959i bk14: 448a 70633i bk15: 448a 71003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948076
Row_Buffer_Locality_read = 0.965071
Row_Buffer_Locality_write = 0.766862
Bank_Level_Parallism = 2.682861
Bank_Level_Parallism_Col = 2.396980
Bank_Level_Parallism_Ready = 1.359500
write_to_read_ratio_blp_rw_average = 0.310060
GrpLevelPara = 1.776983 

BW Util details:
bwutil = 0.136114 
total_CMD = 73468 
util_bw = 10000 
Wasted_Col = 6565 
Wasted_Row = 869 
Idle = 56034 

BW Util Bottlenecks: 
RCDc_limit = 1683 
RCDWRc_limit = 664 
WTRc_limit = 2014 
RTWc_limit = 4950 
CCDLc_limit = 5453 
rwq = 0 
CCDLc_limit_alone = 4282 
WTRc_limit_alone = 1549 
RTWc_limit_alone = 4244 

Commands details: 
total_CMD = 73468 
n_nop = 63045 
Read = 7272 
Write = 0 
L2_Alloc = 0 
L2_WB = 2728 
n_act = 413 
n_pre = 397 
n_ref = 0 
n_req = 7954 
total_req = 10000 

Dual Bus Interface Util: 
issued_total_row = 810 
issued_total_col = 10000 
Row_Bus_Util =  0.011025 
CoL_Bus_Util = 0.136114 
Either_Row_CoL_Bus_Util = 0.141871 
Issued_on_Two_Bus_Simul_Util = 0.005268 
issued_two_Eff = 0.037129 
queue_avg = 2.437224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43722
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73468 n_nop=63037 n_act=406 n_pre=390 n_ref_event=0 n_req=7956 n_rd=7272 n_rd_L2_A=0 n_write=0 n_wr_bk=2736 bw_util=0.1362
n_activity=21408 dram_eff=0.4675
bk0: 512a 71083i bk1: 512a 71142i bk2: 512a 70818i bk3: 512a 70880i bk4: 448a 70937i bk5: 448a 70858i bk6: 448a 71110i bk7: 448a 70945i bk8: 384a 71766i bk9: 384a 71695i bk10: 384a 70880i bk11: 384a 71139i bk12: 504a 70836i bk13: 496a 70922i bk14: 448a 71046i bk15: 448a 71101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948969
Row_Buffer_Locality_read = 0.966034
Row_Buffer_Locality_write = 0.767544
Bank_Level_Parallism = 2.665784
Bank_Level_Parallism_Col = 2.371397
Bank_Level_Parallism_Ready = 1.344724
write_to_read_ratio_blp_rw_average = 0.319919
GrpLevelPara = 1.765961 

BW Util details:
bwutil = 0.136223 
total_CMD = 73468 
util_bw = 10008 
Wasted_Col = 6504 
Wasted_Row = 851 
Idle = 56105 

BW Util Bottlenecks: 
RCDc_limit = 1676 
RCDWRc_limit = 583 
WTRc_limit = 1865 
RTWc_limit = 4710 
CCDLc_limit = 5784 
rwq = 0 
CCDLc_limit_alone = 4521 
WTRc_limit_alone = 1433 
RTWc_limit_alone = 3879 

Commands details: 
total_CMD = 73468 
n_nop = 63037 
Read = 7272 
Write = 0 
L2_Alloc = 0 
L2_WB = 2736 
n_act = 406 
n_pre = 390 
n_ref = 0 
n_req = 7956 
total_req = 10008 

Dual Bus Interface Util: 
issued_total_row = 796 
issued_total_col = 10008 
Row_Bus_Util =  0.010835 
CoL_Bus_Util = 0.136223 
Either_Row_CoL_Bus_Util = 0.141980 
Issued_on_Two_Bus_Simul_Util = 0.005077 
issued_two_Eff = 0.035759 
queue_avg = 2.426335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42634
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73468 n_nop=63036 n_act=405 n_pre=389 n_ref_event=0 n_req=7950 n_rd=7268 n_rd_L2_A=0 n_write=0 n_wr_bk=2728 bw_util=0.1361
n_activity=21426 dram_eff=0.4665
bk0: 512a 71315i bk1: 512a 71291i bk2: 512a 70743i bk3: 512a 70975i bk4: 448a 71153i bk5: 448a 71075i bk6: 448a 71025i bk7: 448a 70912i bk8: 384a 71748i bk9: 384a 71557i bk10: 384a 71275i bk11: 384a 71331i bk12: 500a 71186i bk13: 496a 71098i bk14: 448a 70942i bk15: 448a 71185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949057
Row_Buffer_Locality_read = 0.965603
Row_Buffer_Locality_write = 0.772727
Bank_Level_Parallism = 2.573348
Bank_Level_Parallism_Col = 2.265413
Bank_Level_Parallism_Ready = 1.294118
write_to_read_ratio_blp_rw_average = 0.304371
GrpLevelPara = 1.698119 

BW Util details:
bwutil = 0.136059 
total_CMD = 73468 
util_bw = 9996 
Wasted_Col = 6556 
Wasted_Row = 790 
Idle = 56126 

BW Util Bottlenecks: 
RCDc_limit = 1721 
RCDWRc_limit = 703 
WTRc_limit = 1871 
RTWc_limit = 4436 
CCDLc_limit = 5517 
rwq = 0 
CCDLc_limit_alone = 4318 
WTRc_limit_alone = 1431 
RTWc_limit_alone = 3677 

Commands details: 
total_CMD = 73468 
n_nop = 63036 
Read = 7268 
Write = 0 
L2_Alloc = 0 
L2_WB = 2728 
n_act = 405 
n_pre = 389 
n_ref = 0 
n_req = 7950 
total_req = 9996 

Dual Bus Interface Util: 
issued_total_row = 794 
issued_total_col = 9996 
Row_Bus_Util =  0.010807 
CoL_Bus_Util = 0.136059 
Either_Row_CoL_Bus_Util = 0.141994 
Issued_on_Two_Bus_Simul_Util = 0.004873 
issued_two_Eff = 0.034317 
queue_avg = 2.122611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=2.12261
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73468 n_nop=63048 n_act=391 n_pre=375 n_ref_event=0 n_req=7946 n_rd=7264 n_rd_L2_A=0 n_write=0 n_wr_bk=2728 bw_util=0.136
n_activity=21104 dram_eff=0.4735
bk0: 512a 71206i bk1: 512a 71506i bk2: 512a 70544i bk3: 512a 70912i bk4: 448a 71285i bk5: 448a 71121i bk6: 448a 71337i bk7: 448a 70767i bk8: 384a 71509i bk9: 384a 71660i bk10: 384a 70949i bk11: 384a 71409i bk12: 496a 71015i bk13: 496a 70836i bk14: 448a 70610i bk15: 448a 71039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950793
Row_Buffer_Locality_read = 0.967098
Row_Buffer_Locality_write = 0.777126
Bank_Level_Parallism = 2.648653
Bank_Level_Parallism_Col = 2.371633
Bank_Level_Parallism_Ready = 1.335068
write_to_read_ratio_blp_rw_average = 0.320373
GrpLevelPara = 1.719199 

BW Util details:
bwutil = 0.136005 
total_CMD = 73468 
util_bw = 9992 
Wasted_Col = 6450 
Wasted_Row = 823 
Idle = 56203 

BW Util Bottlenecks: 
RCDc_limit = 1654 
RCDWRc_limit = 647 
WTRc_limit = 1670 
RTWc_limit = 5115 
CCDLc_limit = 5545 
rwq = 0 
CCDLc_limit_alone = 4294 
WTRc_limit_alone = 1219 
RTWc_limit_alone = 4315 

Commands details: 
total_CMD = 73468 
n_nop = 63048 
Read = 7264 
Write = 0 
L2_Alloc = 0 
L2_WB = 2728 
n_act = 391 
n_pre = 375 
n_ref = 0 
n_req = 7946 
total_req = 9992 

Dual Bus Interface Util: 
issued_total_row = 766 
issued_total_col = 9992 
Row_Bus_Util =  0.010426 
CoL_Bus_Util = 0.136005 
Either_Row_CoL_Bus_Util = 0.141830 
Issued_on_Two_Bus_Simul_Util = 0.004601 
issued_two_Eff = 0.032438 
queue_avg = 2.337821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33782
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73468 n_nop=63048 n_act=399 n_pre=383 n_ref_event=0 n_req=7946 n_rd=7264 n_rd_L2_A=0 n_write=0 n_wr_bk=2728 bw_util=0.136
n_activity=21195 dram_eff=0.4714
bk0: 512a 70966i bk1: 512a 71334i bk2: 512a 70331i bk3: 512a 70669i bk4: 448a 71199i bk5: 448a 70824i bk6: 448a 70842i bk7: 448a 70623i bk8: 384a 71788i bk9: 384a 71623i bk10: 384a 71488i bk11: 384a 71042i bk12: 496a 70816i bk13: 496a 70906i bk14: 448a 70801i bk15: 448a 71064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949786
Row_Buffer_Locality_read = 0.965997
Row_Buffer_Locality_write = 0.777126
Bank_Level_Parallism = 2.748848
Bank_Level_Parallism_Col = 2.457178
Bank_Level_Parallism_Ready = 1.371097
write_to_read_ratio_blp_rw_average = 0.309212
GrpLevelPara = 1.760406 

BW Util details:
bwutil = 0.136005 
total_CMD = 73468 
util_bw = 9992 
Wasted_Col = 6354 
Wasted_Row = 795 
Idle = 56327 

BW Util Bottlenecks: 
RCDc_limit = 1702 
RCDWRc_limit = 647 
WTRc_limit = 2120 
RTWc_limit = 5096 
CCDLc_limit = 5884 
rwq = 0 
CCDLc_limit_alone = 4458 
WTRc_limit_alone = 1612 
RTWc_limit_alone = 4178 

Commands details: 
total_CMD = 73468 
n_nop = 63048 
Read = 7264 
Write = 0 
L2_Alloc = 0 
L2_WB = 2728 
n_act = 399 
n_pre = 383 
n_ref = 0 
n_req = 7946 
total_req = 9992 

Dual Bus Interface Util: 
issued_total_row = 782 
issued_total_col = 9992 
Row_Bus_Util =  0.010644 
CoL_Bus_Util = 0.136005 
Either_Row_CoL_Bus_Util = 0.141830 
Issued_on_Two_Bus_Simul_Util = 0.004818 
issued_two_Eff = 0.033973 
queue_avg = 2.508303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.5083
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73468 n_nop=63031 n_act=403 n_pre=387 n_ref_event=0 n_req=7946 n_rd=7264 n_rd_L2_A=0 n_write=0 n_wr_bk=2728 bw_util=0.136
n_activity=21129 dram_eff=0.4729
bk0: 512a 71515i bk1: 512a 71132i bk2: 512a 70864i bk3: 512a 71039i bk4: 448a 71194i bk5: 448a 71152i bk6: 448a 70765i bk7: 448a 70749i bk8: 384a 71887i bk9: 384a 71185i bk10: 384a 71263i bk11: 384a 71203i bk12: 496a 70816i bk13: 496a 71212i bk14: 448a 70934i bk15: 448a 70943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949283
Row_Buffer_Locality_read = 0.966410
Row_Buffer_Locality_write = 0.766862
Bank_Level_Parallism = 2.631242
Bank_Level_Parallism_Col = 2.337008
Bank_Level_Parallism_Ready = 1.338271
write_to_read_ratio_blp_rw_average = 0.307871
GrpLevelPara = 1.731271 

BW Util details:
bwutil = 0.136005 
total_CMD = 73468 
util_bw = 9992 
Wasted_Col = 6504 
Wasted_Row = 827 
Idle = 56145 

BW Util Bottlenecks: 
RCDc_limit = 1671 
RCDWRc_limit = 702 
WTRc_limit = 2117 
RTWc_limit = 4412 
CCDLc_limit = 5682 
rwq = 0 
CCDLc_limit_alone = 4516 
WTRc_limit_alone = 1652 
RTWc_limit_alone = 3711 

Commands details: 
total_CMD = 73468 
n_nop = 63031 
Read = 7264 
Write = 0 
L2_Alloc = 0 
L2_WB = 2728 
n_act = 403 
n_pre = 387 
n_ref = 0 
n_req = 7946 
total_req = 9992 

Dual Bus Interface Util: 
issued_total_row = 790 
issued_total_col = 9992 
Row_Bus_Util =  0.010753 
CoL_Bus_Util = 0.136005 
Either_Row_CoL_Bus_Util = 0.142062 
Issued_on_Two_Bus_Simul_Util = 0.004696 
issued_two_Eff = 0.033055 
queue_avg = 2.339862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33986
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73468 n_nop=63041 n_act=391 n_pre=375 n_ref_event=0 n_req=7946 n_rd=7264 n_rd_L2_A=0 n_write=0 n_wr_bk=2728 bw_util=0.136
n_activity=21049 dram_eff=0.4747
bk0: 512a 71084i bk1: 512a 71042i bk2: 512a 70881i bk3: 512a 70763i bk4: 448a 71328i bk5: 448a 71146i bk6: 448a 70795i bk7: 448a 70804i bk8: 384a 71656i bk9: 384a 71047i bk10: 384a 71421i bk11: 384a 71672i bk12: 496a 70932i bk13: 496a 71289i bk14: 448a 71020i bk15: 448a 70821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950793
Row_Buffer_Locality_read = 0.966410
Row_Buffer_Locality_write = 0.784458
Bank_Level_Parallism = 2.646739
Bank_Level_Parallism_Col = 2.366356
Bank_Level_Parallism_Ready = 1.338971
write_to_read_ratio_blp_rw_average = 0.299530
GrpLevelPara = 1.744237 

BW Util details:
bwutil = 0.136005 
total_CMD = 73468 
util_bw = 9992 
Wasted_Col = 6401 
Wasted_Row = 886 
Idle = 56189 

BW Util Bottlenecks: 
RCDc_limit = 1695 
RCDWRc_limit = 630 
WTRc_limit = 2192 
RTWc_limit = 4748 
CCDLc_limit = 5694 
rwq = 0 
CCDLc_limit_alone = 4454 
WTRc_limit_alone = 1690 
RTWc_limit_alone = 4010 

Commands details: 
total_CMD = 73468 
n_nop = 63041 
Read = 7264 
Write = 0 
L2_Alloc = 0 
L2_WB = 2728 
n_act = 391 
n_pre = 375 
n_ref = 0 
n_req = 7946 
total_req = 9992 

Dual Bus Interface Util: 
issued_total_row = 766 
issued_total_col = 9992 
Row_Bus_Util =  0.010426 
CoL_Bus_Util = 0.136005 
Either_Row_CoL_Bus_Util = 0.141926 
Issued_on_Two_Bus_Simul_Util = 0.004505 
issued_two_Eff = 0.031745 
queue_avg = 2.449801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=2.4498

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15738, Miss = 4163, Miss_rate = 0.265, Pending_hits = 134, Reservation_fails = 458
L2_cache_bank[1]: Access = 15439, Miss = 4144, Miss_rate = 0.268, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[2]: Access = 15704, Miss = 4160, Miss_rate = 0.265, Pending_hits = 138, Reservation_fails = 251
L2_cache_bank[3]: Access = 15440, Miss = 4144, Miss_rate = 0.268, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[4]: Access = 15684, Miss = 4159, Miss_rate = 0.265, Pending_hits = 118, Reservation_fails = 189
L2_cache_bank[5]: Access = 15420, Miss = 4144, Miss_rate = 0.269, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[6]: Access = 15791, Miss = 4167, Miss_rate = 0.264, Pending_hits = 138, Reservation_fails = 426
L2_cache_bank[7]: Access = 15433, Miss = 4136, Miss_rate = 0.268, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[8]: Access = 15662, Miss = 4167, Miss_rate = 0.266, Pending_hits = 127, Reservation_fails = 166
L2_cache_bank[9]: Access = 15449, Miss = 4144, Miss_rate = 0.268, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[10]: Access = 15469, Miss = 4144, Miss_rate = 0.268, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[11]: Access = 15446, Miss = 4144, Miss_rate = 0.268, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[12]: Access = 15419, Miss = 4148, Miss_rate = 0.269, Pending_hits = 94, Reservation_fails = 0
L2_cache_bank[13]: Access = 15421, Miss = 4144, Miss_rate = 0.269, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[14]: Access = 15442, Miss = 4152, Miss_rate = 0.269, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[15]: Access = 15414, Miss = 4144, Miss_rate = 0.269, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[16]: Access = 15445, Miss = 4152, Miss_rate = 0.269, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[17]: Access = 15449, Miss = 4144, Miss_rate = 0.268, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[18]: Access = 15412, Miss = 4152, Miss_rate = 0.269, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[19]: Access = 15417, Miss = 4144, Miss_rate = 0.269, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[20]: Access = 15448, Miss = 4152, Miss_rate = 0.269, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[21]: Access = 15418, Miss = 4144, Miss_rate = 0.269, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[22]: Access = 15427, Miss = 4152, Miss_rate = 0.269, Pending_hits = 116, Reservation_fails = 0
L2_cache_bank[23]: Access = 15451, Miss = 4144, Miss_rate = 0.268, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[24]: Access = 15418, Miss = 4152, Miss_rate = 0.269, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[25]: Access = 15433, Miss = 4144, Miss_rate = 0.269, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[26]: Access = 15446, Miss = 4152, Miss_rate = 0.269, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[27]: Access = 15415, Miss = 4144, Miss_rate = 0.269, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[28]: Access = 15427, Miss = 4144, Miss_rate = 0.269, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[29]: Access = 15458, Miss = 4136, Miss_rate = 0.268, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[30]: Access = 15419, Miss = 4148, Miss_rate = 0.269, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[31]: Access = 15429, Miss = 4132, Miss_rate = 0.268, Pending_hits = 109, Reservation_fails = 0
L2_cache_bank[32]: Access = 15443, Miss = 4148, Miss_rate = 0.269, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[33]: Access = 15420, Miss = 4136, Miss_rate = 0.268, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[34]: Access = 15441, Miss = 4152, Miss_rate = 0.269, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[35]: Access = 15443, Miss = 4144, Miss_rate = 0.268, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[36]: Access = 15417, Miss = 4144, Miss_rate = 0.269, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[37]: Access = 15427, Miss = 4144, Miss_rate = 0.269, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[38]: Access = 15443, Miss = 4152, Miss_rate = 0.269, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[39]: Access = 15435, Miss = 4144, Miss_rate = 0.268, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[40]: Access = 15432, Miss = 4152, Miss_rate = 0.269, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[41]: Access = 15407, Miss = 4144, Miss_rate = 0.269, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[42]: Access = 15432, Miss = 4152, Miss_rate = 0.269, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[43]: Access = 15422, Miss = 4144, Miss_rate = 0.269, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[44]: Access = 15459, Miss = 4152, Miss_rate = 0.269, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[45]: Access = 15429, Miss = 4144, Miss_rate = 0.269, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[46]: Access = 15423, Miss = 4152, Miss_rate = 0.269, Pending_hits = 109, Reservation_fails = 0
L2_cache_bank[47]: Access = 15443, Miss = 4144, Miss_rate = 0.268, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[48]: Access = 15447, Miss = 4152, Miss_rate = 0.269, Pending_hits = 121, Reservation_fails = 0
L2_cache_bank[49]: Access = 15441, Miss = 4144, Miss_rate = 0.268, Pending_hits = 89, Reservation_fails = 0
L2_cache_bank[50]: Access = 15409, Miss = 4152, Miss_rate = 0.269, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[51]: Access = 15412, Miss = 4144, Miss_rate = 0.269, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[52]: Access = 15409, Miss = 4152, Miss_rate = 0.269, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[53]: Access = 15452, Miss = 4144, Miss_rate = 0.268, Pending_hits = 100, Reservation_fails = 0
L2_cache_bank[54]: Access = 15425, Miss = 4148, Miss_rate = 0.269, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[55]: Access = 15420, Miss = 4144, Miss_rate = 0.269, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[56]: Access = 15436, Miss = 4144, Miss_rate = 0.268, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[57]: Access = 15418, Miss = 4144, Miss_rate = 0.269, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[58]: Access = 15430, Miss = 4144, Miss_rate = 0.269, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[59]: Access = 15421, Miss = 4144, Miss_rate = 0.269, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[60]: Access = 15456, Miss = 4144, Miss_rate = 0.268, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[61]: Access = 15429, Miss = 4144, Miss_rate = 0.269, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[62]: Access = 15437, Miss = 4144, Miss_rate = 0.268, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[63]: Access = 15412, Miss = 4144, Miss_rate = 0.269, Pending_hits = 115, Reservation_fails = 0
L2_total_cache_accesses = 989053
L2_total_cache_misses = 265420
L2_total_cache_miss_rate = 0.2684
L2_total_cache_pending_hits = 6992
L2_total_cache_reservation_fails = 1490
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 223939
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58154
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 174456
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 162
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 491526
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30720
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1120
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 120
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1199
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 30
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 463415
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 524294
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1280
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 129
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 162
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1199
L2_cache_data_port_util = 0.089
L2_cache_fill_port_util = 0.029

icnt_total_pkts_mem_to_simt=989053
icnt_total_pkts_simt_to_mem=988061
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 146.539
	minimum = 5
	maximum = 645
Network latency average = 112.55
	minimum = 5
	maximum = 619
Slowest packet = 704407
Flit latency average = 112.55
	minimum = 5
	maximum = 619
Slowest flit = 1973328
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.293569
	minimum = 0.182813 (at node 57)
	maximum = 0.751199 (at node 15)
Accepted packet rate average = 0.293569
	minimum = 0.182813 (at node 57)
	maximum = 0.751642 (at node 15)
Injected flit rate average = 0.293569
	minimum = 0.182813 (at node 57)
	maximum = 0.751199 (at node 15)
Accepted flit rate average= 0.293569
	minimum = 0.182813 (at node 57)
	maximum = 0.751642 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 86.2731 (2 samples)
	minimum = 5 (2 samples)
	maximum = 502.5 (2 samples)
Network latency average = 62.071 (2 samples)
	minimum = 5 (2 samples)
	maximum = 423.5 (2 samples)
Flit latency average = 62.071 (2 samples)
	minimum = 5 (2 samples)
	maximum = 423.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.208297 (2 samples)
	minimum = 0.129705 (2 samples)
	maximum = 0.529325 (2 samples)
Accepted packet rate average = 0.208297 (2 samples)
	minimum = 0.129705 (2 samples)
	maximum = 0.529812 (2 samples)
Injected flit rate average = 0.208297 (2 samples)
	minimum = 0.129705 (2 samples)
	maximum = 0.529325 (2 samples)
Accepted flit rate average = 0.208297 (2 samples)
	minimum = 0.129705 (2 samples)
	maximum = 0.529812 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 43 sec (823 sec)
gpgpu_simulation_rate = 196289 (inst/sec)
gpgpu_simulation_rate = 152 (cycle/sec)
Training done
GPGPU-Sim: *** exit detected ***
