[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of PG2L200H-6IFBB484 production of SHENZHEN PANGO MICROSYSTEMS CO.,LTD from the text:Logos2 series FPGA Device Data Sheet\nLogos2 series FPGA Device Data Sheet\n(DS04001 ,V2.0a)\n(2023.02.16)\nShenzhen Ziguang Tongchuang\nall rights reservedElectronic Co., Ltd\nInfringement must be investigated\nTranslated from Chinese (Simplified) to English - www.onlinedoctranslator.com\nDocument version revision record\nrevision time describe\nV0.1 2019.09.09 initial Alpha version release\n1.Add hot-swappable feature description, support hot-swappable 2class\n2.surface 5-1middle LVDS Performance parameters changed toTBDV0.2 2019.10.21\n1.Revise surface 2-1andsurface 2-2ofVINSignal Description\n2.Revise surface 7-7middle HSSTLP The clock interface rate descriptionV0.3 2019.12.06\n1.Revise Logos2 series FPGA Product overview and feature description\n2.renew surface 1-1andsurface 1-2,Increase SERDES LANE illustrate\n3.renew picture 1-1\n4.remove the power- on sequence VCCA_IO\n5.Revise ACCharacteristic parameter\n6.in the document HSST changed toHSSTLP , and modify HSSTLP related dataV1.0 2020.04.02\n1.Modified surface 2-1andsurface 2-2middle VINmaximum and minimum\n2.Revise surface 2-3middle noandrThe data\n3.Revise surface 2-5Typical value, and supplementary notes\n4.Revise ESDparameter HBM_IO value is±800\n5.Increase eFUSE programming condition\n6.Revise surface 3-3middle SSTL18D_I andSSTL18D_II ofVohvalue\n7.Revise surface 4-11 Medium performance parameters\n8.Increase surface 4-12 middle IOBAC characteristics\n9.Revise surface 6-1middle ACCharacteristic parameter\n10.Increase surface 8-1ofPCIe Hard core featuresV1.1 2020.05.12\n1.Increase CTCAcronym Description\n2.Revise 1.3.6 Clock Resource Description\n3.exist surface 4-4andsurface 4-5Add input clock jitter data and modify output clock jitter data in\n4. HBM_IO The description refers to allIOIncludes power supply, remove generic in instructions IO\n5.Revise surface 4-7,surface 4-8medium maximum frequency\n6.Revise surface 4-11 of each download mode inACAC characteristics\n7.Revise surface 7-9The minimum value of each characteristic in sinusoidal jitter toleranceV1.2 2020.06.12\nV1.3 2020.06.22 Revise surface 6-1middle ADC Hard core features\nV1.4 2020.06.28 Revise surface 4-4andsurface 4-5Input clock duty cycle in\n1.Increase- 5Data description of the speed class\n2.Add description -5Does not support temperature sensor function\n3. ESDindex HBM_IO change the value to±1000\n4.Increase I/OSecondary hot-swap does not support dedicated I/Oand multiplexing I/OillustrateV1.5 2020.11.10\n1.exist surface 1-1,surface 1-2increase inPG2L25H ,PG2L50H device information\n2.exist surface 2-5increase inPG2L25H ,PG2L50H The static power consumption data of\n3.exist surface 4-10 increase inPG2L25H ,PG2L50H related dataV1.6 2021.10.15\n1.Replenish I/Ohot-swap instructions and addIDKAcronyms\n2.original image 4-1split intopicture 4-1andpicture 4-2, denote power- on and reconfiguration characteristics, respectively, \nand correct  RST_N signal named RSTN\n3.correct surface 4-10 middle RST_N signal named RSTN\n4.surface 1-1PG2L50H Add "*" and remarks\n5.surface 5-3,surface 5-4andsurface 7-4distinguish- 5and- 6Performance Data for Speed   Grade Devices\n6.surface 5-2middle- 6Speed   Grade Devices DDR The rate is updated to1066Mbps\n7.surface 4-11 Increase speed class distinctionV1.7 2021.11.19\nDS04001 (V2.0a ) 1 / 47\nrevision time describe\n1.exist surface 1-2increase inPG2L50H device MBG324 encapsulated IOinformation\n2.delete surface 1-1middle PG2L50H "*" and remarks\n3.renew surface 1-1middle PG2L25H ,PG2L50H distributed RAM resource quantityV1.8 2022.03.28\n1.renew surface 1-1middle PG2L50H resource quantity\n2.renew surface 2-3middle IL,IREF,IPU,IPDparameter value\n3.renew surface 2-5middle PG2L25H andPG2L50H Typical quiescent current data of the\n4.fixsurface 3-3middle SSTL15D_I standard IolandIohparameter value\n5.exist surface 4-11 increase inSlave Serial Falling edge setup and hold time parameters\n6.renew surface 4-11 middle ECCLKIN Frequency parameter value\n7.delete surface 4-12 in each SSTL andHSTL standard redundant ACparameter value\n8.Adjust the order of the chapters, put the original 3.1.1 The content of the power- on and power- off sequence in the section is adjusted to2.6.1 section; original 3.1.2  The \nhotplug content of the subsection adjusts to2.7section; put the original 2.7The minimum current required for start- up subsection is merged into the2.6.3 section\n9.exist surface 5-1increase inPG2L25H ,PG2L50H The corresponding data of the deviceV1.9 2022.06.30\n1.exist surface 1-1,surface 1-2increase inPG2L200H Device related information\n2.exist surface 2-1increase inADC Power supply index\n3.renew surface 2-2Notes below\n4.exist surface 2-4Add comments below\n5.exist surface 2-5increase inPG2L200H Typical Quiescent Current Data for Device\n6.renew surface 6-1The reference voltage input pin name in,ADC Output clock signal name\n7.surface 6-1New power supply voltage accuracy index, APBinterface clock DCLK Notes below the frequency range and duty cycle table add \nthe description of on-chip temperature detection accuracy and on-chip power supply voltage detection accuracy\n8.exist 2.6.1 Power- on and power- off sequence The recommended power- on sequence diagram and power- off sequence diagram are added in the subsection\n9.exist surface 5-1increase inPG2L200H The corresponding data of the device\n10.exist surface 4-11 Add parameter name; add parameter TSSCLK2DOUT minimum value; increase the parameter,V2.0a 2023.02.16\nTTCKL;renew fSSCLK,fSPCLK ,fIPCLKparameter value\n11.renew surface 5-4middle- 5Parameter values   for speed classes\n12.Refresh document format\nDS04001 (V2.0a ) 2 / 47\nGlossary\nAbbreviations Acronym Full Spelling spelling in english Chinese Explanation Chinese explanation\nCLM Configurable Logic Module Configurable Logic Module\nDRM Dedicated RAM Module dedicated RAM storage module\nAPM Arithmetic Process Module arithmetic processing unit\nDDR Double Data Rate Double Rate Synchronous DRAM\nADC Analog to Digital Converter ADC\nHSSTLP High Speed   Serial Transceiver Low Performance High Speed   Serial Transceiver\nCTC Clock Tolerance Compensation Clock Tolerance Compensation\nIDK I drain- knee Maximum Leakage or Sink Current\nPCIe Peripheral Component Interconnect Express High Speed   Serial Computer Expansion Bus Standard\nUID Unique Identification Uniquely identifies\nHSTL High Speed   Transceiver Logic high- speed transceiver logic\nSSTL Stub Series Terminated Logic Stub Series Terminated Logic\nLVDS Low- Voltage Differential Signaling LVDS\nTMDS Transition- minimized differential signaling Transition Modulated Differential Signal\nhdmi High Definition Multimedia Interface HDMI\nDVI Digital Visual Interface digital video interface\nUI Unit Interval unit time interval\nHR High Range wide range\nDS04001 (V2.0a ) 3 / 47\nTable of contents\nDocument version revision history................................... ................................................... ................................................... . 1\nExplanation of terms and terms................................... ................................................... ...................................................\xa0… 3\nTable of contents................................................. ................................................... ................................................... ................................... 4\ntable of contents ................................................ ................................................... ................................................... ................... 6\nFigure Catalog................................................ ................................................... ................................................... ................... 8\n1Overview................................................ ................................................... ................................................... ................................... 9\n1.1 Logos2 series FPGA Product Features................................................ ................................................... ................................... 9\n1.2 Logos2 series FPGA Resource size and package information................................... ...................................................\xa0… 11\n1.3 Logos2 series FPGA A brief description................................................ ................................................... ................................... 11\n1.3.1 CLM ................................................... ................................................... ................................................... ...... 11\n1.3.2 DRM................................................................ ................................................... ................................................... ...... 12\n1.3.3 APM................................................................ ................................................... ................................................... ...... 13\n1.3.4 Input/ Output ................................................................... ................................................... ................................................ 13\n1.3.5 ADCs ................................................... ................................................... ................................................... ...... 14\n1.3.6 clock................................................. ................................................... ................................................... ... 14\n1.3.7 configuration................................................ ................................................... ................................................... ... 14\n1.3.8 High Speed   Serial Transceiver HSSTLP ................................................... ................................................... ................... 15\n1.4 Logos2 series FPGA References................................................... ................................................... ................................... 16\n1.5 Logos2 series FPGA Ordering Information................................................ ................................................... ................................... 17\n2working conditions ................................................ ................................................... ................................................... ......... 18\n2.1Device Absolute Limiting Voltage ................................................ ................................................... ................................................ 18\n2.2Device Recommended Operating Conditions................................... ................................................... ................................................ 18\n2.3DC CHARACTERISTICS OPERATING DEVICE RECOMMENDED OPERATING CONDITIONS................................... ................................................... ................................... 18\n2.4 VINMaximum allowable overshoot and undershoot voltage................................... ................................................... ................................... 19\n2.5Typical Quiescent Current ................................................ ................................................... ................................................... 20\n2.6Requirements for power on and power off................................... ................................................... ................................................... 20\n2.6.1 Power- on and power- off sequence................................... ................................................... ................................................ 20\n2.6.2 Power supply ramp- up time................................... ................................................... ................................... twenty one\n2.6.3 Minimum current required to start up................................................ ................................................... ................................... twenty two\n2.7Hot plugging..................................................... ................................................... ...................................................\xa0… twenty two\n2.7.1 Hot- swap specifications................................... ................................................... ................................................... twenty two\n2.7.2 Hot Plug Application Limitations................................... ................................................... ................................................ twenty two\n2.8 ESD(HBM ,CDM ),Latch Upindex................................................. ................................................... ... twenty two\nDS04001 (V2.0a ) 4 / 47\n2.9 eFUSE Programming Conditions ................................................ ................................................... ................................................... twenty three\n3under typical working conditions DCDC Characteristics ................................................ ................................................... ................................... twenty three\n3.1 I/Oinput Output DCDC characteristics (IO Input & Output DC) ................................................ ................................... twenty three\n4under typical working conditions ACcharacteristic................................................. ................................................... ................................... 25\n4.1Configurable Logic Module CLM (Configurable Logic Module )ACAC Characteristic Parameters................................... 25\n4.2dedicated RAM module DRM (Dedicated RAM Module )ACAC Characteristic Parameters...................................\xa0… 25\n4.3arithmetic processing unitAPM (Arithmetic Process Module )ACAC Characteristic Parameters................................... ..... 27\n4.4 GPLLs comminicate( AC)Characteristic parameter................................................... ................................................... ................................... 28\n4.5 PPLLs comminicate( AC)Characteristic parameter................................................... ................................................... ................................... 29\n4.6 DQS ACAC Characteristic Parameters................................... ................................................... ................................... 30\n4.7Global Clock Network (Global Clock Network )ACAC Characteristic Parameters................................... ................... 30\n4.8Regional Clock Networks (Regional Clock Network )ACAC Characteristic Parameters................................... .......... 30\n4.9 I/Oclock network (IO Clock Network )ACAC Characteristic Parameters................................... ................................... 30\n4.10 configuration and programming (Configuration and Programming )ACAC Characteristic Parameters...................................\xa0… 30\n4.10.1 Power- up Timing characteristic................................................. ................................................... ................................... 30\n4.10.2 Each download mode ACAC Characteristics ................................................ ................................................... ................................... 31\n4.11 IOB High Range (HR) ACAC Characteristic Parameters................................... ................................................... .. 33\n5Performance parameters under typical operating conditions (Fabric Performance ) ................................................ ................................... 39\n5.1 LVDS Performance parameters (LVDS Performance ) ................................................ ................................................... .. 39\n5.2Storage interface performance parameters (Memory Interface Performance ) ................................................ ................................... 39\n5.3dedicated RAM module DRM (Dedicated RAM Module ) Performance parameters ............................................ ................................... 39\n5.4arithmetic module APM (Arithmetic Process Module ) Performance parameters ............................................ ................................... 40\n6ADC (ADC )characteristic................................................ ................................................... ................................... 41\n7High Speed   Serial Transceivers (HSSTLP )characteristic................................................ ................................................... .......... 42\n7.1 HSSTLP Hard Core Absolute Limiting Voltage, Current Ratings................................... ...................................................\xa0… 42\n7.2 HSSTLP Hard Core Recommended Operating Conditions................................... ................................................... ................................... 42\n7.3 HSSTLP hardcore DCDC Characteristic Parameters................................... ................................................... ................................... 42\n7.4High Speed   Serial Transceiver HSSTLP ofACAC Characteristics ................................................ ................................................... 43\n8 PCIe Hard core features................................................ ................................................... ................................................... .. 46\nDisclaimer................................................ ................................................... ................................................... ......... 47\nDS04001 (V2.0a ) 5 / 47\ntable directory\nsurface 1-1 Logos2 FPGA Number of resources................................................ ................................................... ................................... 11\nsurface 1-2 Logos2 FPGAs Packaging Information and Users IOquantity................................................. ................................................... ... 11\nsurface 1-3 Logos2 series FPGA User Guide Documentation................................... ................................................... ......... 16\nsurface 2-1Device Maximum Absolute Voltage .............................................. ................................................... ................................... 18\nsurface 2-2Recommended Operating Conditions ................................................ ................................................... ................................................... 18\nsurface 2-3DC CHARACTERISTICS OVER RECOMMENDED OPERATING CONDITIONS................................... ................................................... ................................... 18\nsurface 2-4VIN Maximum allowable overshoot and undershoot voltage................................... ................................................... ................... 19\nsurface 2-5Typical Quiescent Current ................................................ ................................................... ................................................... 20\nsurface 2-6Power supply ramp- up time................................... ................................................... ................................................ twenty one\nsurface 2-7Minimum current required to start up................................................ ................................................... ................................... twenty two\nsurface 2-8Hot Swap Leakage Current Specifications................................... ................................................... ................................................ twenty two\nsurface 2-9 ESD,Latch- Upindex................................................. ................................................... ................................... twenty two\nsurface 2-10 eFUSEs Programming Conditions ................................................ ................................................... ................................................ twenty three\nsurface 3-1single ended IOLevel standard input and output voltage range................................... ................................................... ......... twenty three\nsurface 3-2Parameter requirements for differential input and output standards................................... ................................................... ................... twenty four\nsurface 3-3Parameter requirements for class differential input and output standards................................... ................................................... .......... twenty four\nsurface 4-1 CLM module ACcharacteristic................................................. ................................................... ................................................ 25\nsurface 4-2DRM module ACcharacteristic................................................. ................................................... ................................... 25\nsurface 4-3 APM module ACcharacteristic................................................. ................................................... ................................................ 27\nsurface 4-4 GPLL AC Characteristics ................................................ ................................................... ................................................... 28\nsurface 4-5 PPLLs AC Characteristics ................................................ ................................................... ................................................... 29\nsurface 4-6 DQS ACcharacteristic................................................. ................................................... ................................................... 30\nsurface 4-7Global Clock Network ACcharacteristic................................................. ................................................... ................................... 30\nsurface 4-8regional clock network ACcharacteristic................................................. ................................................... ................................... 30\nsurface 4-9 IOclock network ACcharacteristic................................................. ................................................... ................................... 30\nsurface 4-10 Power- up Timing Characteristic parameter................................................... ................................................... ................................... 31\nsurface 4-11 Logos2 series FPGA Supported download modes ACAC Characteristics ................................................ ................................... 31\nsurface 4-12 IOB High Range(HR)AC AC Characteristic Parameters................................... ................................................... . 33\nsurface 5-1 LVDS performance................................................. ................................................... ................................................... 39\nsurface 5-2Storage interface performance................................... ................................................... ................................................... 39\nsurface 5-3 DRMs performance................................................. ................................................... ................................................... 39\nsurface 5-4 APM performance................................................. ................................................... ................................................... 40\nDS04001 (V2.0a ) 6 / 47\nsurface 6-1 ADC Hard core features................................................ ................................................... ................................................... 41\nsurface 7-1 HSSTLP Absolute Limiting Voltage, Current Ratings................................... ................................................... ......... 42\nsurface 7-2 HSSTLP Hard Core Recommended Operating Conditions................................... ................................................... ................................... 42\nsurface 7-3 HSSTLP hardcore DCDC Characteristics ................................................ ................................................... ................................... 42\nsurface 7-4HSST Hard core performance parameters................................... ................................................... ................................... 43\nsurface 7-5 HSSTLP Hard Reference Clock Switching Characteristics ................................................ ................................................... ................... 43\nsurface 7-6 HSSTLP hardcore PLL/ Lock Lock Time Characteristics ................................................ ................................................... ..... 43\nsurface 7-7 HSSTLP Hard User Clock Switching Features ................................................ ................................................... ................... 43\nsurface 7-8 HSSTLP hardcore Transmitter Transmitter side switch characteristics................................... ................................................... 44\nsurface 7-9 HSSTLP hardcore Receiver Receiving Side Switching Characteristics ................................................ ................................................... .... 44\nsurface 8-1 PCIe Performance parameters................................................ ................................................... ................................................... 46\nDS04001 (V2.0a ) 7 / 47\nFigure catalog\npicture 1-1 Logos2 series FPGA The content and meaning of the product model number ................................................... ................................................... 17\npicture 2-1Power- on Sequence Diagram................................... ................................................... ................................................... twenty one\npicture 2-2Power- down sequence diagram................................... ................................................... ................................................... twenty one\npicture 4-1device Power- up Timing characteristic................................................. ................................................... ................................... 30\npicture 4-2Device Reset Reconfiguration Timing characteristic................................................. ................................................... ................... 31\nDS04001 (V2.0a ) 8 / 47\nThis article mainly includes Shenzhen Ziguang Tongchuang Electronics Co., Ltd. (hereinafter referred to as Ziguang Tongchuang) Logos2 series FPGA device\nA summary description of features, a list of product models and resource scales, AC & DCFeatures and other content, users can learn through this article\nLogos2 series FPGA Device characteristics, convenient for device selection.\n1overview\nLogos2 The series of programmable logic devices is launched by Shenzhen Ziguang Tongchuang Electronics Co., Ltd.Logos second generation family\nNew cost- effective, low power consumption FPGA product, which uses the mainstream 28nm craft. Logos2 series FPGA Contains configurable logic\nediting module (CLM ), dedicated 36Kb storage unit (DRM ), arithmetic processing unit (APM ), multifunctional high performance\nIOAnd rich on-chip clock resources and other modules, and integrated analog- to-digital conversion module (ADC ) and other hard core resources, supporting a variety of\nconfiguration mode, which provides both bitstream encryption and authentication, device ID(UID) and other functions to protect the user\'s design security. based on\nThe above features, Logos2 series FPGA Can be widely used in video, industrial control, automotive electronics, communication, computer, medical\ntherapy, ledDisplay multiple application fields such as security monitoring, instrumentation and consumer electronics.\n1.1 Logos2 series FPGA Product Features\n- High cost performance, low power consumption\n-\n-\n- Supports multiple standard IO\n--\n-\n-\n- Support multiple read and write modes DRM\n-Supports fast arithmetic carry logic\nSupport distributed RAM model\nSupport for cascading chainsmature 28nm CMOS craft\nas low as1.0V core voltage 1\nup to500users IO,support 1.2V arrive\n3.3V IOstandard\nsupport HSTL ,SSTL storage interface standard\nsupport LVDS ,MINI- LVDS ,TMDS\n(applied tohdmi ,DVIinterface) differential\nStandard\nprogrammable IO BUFFER , high performance  \nIO LOGIC\nSupport hot swap 2classsingle DRM supply 36Kb storage,\ncan be configured as2an independent 18Kb storage block\nSupport multiple working modes, including single port (SP)\nRAM , double port (DP)RAM , simple double\nmouth( SDP)RAM ,ROM as well asFIFO\nmodel\ndouble mouth RAM and simple two- port RAM support\nDual Port Mixed Data Width\nsupport ECCFunction\nsupport Normal- Write ,\nTransparent- Write as well as\nRead- before- Write three write modes\nsupport Byte- Write Function-\n--\n- -\n-\n- Flexible Programmable Logic Blocks CLM\n-\n--\n-\nLUT6 logical structure\neach CLM Include 4multifunctional LUT6 ,\n8registers -\nDS04001 (V2.0a ) 9 / 47\n-\n- Efficient Arithmetic Processing Unit APM\n-Optional address latch, output register Wide, effectively improve the programming speed\nsupport Slave Serial ,Slave Parallel mold\nMode\nsupport AES256- GCM Bit stream encryption, support\nhold 96bit UIDProtect\nSupport digital signature authentication for bit stream files\ncertificate\nsupport eFuse key storage\nbattery powered RAM (BB-RAM )\nKey storage, providing chip- level security protection\nSupport for disabling bitstream readback\nsupport JTAG safety management\nSupport antiDPA attack\nsupport SEUs Error detection and correction\nSupport multi- version bitstream fallback function\nSupport watchdog timeout detection\nSupport programming download tool\nConfiguration\nSupport online debugging tools\nDebugger\n- High- performance high- speed serial transceiver HSSTLP\n-\n--\neach APM support 1indivual 25*18 operation or\n2indivual 12*9 operation\nSupport input and output registers\nsupport 48bit addition\nSupport for signed data operations-\n-\n-\n-\n- integrated ADC hardcore\n--\n-\n- 12bit resolution, 1MSPS (independent ADC\ndual- core) sampling rate\nup to17input Channel\nIntegrated temperature sensor (-5not support)-\n-\n- Abundant clock resources\n-\n--\n-\n-\n-\n-\n-\n-support 3Clock- like network, flexible configuration\nSupports global clock (GLOBAL CLOCK )\nnetwork\nSupport for regional clocks (REGIONAL\nCLOCK )network\nsupport I/Oclock( I/O CLOCK )network\nIntegrate multiple PLLs , each PLLs support more\nreach 5clock output\n- Flexible configuration\n-\n-- Fabric\n-\n-- Fabric\nsupport Data Rate up to6.6Gbps\nFlexible configurable PCS, can support PCIe\nGEN1/ GEN2, Gigabit Ethernet, XAUI,\nGige and other agreementsSupports multiple programming modes\nJTAG pattern matches IEEE 1149.1 ,IEEE\n1149.6 standard\nMaster SPICan choose the highest 8bitdata bitNote: 1.DR version support VCC 0.9v-\nDS04001 (V2.0a ) 10 / 47\n1.2 Logos2 series FPGA Resource Size and Package Information\nLogos2 series FPGA Resource size and package information such assurface 1-1and surface 1-2shown.\nsurface 1-1 Logos2 FPGA resource quantity\nResource Name PG2L25H PG2L50H PG2L100H PG2L200H\nLUT6 17800 35800 66600 159800\nequivalent LUT4 26700 53700 99900 239700\nCLM\nFF 35600 71600 133200 319600\ndistributed ram(Kb) 343.75 593.75 1243.75 2468.75\nDRM (36Kbits/ indivual) 55 85 155 415\nAPM (indivual) 80 120 240 740\nGPLLs 3 5 6 10\nPLLs\nPPLLs 3 5 6 10\nADC\n(dual core )Dedicated Analog Channels (Differential Input Pairs) 1 1 1 1\nMultiplexed analog channels (differential input pairs) 11 16 16 16\nSERDES LANE (1) 4 4 8 16\nPCIE GEN2×4 CORE 1 1 1 1\nNote: 1. 4indivual LANE make up aHSSTLP\nsurface 1-2 Logos2 FPGAs Packaging Information and Users IOquantity\nPG2L25H PG2L50H PG2L100H PG2L200H\ndevice\nPackage informationSERDES\nLANESERDES\nLANESERDES\nLANESERDES\nLANEI/O I/O I/O I/O\nFBG676\n(27mm×27mm ,1.0mm )8 300\nFBG484\n(23mm×23mm ,1.0mm )4 250 4 285\nMBG325\n(15mm×15mm ,0.8mm )4 150\nMBG324\n(15mm×15mm ,0.8mm )0 210 0 210\nFBG256\n(17mm×17mm ,1.0mm )0 170\nFBB484\n(23mm×23mm ,1.0mm )4 285\nFBB676\n(27mm×27mm ,1.0mm )8 400\nFFBG1156\n(35mm×35mm ,1.0mm )16 500\n1.3 Logos2 series FPGA A brief description\n1.3.1 CLMs\nCLM (Configurable Logic Module, Configurable Logic Module) YesLogos2 The basic logical unit of the family of products,\nDS04001 (V2.0a ) 11 / 47\nIt mainly consists of multifunctional LUT6 , registers and extended function selectors. CLM exist Logos2 series of products\nCLMA andCLMS Two forms. CLMA andCLMS Both support logic functions, arithmetic functions, shift register functions and\nandROM function, only CLMS Support distributed RAM Function. CLM The main functional characteristics are as follows:\n- innovative LUT6 logical structure\n- each CLM Include 4multifunctional LUT6\n-each CLM Include 8registers\n- Supports arithmetic function mode\n- Supports fast arithmetic carry logic\n- Efficient implementation of multiplex function\n- Can achieve ROM Function\n- Support distributed RAM model\n- Support for cascading chains\ndetailed CLM For characteristics and usage methods, please refer to "UG040001_Logos2 series FPGA Configurable Logic Module (CLM )\nUser Guide".\n1.3.2 DRM\nsingle DRM have 36K bitsStorage unit, supports multiple working modes, supports configurable data bit width, and inDP RAM\nandSDP RAM In this mode, dual- port mixed data bit width is supported. DRM The main features of are as follows:\n- DRM Storage capacity can be configured independently 2indivual 18Kor1indivual 36K.\n- DP RAM Port data widths up to36bit , its two ports are shared in addition to theRAM completely independent of the content\nstand- alone to support different clock domains.\n- SDP RAM Port data widths up to72bit , its two ports also support different clock domains, but one of its\nOne port is restricted to write operations and the other port is restricted to read operations.\n- ROM mode, DRM The content of is usually initialized during the download of configuration data. Of course, other modes\nYou can also use programmatic configuration to initialize DRM Content. ROM Port data widths up to72bits .\n- synchronous or asynchronous FIFO mode, one port is dedicated toFIFO data write, another port is dedicated toFIFO\nFor data reading, the read and write ports can use different clocks.\n- 36KSupported in memory mode 64-bits ECC, and supports user- inserted errors.\ndetailed DRM For characteristics and usage methods, please refer to "UG040002_Logos2 series FPGA dedicated RAM module (DRM )\nUser Guide".\nDS04001 (V2.0a ) 12 / 47\n1.3.3 APMs\neach APM Depend onI/O Unit, Preadder, Mult andPostadder It is composed of functional units and supports each level of register pipeline.\nEvery APM can achieve a25*18 multiplier or two12*9 Multiplier, support pre-add function; support signed operation;\nCan achieve 1indivual 48bit or2indivual 24bit Add/ subtract/ accumulate operations. Logos2 FPGA ofAPM Supports cascading to implement filters\nand high bit-width multiplier applications. APM The main features of are as follows:\n- signed multiplier 25*18; Unsigned multiplication via high bit assignment 0accomplish\n- All calculations and output results are signed numbers, including the sign bit\n- support 1indivual 48bits Add/ Subtract/ Accumulate OR2indivual 24bits operation\n-Pre-addfor25bits\n- independent optional CEandRST\n- Support input cascading\n- Support output cascading\n- Control/ Data Signal Pipeline\n- Support dynamic mode switching\n- support Rounding Function\ndetailed APM For characteristics and usage methods, please refer to "UG040003_Logos2 series FPGA Arithmetic processing module (APM )\nUser Guide".\n1.3.4 Input/ Output\nIOB\nLogos2 FPGA ofIOaccording tobank distribution, each bank by independent IOMains powered. IOFlexible and configurable, support\n1.2V~3.3V Power supply voltage and different single- ended and differential interface standards to suit different application scenarios. all users IO\nare bidirectional, containing IBUF ,OBUF and three- state control TBUF .Logos2 FPGA ofIOBPowerful and flexible\nConfigure interface standard, output drive strength, Slew Rate , input hysteresis, etc. detailed IOFeatures and usage can refer to\n"Logos2 series FPGA I/O interface (IO) User Guide.\nIOL\nIOLThe module is located atIOBandCore between, to be input and output FPGA Core signals are managed.\nIOLSupport various high- speed interfaces, in addition to supporting direct data input and output, IOIn addition to register input and output modes, it also supports\nSupports the following functions:\n-ISERDES : For high- speed interfaces, support 1:2;1:4;1:7;1:8etc. input Deserializer .\n-OSERDES : For high- speed interfaces, support 2:1;4:1;7:1;8:1etc. output Serializer .\n- built- inIODelay function, can adjust input/ output delay dynamically/ statically.\nDS04001 (V2.0a ) 13 / 47\nbuilt- in input FIFO , mainly used to complete non- sequential DQS (against DDR memory interface ) to the internal even\nClock domain transitions for continuous clocks and some special Generic DDR Phase difference compensation between sampling clock and internal clock in the application.\ndetailed IOFeatures and usage refer to "UG040006 Logos2 series FPGA I/O interface (IO) User Guide.\n1.3.5 ADCs\nEach Logos2 FPGA Internally integrates a resolution of12bit , sampling rate1MSPS The analog- to-digital converter\n(ADC ). each ADC with 17Pair difference Channels ,in16right Analog Input andGPIOs reuse, additionally 1Opposite mining\nwith dedicated analog input pins. 17right Channels The scanning method is completely determined by theFPGA Flexible control, users canUser\nlogic The decision is ultimately made by several pairs Channels share 1MSPS ofADC Sampling Rate.\nADC Provides on-chip voltage and temperature monitoring functions. YesVCC,VCCA ,VCC_DRM to test; to examine\nThe detailed characteristic parameters are shown in the table 6-1.ADC For detailed use, refer to "UG040009 Logos2 series FPGA Analog- to-digital conversion module (ADC )\nUser Guide".\n1.3.6 clock\nLogos2 The series products include three types of clocks, which are global clocks (Global Clock ), regional clock (Region Clock )\nandI/O Clock . The global clock provides clocks for the synchronous logic units of each node of the chip. The global clock is available as a different clock\nSynchronous clock for synchronous logic units within a region. Regional clocks provide synchronous logic units within a single clock region to which they belong\nclock. Two adjacent clock regions can be driven synchronously. I/O Clock forI/OHigh- speed data provides a synchronous clock.\nIn order to meet the user\'s needs for frequency change and phase adjustment, Logos2 family of products also offers a richPLLs capital\nsource, GPLL compared toPPLL Provide more crossovers and functions, PPLL then it can beDDR Wait for the clock to be provided.\nPG2L100H The overall clock resources are as follows:\n- chip has32indivual GLOBAL CLOCK , the upper and lower parts of the chip each have 16indivual GLOBAL CLOCK .\n-chip has96indivual HORIZONTAL CLOCK , each REGION inside 12indivual HORIZONTAL CLOCK .\nFor the detailed characteristics and usage of the clock, please refer to "UG040004 Logos2 series FPGA clock resources (Clock )use\nUser Guide.\n1.3.7 configuration\nconfiguration (configuration )is true FPGA The process of programming. Logos2 FPGA useSRAM Cell storage configuration\ndata, it needs to be reconfigured every time it is powered on; the configuration data can be actively read from the outside by the chip flash available, also through external\nThe external processor/ controller downloads the configuration data into the chip.\nLogos2 FPGA Multiple configuration modes are supported, including JTAG model, Master SPImodel, Slave Parallel model,\nSlave Serial model. Logos2 FPGA The configuration related functions are described below:\n- JTAG pattern, conforms toIEEE 1149.1 ,IEEE1149.6 standard\nDS04001 (V2.0a ) 14 / 47\n- Master SPImode, support data bit width 1/2/4/8bit\n- Slave Parallel mode, support data bit width 8/16/32bit\n-Slave Serial model\n- Support configuration data stream compression, which can effectively reduce bitstream size, saving storage space and programming time\n- Configure data flow encryption to prevent malicious plagiarism and effectively protect customer design intellectual property rights\n- support SHA-3 Summary, RSA-2048 certification, AES256- GCM Self- certified digitally signed bitstream\n- Key storage method support eFuse and battery powered RAM (BB-RAM ) key storage, where BB-RAM\nProvides chip- level security protection\n- Security protection technology that supports anti- bit stream reverse reading\n- support JTAG Security management, can be permanently closed JTAG Function\n- Support antiDPA attacks, preventing encryption keys from being cracked by hackers\n- support SEU 1biterror correction and2biterror detection\n- Support watchdog timeout detection function\n- In the main SPIIn mode, support configuration bit stream version rollback function\n- support UIDFunction\nFor detailed features and usage of the configuration, please refer to "UG040005 Logos2 series FPGA configuration (configuration )\nUser Guide".\n1.3.8 High Speed   Serial Transceiver HSSTLP\nHSSTLP is built inLogos2 series of high- speed serial interface modules, Data Rate Gundam 6.6Gbps . Apart from PMA ,\nHSSTLP Integrates a richPCSFunction, can be flexibly applied to various serial protocol standards. each HSSTLP Support one to four\nfull duplex Lane .HSSTLP Key features include:\n-support DataRate rate: 0.6Gbps-6.6Gbps\n- Flexible reference clock selection\n- Data rate of transmit channel and receive channel can be configured independently\n- Programmable output swing and de-emphasis\n- Receiver Adaptive Linear Equalizer\n-PMA Rxsupport SSC\n- The data channel supports data bit width: 8bit only, 10bit only, 8b10b, 16bit only, 20bit only, 32bit only,\n40bit only, 64b66b/ 64b67b and other modes\n- Flexible configurable PCS, can support PCI Express GEN1, PCI Express GEN2, XAUI, Gigabit Ethernet\nDS04001 (V2.0a ) 15 / 47\nnet,CPRI,SRIO and other agreements\n- flexible Word Alignment Function\n- support RxClock Slipfunction to ensure a fixed Receive Latency\n- Support protocol standard 8b10b encode decode\n- Support protocol standard 64b66b/ 64b67b Data Adaptation Function\n-flexible CTCplan\n-support x2andx4ofChannel Bonding\n- HSSTLP The configuration supports dynamic modification\n- Near- end loopback and far-end loopback modes\n- built- inPRBS Function\n-adaptive EQ\nHSSTLP For detailed features and usage methods, please refer to "Logos2 series FPGA High Speed   Serial Transceivers (HSSTLP )\nUser Guide\n1.4 Logos2 series FPGA References\n1.3Bar pairLogos2 FPGA Each module and the clock and configuration system are briefly described. To know the details of the corresponding modules\nFor details, please refer toLogos2 FPGA See the table below for related user guide documents.\nsurface 1-3 Logos2 series FPGA User Guide Documentation\nDocument number file name document content\n"Logos2 series FPGA Configurable Logic Module (CLM ) User \nGuideLogos2 series FPGA Configurable logic module functional \ndescriptionUG040001\n"Logos2 series FPGA dedicated RAM module (DRM ) User \nGuideLogos2 series FPGA dedicated RAM Module function descriptionUG040002\n"Logos2 series FPGA Arithmetic processing module (APM ) User \nGuideLogos2 series FPGA Arithmetic processing module function \ndescriptionUG040003\nLogos2 series FPGA clock resources, including PLLs\nDescription of function and usageUG040004 "Logos2 series FPGA clock resources (Clock ) User Guide\nLogos2 series FPGA Description of configuration interface, configuration mode, \nconfiguration process, etc.UG040005 "Logos2 series FPGA configuration (configuration ) User Guide\nLogos2 series FPGA Input and output interface function descriptionUG040006 "Logos2 series FPGA I/O interface (IO) User Guide\nLogos2 series FPGA GTPFunction description and usage \nguideUG040007 "Logos2 series of products GTPUser Guide\n"Logos2 series FPGA High Speed   Serial Transceivers (HSSTLP ) User \nGuideLogos2 series FPGA High Speed   Serial Transceivers \n(HSSTLP ) function descriptionUG040008\n"Logos2 series FPGA Analog- to-digital conversion module (ADC ) User \nGuideUG040009 Logos series FPGA Analog- to-Digital Converter Functional Description\nDS04001 (V2.0a ) 16 / 47\n1.5 Logos2 series FPGA ordering information\nLogos2 series FPGA The content and meaning of the product model number are as follows: picture 1-1shown.\nExample: PG 2L 100H-6 I FBG 676\nPG - PANGO Number of pins\nPackage form\nProduct Series: 2L - Logos2 Series\ntemperature range:\nC = Commercial(Tj) = 0 I = \nIndustrial(Tj) = -40Logical capacity:\n25-25K\n50-50K\n100-100K\n200-200Kto +85\nto +100\nSpeed   class:\n5, 6, 7, the rate increases in turn\npicture 1-1 Logos2 series FPGA The content and meaning of the product model number\nDS04001 (V2.0a ) 17 / 47\n2working conditions\n2.1Device absolute limit voltage\nsurface 2-1Device Maximum Absolute Voltage\nname minimum value maximum value unit illustrate\nVREF - 0.5 2.0 V Input reference voltage\nVCCB - 0.5 2.0 V Key memory backup battery power supply voltage\nVCC - 0.5 1.1 V Core logic power supply voltage\nVCCA - 0.5 2.0 V Auxiliary power supply voltage\nVCCIO - 0.5 3.6 V Supply voltage for output driver power supply\nVCC_DRM - 0.5 1.1 V DRM power supply voltage\n- 0.3 VCCIO+0.45 V I/OInput voltage\nVIN VCCIOfor3.3Vhour, VREF or difference I/Ostandard\n- 0.3 2.525 V\nofI/OInput voltage, TMDS_33 standard exception\nVCCADC - 0.5 2.0 V ADC Supply voltage of the power supply\nNote: Stresses above extreme ratings may cause permanent damage to the device.\n2.2Device Recommended Operating Conditions\nsurface 2-2Recommended working conditions\nname minimum value typical value maximum value unit illustrate\nVCCB 1.0 - - 1.89 V Key memory backup battery power supply voltage\nVCC 0.95 1.0 1.05 V Core supply voltage\nVCCA 1.71 1.8 1.89 V Auxiliary power supply voltage\nVCCIO 1.14 - - 3.465 V Supply voltage for output driver power supply\nVCC_DRM 0.95 1.0 1.05 V DRM power supply voltage\n- 0.2 - - VCCIO+0.2 V I/OInput voltage\nVINVCCIO for3.3V hour, VREF or difference I/O\nstandard I/OInput voltage, TMDS_33 standard \nexception- 0.2 - - 2.5 V\npowered on or offbank any within\nonePINThe forward- biased clamping diodes allow\nThe maximum current flowingIIN - - - - 10 mA\nNote: VCCIOThe voltage should be at1.2V ,1.35V ,1.5V ,1.8V ,2.5V and3.3V and the ±5%within the range\n2.3DC CHARACTERISTICS OVER DEVICE RECOMMENDED OPERATING CONDITIONS\nsurface 2-3DC CHARACTERISTICS UNDER RECOMMENDED OPERATING CONDITIONS\nlogo minimum value typical value maximum value illustrate\nVDRVCC 0.75V - - - - VCCThe configuration data hold voltage\nVDRVCCA 1.5V - - - - VCCAThe configuration data hold voltage\nIL - - - - 60uA The input or output leakage current of the pin\nDS04001 (V2.0a ) 18 / 47\nlogo minimum value typical value maximum value illustrate\nIREF - - - - 60uA VREFpin leakage current\n90uA - - 390uA PAD The pull- up current (VIN=0;VCCIO=3.3V)\n68uA - - 370uA PAD The pull- up current (VIN=0;VCCIO=2.5V)\nIPU 34uA - - 300uA PAD The pull- up current (VIN=0;VCCIO=1.8V)\n23uA - - 190uA PAD The pull- up current (VIN=0;VCCIO=1.5V)\n12uA - - 150uA PAD The pull- up current (VIN=0;VCCIO=1.2V)\n50uA - - 350uA PAD pull- down current (VIN=3.3V)\nIPD45uA - - 180uA PAD pull- down current (VIN=1.8V)\nICCADC - - - - 25mA Analog circuit power- up state, ADC Analog Power Current\nIVCCB - - - - 150nA VCCBsupply current\nexist VCCIO /2under voltage\nSet as40Ωwhen)Thevenin equivalent resistance of programmable input terminals. (when set28Ω 40Ω 55Ω\nexist VCCIO/2Thevenin equivalent resistance of the programmable input terminal at \nvoltage. (when set to50Ωwhen)RINTERM 35Ω 50Ω 65Ω\nexist VCCIO/2Programmable input at voltage \nterminated as60Ωwhen)Thevenin equivalent resistance at the terminal. (when set44Ω 60Ω 83Ω\nCIN - - - - TBD DiePAD The input capacitance of the\nno - - 0.9988 - - Ideality Factor of Thermal Diodes\nr - - 2.5Ω - - Series resistance of temperature diode\nNote: Typical values   refer to normal pressure, 25The measured value under the condition of ℃; the maximum value refers to normal pressure, 100Measured value at junction temperature\n2.4 VINMaximum allowable overshoot and undershoot voltage\nsurface 2-4VIN Maximum allowable overshoot and undershoot voltage\novershoot voltage (V) %UI (-40℃~125°C) Undershoot Voltage (V) %UI (-40℃~125°C)\n- 0.3 100\n- 0.35 55.5\nVCCIO + 0.45 100\n- 0.4 23.2\n- 0.45 9.9\nVCCIO + 0.5 42 - 0.5 4.3\nVCCIO + 0.55 19.08 - 0.55 1.89\nVCCIO + 0.6 8.77 - 0.60 0.84\nVCCIO + 0.65 4.1 - 0.65 0.387\nVCCIO + 0.7 1.9 - 0.7 0.18\nVCCIO + 0.75 0.918 - 0.75 0.08\nVCCIO + 0.80 0.44 - 0.8 0.04\nVCCIO + 0.85 0.21 - 0.85 0.017\nNote:\n1. overshoot or undershoot the peak voltage, and theVCCIO+0.20V above orGND-0.20V The following durations shall not exceed the values   in this table\n2. UIDuration less than 15us\nDS04001 (V2.0a ) 19 / 47\n2.5Typical Quiescent Current\nsurface 2-5Typical Quiescent Current\nlogo device typical value unit illustrate\nPG2L25H 150\nPG2L50H 275\nICCQ mA VCCquiescent current\nPG2L100H 500\nPG2L200H 1200\nPG2L25H 3.5\nPG2L50H 6.5\nICC_DRMQ mA VCC_DRM quiescent current\nPG2L100H 11\nPG2L200H 30\nPG2L25H 6.6\nPG2L50H 6.6\nICCIOQ mA VCCIOquiescent current\nPG2L100H 18\nPG2L200H 30\nPG2L25H 30\nPG2L50H 55\nICCAQ mA VCCAquiescent current\nPG2L100H 120\nPG2L200H 200\nNote:\n1. Typical values   refer to atmospheric pressure, 85°C junction temperature and are both single- ended I/O;Device with blank configuration and no output current load, no input pull- up resistors, allI/O \nis tri-stated and left floating\n2. For static power consumption evaluation under other specific conditions, please usePDSintegrated power consumption evaluation tool.\n2.6Power on and off requirements\n2.6.1 Power- on and power- off sequence\nDuring the power- on and power- off process, it must be satisfied (VCCIO- VCCA )>2Vfor less than 100millisecond.\nRecommended power- on sequence: VCC, VCC_DRM, VCCA, VCCIO ,likepicture 2-1As shown, each supply voltage reaches the typical\nBefore the type voltage value, it needs to meet: VCC≥VCC_DRM ≥VCCA≥VCCIO , the power- on current is minimum at this time.\nThe recommended power- off sequence is the reverse direction of the recommended power- on sequence, such aspicture 2-2As shown, each power supply voltage before power- off to zero voltage\nNeed to meet: VCCIO≤VCCA≤VCC_DRM ≤VCC.\nDS04001 (V2.0a ) 20 / 47\n1\n3VCC 2\n4VCC_DRM\nVoltage\nVCCA VCCIO\nVCCIO\n4\nVCCA\n3\nVCC/VCC_DRM\n1 2\n0 t1 t2 t3power on time\npicture 2-1Power- on sequence diagram\nVoltage\n1VCC 2\n4VCC_DRMVCCIO\n3 VCCA VCCIO\n4\nVCCA\n3\nVCC/VCC_DRM\n2 1\n0 t1 t2 t3power off time\npicture 2-2Power- off sequence diagram\n2.6.2 Power supply ramp- up time\nsurface 2-6Power supply ramp- up time\nlogo minimum value maximum value unit illustrate\nTVCC 0.2 50 ms VCCfrom GND up to90%V CCtime\nTVCC_DRM 0.2 50 ms VCC_DRM from GND up to90%V CC_DRM time\nTVCCIO 0.2 50 ms VCCIOfrom GND up to90%V CCIOtime\nDS04001 (V2.0a ) 21 / 47\nlogo minimum value maximum value unit illustrate\nTVCCA 0.2 50 ms VCCAfrom GND up to90%V CCAtime\nTVCCIO2VCCA - 100 ms VCCIO-VCCA>2Vtime\n2.6.3 Minimum current required to start\nsurface 2-7Minimum current required to start\nlogo maximum value unit illustrate\nICCMIN ICCQ+150 mA VCCMinimum current for power- on startup\nICC_DRMMIN ICC_DRMQ +70 mA VCC_DRM Minimum current for power- on startup\nICCIOMIN ICCIOQ +50 mA VCCIOMinimum current for power- up start (perbank )\nICCAMIN ICCAQ+40 mA VCCAMinimum current for power- on startup\n2.7hot swap\n2.7.1 Hot Plug Specifications\nFor device hot-swap leakage current specifications, seesurface 2-8.\nsurface 2-8Hot Swap Leakage Current Specifications\nparameter symbol Parameter Description maximum value\nIDK(DC)(1) DCcurrent, each I/O 1mA\nIDK(AC)(2) ACcurrent, each I/O 1mA\nNote:\n1. DCThe current is when the chip is not powered on, to support hot-swappable I/OApply voltage, test sinkIOthe maximum current value.\n2. ACThe current is poured in during the power- on and power- on process of the recommended power- on and power- on sequence IOthe maximum current.\n3. Dedicated configuration I/O does not support hot swap ,configuration reuse I/OandADC reuse I/OSatisfiable IDK(DC) current, does not meet IDK(AC) current. other users I/O Satisfied under the \nrecommended power- on sequence IDKIf the current specification does not meet the recommended power- on and power- on sequence, IDK(AC) maximum current for15mA .\n2.7.2 Hot Plug Application Limitations\nTo meet hot swap, the following conditions must be met:\n(1)Power on and off according to the power on and off sequence recommended by the chip.\n(2)To ensure that the application requirements are met, the user needs to select an appropriate external circuit (such as pull- up and pull- down and series resistance), etc.\n2.8 ESD(HBM ,CDM ),Latch Upindex\nsurface 2-9 ESD,Latch- Upindex\nlogo value unit illustrate\nHBM_IO ±1000 V Human Body Model (HBM )\nHBM_SERDES ±1000 V HBM ,Serdes\nCDM_IO ±350 V Charge Device Model (CDM ), common IO\n±300 V CDM ,serdes ,Logos2 100K and the following devices\nCDM_SERDES\n±250 V CDM, SERDES, Logos2 100k The above devices\nLatch- up ±100 mA Current injection method\nDS04001 (V2.0a ) 22 / 47\n2.9 eFUSE programming condition\nsurface 2-10 eFUSEs programming condition\nlogo minimum value maximum value unit illustrate\nIeFUSE 188 mA VCCAcurrent provided\nTj 15 125 ℃\n3under typical working conditions DCDC characteristics\n3.1 I/Oinput Output DCDC characteristics (IO Input & Output DC)\nEach single- ended IOLevel standard input and output voltage ranges are as follows:\nsurface 3-1single ended IOLevel standard input and output voltage range\nVIL VIHIOL IOh\nstandard VOLMax (v) VOH Min (v)\nMin(v) Max(v) Min(v) Max(v)(mA) (mA)\nPCI33 - 0.3 0.3VCCIO 0.5VCCIO VCCIO+0.5 0.1VCCIO 0.9VCCIO 1.5 - 0.5\n4\n8\n12\n16- 4\n- 8\n- 12\n- 16LVCMOS33 - 0.3 0.8 2.0 3.465 0.4 VCCIO-0.4\n4\n8\n12\n16\ntwenty four- 4\n- 8\n- 12\n- 16\n- twenty fourLVTTL33 - 0.3 0.8 2.0 3.465 0.4 2.4\n4\n8\n12\n16- 4\n- 8\n- 12\n- 16LVCMOS25 - 0.3 0.7 1.7 VCCIO+0.3 0.4 VCCIO-0.4\n4\n8\n12\n16\ntwenty four- 4\n- 8\n- 12\n- 16\n- twenty fourLVCMOS18 - 0.3 0.35VCCIO 0.65VCCIO VCCIO+0.3 0.4 VCCIO-0.4\n4\n8\n12\n16- 4\n- 8\n12\n16LVCMOS15 - 0.3 0.35VCCIO 0.65VCCIO VCCIO+0.3 0.4 VCCIO-0.4\n4\n8\n12- 4\n- 8\n- 12LVCMOS12 - 0.3 0.35VCCIO 0.65VCCIO VCCIO+0.3 0.4 VCCIO-0.4\nSSTL18_I - 0.3 Vref-0.125 Vref+0.125 VCCIO+0.3 0.5VCCIO-0.47 0.5VCCIO+0.47 8 - 8\nSSTL18_II - 0.3 Vref-0.125 Vref+0.125 VCCIO+0.3 0.5VCCIO-0.6 0.5VCCIO+0.6 13.4 - 13.4\nSSTL15_I - 0.3 Vref-0.10 Vref+0.10 VCCIO+0.3 0.5VCCIO-0.175 0.5VCCIO+0.175 8.9 - 8.9\nSSTL15_II - 0.3 Vref-0.10 Vref+0.10 VCCIO+0.3 0.5VCCIO-0.175 0.5VCCIO+0.175 13 - 13\nHSUL12 - 0.3 Vref-0.13 Vref+0.13 VCCIO+0.3 0.2VCCIO 0.8VCCIO 0.1 - 0.1\nHSTL18_I - 0.3 Vref-0.1 Vref+0.1 VCCIO+0.3 0.40 VCCIO-0.40 8 - 8\nHSTL18_II - 0.3 Vref-0.1 Vref+0.1 VCCIO+0.3 0.40 VCCIO-0.40 16 - 16\nHSTL15_I - 0.3 Vref-0.1 Vref+0.1 VCCIO+0.3 0.40 VCCIO-0.40 8 - 8\nDS04001 (V2.0a ) 23 / 47\nVIL VIHIOL IOh\nstandard VOLMax (v) VOH Min (v)\nMin(v) Max(v) Min(v) Max(v)(mA) (mA)\nHSTL15_II - 0.3 Vref-0.1 Vref+0.1 VCCIO+0.3 0.40 VCCIO-0.40 16 - 16\nSSTL135_I - 0.3 Vref-0.1 Vref+0.1 VCCIO+0.3 0.5VCCIO-0.15 0.5VCCIO+0.15 8.9 - 8.9\nSSTL135_II - 0.3 Vref-0.1 Vref+0.1 VCCIO+0.3 0.5VCCIO-0.15 0.5VCCIO+0.15 13 - 13\nLPDDR - 0.3 0.2VCCIO 0.8VCCIO VCCIO+0.3 0.1VCCIO 0.9VCCIO 0.1 - 0.1\ndifference IOLevel standard input and output voltage ranges such assurface 3-2shown\nsurface 3-2Parameter requirements for differential input and output standards\nI/O\nStandardVicm(V) Vid(V) Vocm(V) Vod(V)\nMin type Max Min type Max Min type Max Min type Max\nLVDS 1 1.2 1.425 0.1 0.35 0.6 1 1.25 1.425 0.25 0.35 0.6\nBLVDS 0.3 1.2 1.425 0.1 – – – 1.25 – –\nMINI_LVDS 0.3 1.2 VCCA 0.2 0.4 0.6 1 1.2 1.4 0.3 0.40 0.6\nPPDS 0.2 0.9 VCCA 0.1 0.25 0.4 0.5 1.0 1.4 0.1 0.3 0.45\nRSDS 0.3 0.9 1.5 0.1 0.35 0.6 1 1.2 1.4 0.1 0.35 0.6\nTMDS 2.7 2.965 3.23 0.15 0.675 1.2 VCCIO-0.405 VCCIO-0.3 VCCIO-0.19 0.4 0.6 0.8\nsurface 3-3Class differential input and output standard parameter requirements\nIol\n(mA)Ioh\n(mA)Vid(V) Vicm (V) Vol(V) Voh(V)\nIOstandard\nmin min type max max min max min\nHSUL12D 0.1 0.3 0.6 0.85 0.2VCCIO 0.8VCCIO 0.1 - 0.1\nSSTL135D_I 0.1 0.3 0.675 1 0.5VCCIO-0.15 0.5VCCIO+0.15 8.9 - 8.9\nSSTL135D_II 0.1 0.3 0.675 1 0.5VCCIO-0.15 0.5VCCIO+0.15 13 - 13\nHSTL15D_I 0.1 0.3 0.75 1.125 0.4 VCCIO-0.4 8 - 8\nHSTL15D_II 0.1 0.3 0.75 1.125 0.4 VCCIO-0.4 16 - 16\nHSTL18D_I 0.1 0.3 0.9 1.425 0.4 VCCIO-0.4 8 - 8\nHSTL18D_II 0.1 0.3 0.9 1.425 0.4 VCCIO-0.4 16 - 16\nLPDDRD 0.1 0.3 0.9 1.425 0.1VCCIO 0.9VCCIO 0.1 - 0.1\nSSTL15D_I 0.1 0.3 0.75 1.125 0.5VCCIO-0.175 0.5VCCIO+0.175 0.89 -0.89\nSSTL15D_II 0.1 0.3 0.75 1.125 0.5VCCIO-0.175 0.5VCCIO+0.175 13 - 13\nSSTL18D_I 0.1 0.3 0.9 1.425 0.5VCCIO-0.47 0.5VCCIO+0.47 8 - 8\nSSTL18D_II 0.1 0.3 0.9 1.425 0.5VCCIO-0.6 0.5VCCIO+0.6 13.4 - 13.4\nDS04001 (V2.0a ) 24 / 47\n4under typical working conditions ACcharacteristic\nThis chapter mainly listsLogos2 series FPGA Each logic unit under typical operating conditions ACAC characteristics.\n4.1Configurable Logic Module CLM (Configurable Logic Module )ACAC characteristic parameters\nsurface 4-1 CLM module ACcharacteristic\ndelay time\nunit Parameter Description\n- 5 - 6 - 7\nlogic delay\n0.24 0.196 TBD ns,max LUT6 enter Ax/Bx/Cx/Dxarrive Y0/Y1/Y2/Y3 delay\n0.452 0.353 TBD ns,max LUT6 enter Ax/Bx/Cx/Dxarrive CR0/ CR1ofdelay (LUT7)\n0.445 0.395 TBD ns,max LUT6 enter Ax/Bx/Cx/Dxarrive CR2arrive Y1 (LUT8) ofdelay\n0.449 0.357 TBD ns,max LUT input Axarrive CYA (CR0) ofdelay\n0.446 0.371 TBD ns,max LUT input Bxarrive CYB(CR1) ofdelay\n0.452 0.358 TBD ns,max LUT input Cxarrive CYC(CR2) ofdelay\n0.434 0.353 TBD ns,max LUT input Dxarrive CYD (CR3) ofdelay\n0.105 0.065 TBD ns,max CINinput toCOUT ofdelay\ntiming parameters\n0.227 0.198 TBD ns,max CLKinput relative toQ0/Q1/Q2/Q3ofTCO\n0.27 0.218 TBD ns,max CLKinput relative toCR0/ CR1/ CR2/ CR3ofTCO\n0.288/-0.08 0.22/-0.16 TBD ns, min Ax/Bx/Cx/Dxcompared toDFFofsetup/ hold\n0.16/-0.1 0.12/0.04 TBD ns, min mcompared toDFFofsetup/ hold\n0.224/-0.07 0.13/-0.04 TBD ns, min CEcompared toDFFofsetup/ hold\n0.224/-0.07 0.11/-0.05 TBD ns, min RScompared toDFFofsetup/ hold\ndistributed RAM timing parameters\n0.455 0.63 TBD ns,max CLK -> Y0/Y1/Y2/Y3 mem read delay\n0.56 0.71 TBD ns,max CLK -> CR0/ CR1/ CR2/ CR3 mem read delay\n-0.26/0.28 0.145/0.083 TBD ns, min CLK -> WE timing check, setup/ hold\n0.24/-0.07 0.048/0.193 TBD ns, min CLK -> An address timing check, setup/ hold\n-0.26/0.28 0.048/0.193 TBD ns, min CLK -> AD/BD/CD/DD data timing check, setup/ hold\nNote: The parameter values   in the table are only applicable toPG2L100H ,Logos2 For other device parameters in the series, please refer toPDStiming report\n4.2dedicated RAM module DRM (Dedicated RAM Module )ACAC characteristic parameters\nsurface 4-2DRM module ACcharacteristic\nvalue\ncategory unit ACAC characteristic parameter description\n- 5 - 6 - 7\nCLKA/ CLKB- >QA/ QB\n(Output registers are not enabled, 18Kmodel)Tco_18K 1.75 1.529 TBD ns,max\nCLKA/ CLKB- >QA/ QB\n(output register enable, 18Kmodel)Tco_18K_reg 0.718 0.625 TBD ns,max\nDS04001 (V2.0a ) 25 / 47\nvalue\ncategory unit ACAC characteristic parameter description\n- 5 - 6 - 7\nCLKA/ CLKB- >QA/ QB\n(Output registers are not enabled, 36Kmodel)Tco_36K 1.758 1.529 TBD ns,max\nCLKA/ CLKB- >QA/ QB\n(output register enable, 36Kmodel)Tco_36K_reg 0.718 0.625 TBD ns,max\nCLKB- >QA/ QB\n(Output registers are not enabled, ECCmodel)Tco_ecc 1.758 1.529 TBD ns,max\nCLKB- >QA/ QB\n(output register enable, ECCmodel)Tco_ecc_reg 0.718 0.625 TBD ns,max\nCLKB- >ECC_S/ DBITERR\n(output register enable, ECCmodel)Tco_ecc_err 0.718 0.625 TBD ns,max\nCLKA- >FULL(ALMOST_FULL) \n(18K/ 36K FIFO model)Tco_flag_full 1.11 0.966 TBD ns,max\nCLKB- >EMPTY(ALMOST_EMPTY) \n(18K/ 36K FIFO model)Tco_flag_empty 0.652 0.567 TBD ns,max\nCLKA- >ECC_PARITY\n(ECC encoding mode)Tco_ecc_parity 0.407 0.354 TBD ns,max\nCLKA- >ECC_RDADDR\n(Output registers are not enabled, ECCmodel)Tco_ecc_rdaddr 0.834 0.726 TBD ns,max\nCLKA- >ECC_RDADDR\n(output register enable, ECCmodel)Tco_ecc_rdaddr_reg 0.834 0.726 TBD ns,max\nTsu_18K_ad /\nThd_18K_adaddress entry Setup/ Hold time\n(18K mode)- 0.077/0.097 - 0.067/0.085 TBD ns, min\nTsu_18K_d /\nThd_18K_ddata input Setup/ Hold time\n(18K mode)- 0.002/0.043 - 0.002/0.038 TBD ns, min\nTsu_18K_ce /\nThd_18K_ceCEenter Setup/ Hold time  \n(18K mode)0.034/0.029 0.03/0.026 TBD ns, min\nTsu_18K_we /\nThd_18K_weweenter Setup/ Hold time  \n(18K mode)- 0.065/0.086 - 0.057/0.075 TBD ns, min\nTsu_18K_be /\nThd_18K_beBEenter Setup/ Hold time  \n(18K mode)- 0.010/0.029 - 0.009/0.026 TBD ns, min\nTsu_18K_oe /\nThd_18K_oeOCE enter Setup/ Hold time  \n(18K mode)- 0.060/0.080 - 0.053/0.070 TBD ns, min\nTsu_18K_rst /\nThd_18K_rstSynchronous reset input Setup/ Hold time\n(18K mode)0.001/0.017 0.001/0.015 TBD ns, min\nTsu_36K_ad /\nThd_36K_adaddress entry Setup/ Hold time\n(36K mode)- 0.077/0.097 - 0.067/0.085 TBD ns, min\nTsu_36K_d /\nThd_36K_ddata input Setup/ Hold time\n(36K mode)- 0.002/0.043 - 0.002/0.038 TBD ns, min\nTsu_36K_ce /\nThd_36K_ceCEenter Setup/ Hold time  \n(36K mode)0.034/-0.014 0.03/-0.013 TBD ns, min\nTsu_36K_we /\nThd_36K_weweenter Setup/ Hold time  \n(36K mode)- 0.033/0.054 - 0.029/0.047 TBD ns, min\nTsu_36K_be /\nThd_36K_beBWE enter Setup/ Hold time  \n(36K mode)- 0.01/0.029 - 0.009/0.026 TBD ns, min\nTsu_36K_oe /\nThd_36K_oeOCE enter Setup/ Hold time  \n(36K mode)- 0.027/0.047 - 0.024/0.041 TBD ns, min\nTsu_36K_rst /\nThd_36K_rstSynchronous reset input Setup/ Hold time\n(36K mode)0.001/0.017 0.001/0.015 TBD ns, min\nTsu_ecc_d /\nThd_ecc_ddata input Setup/ Hold time\n(ECC mode)0.021/0.018 0.019/0.016 TBD ns, min\nDS04001 (V2.0a ) 26 / 47\nvalue\ncategory unit ACAC characteristic parameter description\n- 5 - 6 - 7\nTsu_fifo_wctl /\nThd_fifo_wctlWREN enter( Setup/ Hold time) \n(18K/ 36K FIFO model)- 0.065/0.086 - 0.057/0.075 TBD ns, min\nTsu_fifo_rctl /\nThd_fifo_rctlRDEN enter( Setup/ Hold time \n(18K/ 36K FIFO model)0.03/-0.014 0.03/-0.013 TBD ns, min\nTsu_ecc_injerr /\nThd_ecc_injerrINJECT_S/ DBITERR enter Setup/ Hold \ntime (ECC model)0.021/0.018 0.019/0.016 TBD ns, min\nTmpw_norm 1.104 0.960 TBD ns, min CLKA/ CLKB MPW (NW/ TWmodel)\nTmpw_rbw 1.546 1.345 TBD ns, min CLKA/ CLKB MPW (RBW model)\nTmpw_fifo 1.104 0.960 TBD ns, min CLKA/ CLKB MPW (FIFO model)\nTmpw_ecc 1.104 0.960 TBD ns, min CLKA/ CLKB MPW (ECCmodel)\nNote: The parameter values   in the table are only applicable toPG2L100H ,Logos2 For other device parameters in the series, please refer toPDStiming report\n4.3arithmetic processing unit APM (Arithmetic Process Module )ACAC characteristic parameters\nsurface 4-3 APM module ACcharacteristic\nPre-\nddervalue one\nbitACAC characteristic parameter description Multiplier Post- adder\n- 5 - 6 - 7\ndata/ control Pinto input register clkofsetup andhold time\nh→preadd unit register CLKYes NA NA 1.376/-0.1 1.197/-0.141 TBD ns\nsetup/ hold\nx→preadd unit register CLKYes NA NA 1.58/-0.16 1.376/-0.147 TBD ns\nsetup/ hold\nx→input unit register CLKNA NA NA 0.38/-0.02 0.336/-0.020 TBD ns\nsetup/ hold\nY→input unit register CLKNA NA NA 0.22/-0.03 0.196/-0.028 TBD ns\nsetup/ hold\nh→input unit register CLKNA NA NA 0.28/-0.04 0.248/-0.042 TBD ns\nsetup/ hold\nZ→input unit register CLKNA NA NA 0.16/0.01 0.146/0.010 TBD ns\nsetup/ hold\nINCTRL→input unit registerNA NA NA 0.16/0 0.144/0.000 TBD nsCLK setup/ hold\nMODEY→input unit registerNA NA NA 0.16/-0.009 0.147/-0.008 TBD nsCLK setup/ hold\nMODEZ→input unit registerNA NA NA 0.25/-0.01 0.220/-0.014 TBD nsCLK setup/ hold\ndata Pinarrive pipeline register clkofsetup andhold time\nY→Multiplier unit register CLK \nsetup/ holdNA Yes no 1.47/-0.25 1.281/-0.226 TBD ns\nx→Multiplier unit register CLK \nsetup/ holdYes Yes no 2.76/-0.38 2.402/-0.333 TBD ns\nx→Multiplier unit register CLK \nsetup/ holdno Yes no 1.57/-0.26 1.373/-0.233 TBD ns\nH-> Multiplier unit register CLK \nsetup/ holdYes Yes no 2.55/-0.36 2.224/-0.316 TBD ns\ndata/ control Pinto output register clkofsetup andhold time\nDS04001 (V2.0a ) 27 / 47\nPre-\nddervalue one\nbitACAC characteristic parameter description Multiplier Post- adder\n- 5 - 6 - 7\nY→postadd unit register CLK \nsetup/ holdNA Yes Yes 2.51/-0.512 2.190/-0.446 TBD ns\nx→postadd unit register CLK \nsetup/ holdno Yes Yes 2.636/-0.52 2.293/-0.454 TBD ns\nx→postadd unit register CLK \nsetup/ holdYes Yes Yes 3.82/-0.63 3.322/-0.554 TBD ns\nh→postadd unit register CLK \nsetup/ holdYes Yes Yes 3.61/-0.617 3.144/-0.537 TBD ns\nZ→postadd unit register CLK \nsetup/ holdNA NA Yes 1.411/-0.23 1.227/-0.208 TBD ns\nY→postadd unit register CLK \nsetup/ holdNA no Yes 1.447/-0.27 1.259/-0.242 TBD ns\nx→postadd unit register CLK \nsetup/ holdno no Yes 1.342/-0.28 1.167/-0.247 TBD ns\nP.I.→postadd unit register CLK \nsetup/ holdNA NA Yes 1.314/-0.04 1.143/-0.035 TBD ns\nfrom all levels register clkarrive APM output Pintime\npostadd unit register CLK→PNA NA NA 0.380 0.331 TBD ns\noutput\nMultiplier unit register CLK→NA NA Yes 1.703 1.481 TBD ns\noutput\nMultiplier unit register CLK→NA NA no 0.488 0.425 TBD ns\noutput\npretadd unit register CLK→D.POYes Yes Yes 2.58 2.248 TBD ns\noutput\nZ input unit register CLK→D.PONA NA Yes 1.59 1.390 TBD ns\noutput\nfrom data/ control Pinarrive APM output Pincombinatorial logic delay\nY→Poutput NA Yes no 1.86 1.619 TBD ns\nY→Poutput NA Yes Yes 2.75 2.399 TBD ns\nY→Poutput NA no Yes 1.66 1.444 TBD ns\nx→Poutput no Yes no 1.93 1.680 TBD ns\nx→Poutput Yes Yes no 2.94 2.564 TBD ns\nx→Poutput Yes Yes Yes 4.03 3.512 TBD ns\nx→Poutput no no Yes 1.50 1.308 TBD ns\nh→Poutput Yes Yes no 2.95 2.568 TBD ns\nh→Poutput Yes Yes Yes 3.84 3.347 TBD ns\nZ→Poutput NA NA Yes 1.62 1.410 TBD ns\nP.I.→Poutput NA NA Yes 1.53 1.339 TBD ns\nNote: The parameter values   in the table are only applicable toPG2L100H ,Logos2 For other device parameters in the series, please refer toPDStiming report\n4.4 GPLLs comminicate( AC)Characteristic parameter\nsurface 4-4 GPLL AC characteristics\nindex minimum value maximum value unit illustrate\nfIN 10 800 MHz input clock frequency\nDS04001 (V2.0a ) 28 / 47\nindex minimum value maximum value unit illustrate\n300 ps Input Clock Jitter (fIN<200MHz )\nfINJIT0.06 UI Input Clock Jitter (fIN≥200MHz )\n10-49MHz :25%\n50-199MHz :30%\n200-399MHz :35%\n400-499MHz :40%\n500-800MHz :45%fINDT Input Clock Duty Cycle\nfPFD 10 450 MHz PFDOperating frequency range\nfVCO 600 1200 MHz VCO Operating frequency range\nfout 4.69 800 MHz Output Clock Frequency Range\nfOUTCAS 0.0366 800 MHz Output cascade frequency range\nTPHO 0.12 ns static phase misalignment\n180 ps Output Clock Jitter (fout≥100MHz )\nTOUTJIT\n0.018 UI Output Clock Jitter (fout<100MHz )\nTOUTDUTY 50% ±5% Output Clock Duty Cycle Accuracy (50% situation)\nfBW 1 4 MHz loop bandwidth\nTLOCK - - - 200 us lock time\nfDPS_CLK 0.01 450 MHz Dynamic Phase Shift Clock Frequency\nTRST 10 - - - ns Reset Signal Width\n4.5 PPLLs comminicate( AC)Characteristic parameter\nsurface 4-5 PPLLs AC characteristics\nindex minimum value maximum value unit illustrate\nfIN 19 800 MHz input clock frequency\n200 ps Input Clock Jitter (fIN<200MHz )\nfINJIT0.04 UI Input Clock Jitter (fIN≥200MHz )\n10-49MHz :25%\n50-199MHz :30%\n200-399MHz :35%\n400-499MHz :40%\n500-800MHz :45%Input Clock Duty Cycle\nfINDT\nfPFD 19 450 MHz PFDOperating frequency range\nfVCO 1330 2133 MHz VCO Operating frequency range\nfout 10.39 2133 MHz Output Clock Frequency Range\nTPHO 0.12 ns static phase misalignment\n180 ps Output Clock Jitter (fout≥100MHz )\nTOUTJTT\n0.018 UI Output Clock Jitter (fout<100MHz )\nTOUTDT 50% ±5% Output Clock Duty Cycle Accuracy (50% situation)\nfBW 1 4 MHz bandwidth\nTLOCK - - - 120 us lock time\nTRST 10 - - - ns Reset Signal Width\nDS04001 (V2.0a ) 29 / 47\n4.6 DQS ACAC characteristic parameters\nDQS The single- step phase offset value for phase adjustment is assurface 4-6shown.\nsurface 4-6 DQS ACcharacteristic\nACAC characteristic parameter description\ncategory speed class unit\nminimum value typical value maximum value\nDQS -5, -6 4 7 10 ps\n4.7Global Clock Network (Global Clock Network )ACAC characteristic parameters\nsurface 4-7Global Clock Network ACcharacteristic\nmaximum frequency\nname unit illustrate\n-5, -6\nGLOBAL CLK 600 MHz Global Clock Network\n4.8Regional Clock Networks (Regional Clock Network )ACAC characteristic parameters\nsurface 4-8regional clock network ACcharacteristic\nmaximum frequency\nname unit illustrate\n-5, -6\nREGIONAL CLK 350 MHz regional clock network\nNote: Maximum input frequency 650 MHz\n4.9 I/Oclock network (IO Clock Network )ACAC characteristic parameters\nsurface 4-9 IOclock network ACcharacteristic\nmaximum frequency\nname unit illustrate\n-5, -6\nIO CLK 680 MHz IOclock network\n4.10 configuration and programming (Configuration and Programming )ACAC characteristic parameters\n4.10.1 Power- up Timing characteristic\nVCC/ VCC_DRM/\nVCCA/ VCCIOCFGTPOR\nINIT_FLAG_N\nTICCK\nCFG_CLK\npicture 4-1device Power- up Timing characteristic\nDS04001 (V2.0a ) 30 / 47\nTRSTN\nRSTN\nTPL\nINIT_FLAG_N\nTICCK\nCFG_CLK\npicture 4-2Device Reset Reconfiguration Timing characteristic\nsurface 4-10 Power- up Timing Characteristic parameter\nname device value unit illustrate\nPG2L25H 3.6\nPG2L50H 6\nTPL ms, Max Program Latency\nPG2L100H 11\nPG2L200H 26\nPG2L25H 63.6\nPG2L50H 66\nTPOR ms, Max Power- on-Reset\nPG2L100H 71\nPG2L200H 86\nTICCK 400 ns,Min CFG_CLK output delay\nLogos2\nTRSTN 384 ns,Min RSTN low pulse width\n4.10.2 Each download mode ACAC characteristics\nsurface 4-11 Logos2 series FPGA Supported download modes ACAC characteristics\nvalue\ninterface name describe Attributes\n- 5 - 6\nfTCK TCKfrequency 50M 50M maximum\nMin/ Most\nbigfTCKD TCKduty cycle 45%/ 55% 45%/ 55%\nTTCKH TCKhigh pulse width 10ns 10ns the smallest\nJTAGTTCKL TCKlow pulse width 10ns 10ns the smallest\nTTMSSU /TTDIs\nuTMS/ TDIbuild time (TCKrising edge) 3.5ns 3.5ns the smallest\nTTMSH/TTDIH TMS/ TDIhold time (TCKrising edge) 1.5ns 1.5ns the smallest\nTTCK2TDO TCKFalling edge toTDO output valid 6ns 6ns maximum\nCFG_CLK frequency 40M 40M maximum\nfMCLK CFG_CLK Frequency (low speed) 15.38M 15.38M maximum\nMaster\nSPImoldCFG_CLK Frequency (daisy chain) 25M 25M maximum\nMode fMCLKS CFG_CLK Frequency initial value 2.99M 2.99M typical\nMin/ Most\nbigfMCLKD CFG_CLK duty cycle 45%/ 55% 45%/ 55%\nDS04001 (V2.0a ) 31 / 47\nvalue\ninterface name describe Attributes\n- 5 - 6\nfMCLKTOL CFG_CLK frequency deviation 50% 50% maximum\nECCLKIN frequency 40M 40M maximum\nfEMCLK\nECCLKIN Frequency (low speed) 15.38M 15.38M maximum\nMin/ Most\nbigfEMCLKD ECCLKIN duty cycle 45%/ 55% 45%/ 55%\nTMDSU D[7:0] build time (CFG_CLK rising edge) 9.5ns 9.5ns the smallest\nTMDH D[7:0] hold time (CFG_CLK rising edge) 0ns 0ns the smallest\nTMDSUF D[7:0] build time (CFG_CLK falling edge) 9.5ns 9.5ns the smallest\nTMDHF D[7:0] hold time (CFG_CLK falling edge) 0ns 0ns the smallest\nTMCLK2D CFG_CLK Falling edge toD[0]/ D[4] output valid 3.5ns 3.5ns maximum\nTMCLK2CS CFG_CLK Falling edge toFCS_N/ FCS2_N output valid 4ns 4ns maximum\nTMCLK2DOUT CFG_CLK Falling edge toCSO_DOUT output valid 3.5ns 3.5ns maximum\nCFG_CLK frequency 50M 50M maximum\nfSSCLK\nCFG_CLK Frequency (daisy chain) 50M 50M maximum\nTSSCLKL CFG_CLK low pulse width 6ns 6ns the smallest\nTSSCLKH CFG_CLK high pulse width 6ns 6ns the smallest\nSlave\nSerialTSSDSU DIbuild time (CFG_CLK rising edge) 3.5ns 3.5ns the smallest\nTSSDH DIhold time (CFG_CLK rising edge) 0ns 0ns the smallest\nTSSDSUF DIbuild time (CFG_CLK falling edge) 3.5ns 3.5ns the smallest\nTSSDHF DIhold time (CFG_CLK falling edge) 0ns 0ns the smallest\nMin/ Most\nbigTSSCLK2DOUT CFG_CLK Falling edge toCSO_DOUT output valid 2ns/ 7ns 2ns/ 7ns\nfSPCLK CFG_CLK frequency 20M 50M maximum\nTSPCLKL CFG_CLK low pulse width 6ns 6ns the smallest\nTSPCLKH CFG_CLK high pulse width 6ns 6ns the smallest\nTSPDSU D[31:0] build time (CFG_CLK rising edge) 5.5ns 5.5nsSlave\nParallel\nlthe smallest\nTSPDH D[31:0] hold time (CFG_CLK rising edge) 0.5ns 0.5ns the smallest\nTSPCRSU CS_N/ RWSEL build time (CFG_CLK rising edge) 4.5ns 4.5ns the smallest\nTSPCRH CS_N/ RWSEL hold time (CFG_CLK rising edge) 0.5ns 0.5ns the smallest\nTSPCLK2D CFG_CLK rising edge toD[31:0] output valid 9ns 9ns maximum\nTSPCS2CSO CS_N arrive CSO_DOUT output delay 8.5ns 8.5ns maximum\nfIPCLK CLKfrequency 20M 50M maximum\nTIPCLKL CLKlow pulse width 2.5ns 2.5ns the smallest\nTIPCLKH CLKhigh pulse width 2.5ns 2.5ns the smallest\nInternally from\nParallel connection\nmouthCS_N/ RW_SEL/ DI[31:0] build time (CLKrising \nedge)TIPDSU 2ns 2ns the smallest\nCS_N/ RW_SEL/ DI[31:0] hold time (CLKrising \nedge)TIPDH 1ns 1ns the smallest\nTIPCLK2D CLKrising edge toDO[31:0] output valid 4ns 4ns maximum\nTIPCLK2D1 CLKrising edge to 2ns 2ns maximum\nDS04001 (V2.0a ) 32 / 47\nvalue\ninterface name describe Attributes\n- 5 - 6\nRBCRC_VALID/ ECC_VALID/ DRCFG_OVER/\nPRCFG_OVER output valid\nCLKrising edge toRBCRC_ERR/\nECC_INDEX/ SERROR/ DERROR/\nSEU_FRAME_ADDR/ SEU_FRAME_NADDR \nSEU_COLUMN_ADDR/\nSEU_COLUMN_NADDR\nSEU_REGION_ADDR/ SEU_REGION_NADD R\nDRCFG_ERR/ PRCFG_ERR output validTIPCLK2D2 0 0 maximum\n4.11 IOB High Range (HR) ACAC characteristic parameters\nIOB High Range(HR)AC AC characteristic parameters such assurface 4-12 shown, where DO=>PAD for from IOBport dothrough\nPass OBUF arrive PAD the delay; PAD=>DIN for from PAD go through IBUF arrive IOBport DINdelay.\nsurface 4-12 IOB High Range(HR)AC AC characteristic parameters\nI/Ostandard Delay(DO=>PAD)/ ns Delay(PAD=>DIN)/ ns\nLVCMOS33\nSTRENGTH "4"\nMODE "F"1.705 0.8347\nLVCMOS33\nSTRENGTH "4"\nMODE "S"2.376 0.8347\nLVCMOS33\nSTRENGTH"8"\nMODE "F"1.688 0.8347\nLVCMOS33\nSTRENGTH"8"\nMODE "S"2.369 0.8347\nLVCMOS33\nSTRENGTH"12"\nMODE "F"1.466 0.8347\nLVCMOS33\nSTRENGTH"12"\nMODE "S"2.172 0.8347\nLVCMOS33\nSTRENGTH"16"\nMODE "F"1.266 0.8347\nLVCMOS33\nSTRENGTH"16"\nMODE "S"1.913 0.8347\nLVTTL33\nSTRENGTH "4"\nMODE "F"1.705 0.8347\nLVTTL33\nSTRENGTH "4"\nMODE "S"2.376 0.8347\nLVTTL33\nSTRENGTH"8"\nMODE "F"1.688 0.8347\nLVTTL33 2.369 0.8347\nDS04001 (V2.0a ) 33 / 47\nI/Ostandard Delay(DO=>PAD)/ ns Delay(PAD=>DIN)/ ns\nSTRENGTH"8"\nMODE "S"\nLVTTL33\nSTRENGTH"12"\nMODE "F"1.466 0.8347\nLVTTL33\nSTRENGTH"12"\nMODE "S"2.172 0.8347\nLVTTL33\nSTRENGTH"16"\nMODE "F"1.266 0.8347\nLVTTL33\nSTRENGTH"16"\nMODE "S"1.913 0.8347\nLVTTL33\nSTRENGTH"24"\nMODE "F"1.266 0.8347\nLVTTL33\nSTRENGTH"24"\nMODE "S"1.913 0.8347\nLVCMOS25\nSTRENGTH "4"\nMODE "F"1.49 0.8982\nLVCMOS25\nSTRENGTH "4"\nMODE "S"2.084 0.8982\nLVCMOS25\nSTRENGTH"8"\nMODE "F"1.525 0.8982\nLVCMOS25\nSTRENGTH"8"\nMODE "S"2.325 0.8982\nLVCMOS25\nSTRENGTH"12"\nMODE "F"1.354 0.8982\nLVCMOS25\nSTRENGTH"12"\nMODE "S"2.115 0.8982\nLVCMOS25\nSTRENGTH"16"\nMODE "F"1.23 0.8982\nLVCMOS25\nSTRENGTH"16"\nMODE "S"1.903 0.8982\nLVCMOS18\nSTRENGTH "4"\nMODE "F"1.068 0.996\nLVCMOS18\nSTRENGTH "4"\nMODE "S"1.274 0.996\nLVCMOS18\nSTRENGTH"8"\nMODE "F"0.9271 0.996\nLVCMOS18\nSTRENGTH"8"\nMODE "S"1.151 0.996\nDS04001 (V2.0a ) 34 / 47\nI/Ostandard Delay(DO=>PAD)/ ns Delay(PAD=>DIN)/ ns\nLVCMOS18\nSTRENGTH"12"\nMODE "F"0.8111 0.996\nLVCMOS18\nSTRENGTH"12"\nMODE "S"0.9624 0.996\nLVCMOS18\nSTRENGTH"16"\nMODE "F"0.8024 0.996\nLVCMOS18\nSTRENGTH"16"\nMODE "S"0.9805 0.996\nLVCMOS18\nSTRENGTH"24"\nMODE "F"0.8218 0.996\nLVCMOS18\nSTRENGTH"24"\nMODE "S"0.9408 0.996\nLVCMOS15\nSTRENGTH "4"\nMODE "F"1.003 1.091\nLVCMOS15\nSTRENGTH "4"\nMODE "S"1.214 1.091\nLVCMOS15\nSTRENGTH"8"\nMODE "F"1.003 1.091\nLVCMOS15\nSTRENGTH"8"\nMODE "S"1.214 1.091\nLVCMOS15\nSTRENGTH"12"\nMODE "F"0.7844 1.091\nLVCMOS15\nSTRENGTH"12"\nMODE "S"0.9222 1.091\nLVCMOS15\nSTRENGTH"16"\nMODE "F"0.8026 1.091\nLVCMOS15\nSTRENGTH"16"\nMODE "S"0.9151 1.091\nLVCMOS12\nSTRENGTH "4"\nMODE "F"0.9499 1.238\nLVCMOS12\nSTRENGTH "4"\nMODE "S"1.156 1.238\nLVCMOS12\nSTRENGTH"8"\nMODE "F"0.9499 1.238\nLVCMOS12\nSTRENGTH"8"\nMODE "S"1.156 1.238\nLVCMOS12\nSTRENGTH"12"0.9118 1.238\nDS04001 (V2.0a ) 35 / 47\nI/Ostandard Delay(DO=>PAD)/ ns Delay(PAD=>DIN)/ ns\nMODE "F"\nLVCMOS12\nSTRENGTH"12"\nMODE "S"1.034 1.238\nSSTL18_I\nSTRENGTH"8"\nMODE "F"0.7247 0.871\nSSTL18_I\nSTRENGTH"8"\nMODE "S"0.8676 0.871\nSSTL18_II\nSTRENGTH"13.4"\nMODE "F"0.6479 0.871\nSSTL18_II\nSTRENGTH"13.4"\nMODE "S"0.7475 0.871\nSSTL18D_I\nSTRENGTH"8"\nMODE "F"0.7247 0.871\nSSTL18D_I\nSTRENGTH"8"\nMODE "S"0.8676 0.871\nSSTL18D_II\nSTRENGTH"13.4"\nMODE "F"0.6479 0.871\nSSTL18D_II\nSTRENGTH"13.4"\nMODE "S"0.7475 0.871\nHSTL18_I\nSTRENGTH"8"\nMODE "F"0.7247 0.871\nHSTL18_I\nSTRENGTH"8"\nMODE "S"0.8676 0.871\nHSTL18_II\nSTRENGTH"16"\nMODE "F"0.6479 0.871\nHSTL18_II\nSTRENGTH"16"\nMODE "S"0.7475 0.871\nHSTL18D_I\nSTRENGTH"8"\nMODE "F"0.7247 0.871\nHSTL18D_I\nSTRENGTH"8"\nMODE "S"0.8676 0.871\nHSTL18D_II\nSTRENGTH"16"\nMODE "F"0.6479 0.871\nHSTL18D_II\nSTRENGTH"16"\nMODE "S"0.7475 0.871\nSSTL15_I\nSTRENGTH"8.9"\nMODE "F"0.7278 0.9481\nDS04001 (V2.0a ) 36 / 47\nI/Ostandard Delay(DO=>PAD)/ ns Delay(PAD=>DIN)/ ns\nSSTL15_I\nSTRENGTH"8.9"\nMODE "S"0.8599 0.9481\nSSTL15_II\nSTRENGTH"13"\nMODE "F"0.7295 0.9481\nSSTL15_II\nSTRENGTH"13"\nMODE "S"0.8726 0.9481\nSSTL15D_I\nSTRENGTH"8.9"\nMODE "F"0.7278 0.9481\nSSTL15D_I\nSTRENGTH"8.9"\nMODE "S"0.8599 0.9481\nSSTL15D_II\nSTRENGTH"13"\nMODE "F"0.7295 0.9481\nSSTL15D_II\nSTRENGTH"13"\nMODE "S"0.8726 0.9481\nHSTL15_I\nSTRENGTH"8"\nMODE "F"0.7278 0.9481\nHSTL15_I\nSTRENGTH"8"\nMODE "S"0.8599 0.9481\nHSTL15_II\nSTRENGTH"16"\nMODE "F"0.7295 0.9481\nHSTL15_II\nSTRENGTH"16"\nMODE "S"0.8726 0.9481\nHSTL15D_I\nSTRENGTH"8"\nMODE "F"0.7278 0.9481\nHSTL15D_I\nSTRENGTH"8"\nMODE "S"0.8599 0.9481\nHSTL15D_II\nSTRENGTH"16"\nMODE "F"0.7295 0.9481\nHSTL15D_II\nSTRENGTH"16"\nMODE "S"0.8726 0.9481\nSSTL135_I\nSTRENGTH"8.9"\nMODE "F"0.7459 1.071\nSSTL135_I\nSTRENGTH"8.9"\nMODE "S"0.8795 1.071\nSSTL135_II\nSTRENGTH"13"\nMODE "F"0.7036 1.071\nSSTL135_II\nSTRENGTH"13"0.8431 1.071\nDS04001 (V2.0a ) 37 / 47\nI/Ostandard Delay(DO=>PAD)/ ns Delay(PAD=>DIN)/ ns\nMODE "S"\nSSTL135D_I\nSTRENGTH"8.9"\nMODE "F"0.7459 1.071\nSSTL135D_I\nSTRENGTH"8.9"\nMODE "S"0.8795 1.071\nSSTL135D_II\nSTRENGTH"13"\nMODE "F"0.7036 1.071\nSSTL135D_II\nSTRENGTH"13"\nMODE "S"0.8431 1.071\nLPDDR MODE "F" 0.9499 1.238\nLPDDR MODE "S" 1.156 1.238\nHSUL12 MODE "F" 0.9499 1.238\nHSUL12 MODE "S" 1.156 1.238\nTMDS 0.9883 0.9481\nLVDS25 0.9883 0.9481\nMINI- LVDS 0.9883 0.9481\nRSDS 0.9883 0.9481\nPPDS 0.9883 0.9481\nDS04001 (V2.0a ) 38 / 47\n5Performance parameters under typical operating conditions (Fabric Performance )\nThis chapter lists implementations Logos2 series FPGA common application performance characteristic.\n5.1 LVDS Performance parameters (LVDS Performance )\nsurface 5-1 LVDS performance\nmaximum rate\ndescribe unit IOresource\n- 5 - 6\nSDR LVDS\nTransmitterPG2L100H 400 450 Mbps OSERDES\n(DATA_WIDTH=4 TO 8) PG2L25H ,PG2L50H ,PG2L200H TBD 625 Mbps\nDDR\nLVDS\nTransmitterPG2L100H 800 900 MbpsOSERDES\n(DATA_WIDTH=4 TO 8) PG2L25H ,PG2L50H ,PG2L200H TBD 1250 Mbps\nSDR LVDS\nReceiverPG2L100H 400 450 Mbps ISERDES\n(DATA_WIDTH=4 TO 8) PG2L25H ,PG2L50H ,PG2L200H TBD 625 Mbps\nDDR\nLVDS\nReceiverPG2L100H 800 900 MbpsISERDES\n(DATA_WIDTH=4 TO 8) PG2L25H ,PG2L50H ,PG2L200H TBD 1250 Mbps\n5.2Storage interface performance parameters (Memory Interface Performance )\nsurface 5-2Storage Interface Performance\nmaximum rate\nname unit\n- 5 - 6\nDDR3 800 1066 Mbps\nDDR3L 667 667 Mbps\nDDR2 667 667 Mbps\nLPDDR2 667 667 Mbps\nLPDDR 400 400 Mbps\nQDR2 500 500 Mbps\n5.3dedicated RAM module DRM (Dedicated RAM Module ) Performance parameters\nsurface 5-3 DRMs performance\nMaximum rate (MHz)\nmodel\n- 5 - 6\nDRM (NW Mode & Read Register Enable) @18Kmemory mode 300 400\nDRM (TWMode & Read Register Enable) @18Kmemory mode 300 400\nDRM (RBW Mode & Read Register Enable) @18Kmemory mode 250 350\nDRM (Synchronize FIFO Mode & Read Register Enable) 300 400\nDS04001 (V2.0a ) 39 / 47\nMaximum rate (MHz)\nmodel\n- 5 - 6\nDRM (ECC model) 200 300\n5.4arithmetic module APM (Arithmetic Process Module ) Performance parameters\nsurface 5-4 APM performance\nMaximum rate (MHz )\ncondition\n- 5 - 6\nAll registers used (use registers for each level of APM) 350 460\nOnly use INREG and PREG (Only use APM\'s input and output registers) 160 190\nDS04001 (V2.0a ) 40 / 47\n6ADC (ADC )characteristic\nThis chapter mainly introduces Logos2 series FPGA ofADC The characteristic parameters of the hard core, such assurface 6-1shown.\nsurface 6-1 ADC Hard core features\ntypical\nvalueparameter minimum value maximum value unit description/ condition\nVCCADC = 1.8V ±5%, VREFADC_P = 1.255V, VREFADC_N = 0V, ADC_CLK_OUT = 26 MHz, Tj:–40°C ~125°C,\ndedicated channel;\nTypical values   at Tj=+40°C Vinp- p=-0.45dB Full Scale ;\nVCCADC 1.71 1.8 1.89 V Analog supply voltage\nResolution 12 - - - - Bits resolution\nSample Rate - - - - 1 MSPSSampling Rate\nChannel - - - - 17 aisle\n1.205 1.255 1.305 V external reference voltageVoltage\nReferenceGround VREFP pin to AGND,\n– 40°C≤Tj ≤125 °C1.230 1.255 1.280 V internal reference voltage\n- - - - ±4 LSB bipolar – 40°C≤ Tj <125°C\nOffset Error\n- - - - ±12 LSB Unipolar – 40°C≤Tj ≤125 °C\nGain Error - - ±1 - - %FS Gain error calibration post gain error\nDNL - - - - - 1<DNL<5 LSB Differential Nonlinear ;No missing codes\nIntegeral\nNonlinearINL - - - - ±4 LSB – 40°C≤ T 125°Cj≤\nSignal to Noise\nRatiofSAMPLE = 500KS/ s,FIN= 20kHz  \ndedicated channelSNR_1 58 - - dB\nSignal to Noise\nRatiofSAMPLE = 500KS/ s,FIN= 20kHzSNR_2 58 dB\nauxiliary channel\n2ndto 7the thtotal \nharmonic\ndistortionfSAMPLE = 500KS/ s,FIN= 20kHz  \ndedicated channelTHD_1 - - 64 dB\n2ndto 7the thtotal \nharmonic\ndistortionfSAMPLE = 500KS/ s,FIN= 20 \nauxiliary channelkHzTHD_2 - - 62 dB\ntemperature\nsensor\nAccuracy (1)- - - - ±4 °C – 40°C ≤ Tj ≤ 100°C\nTemperature detection accuracy- - - - ±6 °C 100°C<Tj ≤125 °C\nVoltage measurement range:\nVCC/VCC_DRM :1V±3%V CCA:1.8V ±5% \ntemperature range:- 40°C≤Tj≤\n100°CVoltage\nsensor\nAccuracy (1)On-chip supply voltage\nDetection accuracy±5 %\nDCLK 8 100 MHz\nAPBinterface clock\nDCLK duty cycle 40 60 %\nNote:\n1. On-chip temperature detection accuracy and on-chip power supply voltage detection accuracy are enabled Offset Error andGain Error After calibration, ADC The sampling clock frequency is at\n1MHz~5MHz  test results;\n2. ADCs Sampling Assist IOchannel, auxiliary IOneed to be bound in1.8V under the power domain;\n3. - 5Does not support temperature sensor function\nDS04001 (V2.0a ) 41 / 47\n7High Speed   Serial Transceivers (HSSTLP )characteristic\nThis chapter mainly introduces Logos2 series FPGA ofHSSTLP The characteristics of the hard core mainly include absolute limit rated voltage/ current,\nrecommended working conditions, AC/DCfeatures and features that support typical protocol working modes.\n7.1 HSSTLP Hard Core Absolute Limiting Voltage, Current Rating\nsurface 7-1 HSSTLP Absolute limiting voltage, current rating\nname minimum value maximum value unit illustrate\nHSSTAVCC – 0.5 1.21 V HSST Analog power 1.0V Voltage\nHSSTAVCCPLL – 0.5 1.32 V HSST PLLAnalog power 1.2V Voltage\nNote: Stresses above extreme ratings may cause permanent damage to the device.\n7.2 HSSTLP Hard core recommended working conditions\nThe table below listsLogos2 series FPGA ofHSSTLP Hard core recommended operating voltage.\nsurface 7-2 HSSTLP Hard core recommended working conditions\nname minimum value typical value maximum value unit illustrate\nVoltage value\nHSSTAVCC 0.97 1.0 1.03 V HSST Analog power 1.0V Voltage\nHSSTAVCCPLL 1.17 1.2 1.23 V HSST PLLAnalog power 1.2V Voltage\n7.3 HSSTLP hardcore DCDC characteristic parameters\nsurface 7-3 HSSTLP hardcore DCDC characteristics\nname the smallest typical maximum unit condition illustrate\nInput and output signals DCDC characteristics\nDifferential input peak- to-peak current\nto pressHSST_V DINPP 150 - 1000 mV external ACAC coupling\nDC coupled,\nHSSTAVCC=1VHSST_V DIN 0 - HSSTAVCC mV Enter the absolute voltage value\n3/4\nHSSTAVCCDC coupled,\nHSSTAVCC=1VHSST_V INCM - - mV Common mode input voltage value\nDifferential output peak- to-peak current\nto pressHSST_V DOUTPP 900 - - mV Swing setting max.\nDCThe common mode output voltage is the case where the sending end is floating\nconditionHSST_V OUTCMDC HSSTAVCC– DV OUTPP /4 mV\nHSST_V OUTCMAC 1/2 HSSTAVCC mV Common mode output voltage value: external ACAC coupling\nHSST_R DIN - 100 - Ω Differential input resistance\nHSST_R DOUT - 100 - Ω Differential output resistance\nHSST_TX SKEW - - 14 ps Txoutput PEnd andNendskew\nHSST_C DEXT - 100 - f recommend external ACAC coupling capacitor value\nReference clock input DCDC characteristics\nDS04001 (V2.0a ) 42 / 47\nname the smallest typical maximum unit condition illustrate\nHSST_V RCLKPP 400 - 2000 mV Differential Input Peak- to-Peak Voltage\nHSST_R RCLK - 100 - Ω Differential input resistance\nHSST_C RCLKEXT - 100 - f recommend external ACAC coupling capacitor value\n7.4High Speed   Serial Transceiver HSSTLP ofACAC characteristics\nHSSTLP hardcore ACAC characteristics such assurface 7-4tosurface 7-9shown.\nsurface 7-4HSST Hard core performance parameters\nvalue\nname unit illustrate\n- 5 - 6 - 7\nHSST_Fmax 5 6.6 TBD Gbps HSST Maximum Data Rate\nHSST_Fmin 0.6 0.6 TBD Gbps HSST minimum data rate\nHSST_Fpllmax 5 6.6 TBD GHz HSST PLLThe maximum frequency of\nHSST_Fpllmin 1.6 1.6 TBD GHz HSST PLLminimum frequency of\nHSSTLP Reference clock switching characteristics such assurface 7-5shown.\nsurface 7-5 HSSTLP Hard Reference Clock Switching Characteristics\nvalue\nname unit condition illustrate\nthe smallest typical value maximum\nHSST_FREFCLK 60 - 330 MHz Reference Clock Frequency Range\nHSST_TRCLK - 225 - ps 20%-80% Reference Clock Rise Time\nHSST_TFCLK - 225 - ps 80%-20% Reference Clock Fall Time\nHSST_TRATIO 45 50 55 % PLLs Reference Clock Duty Cycle\nsurface 7-6 HSSTLP hardcore PLL/ Lock Lock Time Characteristics\nvalue\nname unit condition illustrate\nthe smallest typical value maximum\nPLLs lockout time, from reset\nrelease to lock timeHSST_TPLLLOCK - - 1.5 ms\nPLLs After locking to the reference clock,\nto switch to have external input\nAfter the data, CDR locked\ntimeHSST_TCDRLOCK - 60,000 2,500,000 UI CDR lock time\nHSST Hard- core user clock switching features such assurface 7-7shown.\nsurface 7-7 HSSTLP Hardcore User Clock Switching Features\nname frequency unit illustrate\nData Interface Clock Switching Characteristics\nHSST_FT2C 206.25 MHz P_CLK2CORE_TX The maximum frequency of\nDS04001 (V2.0a ) 43 / 47\nHSST_FR2C 206.25 MHz P_CLK2CORE_RX The maximum frequency of\nHSST_FTFC 206.25 MHz P_TX_CLK_FR_CORE The maximum frequency of\nHSST_FRFC 206.25 MHz P_RX_CLK_FR_CORE The maximum frequency of\nAPB Dynamically configure interface clock switching characteristics\nHSST_FAPB 100 MHz APB CLKmaximum frequency\nHSST hardcore Transmitter Transmitting side switching characteristics such assurface 7-8shown.\nsurface 7-8 HSSTLP hardcore Transmitter Sending side switching characteristics\nname the smallest typical maximum unit condition illustrate\nHSST_TTXR - 100 - ps 20%-80% TXRise Time\nHSST_TTXF - 100 - ps 80%-20% TXfall time\nHSST_TCHSKEW - - 500 ps - TXBetween channels skew\nHSST_VTXIDLEAMP - - 30 mV - Electrical idleAmplitude\nHSST_VTXIDLETIME - - 150 ns - Electrical idletransition time\nHSST_TJ0.6G - - 0.1 UI Total Jitter\n0.6Gbps\nHSST_DJ0.6G - - 0.05 UI Deterministic Jitter\nHSST_TJ1.25G - - 0.1 UI Total Jitter\n1.25Gbps\nHSST_DJ1.25G - - 0.05 UI Deterministic Jitter\nHSST_TJ2.5G - - 0.2 UI Total Jitter\n2.5Gbps\nHSST_DJ2.5G - - 0.08 UI Deterministic Jitter\nHSST_TJ3.125G - - 0.2 UI Total Jitter\n3.125Gbps\nHSST_DJ3.125G - - 0.08 UI Deterministic Jitter\nHSST_TJ5.0G - - 0.3 UI Total Jitter\n5.0Gbps\nHSST_DJ5.0G - - 0.1 UI Deterministic Jitter\nHSST_TJ6.6G - - 0.3 UI Total Jitter\n6.6Gbps\nHSST_DJ6.6G - - 0.1 UI Deterministic Jitter\nHSST hardcore Receiver Receiver switching characteristics such assurface 7-9shown.\nsurface 7-9 HSSTLP hardcore Receiver Receiving Side Switching Characteristics\nname the smallest typical maximum unit illustrate\nRXELECIDLE state toLOSsignal response timeHSST_TRXIDLETIME - 34 ns\nHSST_RXVPPOOB 72 - 210 mV OOB Detection threshold peak- to-peak\nHSST_RXTRACK - 5000 - 5000 ppm Receiver spread spectrum follow, modulation frequency 33kHz\nHSST_RXLENGTH - - 512 UI support RXcontinuous length 0or long 1length\nHSST_RXTOLERANCE - 1250 - 1250 ppm Frequency Offset Tolerance of Data/ Reference Clock\nSine Jitter Tolerance\nHSST_SJ_0.6 TBD - - UI sinusoidal jitter (1),0.6Gbps\nHSST_SJ_1.25 0.42 - - UI sinusoidal jitter (1),1.25Gbps\nDS04001 (V2.0a ) 44 / 47\nname the smallest typical maximum unit illustrate\nHSST_SJ_2.5 0.42 - - UI sinusoidal jitter (1),2.5Gbps\nHSST_SJ_3.125 0.4 - - UI sinusoidal jitter (1),3.125Gbps\nHSST_SJ_5.0 0.4 - - UI sinusoidal jitter (1),5.0Gbps\nHSST_SJ_6.6 0.4 - - UI sinusoidal jitter (1),6.6Gbps\nNote: 1.The frequency of the injected sinusoidal dither is10MHz\nDS04001 (V2.0a ) 45 / 47\n8 PCIe Hard core features\nsurface 8-1 PCIe performance parameter\nname value unit illustrate\nFpclk 250 MHz PCIe core clock frequency\nFpclk_div2 125 MHz User interface maximum clock frequency\nDS04001 (V2.0a ) 46 / 47\ndisclaimer\nCopyright Notice\nThe copyright of this document is owned by Shenzhen Ziguang Tongchuang Electronics Co., Ltd., and all rights are reserved. Without written permission, any\nAny company or individual shall not disclose, reproduce or otherwise disclose or distribute any part of this document to third parties. no\nOtherwise, the company will pursue its legal responsibility.\ndisclaimer\n1, This document only provides phased information, and the content contained in it may be updated at any time according to the actual situation of the product without prior notice.\nThe company does not assume any legal responsibility for any direct or indirect losses caused by improper use of this document.\n2, THIS DOCUMENT IS PROVIDED AS IS WITHOUT ANY WARRANTY, INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON- INFRINGEMENT\nand any warranty referred to elsewhere in any proposal, specification or sample. This document is not hereby protected by estoppel or\nNo other license is granted, either express or implied, to any intellectual property rights.\n3, The company reserves the right to modify the relevant documents of the company\'s series of products at any time without prior notice.\nDS04001 (V2.0a ) 47 / 47\n'}]
!==============================================================================!
### Component Summary: PG2L200H-6IFBB484

**Manufacturer:** Shenzhen Pango Microsystems Co., Ltd.  
**Product Series:** Logos2 Series FPGA

#### Key Specifications:
- **Voltage Ratings:**
  - Core Supply Voltage (VCC): 1.0V (typical)
  - Auxiliary Power Supply Voltage (VCCA): 1.8V (typical)
  - I/O Supply Voltage (VCCIO): 3.3V (maximum)
  
- **Current Ratings:**
  - Quiescent Current (ICCQ): 1200 mA (typical)
  - Quiescent Current for DRM (ICC_DRMQ): 30 mA (typical)
  - Quiescent Current for I/O (ICCIOQ): 30 mA (typical)
  
- **Power Consumption:** 
  - Static power consumption varies based on operational conditions and configuration.

- **Operating Temperature Range:** 
  - -40°C to +125°C

- **Package Type:** 
  - FBG484 (23mm x 23mm, 1.0mm pitch)

- **Special Features:**
  - Supports hot-swappable I/O.
  - Integrated ADC with 12-bit resolution and 1MSPS sampling rate.
  - Supports multiple I/O standards including LVDS, HSTL, SSTL, and PCIe.
  - Built-in security features including AES256 encryption and UID protection.
  - Supports various configuration modes (JTAG, SPI, etc.).

- **Moisture Sensitive Level (MSL):** 
  - MSL Level 3 per JEDEC J-STD-020E.

#### Description:
The PG2L200H-6IFBB484 is a high-performance Field Programmable Gate Array (FPGA) from the Logos2 series, designed for a wide range of applications requiring flexible logic configurations and high-speed processing capabilities. It features a rich set of resources including configurable logic modules (CLM), dedicated RAM modules (DRM), and arithmetic processing units (APM). The device is built on a 28nm process technology, ensuring low power consumption and high efficiency.

#### Typical Applications:
- **Video Processing:** Used in applications requiring high-speed data handling and processing, such as video encoding/decoding.
- **Industrial Control:** Suitable for automation systems where real-time processing and flexibility are crucial.
- **Automotive Electronics:** Employed in advanced driver-assistance systems (ADAS) and other automotive applications.
- **Communication Systems:** Utilized in high-speed data transmission systems, including PCIe and Ethernet interfaces.
- **Medical Devices:** Integrated into medical imaging and monitoring equipment for real-time data processing.
- **Consumer Electronics:** Found in devices requiring programmable logic for various functionalities.

This FPGA is ideal for engineers looking to implement custom logic solutions in a compact and efficient package, with the added benefits of integrated security features and extensive I/O support.