--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1618 paths analyzed, 143 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.834ns.
--------------------------------------------------------------------------------
Slack:                  5.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_30 (FF)
  Destination:          df/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.756ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.865 - 0.908)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_30 to df/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y79.CQ      Tcko                  0.518   df/count<31>
                                                       df/count_30
    SLICE_X82Y76.A2      net (fanout=2)        1.184   df/count<30>
    SLICE_X82Y76.AMUX    Tilo                  0.354   _n0014_inv
                                                       df/count[31]_GND_4_o_equal_2_o<31>6
    SLICE_X81Y76.A6      net (fanout=1)        0.393   df/count[31]_GND_4_o_equal_2_o<31>5
    SLICE_X81Y76.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o<31>7
    SLICE_X81Y76.B5      net (fanout=3)        0.276   df/count[31]_GND_4_o_equal_2_o
    SLICE_X81Y76.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o_01
    SLICE_X80Y72.SR      net (fanout=8)        1.056   df/count[31]_GND_4_o_equal_2_o_0
    SLICE_X80Y72.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_3
    -------------------------------------------------  ---------------------------
    Total                                      4.756ns (1.847ns logic, 2.909ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  5.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_30 (FF)
  Destination:          df/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.756ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.865 - 0.908)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_30 to df/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y79.CQ      Tcko                  0.518   df/count<31>
                                                       df/count_30
    SLICE_X82Y76.A2      net (fanout=2)        1.184   df/count<30>
    SLICE_X82Y76.AMUX    Tilo                  0.354   _n0014_inv
                                                       df/count[31]_GND_4_o_equal_2_o<31>6
    SLICE_X81Y76.A6      net (fanout=1)        0.393   df/count[31]_GND_4_o_equal_2_o<31>5
    SLICE_X81Y76.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o<31>7
    SLICE_X81Y76.B5      net (fanout=3)        0.276   df/count[31]_GND_4_o_equal_2_o
    SLICE_X81Y76.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o_01
    SLICE_X80Y72.SR      net (fanout=8)        1.056   df/count[31]_GND_4_o_equal_2_o_0
    SLICE_X80Y72.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_2
    -------------------------------------------------  ---------------------------
    Total                                      4.756ns (1.847ns logic, 2.909ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  5.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_30 (FF)
  Destination:          df/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.756ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.865 - 0.908)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_30 to df/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y79.CQ      Tcko                  0.518   df/count<31>
                                                       df/count_30
    SLICE_X82Y76.A2      net (fanout=2)        1.184   df/count<30>
    SLICE_X82Y76.AMUX    Tilo                  0.354   _n0014_inv
                                                       df/count[31]_GND_4_o_equal_2_o<31>6
    SLICE_X81Y76.A6      net (fanout=1)        0.393   df/count[31]_GND_4_o_equal_2_o<31>5
    SLICE_X81Y76.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o<31>7
    SLICE_X81Y76.B5      net (fanout=3)        0.276   df/count[31]_GND_4_o_equal_2_o
    SLICE_X81Y76.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o_01
    SLICE_X80Y72.SR      net (fanout=8)        1.056   df/count[31]_GND_4_o_equal_2_o_0
    SLICE_X80Y72.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_1
    -------------------------------------------------  ---------------------------
    Total                                      4.756ns (1.847ns logic, 2.909ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  5.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_30 (FF)
  Destination:          df/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.756ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.865 - 0.908)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_30 to df/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y79.CQ      Tcko                  0.518   df/count<31>
                                                       df/count_30
    SLICE_X82Y76.A2      net (fanout=2)        1.184   df/count<30>
    SLICE_X82Y76.AMUX    Tilo                  0.354   _n0014_inv
                                                       df/count[31]_GND_4_o_equal_2_o<31>6
    SLICE_X81Y76.A6      net (fanout=1)        0.393   df/count[31]_GND_4_o_equal_2_o<31>5
    SLICE_X81Y76.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o<31>7
    SLICE_X81Y76.B5      net (fanout=3)        0.276   df/count[31]_GND_4_o_equal_2_o
    SLICE_X81Y76.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o_01
    SLICE_X80Y72.SR      net (fanout=8)        1.056   df/count[31]_GND_4_o_equal_2_o_0
    SLICE_X80Y72.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_0
    -------------------------------------------------  ---------------------------
    Total                                      4.756ns (1.847ns logic, 2.909ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  5.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_19 (FF)
  Destination:          df/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.735ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.865 - 0.903)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_19 to df/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y76.DQ      Tcko                  0.518   df/count<19>
                                                       df/count_19
    SLICE_X81Y77.D2      net (fanout=2)        0.980   df/count<19>
    SLICE_X81Y77.D       Tilo                  0.124   df/count[31]_GND_4_o_equal_2_o<31>1
                                                       df/count[31]_GND_4_o_equal_2_o<31>2
    SLICE_X81Y76.A1      net (fanout=1)        0.806   df/count[31]_GND_4_o_equal_2_o<31>1
    SLICE_X81Y76.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o<31>7
    SLICE_X81Y76.B5      net (fanout=3)        0.276   df/count[31]_GND_4_o_equal_2_o
    SLICE_X81Y76.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o_01
    SLICE_X80Y72.SR      net (fanout=8)        1.056   df/count[31]_GND_4_o_equal_2_o_0
    SLICE_X80Y72.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_1
    -------------------------------------------------  ---------------------------
    Total                                      4.735ns (1.617ns logic, 3.118ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  5.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_19 (FF)
  Destination:          df/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.735ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.865 - 0.903)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_19 to df/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y76.DQ      Tcko                  0.518   df/count<19>
                                                       df/count_19
    SLICE_X81Y77.D2      net (fanout=2)        0.980   df/count<19>
    SLICE_X81Y77.D       Tilo                  0.124   df/count[31]_GND_4_o_equal_2_o<31>1
                                                       df/count[31]_GND_4_o_equal_2_o<31>2
    SLICE_X81Y76.A1      net (fanout=1)        0.806   df/count[31]_GND_4_o_equal_2_o<31>1
    SLICE_X81Y76.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o<31>7
    SLICE_X81Y76.B5      net (fanout=3)        0.276   df/count[31]_GND_4_o_equal_2_o
    SLICE_X81Y76.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o_01
    SLICE_X80Y72.SR      net (fanout=8)        1.056   df/count[31]_GND_4_o_equal_2_o_0
    SLICE_X80Y72.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_3
    -------------------------------------------------  ---------------------------
    Total                                      4.735ns (1.617ns logic, 3.118ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  5.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_19 (FF)
  Destination:          df/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.735ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.865 - 0.903)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_19 to df/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y76.DQ      Tcko                  0.518   df/count<19>
                                                       df/count_19
    SLICE_X81Y77.D2      net (fanout=2)        0.980   df/count<19>
    SLICE_X81Y77.D       Tilo                  0.124   df/count[31]_GND_4_o_equal_2_o<31>1
                                                       df/count[31]_GND_4_o_equal_2_o<31>2
    SLICE_X81Y76.A1      net (fanout=1)        0.806   df/count[31]_GND_4_o_equal_2_o<31>1
    SLICE_X81Y76.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o<31>7
    SLICE_X81Y76.B5      net (fanout=3)        0.276   df/count[31]_GND_4_o_equal_2_o
    SLICE_X81Y76.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o_01
    SLICE_X80Y72.SR      net (fanout=8)        1.056   df/count[31]_GND_4_o_equal_2_o_0
    SLICE_X80Y72.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_2
    -------------------------------------------------  ---------------------------
    Total                                      4.735ns (1.617ns logic, 3.118ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  5.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_19 (FF)
  Destination:          df/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.735ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.865 - 0.903)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_19 to df/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y76.DQ      Tcko                  0.518   df/count<19>
                                                       df/count_19
    SLICE_X81Y77.D2      net (fanout=2)        0.980   df/count<19>
    SLICE_X81Y77.D       Tilo                  0.124   df/count[31]_GND_4_o_equal_2_o<31>1
                                                       df/count[31]_GND_4_o_equal_2_o<31>2
    SLICE_X81Y76.A1      net (fanout=1)        0.806   df/count[31]_GND_4_o_equal_2_o<31>1
    SLICE_X81Y76.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o<31>7
    SLICE_X81Y76.B5      net (fanout=3)        0.276   df/count[31]_GND_4_o_equal_2_o
    SLICE_X81Y76.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o_01
    SLICE_X80Y72.SR      net (fanout=8)        1.056   df/count[31]_GND_4_o_equal_2_o_0
    SLICE_X80Y72.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_0
    -------------------------------------------------  ---------------------------
    Total                                      4.735ns (1.617ns logic, 3.118ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  5.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_11 (FF)
  Destination:          df/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.752ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.156 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_11 to df/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y74.DQ      Tcko                  0.518   df/count<11>
                                                       df/count_11
    SLICE_X81Y74.A2      net (fanout=2)        0.999   df/count<11>
    SLICE_X81Y74.A       Tilo                  0.124   df/count[31]_GND_4_o_equal_2_o<31>3
                                                       df/count[31]_GND_4_o_equal_2_o<31>4
    SLICE_X81Y76.A3      net (fanout=1)        0.804   df/count[31]_GND_4_o_equal_2_o<31>3
    SLICE_X81Y76.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o<31>7
    SLICE_X81Y76.B5      net (fanout=3)        0.276   df/count[31]_GND_4_o_equal_2_o
    SLICE_X81Y76.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o_01
    SLICE_X80Y72.SR      net (fanout=8)        1.056   df/count[31]_GND_4_o_equal_2_o_0
    SLICE_X80Y72.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_3
    -------------------------------------------------  ---------------------------
    Total                                      4.752ns (1.617ns logic, 3.135ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  5.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_11 (FF)
  Destination:          df/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.752ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.156 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_11 to df/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y74.DQ      Tcko                  0.518   df/count<11>
                                                       df/count_11
    SLICE_X81Y74.A2      net (fanout=2)        0.999   df/count<11>
    SLICE_X81Y74.A       Tilo                  0.124   df/count[31]_GND_4_o_equal_2_o<31>3
                                                       df/count[31]_GND_4_o_equal_2_o<31>4
    SLICE_X81Y76.A3      net (fanout=1)        0.804   df/count[31]_GND_4_o_equal_2_o<31>3
    SLICE_X81Y76.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o<31>7
    SLICE_X81Y76.B5      net (fanout=3)        0.276   df/count[31]_GND_4_o_equal_2_o
    SLICE_X81Y76.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o_01
    SLICE_X80Y72.SR      net (fanout=8)        1.056   df/count[31]_GND_4_o_equal_2_o_0
    SLICE_X80Y72.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_2
    -------------------------------------------------  ---------------------------
    Total                                      4.752ns (1.617ns logic, 3.135ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  5.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_11 (FF)
  Destination:          df/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.752ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.156 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_11 to df/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y74.DQ      Tcko                  0.518   df/count<11>
                                                       df/count_11
    SLICE_X81Y74.A2      net (fanout=2)        0.999   df/count<11>
    SLICE_X81Y74.A       Tilo                  0.124   df/count[31]_GND_4_o_equal_2_o<31>3
                                                       df/count[31]_GND_4_o_equal_2_o<31>4
    SLICE_X81Y76.A3      net (fanout=1)        0.804   df/count[31]_GND_4_o_equal_2_o<31>3
    SLICE_X81Y76.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o<31>7
    SLICE_X81Y76.B5      net (fanout=3)        0.276   df/count[31]_GND_4_o_equal_2_o
    SLICE_X81Y76.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o_01
    SLICE_X80Y72.SR      net (fanout=8)        1.056   df/count[31]_GND_4_o_equal_2_o_0
    SLICE_X80Y72.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_1
    -------------------------------------------------  ---------------------------
    Total                                      4.752ns (1.617ns logic, 3.135ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  5.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_11 (FF)
  Destination:          df/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.752ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.156 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_11 to df/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y74.DQ      Tcko                  0.518   df/count<11>
                                                       df/count_11
    SLICE_X81Y74.A2      net (fanout=2)        0.999   df/count<11>
    SLICE_X81Y74.A       Tilo                  0.124   df/count[31]_GND_4_o_equal_2_o<31>3
                                                       df/count[31]_GND_4_o_equal_2_o<31>4
    SLICE_X81Y76.A3      net (fanout=1)        0.804   df/count[31]_GND_4_o_equal_2_o<31>3
    SLICE_X81Y76.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o<31>7
    SLICE_X81Y76.B5      net (fanout=3)        0.276   df/count[31]_GND_4_o_equal_2_o
    SLICE_X81Y76.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o_01
    SLICE_X80Y72.SR      net (fanout=8)        1.056   df/count[31]_GND_4_o_equal_2_o_0
    SLICE_X80Y72.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_0
    -------------------------------------------------  ---------------------------
    Total                                      4.752ns (1.617ns logic, 3.135ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  5.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_31 (FF)
  Destination:          df/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.693ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.865 - 0.908)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_31 to df/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y79.DQ      Tcko                  0.518   df/count<31>
                                                       df/count_31
    SLICE_X82Y76.A1      net (fanout=2)        1.121   df/count<31>
    SLICE_X82Y76.AMUX    Tilo                  0.354   _n0014_inv
                                                       df/count[31]_GND_4_o_equal_2_o<31>6
    SLICE_X81Y76.A6      net (fanout=1)        0.393   df/count[31]_GND_4_o_equal_2_o<31>5
    SLICE_X81Y76.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o<31>7
    SLICE_X81Y76.B5      net (fanout=3)        0.276   df/count[31]_GND_4_o_equal_2_o
    SLICE_X81Y76.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o_01
    SLICE_X80Y72.SR      net (fanout=8)        1.056   df/count[31]_GND_4_o_equal_2_o_0
    SLICE_X80Y72.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_1
    -------------------------------------------------  ---------------------------
    Total                                      4.693ns (1.847ns logic, 2.846ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  5.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_31 (FF)
  Destination:          df/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.693ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.865 - 0.908)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_31 to df/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y79.DQ      Tcko                  0.518   df/count<31>
                                                       df/count_31
    SLICE_X82Y76.A1      net (fanout=2)        1.121   df/count<31>
    SLICE_X82Y76.AMUX    Tilo                  0.354   _n0014_inv
                                                       df/count[31]_GND_4_o_equal_2_o<31>6
    SLICE_X81Y76.A6      net (fanout=1)        0.393   df/count[31]_GND_4_o_equal_2_o<31>5
    SLICE_X81Y76.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o<31>7
    SLICE_X81Y76.B5      net (fanout=3)        0.276   df/count[31]_GND_4_o_equal_2_o
    SLICE_X81Y76.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o_01
    SLICE_X80Y72.SR      net (fanout=8)        1.056   df/count[31]_GND_4_o_equal_2_o_0
    SLICE_X80Y72.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_0
    -------------------------------------------------  ---------------------------
    Total                                      4.693ns (1.847ns logic, 2.846ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  5.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_31 (FF)
  Destination:          df/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.693ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.865 - 0.908)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_31 to df/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y79.DQ      Tcko                  0.518   df/count<31>
                                                       df/count_31
    SLICE_X82Y76.A1      net (fanout=2)        1.121   df/count<31>
    SLICE_X82Y76.AMUX    Tilo                  0.354   _n0014_inv
                                                       df/count[31]_GND_4_o_equal_2_o<31>6
    SLICE_X81Y76.A6      net (fanout=1)        0.393   df/count[31]_GND_4_o_equal_2_o<31>5
    SLICE_X81Y76.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o<31>7
    SLICE_X81Y76.B5      net (fanout=3)        0.276   df/count[31]_GND_4_o_equal_2_o
    SLICE_X81Y76.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o_01
    SLICE_X80Y72.SR      net (fanout=8)        1.056   df/count[31]_GND_4_o_equal_2_o_0
    SLICE_X80Y72.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_2
    -------------------------------------------------  ---------------------------
    Total                                      4.693ns (1.847ns logic, 2.846ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  5.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_31 (FF)
  Destination:          df/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.693ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.865 - 0.908)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_31 to df/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y79.DQ      Tcko                  0.518   df/count<31>
                                                       df/count_31
    SLICE_X82Y76.A1      net (fanout=2)        1.121   df/count<31>
    SLICE_X82Y76.AMUX    Tilo                  0.354   _n0014_inv
                                                       df/count[31]_GND_4_o_equal_2_o<31>6
    SLICE_X81Y76.A6      net (fanout=1)        0.393   df/count[31]_GND_4_o_equal_2_o<31>5
    SLICE_X81Y76.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o<31>7
    SLICE_X81Y76.B5      net (fanout=3)        0.276   df/count[31]_GND_4_o_equal_2_o
    SLICE_X81Y76.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o_01
    SLICE_X80Y72.SR      net (fanout=8)        1.056   df/count[31]_GND_4_o_equal_2_o_0
    SLICE_X80Y72.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_3
    -------------------------------------------------  ---------------------------
    Total                                      4.693ns (1.847ns logic, 2.846ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  5.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_16 (FF)
  Destination:          df/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.695ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.865 - 0.903)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_16 to df/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y76.AQ      Tcko                  0.518   df/count<19>
                                                       df/count_16
    SLICE_X81Y75.A2      net (fanout=2)        0.809   df/count<16>
    SLICE_X81Y75.A       Tilo                  0.124   df/count[31]_GND_4_o_equal_2_o<31>
                                                       df/count[31]_GND_4_o_equal_2_o<31>1
    SLICE_X81Y76.A2      net (fanout=1)        0.937   df/count[31]_GND_4_o_equal_2_o<31>
    SLICE_X81Y76.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o<31>7
    SLICE_X81Y76.B5      net (fanout=3)        0.276   df/count[31]_GND_4_o_equal_2_o
    SLICE_X81Y76.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o_01
    SLICE_X80Y72.SR      net (fanout=8)        1.056   df/count[31]_GND_4_o_equal_2_o_0
    SLICE_X80Y72.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_3
    -------------------------------------------------  ---------------------------
    Total                                      4.695ns (1.617ns logic, 3.078ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  5.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_16 (FF)
  Destination:          df/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.695ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.865 - 0.903)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_16 to df/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y76.AQ      Tcko                  0.518   df/count<19>
                                                       df/count_16
    SLICE_X81Y75.A2      net (fanout=2)        0.809   df/count<16>
    SLICE_X81Y75.A       Tilo                  0.124   df/count[31]_GND_4_o_equal_2_o<31>
                                                       df/count[31]_GND_4_o_equal_2_o<31>1
    SLICE_X81Y76.A2      net (fanout=1)        0.937   df/count[31]_GND_4_o_equal_2_o<31>
    SLICE_X81Y76.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o<31>7
    SLICE_X81Y76.B5      net (fanout=3)        0.276   df/count[31]_GND_4_o_equal_2_o
    SLICE_X81Y76.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o_01
    SLICE_X80Y72.SR      net (fanout=8)        1.056   df/count[31]_GND_4_o_equal_2_o_0
    SLICE_X80Y72.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_2
    -------------------------------------------------  ---------------------------
    Total                                      4.695ns (1.617ns logic, 3.078ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  5.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_16 (FF)
  Destination:          df/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.695ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.865 - 0.903)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_16 to df/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y76.AQ      Tcko                  0.518   df/count<19>
                                                       df/count_16
    SLICE_X81Y75.A2      net (fanout=2)        0.809   df/count<16>
    SLICE_X81Y75.A       Tilo                  0.124   df/count[31]_GND_4_o_equal_2_o<31>
                                                       df/count[31]_GND_4_o_equal_2_o<31>1
    SLICE_X81Y76.A2      net (fanout=1)        0.937   df/count[31]_GND_4_o_equal_2_o<31>
    SLICE_X81Y76.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o<31>7
    SLICE_X81Y76.B5      net (fanout=3)        0.276   df/count[31]_GND_4_o_equal_2_o
    SLICE_X81Y76.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o_01
    SLICE_X80Y72.SR      net (fanout=8)        1.056   df/count[31]_GND_4_o_equal_2_o_0
    SLICE_X80Y72.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_0
    -------------------------------------------------  ---------------------------
    Total                                      4.695ns (1.617ns logic, 3.078ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  5.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_16 (FF)
  Destination:          df/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.695ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.865 - 0.903)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_16 to df/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y76.AQ      Tcko                  0.518   df/count<19>
                                                       df/count_16
    SLICE_X81Y75.A2      net (fanout=2)        0.809   df/count<16>
    SLICE_X81Y75.A       Tilo                  0.124   df/count[31]_GND_4_o_equal_2_o<31>
                                                       df/count[31]_GND_4_o_equal_2_o<31>1
    SLICE_X81Y76.A2      net (fanout=1)        0.937   df/count[31]_GND_4_o_equal_2_o<31>
    SLICE_X81Y76.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o<31>7
    SLICE_X81Y76.B5      net (fanout=3)        0.276   df/count[31]_GND_4_o_equal_2_o
    SLICE_X81Y76.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o_01
    SLICE_X80Y72.SR      net (fanout=8)        1.056   df/count[31]_GND_4_o_equal_2_o_0
    SLICE_X80Y72.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_1
    -------------------------------------------------  ---------------------------
    Total                                      4.695ns (1.617ns logic, 3.078ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  5.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_30 (FF)
  Destination:          df/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.616ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.864 - 0.908)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_30 to df/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y79.CQ      Tcko                  0.518   df/count<31>
                                                       df/count_30
    SLICE_X82Y76.A2      net (fanout=2)        1.184   df/count<30>
    SLICE_X82Y76.AMUX    Tilo                  0.354   _n0014_inv
                                                       df/count[31]_GND_4_o_equal_2_o<31>6
    SLICE_X81Y76.A6      net (fanout=1)        0.393   df/count[31]_GND_4_o_equal_2_o<31>5
    SLICE_X81Y76.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o<31>7
    SLICE_X81Y76.B5      net (fanout=3)        0.276   df/count[31]_GND_4_o_equal_2_o
    SLICE_X81Y76.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o_01
    SLICE_X80Y73.SR      net (fanout=8)        0.916   df/count[31]_GND_4_o_equal_2_o_0
    SLICE_X80Y73.CLK     Tsrck                 0.524   df/count<7>
                                                       df/count_6
    -------------------------------------------------  ---------------------------
    Total                                      4.616ns (1.847ns logic, 2.769ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  5.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_30 (FF)
  Destination:          df/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.616ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.864 - 0.908)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_30 to df/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y79.CQ      Tcko                  0.518   df/count<31>
                                                       df/count_30
    SLICE_X82Y76.A2      net (fanout=2)        1.184   df/count<30>
    SLICE_X82Y76.AMUX    Tilo                  0.354   _n0014_inv
                                                       df/count[31]_GND_4_o_equal_2_o<31>6
    SLICE_X81Y76.A6      net (fanout=1)        0.393   df/count[31]_GND_4_o_equal_2_o<31>5
    SLICE_X81Y76.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o<31>7
    SLICE_X81Y76.B5      net (fanout=3)        0.276   df/count[31]_GND_4_o_equal_2_o
    SLICE_X81Y76.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o_01
    SLICE_X80Y73.SR      net (fanout=8)        0.916   df/count[31]_GND_4_o_equal_2_o_0
    SLICE_X80Y73.CLK     Tsrck                 0.524   df/count<7>
                                                       df/count_5
    -------------------------------------------------  ---------------------------
    Total                                      4.616ns (1.847ns logic, 2.769ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  5.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_30 (FF)
  Destination:          df/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.616ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.864 - 0.908)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_30 to df/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y79.CQ      Tcko                  0.518   df/count<31>
                                                       df/count_30
    SLICE_X82Y76.A2      net (fanout=2)        1.184   df/count<30>
    SLICE_X82Y76.AMUX    Tilo                  0.354   _n0014_inv
                                                       df/count[31]_GND_4_o_equal_2_o<31>6
    SLICE_X81Y76.A6      net (fanout=1)        0.393   df/count[31]_GND_4_o_equal_2_o<31>5
    SLICE_X81Y76.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o<31>7
    SLICE_X81Y76.B5      net (fanout=3)        0.276   df/count[31]_GND_4_o_equal_2_o
    SLICE_X81Y76.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o_01
    SLICE_X80Y73.SR      net (fanout=8)        0.916   df/count[31]_GND_4_o_equal_2_o_0
    SLICE_X80Y73.CLK     Tsrck                 0.524   df/count<7>
                                                       df/count_7
    -------------------------------------------------  ---------------------------
    Total                                      4.616ns (1.847ns logic, 2.769ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  5.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_13 (FF)
  Destination:          df/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.623ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.865 - 0.901)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_13 to df/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y75.BQ      Tcko                  0.518   df/count<15>
                                                       df/count_13
    SLICE_X81Y75.A3      net (fanout=2)        0.737   df/count<13>
    SLICE_X81Y75.A       Tilo                  0.124   df/count[31]_GND_4_o_equal_2_o<31>
                                                       df/count[31]_GND_4_o_equal_2_o<31>1
    SLICE_X81Y76.A2      net (fanout=1)        0.937   df/count[31]_GND_4_o_equal_2_o<31>
    SLICE_X81Y76.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o<31>7
    SLICE_X81Y76.B5      net (fanout=3)        0.276   df/count[31]_GND_4_o_equal_2_o
    SLICE_X81Y76.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o_01
    SLICE_X80Y72.SR      net (fanout=8)        1.056   df/count[31]_GND_4_o_equal_2_o_0
    SLICE_X80Y72.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_2
    -------------------------------------------------  ---------------------------
    Total                                      4.623ns (1.617ns logic, 3.006ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  5.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_13 (FF)
  Destination:          df/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.623ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.865 - 0.901)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_13 to df/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y75.BQ      Tcko                  0.518   df/count<15>
                                                       df/count_13
    SLICE_X81Y75.A3      net (fanout=2)        0.737   df/count<13>
    SLICE_X81Y75.A       Tilo                  0.124   df/count[31]_GND_4_o_equal_2_o<31>
                                                       df/count[31]_GND_4_o_equal_2_o<31>1
    SLICE_X81Y76.A2      net (fanout=1)        0.937   df/count[31]_GND_4_o_equal_2_o<31>
    SLICE_X81Y76.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o<31>7
    SLICE_X81Y76.B5      net (fanout=3)        0.276   df/count[31]_GND_4_o_equal_2_o
    SLICE_X81Y76.BMUX    Tilo                  0.327   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o_01
    SLICE_X80Y72.SR      net (fanout=8)        1.056   df/count[31]_GND_4_o_equal_2_o_0
    SLICE_X80Y72.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_3
    -------------------------------------------------  ---------------------------
    Total                                      4.623ns (1.617ns logic, 3.006ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: df/led/CLK
  Logical resource: df/led/CK
  Location pin: OLOGIC_X1Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: df/clkout_1/CLK
  Logical resource: df/clkout_1/CK
  Location pin: OLOGIC_X1Y100.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: df/clkout_1/SR
  Logical resource: df/clkout_1/SR
  Location pin: OLOGIC_X1Y100.SR
  Clock network: reset_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X80Y72.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X80Y72.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X80Y72.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_1/CK
  Location pin: SLICE_X80Y72.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_1/CK
  Location pin: SLICE_X80Y72.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_1/CK
  Location pin: SLICE_X80Y72.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X80Y72.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X80Y72.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X80Y72.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X80Y72.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X80Y72.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X80Y72.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_5/CK
  Location pin: SLICE_X80Y73.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_5/CK
  Location pin: SLICE_X80Y73.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_5/CK
  Location pin: SLICE_X80Y73.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_6/CK
  Location pin: SLICE_X80Y73.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_6/CK
  Location pin: SLICE_X80Y73.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_6/CK
  Location pin: SLICE_X80Y73.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_7/CK
  Location pin: SLICE_X80Y73.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_7/CK
  Location pin: SLICE_X80Y73.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_7/CK
  Location pin: SLICE_X80Y73.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.834|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1618 paths, 0 nets, and 103 connections

Design statistics:
   Minimum period:   4.834ns{1}   (Maximum frequency: 206.868MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec  1 08:21:37 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 831 MB



