# FPGA Floating Point Division (Single Precision)
Simple project using the floating point division IP Core's division functionality from Xilinx <br/>
![alt text](https://github.com/SnrNotHere16/FPGADivisionFloatingPoint/blob/main/Images/FloatingPointIP.PNG)
![alt text](https://github.com/SnrNotHere16/FPGADivisionFloatingPoint/blob/main/Images/FloatingPointScreenShot.PNG)
![alt text](https://github.com/SnrNotHere16/FPGADivisionFloatingPoint/blob/main/Images/Single-Precision-IEEE-754-Floating-Point-Standard.jpg)
# NEXYS 4 DDR (Artix-7)
Block Diagram for Programming Logic System. Project: https://github.com/SnrNotHere16/FPGADivisionFloatingPoint/tree/main/FloatingPointDivisionNexys4DDR/FPFPGA/Division
![alt text](https://github.com/SnrNotHere16/FPGADivisionFloatingPoint/blob/main/Images/BlockDiagramXil/NEXYS4BlockDiagram.PNG)
0/0 = 7FC0_0000 = NaN
![alt text](https://github.com/SnrNotHere16/FPGADivisionFloatingPoint/blob/main/Images/NEXYSSegmentImages/NEXYSSeg1.jpg)
![alt text](https://github.com/SnrNotHere16/FPGADivisionFloatingPoint/blob/main/Images/FloatingPointBinary/NaN.PNG)
-2/0 = FF80_0000 = -inf 
![alt text](https://github.com/SnrNotHere16/FPGADivisionFloatingPoint/blob/main/Images/NEXYSSegmentImages/NEXYSSeg2.jpg)
![alt text](https://github.com/SnrNotHere16/FPGADivisionFloatingPoint/blob/main/Images/FloatingPointBinary/Ninf.PNG)
2/0 = 7F80_0000 = inf 
![alt text](https://github.com/SnrNotHere16/FPGADivisionFloatingPoint/blob/main/Images/NEXYSSegmentImages/NEXYSSeg3.jpg)
![alt text](https://github.com/SnrNotHere16/FPGADivisionFloatingPoint/blob/main/Images/FloatingPointBinary/inf.PNG)
0/-2 = 8000_0000 = -0
![alt text](https://github.com/SnrNotHere16/FPGADivisionFloatingPoint/blob/main/Images/NEXYSSegmentImages/NEXYSSeg4.jpg)
![alt text](https://github.com/SnrNotHere16/FPGADivisionFloatingPoint/blob/main/Images/FloatingPointBinary/NegZero.PNG)
0/2 = 0000_0000 = 0 
![alt text](https://github.com/SnrNotHere16/FPGADivisionFloatingPoint/blob/main/Images/NEXYSSegmentImages/NEXYSSeg5.jpg)
![alt text](https://github.com/SnrNotHere16/FPGADivisionFloatingPoint/blob/main/Images/FloatingPointBinary/Zero.PNG)
# ZYBO Z7 ZYNQ-7020
