# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Sep 5 2018 18:11:21

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX4K
Derating factors (Best:Typical:Worst) :-  ( 0.559825 : 0.623363 : 0.703138 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 100
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for DAC8830|CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (DAC8830|CLK:R vs. DAC8830|CLK:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: DATA[0]
			6.1.2::Path details for port: DATA[10]
			6.1.3::Path details for port: DATA[11]
			6.1.4::Path details for port: DATA[12]
			6.1.5::Path details for port: DATA[13]
			6.1.6::Path details for port: DATA[14]
			6.1.7::Path details for port: DATA[15]
			6.1.8::Path details for port: DATA[1]
			6.1.9::Path details for port: DATA[2]
			6.1.10::Path details for port: DATA[3]
			6.1.11::Path details for port: DATA[4]
			6.1.12::Path details for port: DATA[5]
			6.1.13::Path details for port: DATA[6]
			6.1.14::Path details for port: DATA[7]
			6.1.15::Path details for port: DATA[8]
			6.1.16::Path details for port: DATA[9]
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: CS
			6.2.2::Path details for port: MOSI
			6.2.3::Path details for port: SCLK
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: DATA[0]
			6.4.2::Path details for port: DATA[10]
			6.4.3::Path details for port: DATA[11]
			6.4.4::Path details for port: DATA[12]
			6.4.5::Path details for port: DATA[13]
			6.4.6::Path details for port: DATA[14]
			6.4.7::Path details for port: DATA[15]
			6.4.8::Path details for port: DATA[1]
			6.4.9::Path details for port: DATA[2]
			6.4.10::Path details for port: DATA[3]
			6.4.11::Path details for port: DATA[4]
			6.4.12::Path details for port: DATA[5]
			6.4.13::Path details for port: DATA[6]
			6.4.14::Path details for port: DATA[7]
			6.4.15::Path details for port: DATA[8]
			6.4.16::Path details for port: DATA[9]
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: CS
			6.5.2::Path details for port: MOSI
			6.5.3::Path details for port: SCLK
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: DAC8830|CLK  | Frequency: 154.92 MHz  | Target: 1.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
DAC8830|CLK   DAC8830|CLK    1e+006           993545      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port                     Setup Times  Clock Reference:Phase  
---------  -----------------------------  -----------  ---------------------  
DATA[0]    ipInertedIOPad_CLK_preio/DIN0  4553         DAC8830|CLK:R          
DATA[10]   ipInertedIOPad_CLK_preio/DIN0  4715         DAC8830|CLK:R          
DATA[11]   ipInertedIOPad_CLK_preio/DIN0  5017         DAC8830|CLK:R          
DATA[12]   ipInertedIOPad_CLK_preio/DIN0  4996         DAC8830|CLK:R          
DATA[13]   ipInertedIOPad_CLK_preio/DIN0  5129         DAC8830|CLK:R          
DATA[14]   ipInertedIOPad_CLK_preio/DIN0  5158         DAC8830|CLK:R          
DATA[15]   ipInertedIOPad_CLK_preio/DIN0  3983         DAC8830|CLK:R          
DATA[1]    ipInertedIOPad_CLK_preio/DIN0  4686         DAC8830|CLK:R          
DATA[2]    ipInertedIOPad_CLK_preio/DIN0  5270         DAC8830|CLK:R          
DATA[3]    ipInertedIOPad_CLK_preio/DIN0  4525         DAC8830|CLK:R          
DATA[4]    ipInertedIOPad_CLK_preio/DIN0  4975         DAC8830|CLK:R          
DATA[5]    ipInertedIOPad_CLK_preio/DIN0  5322         DAC8830|CLK:R          
DATA[6]    ipInertedIOPad_CLK_preio/DIN0  4658         DAC8830|CLK:R          
DATA[7]    ipInertedIOPad_CLK_preio/DIN0  5073         DAC8830|CLK:R          
DATA[8]    ipInertedIOPad_CLK_preio/DIN0  4201         DAC8830|CLK:R          
DATA[9]    ipInertedIOPad_CLK_preio/DIN0  4026         DAC8830|CLK:R          


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port                     Clock to Out  Clock Reference:Phase  
---------  -----------------------------  ------------  ---------------------  
CS         ipInertedIOPad_CLK_preio/DIN0  8585          DAC8830|CLK:R          
MOSI       ipInertedIOPad_CLK_preio/DIN0  9687          DAC8830|CLK:R          
SCLK       ipInertedIOPad_CLK_preio/DIN0  10657         DAC8830|CLK:R          


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port                     Hold Times  Clock Reference:Phase  
---------  -----------------------------  ----------  ---------------------  
DATA[0]    ipInertedIOPad_CLK_preio/DIN0  559         DAC8830|CLK:R          
DATA[10]   ipInertedIOPad_CLK_preio/DIN0  1009        DAC8830|CLK:R          
DATA[11]   ipInertedIOPad_CLK_preio/DIN0  -685        DAC8830|CLK:R          
DATA[12]   ipInertedIOPad_CLK_preio/DIN0  -538        DAC8830|CLK:R          
DATA[13]   ipInertedIOPad_CLK_preio/DIN0  489         DAC8830|CLK:R          
DATA[14]   ipInertedIOPad_CLK_preio/DIN0  -685        DAC8830|CLK:R          
DATA[15]   ipInertedIOPad_CLK_preio/DIN0  489         DAC8830|CLK:R          
DATA[1]    ipInertedIOPad_CLK_preio/DIN0  489         DAC8830|CLK:R          
DATA[2]    ipInertedIOPad_CLK_preio/DIN0  489         DAC8830|CLK:R          
DATA[3]    ipInertedIOPad_CLK_preio/DIN0  468         DAC8830|CLK:R          
DATA[4]    ipInertedIOPad_CLK_preio/DIN0  186         DAC8830|CLK:R          
DATA[5]    ipInertedIOPad_CLK_preio/DIN0  36          DAC8830|CLK:R          
DATA[6]    ipInertedIOPad_CLK_preio/DIN0  489         DAC8830|CLK:R          
DATA[7]    ipInertedIOPad_CLK_preio/DIN0  489         DAC8830|CLK:R          
DATA[8]    ipInertedIOPad_CLK_preio/DIN0  18          DAC8830|CLK:R          
DATA[9]    ipInertedIOPad_CLK_preio/DIN0  172         DAC8830|CLK:R          


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port                     Minimum Clock to Out  Clock Reference:Phase  
---------  -----------------------------  --------------------  ---------------------  
CS         ipInertedIOPad_CLK_preio/DIN0  8158                  DAC8830|CLK:R          
MOSI       ipInertedIOPad_CLK_preio/DIN0  9358                  DAC8830|CLK:R          
SCLK       ipInertedIOPad_CLK_preio/DIN0  10300                 DAC8830|CLK:R          


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for DAC8830|CLK
*****************************************
Clock: DAC8830|CLK
Frequency: 154.92 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_state_i2_LC_3_7_0/sr
Capture Clock    : dac_state_i2_LC_3_7_0/clk
Setup Constraint : 1000000p
Path slack       : 993545p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                      -204
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002201

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             5112
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8656
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/lcout                   LogicCell40_SEQ_MODE_0000    316              6265  993545  RISE       4
I__384/I                                   LocalMux                       0              6265  993545  RISE       1
I__384/O                                   LocalMux                     330              6595  993545  RISE       1
I__387/I                                   InMux                          0              6595  993545  RISE       1
I__387/O                                   InMux                        260              6856  993545  RISE       1
i1_2_lut_4_lut_LC_2_7_1/in3                LogicCell40_SEQ_MODE_0000      0              6856  993545  RISE       1
i1_2_lut_4_lut_LC_2_7_1/ltout              LogicCell40_SEQ_MODE_0000    274              7130  993545  FALL       1
I__292/I                                   CascadeMux                     0              7130  993545  FALL       1
I__292/O                                   CascadeMux                     0              7130  993545  FALL       1
i489_4_lut_LC_2_7_2/in2                    LogicCell40_SEQ_MODE_0000      0              7130  993545  FALL       1
i489_4_lut_LC_2_7_2/lcout                  LogicCell40_SEQ_MODE_0000    380              7510  993545  RISE       1
I__709/I                                   Odrv4                          0              7510  993545  RISE       1
I__709/O                                   Odrv4                        352              7861  993545  RISE       1
I__710/I                                   LocalMux                       0              7861  993545  RISE       1
I__710/O                                   LocalMux                     330              8192  993545  RISE       1
I__711/I                                   SRMux                          0              8192  993545  RISE       1
I__711/O                                   SRMux                        464              8656  993545  RISE       1
dac_state_i2_LC_3_7_0/sr                   LogicCell40_SEQ_MODE_1000      0              8656  993545  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (DAC8830|CLK:R vs. DAC8830|CLK:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_state_i2_LC_3_7_0/sr
Capture Clock    : dac_state_i2_LC_3_7_0/clk
Setup Constraint : 1000000p
Path slack       : 993545p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                      -204
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002201

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             5112
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8656
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/lcout                   LogicCell40_SEQ_MODE_0000    316              6265  993545  RISE       4
I__384/I                                   LocalMux                       0              6265  993545  RISE       1
I__384/O                                   LocalMux                     330              6595  993545  RISE       1
I__387/I                                   InMux                          0              6595  993545  RISE       1
I__387/O                                   InMux                        260              6856  993545  RISE       1
i1_2_lut_4_lut_LC_2_7_1/in3                LogicCell40_SEQ_MODE_0000      0              6856  993545  RISE       1
i1_2_lut_4_lut_LC_2_7_1/ltout              LogicCell40_SEQ_MODE_0000    274              7130  993545  FALL       1
I__292/I                                   CascadeMux                     0              7130  993545  FALL       1
I__292/O                                   CascadeMux                     0              7130  993545  FALL       1
i489_4_lut_LC_2_7_2/in2                    LogicCell40_SEQ_MODE_0000      0              7130  993545  FALL       1
i489_4_lut_LC_2_7_2/lcout                  LogicCell40_SEQ_MODE_0000    380              7510  993545  RISE       1
I__709/I                                   Odrv4                          0              7510  993545  RISE       1
I__709/O                                   Odrv4                        352              7861  993545  RISE       1
I__710/I                                   LocalMux                       0              7861  993545  RISE       1
I__710/O                                   LocalMux                     330              8192  993545  RISE       1
I__711/I                                   SRMux                          0              8192  993545  RISE       1
I__711/O                                   SRMux                        464              8656  993545  RISE       1
dac_state_i2_LC_3_7_0/sr                   LogicCell40_SEQ_MODE_1000      0              8656  993545  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: DATA[0]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DATA[0]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : DAC8830|CLK:R
Setup Time        : 4553


Data Path Delay                6754
+ Setup Time                    204
- Capture Clock Path Delay    -2405
---------------------------- ------
Setup to Clock                 4553

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DATA[0]                                    DAC8830                    0      0                  RISE  1       
ipInertedIOPad_DATA_0_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DATA_0_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DATA_0_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DATA_0_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__207/I                                   Odrv12                     0      1129               RISE  1       
I__207/O                                   Odrv12                     492    1621               RISE  1       
I__209/I                                   Sp12to4                    0      1621               RISE  1       
I__209/O                                   Sp12to4                    429    2050               RISE  1       
I__212/I                                   Span4Mux_v                 0      2050               RISE  1       
I__212/O                                   Span4Mux_v                 352    2401               RISE  1       
I__215/I                                   LocalMux                   0      2401               RISE  1       
I__215/O                                   LocalMux                   330    2732               RISE  1       
I__217/I                                   InMux                      0      2732               RISE  1       
I__217/O                                   InMux                      260    2992               RISE  1       
I__219/I                                   CascadeMux                 0      2992               RISE  1       
I__219/O                                   CascadeMux                 0      2992               RISE  1       
i1_4_lut_LC_1_7_2/in2                      LogicCell40_SEQ_MODE_0000  0      2992               RISE  1       
i1_4_lut_LC_1_7_2/lcout                    LogicCell40_SEQ_MODE_0000  380    3372               RISE  1       
I__178/I                                   LocalMux                   0      3372               RISE  1       
I__178/O                                   LocalMux                   330    3702               RISE  1       
I__179/I                                   InMux                      0      3702               RISE  1       
I__179/O                                   InMux                      260    3962               RISE  1       
i15_4_lut_LC_1_8_6/in1                     LogicCell40_SEQ_MODE_0000  0      3962               RISE  1       
i15_4_lut_LC_1_8_6/lcout                   LogicCell40_SEQ_MODE_0000  401    4363               RISE  4       
I__384/I                                   LocalMux                   0      4363               RISE  1       
I__384/O                                   LocalMux                   330    4694               RISE  1       
I__387/I                                   InMux                      0      4694               RISE  1       
I__387/O                                   InMux                      260    4954               RISE  1       
i1_2_lut_4_lut_LC_2_7_1/in3                LogicCell40_SEQ_MODE_0000  0      4954               RISE  1       
i1_2_lut_4_lut_LC_2_7_1/ltout              LogicCell40_SEQ_MODE_0000  274    5228               FALL  1       
I__292/I                                   CascadeMux                 0      5228               FALL  1       
I__292/O                                   CascadeMux                 0      5228               FALL  1       
i489_4_lut_LC_2_7_2/in2                    LogicCell40_SEQ_MODE_0000  0      5228               FALL  1       
i489_4_lut_LC_2_7_2/lcout                  LogicCell40_SEQ_MODE_0000  380    5608               RISE  1       
I__709/I                                   Odrv4                      0      5608               RISE  1       
I__709/O                                   Odrv4                      352    5959               RISE  1       
I__710/I                                   LocalMux                   0      5959               RISE  1       
I__710/O                                   LocalMux                   330    6290               RISE  1       
I__711/I                                   SRMux                      0      6290               RISE  1       
I__711/O                                   SRMux                      464    6754               RISE  1       
dac_state_i2_LC_3_7_0/sr                   LogicCell40_SEQ_MODE_1000  0      6754               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__505/I                       Odrv12                     0      0                  RISE  1       
I__505/O                       Odrv12                     492    492                RISE  1       
I__507/I                       Span12Mux_v                0      492                RISE  1       
I__507/O                       Span12Mux_v                492    984                RISE  1       
I__509/I                       Sp12to4                    0      984                RISE  1       
I__509/O                       Sp12to4                    429    1413               RISE  1       
I__511/I                       Span4Mux_v                 0      1413               RISE  1       
I__511/O                       Span4Mux_v                 352    1765               RISE  1       
I__515/I                       LocalMux                   0      1765               RISE  1       
I__515/O                       LocalMux                   330    2095               RISE  1       
I__525/I                       ClkMux                     0      2095               RISE  1       
I__525/O                       ClkMux                     309    2405               RISE  1       
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000  0      2405               RISE  1       

6.1.2::Path details for port: DATA[10]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DATA[10]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : DAC8830|CLK:R
Setup Time        : 4715


Data Path Delay                6916
+ Setup Time                    204
- Capture Clock Path Delay    -2405
---------------------------- ------
Setup to Clock                 4715

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DATA[10]                                    DAC8830                    0      0                  RISE  1       
ipInertedIOPad_DATA_10_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DATA_10_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DATA_10_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DATA_10_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__417/I                                    Odrv4                      0      1129               RISE  1       
I__417/O                                    Odrv4                      352    1480               RISE  1       
I__419/I                                    Span4Mux_h                 0      1480               RISE  1       
I__419/O                                    Span4Mux_h                 302    1783               RISE  1       
I__421/I                                    Span4Mux_v                 0      1783               RISE  1       
I__421/O                                    Span4Mux_v                 352    2134               RISE  1       
I__422/I                                    LocalMux                   0      2134               RISE  1       
I__422/O                                    LocalMux                   330    2465               RISE  1       
I__424/I                                    InMux                      0      2465               RISE  1       
I__424/O                                    InMux                      260    2725               RISE  1       
i5_4_lut_LC_2_7_0/in0                       LogicCell40_SEQ_MODE_0000  0      2725               RISE  1       
i5_4_lut_LC_2_7_0/lcout                     LogicCell40_SEQ_MODE_0000  450    3175               RISE  1       
I__293/I                                    LocalMux                   0      3175               RISE  1       
I__293/O                                    LocalMux                   330    3505               RISE  1       
I__294/I                                    InMux                      0      3505               RISE  1       
I__294/O                                    InMux                      260    3766               RISE  1       
i14_4_lut_LC_1_8_5/in1                      LogicCell40_SEQ_MODE_0000  0      3766               RISE  1       
i14_4_lut_LC_1_8_5/ltout                    LogicCell40_SEQ_MODE_0000  380    4145               FALL  1       
I__177/I                                    CascadeMux                 0      4145               FALL  1       
I__177/O                                    CascadeMux                 0      4145               FALL  1       
i15_4_lut_LC_1_8_6/in2                      LogicCell40_SEQ_MODE_0000  0      4145               FALL  1       
i15_4_lut_LC_1_8_6/lcout                    LogicCell40_SEQ_MODE_0000  380    4525               RISE  4       
I__384/I                                    LocalMux                   0      4525               RISE  1       
I__384/O                                    LocalMux                   330    4855               RISE  1       
I__387/I                                    InMux                      0      4855               RISE  1       
I__387/O                                    InMux                      260    5116               RISE  1       
i1_2_lut_4_lut_LC_2_7_1/in3                 LogicCell40_SEQ_MODE_0000  0      5116               RISE  1       
i1_2_lut_4_lut_LC_2_7_1/ltout               LogicCell40_SEQ_MODE_0000  274    5390               FALL  1       
I__292/I                                    CascadeMux                 0      5390               FALL  1       
I__292/O                                    CascadeMux                 0      5390               FALL  1       
i489_4_lut_LC_2_7_2/in2                     LogicCell40_SEQ_MODE_0000  0      5390               FALL  1       
i489_4_lut_LC_2_7_2/lcout                   LogicCell40_SEQ_MODE_0000  380    5769               RISE  1       
I__709/I                                    Odrv4                      0      5769               RISE  1       
I__709/O                                    Odrv4                      352    6121               RISE  1       
I__710/I                                    LocalMux                   0      6121               RISE  1       
I__710/O                                    LocalMux                   330    6452               RISE  1       
I__711/I                                    SRMux                      0      6452               RISE  1       
I__711/O                                    SRMux                      464    6916               RISE  1       
dac_state_i2_LC_3_7_0/sr                    LogicCell40_SEQ_MODE_1000  0      6916               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__505/I                       Odrv12                     0      0                  RISE  1       
I__505/O                       Odrv12                     492    492                RISE  1       
I__507/I                       Span12Mux_v                0      492                RISE  1       
I__507/O                       Span12Mux_v                492    984                RISE  1       
I__509/I                       Sp12to4                    0      984                RISE  1       
I__509/O                       Sp12to4                    429    1413               RISE  1       
I__511/I                       Span4Mux_v                 0      1413               RISE  1       
I__511/O                       Span4Mux_v                 352    1765               RISE  1       
I__515/I                       LocalMux                   0      1765               RISE  1       
I__515/O                       LocalMux                   330    2095               RISE  1       
I__525/I                       ClkMux                     0      2095               RISE  1       
I__525/O                       ClkMux                     309    2405               RISE  1       
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000  0      2405               RISE  1       

6.1.3::Path details for port: DATA[11]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DATA[11]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : DAC8830|CLK:R
Setup Time        : 5017


Data Path Delay                7218
+ Setup Time                    204
- Capture Clock Path Delay    -2405
---------------------------- ------
Setup to Clock                 5017

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DATA[11]                                    DAC8830                    0      0                  RISE  1       
ipInertedIOPad_DATA_11_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DATA_11_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DATA_11_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DATA_11_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__165/I                                    Odrv12                     0      1129               RISE  1       
I__165/O                                    Odrv12                     492    1621               RISE  1       
I__166/I                                    Span12Mux_v                0      1621               RISE  1       
I__166/O                                    Span12Mux_v                492    2113               RISE  1       
I__167/I                                    Sp12to4                    0      2113               RISE  1       
I__167/O                                    Sp12to4                    429    2542               RISE  1       
I__169/I                                    LocalMux                   0      2542               RISE  1       
I__169/O                                    LocalMux                   330    2873               RISE  1       
I__172/I                                    InMux                      0      2873               RISE  1       
I__172/O                                    InMux                      260    3133               RISE  1       
i7_4_lut_LC_1_7_7/in0                       LogicCell40_SEQ_MODE_0000  0      3133               RISE  1       
i7_4_lut_LC_1_7_7/lcout                     LogicCell40_SEQ_MODE_0000  450    3583               RISE  1       
I__182/I                                    LocalMux                   0      3583               RISE  1       
I__182/O                                    LocalMux                   330    3913               RISE  1       
I__183/I                                    InMux                      0      3913               RISE  1       
I__183/O                                    InMux                      260    4173               RISE  1       
i14_4_lut_LC_1_8_5/in3                      LogicCell40_SEQ_MODE_0000  0      4173               RISE  1       
i14_4_lut_LC_1_8_5/ltout                    LogicCell40_SEQ_MODE_0000  274    4448               FALL  1       
I__177/I                                    CascadeMux                 0      4448               FALL  1       
I__177/O                                    CascadeMux                 0      4448               FALL  1       
i15_4_lut_LC_1_8_6/in2                      LogicCell40_SEQ_MODE_0000  0      4448               FALL  1       
i15_4_lut_LC_1_8_6/lcout                    LogicCell40_SEQ_MODE_0000  380    4827               RISE  4       
I__384/I                                    LocalMux                   0      4827               RISE  1       
I__384/O                                    LocalMux                   330    5158               RISE  1       
I__387/I                                    InMux                      0      5158               RISE  1       
I__387/O                                    InMux                      260    5418               RISE  1       
i1_2_lut_4_lut_LC_2_7_1/in3                 LogicCell40_SEQ_MODE_0000  0      5418               RISE  1       
i1_2_lut_4_lut_LC_2_7_1/ltout               LogicCell40_SEQ_MODE_0000  274    5692               FALL  1       
I__292/I                                    CascadeMux                 0      5692               FALL  1       
I__292/O                                    CascadeMux                 0      5692               FALL  1       
i489_4_lut_LC_2_7_2/in2                     LogicCell40_SEQ_MODE_0000  0      5692               FALL  1       
i489_4_lut_LC_2_7_2/lcout                   LogicCell40_SEQ_MODE_0000  380    6072               RISE  1       
I__709/I                                    Odrv4                      0      6072               RISE  1       
I__709/O                                    Odrv4                      352    6423               RISE  1       
I__710/I                                    LocalMux                   0      6423               RISE  1       
I__710/O                                    LocalMux                   330    6754               RISE  1       
I__711/I                                    SRMux                      0      6754               RISE  1       
I__711/O                                    SRMux                      464    7218               RISE  1       
dac_state_i2_LC_3_7_0/sr                    LogicCell40_SEQ_MODE_1000  0      7218               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__505/I                       Odrv12                     0      0                  RISE  1       
I__505/O                       Odrv12                     492    492                RISE  1       
I__507/I                       Span12Mux_v                0      492                RISE  1       
I__507/O                       Span12Mux_v                492    984                RISE  1       
I__509/I                       Sp12to4                    0      984                RISE  1       
I__509/O                       Sp12to4                    429    1413               RISE  1       
I__511/I                       Span4Mux_v                 0      1413               RISE  1       
I__511/O                       Span4Mux_v                 352    1765               RISE  1       
I__515/I                       LocalMux                   0      1765               RISE  1       
I__515/O                       LocalMux                   330    2095               RISE  1       
I__525/I                       ClkMux                     0      2095               RISE  1       
I__525/O                       ClkMux                     309    2405               RISE  1       
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000  0      2405               RISE  1       

6.1.4::Path details for port: DATA[12]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DATA[12]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : DAC8830|CLK:R
Setup Time        : 4996


Data Path Delay                7197
+ Setup Time                    204
- Capture Clock Path Delay    -2405
---------------------------- ------
Setup to Clock                 4996

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DATA[12]                                    DAC8830                    0      0                  RISE  1       
ipInertedIOPad_DATA_12_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DATA_12_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DATA_12_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DATA_12_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__278/I                                    Odrv4                      0      1129               RISE  1       
I__278/O                                    Odrv4                      352    1480               RISE  1       
I__279/I                                    Span4Mux_v                 0      1480               RISE  1       
I__279/O                                    Span4Mux_v                 352    1832               RISE  1       
I__280/I                                    Span4Mux_h                 0      1832               RISE  1       
I__280/O                                    Span4Mux_h                 302    2134               RISE  1       
I__281/I                                    Span4Mux_v                 0      2134               RISE  1       
I__281/O                                    Span4Mux_v                 352    2486               RISE  1       
I__282/I                                    LocalMux                   0      2486               RISE  1       
I__282/O                                    LocalMux                   330    2816               RISE  1       
I__285/I                                    InMux                      0      2816               RISE  1       
I__285/O                                    InMux                      260    3076               RISE  1       
I__287/I                                    CascadeMux                 0      3076               RISE  1       
I__287/O                                    CascadeMux                 0      3076               RISE  1       
i5_4_lut_LC_2_7_0/in2                       LogicCell40_SEQ_MODE_0000  0      3076               RISE  1       
i5_4_lut_LC_2_7_0/lcout                     LogicCell40_SEQ_MODE_0000  380    3456               RISE  1       
I__293/I                                    LocalMux                   0      3456               RISE  1       
I__293/O                                    LocalMux                   330    3787               RISE  1       
I__294/I                                    InMux                      0      3787               RISE  1       
I__294/O                                    InMux                      260    4047               RISE  1       
i14_4_lut_LC_1_8_5/in1                      LogicCell40_SEQ_MODE_0000  0      4047               RISE  1       
i14_4_lut_LC_1_8_5/ltout                    LogicCell40_SEQ_MODE_0000  380    4426               FALL  1       
I__177/I                                    CascadeMux                 0      4426               FALL  1       
I__177/O                                    CascadeMux                 0      4426               FALL  1       
i15_4_lut_LC_1_8_6/in2                      LogicCell40_SEQ_MODE_0000  0      4426               FALL  1       
i15_4_lut_LC_1_8_6/lcout                    LogicCell40_SEQ_MODE_0000  380    4806               RISE  4       
I__384/I                                    LocalMux                   0      4806               RISE  1       
I__384/O                                    LocalMux                   330    5137               RISE  1       
I__387/I                                    InMux                      0      5137               RISE  1       
I__387/O                                    InMux                      260    5397               RISE  1       
i1_2_lut_4_lut_LC_2_7_1/in3                 LogicCell40_SEQ_MODE_0000  0      5397               RISE  1       
i1_2_lut_4_lut_LC_2_7_1/ltout               LogicCell40_SEQ_MODE_0000  274    5671               FALL  1       
I__292/I                                    CascadeMux                 0      5671               FALL  1       
I__292/O                                    CascadeMux                 0      5671               FALL  1       
i489_4_lut_LC_2_7_2/in2                     LogicCell40_SEQ_MODE_0000  0      5671               FALL  1       
i489_4_lut_LC_2_7_2/lcout                   LogicCell40_SEQ_MODE_0000  380    6051               RISE  1       
I__709/I                                    Odrv4                      0      6051               RISE  1       
I__709/O                                    Odrv4                      352    6402               RISE  1       
I__710/I                                    LocalMux                   0      6402               RISE  1       
I__710/O                                    LocalMux                   330    6733               RISE  1       
I__711/I                                    SRMux                      0      6733               RISE  1       
I__711/O                                    SRMux                      464    7197               RISE  1       
dac_state_i2_LC_3_7_0/sr                    LogicCell40_SEQ_MODE_1000  0      7197               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__505/I                       Odrv12                     0      0                  RISE  1       
I__505/O                       Odrv12                     492    492                RISE  1       
I__507/I                       Span12Mux_v                0      492                RISE  1       
I__507/O                       Span12Mux_v                492    984                RISE  1       
I__509/I                       Sp12to4                    0      984                RISE  1       
I__509/O                       Sp12to4                    429    1413               RISE  1       
I__511/I                       Span4Mux_v                 0      1413               RISE  1       
I__511/O                       Span4Mux_v                 352    1765               RISE  1       
I__515/I                       LocalMux                   0      1765               RISE  1       
I__515/O                       LocalMux                   330    2095               RISE  1       
I__525/I                       ClkMux                     0      2095               RISE  1       
I__525/O                       ClkMux                     309    2405               RISE  1       
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000  0      2405               RISE  1       

6.1.5::Path details for port: DATA[13]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DATA[13]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : DAC8830|CLK:R
Setup Time        : 5129


Data Path Delay                7330
+ Setup Time                    204
- Capture Clock Path Delay    -2405
---------------------------- ------
Setup to Clock                 5129

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DATA[13]                                    DAC8830                    0      0                  RISE  1       
ipInertedIOPad_DATA_13_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DATA_13_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DATA_13_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DATA_13_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__363/I                                    Odrv4                      0      1129               RISE  1       
I__363/O                                    Odrv4                      352    1480               RISE  1       
I__365/I                                    Span4Mux_h                 0      1480               RISE  1       
I__365/O                                    Span4Mux_h                 302    1783               RISE  1       
I__367/I                                    Span4Mux_v                 0      1783               RISE  1       
I__367/O                                    Span4Mux_v                 352    2134               RISE  1       
I__369/I                                    LocalMux                   0      2134               RISE  1       
I__369/O                                    LocalMux                   330    2465               RISE  1       
I__371/I                                    InMux                      0      2465               RISE  1       
I__371/O                                    InMux                      260    2725               RISE  1       
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in1     LogicCell40_SEQ_MODE_0000  0      2725               RISE  1       
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout   LogicCell40_SEQ_MODE_0000  401    3126               RISE  1       
I__357/I                                    LocalMux                   0      3126               RISE  1       
I__357/O                                    LocalMux                   330    3456               RISE  1       
I__358/I                                    InMux                      0      3456               RISE  1       
I__358/O                                    InMux                      260    3716               RISE  1       
i10_4_lut_LC_2_8_2/in3                      LogicCell40_SEQ_MODE_0000  0      3716               RISE  1       
i10_4_lut_LC_2_8_2/lcout                    LogicCell40_SEQ_MODE_0000  316    4033               RISE  1       
I__392/I                                    LocalMux                   0      4033               RISE  1       
I__392/O                                    LocalMux                   330    4363               RISE  1       
I__393/I                                    InMux                      0      4363               RISE  1       
I__393/O                                    InMux                      260    4623               RISE  1       
i15_4_lut_LC_1_8_6/in3                      LogicCell40_SEQ_MODE_0000  0      4623               RISE  1       
i15_4_lut_LC_1_8_6/lcout                    LogicCell40_SEQ_MODE_0000  316    4940               RISE  4       
I__384/I                                    LocalMux                   0      4940               RISE  1       
I__384/O                                    LocalMux                   330    5270               RISE  1       
I__387/I                                    InMux                      0      5270               RISE  1       
I__387/O                                    InMux                      260    5530               RISE  1       
i1_2_lut_4_lut_LC_2_7_1/in3                 LogicCell40_SEQ_MODE_0000  0      5530               RISE  1       
i1_2_lut_4_lut_LC_2_7_1/ltout               LogicCell40_SEQ_MODE_0000  274    5805               FALL  1       
I__292/I                                    CascadeMux                 0      5805               FALL  1       
I__292/O                                    CascadeMux                 0      5805               FALL  1       
i489_4_lut_LC_2_7_2/in2                     LogicCell40_SEQ_MODE_0000  0      5805               FALL  1       
i489_4_lut_LC_2_7_2/lcout                   LogicCell40_SEQ_MODE_0000  380    6184               RISE  1       
I__709/I                                    Odrv4                      0      6184               RISE  1       
I__709/O                                    Odrv4                      352    6536               RISE  1       
I__710/I                                    LocalMux                   0      6536               RISE  1       
I__710/O                                    LocalMux                   330    6866               RISE  1       
I__711/I                                    SRMux                      0      6866               RISE  1       
I__711/O                                    SRMux                      464    7330               RISE  1       
dac_state_i2_LC_3_7_0/sr                    LogicCell40_SEQ_MODE_1000  0      7330               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__505/I                       Odrv12                     0      0                  RISE  1       
I__505/O                       Odrv12                     492    492                RISE  1       
I__507/I                       Span12Mux_v                0      492                RISE  1       
I__507/O                       Span12Mux_v                492    984                RISE  1       
I__509/I                       Sp12to4                    0      984                RISE  1       
I__509/O                       Sp12to4                    429    1413               RISE  1       
I__511/I                       Span4Mux_v                 0      1413               RISE  1       
I__511/O                       Span4Mux_v                 352    1765               RISE  1       
I__515/I                       LocalMux                   0      1765               RISE  1       
I__515/O                       LocalMux                   330    2095               RISE  1       
I__525/I                       ClkMux                     0      2095               RISE  1       
I__525/O                       ClkMux                     309    2405               RISE  1       
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000  0      2405               RISE  1       

6.1.6::Path details for port: DATA[14]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DATA[14]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : DAC8830|CLK:R
Setup Time        : 5158


Data Path Delay                7359
+ Setup Time                    204
- Capture Clock Path Delay    -2405
---------------------------- ------
Setup to Clock                 5158

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DATA[14]                                    DAC8830                    0      0                  RISE  1       
ipInertedIOPad_DATA_14_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DATA_14_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DATA_14_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DATA_14_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__148/I                                    Odrv12                     0      1129               RISE  1       
I__148/O                                    Odrv12                     492    1621               RISE  1       
I__150/I                                    Sp12to4                    0      1621               RISE  1       
I__150/O                                    Sp12to4                    429    2050               RISE  1       
I__152/I                                    Span4Mux_v                 0      2050               RISE  1       
I__152/O                                    Span4Mux_v                 352    2401               RISE  1       
I__154/I                                    Span4Mux_v                 0      2401               RISE  1       
I__154/O                                    Span4Mux_v                 352    2753               RISE  1       
I__156/I                                    LocalMux                   0      2753               RISE  1       
I__156/O                                    LocalMux                   330    3083               RISE  1       
I__159/I                                    InMux                      0      3083               RISE  1       
I__159/O                                    InMux                      260    3344               RISE  1       
I__161/I                                    CascadeMux                 0      3344               RISE  1       
I__161/O                                    CascadeMux                 0      3344               RISE  1       
i7_4_lut_LC_1_7_7/in2                       LogicCell40_SEQ_MODE_0000  0      3344               RISE  1       
i7_4_lut_LC_1_7_7/lcout                     LogicCell40_SEQ_MODE_0000  380    3723               RISE  1       
I__182/I                                    LocalMux                   0      3723               RISE  1       
I__182/O                                    LocalMux                   330    4054               RISE  1       
I__183/I                                    InMux                      0      4054               RISE  1       
I__183/O                                    InMux                      260    4314               RISE  1       
i14_4_lut_LC_1_8_5/in3                      LogicCell40_SEQ_MODE_0000  0      4314               RISE  1       
i14_4_lut_LC_1_8_5/ltout                    LogicCell40_SEQ_MODE_0000  274    4588               FALL  1       
I__177/I                                    CascadeMux                 0      4588               FALL  1       
I__177/O                                    CascadeMux                 0      4588               FALL  1       
i15_4_lut_LC_1_8_6/in2                      LogicCell40_SEQ_MODE_0000  0      4588               FALL  1       
i15_4_lut_LC_1_8_6/lcout                    LogicCell40_SEQ_MODE_0000  380    4968               RISE  4       
I__384/I                                    LocalMux                   0      4968               RISE  1       
I__384/O                                    LocalMux                   330    5298               RISE  1       
I__387/I                                    InMux                      0      5298               RISE  1       
I__387/O                                    InMux                      260    5559               RISE  1       
i1_2_lut_4_lut_LC_2_7_1/in3                 LogicCell40_SEQ_MODE_0000  0      5559               RISE  1       
i1_2_lut_4_lut_LC_2_7_1/ltout               LogicCell40_SEQ_MODE_0000  274    5833               FALL  1       
I__292/I                                    CascadeMux                 0      5833               FALL  1       
I__292/O                                    CascadeMux                 0      5833               FALL  1       
i489_4_lut_LC_2_7_2/in2                     LogicCell40_SEQ_MODE_0000  0      5833               FALL  1       
i489_4_lut_LC_2_7_2/lcout                   LogicCell40_SEQ_MODE_0000  380    6212               RISE  1       
I__709/I                                    Odrv4                      0      6212               RISE  1       
I__709/O                                    Odrv4                      352    6564               RISE  1       
I__710/I                                    LocalMux                   0      6564               RISE  1       
I__710/O                                    LocalMux                   330    6894               RISE  1       
I__711/I                                    SRMux                      0      6894               RISE  1       
I__711/O                                    SRMux                      464    7359               RISE  1       
dac_state_i2_LC_3_7_0/sr                    LogicCell40_SEQ_MODE_1000  0      7359               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__505/I                       Odrv12                     0      0                  RISE  1       
I__505/O                       Odrv12                     492    492                RISE  1       
I__507/I                       Span12Mux_v                0      492                RISE  1       
I__507/O                       Span12Mux_v                492    984                RISE  1       
I__509/I                       Sp12to4                    0      984                RISE  1       
I__509/O                       Sp12to4                    429    1413               RISE  1       
I__511/I                       Span4Mux_v                 0      1413               RISE  1       
I__511/O                       Span4Mux_v                 352    1765               RISE  1       
I__515/I                       LocalMux                   0      1765               RISE  1       
I__515/O                       LocalMux                   330    2095               RISE  1       
I__525/I                       ClkMux                     0      2095               RISE  1       
I__525/O                       ClkMux                     309    2405               RISE  1       
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000  0      2405               RISE  1       

6.1.7::Path details for port: DATA[15]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DATA[15]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : DAC8830|CLK:R
Setup Time        : 3983


Data Path Delay                6184
+ Setup Time                    204
- Capture Clock Path Delay    -2405
---------------------------- ------
Setup to Clock                 3983

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DATA[15]                                    DAC8830                    0      0                  RISE  1       
ipInertedIOPad_DATA_15_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DATA_15_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DATA_15_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DATA_15_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__134/I                                    Odrv4                      0      1129               RISE  1       
I__134/O                                    Odrv4                      352    1480               RISE  1       
I__135/I                                    Span4Mux_h                 0      1480               RISE  1       
I__135/O                                    Span4Mux_h                 302    1783               RISE  1       
I__136/I                                    Span4Mux_v                 0      1783               RISE  1       
I__136/O                                    Span4Mux_v                 352    2134               RISE  1       
I__137/I                                    LocalMux                   0      2134               RISE  1       
I__137/O                                    LocalMux                   330    2465               RISE  1       
I__140/I                                    InMux                      0      2465               RISE  1       
I__140/O                                    InMux                      260    2725               RISE  1       
I__143/I                                    CascadeMux                 0      2725               RISE  1       
I__143/O                                    CascadeMux                 0      2725               RISE  1       
i8_4_lut_LC_1_8_4/in2                       LogicCell40_SEQ_MODE_0000  0      2725               RISE  1       
i8_4_lut_LC_1_8_4/ltout                     LogicCell40_SEQ_MODE_0000  345    3069               FALL  1       
I__184/I                                    CascadeMux                 0      3069               FALL  1       
I__184/O                                    CascadeMux                 0      3069               FALL  1       
i14_4_lut_LC_1_8_5/in2                      LogicCell40_SEQ_MODE_0000  0      3069               FALL  1       
i14_4_lut_LC_1_8_5/ltout                    LogicCell40_SEQ_MODE_0000  345    3414               FALL  1       
I__177/I                                    CascadeMux                 0      3414               FALL  1       
I__177/O                                    CascadeMux                 0      3414               FALL  1       
i15_4_lut_LC_1_8_6/in2                      LogicCell40_SEQ_MODE_0000  0      3414               FALL  1       
i15_4_lut_LC_1_8_6/lcout                    LogicCell40_SEQ_MODE_0000  380    3794               RISE  4       
I__384/I                                    LocalMux                   0      3794               RISE  1       
I__384/O                                    LocalMux                   330    4124               RISE  1       
I__387/I                                    InMux                      0      4124               RISE  1       
I__387/O                                    InMux                      260    4384               RISE  1       
i1_2_lut_4_lut_LC_2_7_1/in3                 LogicCell40_SEQ_MODE_0000  0      4384               RISE  1       
i1_2_lut_4_lut_LC_2_7_1/ltout               LogicCell40_SEQ_MODE_0000  274    4659               FALL  1       
I__292/I                                    CascadeMux                 0      4659               FALL  1       
I__292/O                                    CascadeMux                 0      4659               FALL  1       
i489_4_lut_LC_2_7_2/in2                     LogicCell40_SEQ_MODE_0000  0      4659               FALL  1       
i489_4_lut_LC_2_7_2/lcout                   LogicCell40_SEQ_MODE_0000  380    5038               RISE  1       
I__709/I                                    Odrv4                      0      5038               RISE  1       
I__709/O                                    Odrv4                      352    5390               RISE  1       
I__710/I                                    LocalMux                   0      5390               RISE  1       
I__710/O                                    LocalMux                   330    5720               RISE  1       
I__711/I                                    SRMux                      0      5720               RISE  1       
I__711/O                                    SRMux                      464    6184               RISE  1       
dac_state_i2_LC_3_7_0/sr                    LogicCell40_SEQ_MODE_1000  0      6184               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__505/I                       Odrv12                     0      0                  RISE  1       
I__505/O                       Odrv12                     492    492                RISE  1       
I__507/I                       Span12Mux_v                0      492                RISE  1       
I__507/O                       Span12Mux_v                492    984                RISE  1       
I__509/I                       Sp12to4                    0      984                RISE  1       
I__509/O                       Sp12to4                    429    1413               RISE  1       
I__511/I                       Span4Mux_v                 0      1413               RISE  1       
I__511/O                       Span4Mux_v                 352    1765               RISE  1       
I__515/I                       LocalMux                   0      1765               RISE  1       
I__515/O                       LocalMux                   330    2095               RISE  1       
I__525/I                       ClkMux                     0      2095               RISE  1       
I__525/O                       ClkMux                     309    2405               RISE  1       
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000  0      2405               RISE  1       

6.1.8::Path details for port: DATA[1]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DATA[1]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : DAC8830|CLK:R
Setup Time        : 4686


Data Path Delay                6887
+ Setup Time                    204
- Capture Clock Path Delay    -2405
---------------------------- ------
Setup to Clock                 4686

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DATA[1]                                    DAC8830                    0      0                  RISE  1       
ipInertedIOPad_DATA_1_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DATA_1_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DATA_1_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DATA_1_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__456/I                                   Odrv4                      0      1129               RISE  1       
I__456/O                                   Odrv4                      352    1480               RISE  1       
I__458/I                                   Span4Mux_v                 0      1480               RISE  1       
I__458/O                                   Span4Mux_v                 352    1832               RISE  1       
I__460/I                                   Span4Mux_h                 0      1832               RISE  1       
I__460/O                                   Span4Mux_h                 302    2134               RISE  1       
I__462/I                                   Span4Mux_v                 0      2134               RISE  1       
I__462/O                                   Span4Mux_v                 352    2486               RISE  1       
I__464/I                                   LocalMux                   0      2486               RISE  1       
I__464/O                                   LocalMux                   330    2816               RISE  1       
I__466/I                                   InMux                      0      2816               RISE  1       
I__466/O                                   InMux                      260    3076               RISE  1       
I__467/I                                   CascadeMux                 0      3076               RISE  1       
I__467/O                                   CascadeMux                 0      3076               RISE  1       
i2_4_lut_LC_1_8_1/in2                      LogicCell40_SEQ_MODE_0000  0      3076               RISE  1       
i2_4_lut_LC_1_8_1/lcout                    LogicCell40_SEQ_MODE_0000  380    3456               RISE  1       
I__180/I                                   LocalMux                   0      3456               RISE  1       
I__180/O                                   LocalMux                   330    3787               RISE  1       
I__181/I                                   InMux                      0      3787               RISE  1       
I__181/O                                   InMux                      260    4047               RISE  1       
i15_4_lut_LC_1_8_6/in0                     LogicCell40_SEQ_MODE_0000  0      4047               RISE  1       
i15_4_lut_LC_1_8_6/lcout                   LogicCell40_SEQ_MODE_0000  450    4497               RISE  4       
I__384/I                                   LocalMux                   0      4497               RISE  1       
I__384/O                                   LocalMux                   330    4827               RISE  1       
I__387/I                                   InMux                      0      4827               RISE  1       
I__387/O                                   InMux                      260    5087               RISE  1       
i1_2_lut_4_lut_LC_2_7_1/in3                LogicCell40_SEQ_MODE_0000  0      5087               RISE  1       
i1_2_lut_4_lut_LC_2_7_1/ltout              LogicCell40_SEQ_MODE_0000  274    5362               FALL  1       
I__292/I                                   CascadeMux                 0      5362               FALL  1       
I__292/O                                   CascadeMux                 0      5362               FALL  1       
i489_4_lut_LC_2_7_2/in2                    LogicCell40_SEQ_MODE_0000  0      5362               FALL  1       
i489_4_lut_LC_2_7_2/lcout                  LogicCell40_SEQ_MODE_0000  380    5741               RISE  1       
I__709/I                                   Odrv4                      0      5741               RISE  1       
I__709/O                                   Odrv4                      352    6093               RISE  1       
I__710/I                                   LocalMux                   0      6093               RISE  1       
I__710/O                                   LocalMux                   330    6423               RISE  1       
I__711/I                                   SRMux                      0      6423               RISE  1       
I__711/O                                   SRMux                      464    6887               RISE  1       
dac_state_i2_LC_3_7_0/sr                   LogicCell40_SEQ_MODE_1000  0      6887               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__505/I                       Odrv12                     0      0                  RISE  1       
I__505/O                       Odrv12                     492    492                RISE  1       
I__507/I                       Span12Mux_v                0      492                RISE  1       
I__507/O                       Span12Mux_v                492    984                RISE  1       
I__509/I                       Sp12to4                    0      984                RISE  1       
I__509/O                       Sp12to4                    429    1413               RISE  1       
I__511/I                       Span4Mux_v                 0      1413               RISE  1       
I__511/O                       Span4Mux_v                 352    1765               RISE  1       
I__515/I                       LocalMux                   0      1765               RISE  1       
I__515/O                       LocalMux                   330    2095               RISE  1       
I__525/I                       ClkMux                     0      2095               RISE  1       
I__525/O                       ClkMux                     309    2405               RISE  1       
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000  0      2405               RISE  1       

6.1.9::Path details for port: DATA[2]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DATA[2]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : DAC8830|CLK:R
Setup Time        : 5270


Data Path Delay                7471
+ Setup Time                    204
- Capture Clock Path Delay    -2405
---------------------------- ------
Setup to Clock                 5270

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DATA[2]                                    DAC8830                    0      0                  RISE  1       
ipInertedIOPad_DATA_2_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DATA_2_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DATA_2_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DATA_2_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__471/I                                   Odrv12                     0      1129               RISE  1       
I__471/O                                   Odrv12                     492    1621               RISE  1       
I__473/I                                   Sp12to4                    0      1621               RISE  1       
I__473/O                                   Sp12to4                    429    2050               RISE  1       
I__475/I                                   Span4Mux_v                 0      2050               RISE  1       
I__475/O                                   Span4Mux_v                 352    2401               RISE  1       
I__477/I                                   Span4Mux_v                 0      2401               RISE  1       
I__477/O                                   Span4Mux_v                 352    2753               RISE  1       
I__480/I                                   LocalMux                   0      2753               RISE  1       
I__480/O                                   LocalMux                   330    3083               RISE  1       
I__482/I                                   InMux                      0      3083               RISE  1       
I__482/O                                   InMux                      260    3344               RISE  1       
I__484/I                                   CascadeMux                 0      3344               RISE  1       
I__484/O                                   CascadeMux                 0      3344               RISE  1       
i6_4_lut_LC_1_7_0/in2                      LogicCell40_SEQ_MODE_0000  0      3344               RISE  1       
i6_4_lut_LC_1_7_0/lcout                    LogicCell40_SEQ_MODE_0000  380    3723               RISE  1       
I__185/I                                   LocalMux                   0      3723               RISE  1       
I__185/O                                   LocalMux                   330    4054               RISE  1       
I__186/I                                   InMux                      0      4054               RISE  1       
I__186/O                                   InMux                      260    4314               RISE  1       
i14_4_lut_LC_1_8_5/in0                     LogicCell40_SEQ_MODE_0000  0      4314               RISE  1       
i14_4_lut_LC_1_8_5/ltout                   LogicCell40_SEQ_MODE_0000  387    4701               FALL  1       
I__177/I                                   CascadeMux                 0      4701               FALL  1       
I__177/O                                   CascadeMux                 0      4701               FALL  1       
i15_4_lut_LC_1_8_6/in2                     LogicCell40_SEQ_MODE_0000  0      4701               FALL  1       
i15_4_lut_LC_1_8_6/lcout                   LogicCell40_SEQ_MODE_0000  380    5080               RISE  4       
I__384/I                                   LocalMux                   0      5080               RISE  1       
I__384/O                                   LocalMux                   330    5411               RISE  1       
I__387/I                                   InMux                      0      5411               RISE  1       
I__387/O                                   InMux                      260    5671               RISE  1       
i1_2_lut_4_lut_LC_2_7_1/in3                LogicCell40_SEQ_MODE_0000  0      5671               RISE  1       
i1_2_lut_4_lut_LC_2_7_1/ltout              LogicCell40_SEQ_MODE_0000  274    5945               FALL  1       
I__292/I                                   CascadeMux                 0      5945               FALL  1       
I__292/O                                   CascadeMux                 0      5945               FALL  1       
i489_4_lut_LC_2_7_2/in2                    LogicCell40_SEQ_MODE_0000  0      5945               FALL  1       
i489_4_lut_LC_2_7_2/lcout                  LogicCell40_SEQ_MODE_0000  380    6325               RISE  1       
I__709/I                                   Odrv4                      0      6325               RISE  1       
I__709/O                                   Odrv4                      352    6677               RISE  1       
I__710/I                                   LocalMux                   0      6677               RISE  1       
I__710/O                                   LocalMux                   330    7007               RISE  1       
I__711/I                                   SRMux                      0      7007               RISE  1       
I__711/O                                   SRMux                      464    7471               RISE  1       
dac_state_i2_LC_3_7_0/sr                   LogicCell40_SEQ_MODE_1000  0      7471               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__505/I                       Odrv12                     0      0                  RISE  1       
I__505/O                       Odrv12                     492    492                RISE  1       
I__507/I                       Span12Mux_v                0      492                RISE  1       
I__507/O                       Span12Mux_v                492    984                RISE  1       
I__509/I                       Sp12to4                    0      984                RISE  1       
I__509/O                       Sp12to4                    429    1413               RISE  1       
I__511/I                       Span4Mux_v                 0      1413               RISE  1       
I__511/O                       Span4Mux_v                 352    1765               RISE  1       
I__515/I                       LocalMux                   0      1765               RISE  1       
I__515/O                       LocalMux                   330    2095               RISE  1       
I__525/I                       ClkMux                     0      2095               RISE  1       
I__525/O                       ClkMux                     309    2405               RISE  1       
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000  0      2405               RISE  1       

6.1.10::Path details for port: DATA[3]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DATA[3]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : DAC8830|CLK:R
Setup Time        : 4525


Data Path Delay                6726
+ Setup Time                    204
- Capture Clock Path Delay    -2405
---------------------------- ------
Setup to Clock                 4525

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DATA[3]                                    DAC8830                    0      0                  RISE  1       
ipInertedIOPad_DATA_3_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DATA_3_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DATA_3_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DATA_3_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__488/I                                   Odrv12                     0      1129               RISE  1       
I__488/O                                   Odrv12                     492    1621               RISE  1       
I__489/I                                   Span12Mux_v                0      1621               RISE  1       
I__489/O                                   Span12Mux_v                492    2113               RISE  1       
I__491/I                                   LocalMux                   0      2113               RISE  1       
I__491/O                                   LocalMux                   330    2444               RISE  1       
I__494/I                                   InMux                      0      2444               RISE  1       
I__494/O                                   InMux                      260    2704               RISE  1       
I__495/I                                   CascadeMux                 0      2704               RISE  1       
I__495/O                                   CascadeMux                 0      2704               RISE  1       
i4_4_lut_LC_2_8_1/in2                      LogicCell40_SEQ_MODE_0000  0      2704               RISE  1       
i4_4_lut_LC_2_8_1/ltout                    LogicCell40_SEQ_MODE_0000  345    3048               FALL  1       
I__394/I                                   CascadeMux                 0      3048               FALL  1       
I__394/O                                   CascadeMux                 0      3048               FALL  1       
i10_4_lut_LC_2_8_2/in2                     LogicCell40_SEQ_MODE_0000  0      3048               FALL  1       
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000  380    3428               RISE  1       
I__392/I                                   LocalMux                   0      3428               RISE  1       
I__392/O                                   LocalMux                   330    3758               RISE  1       
I__393/I                                   InMux                      0      3758               RISE  1       
I__393/O                                   InMux                      260    4019               RISE  1       
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000  0      4019               RISE  1       
i15_4_lut_LC_1_8_6/lcout                   LogicCell40_SEQ_MODE_0000  316    4335               RISE  4       
I__384/I                                   LocalMux                   0      4335               RISE  1       
I__384/O                                   LocalMux                   330    4666               RISE  1       
I__387/I                                   InMux                      0      4666               RISE  1       
I__387/O                                   InMux                      260    4926               RISE  1       
i1_2_lut_4_lut_LC_2_7_1/in3                LogicCell40_SEQ_MODE_0000  0      4926               RISE  1       
i1_2_lut_4_lut_LC_2_7_1/ltout              LogicCell40_SEQ_MODE_0000  274    5200               FALL  1       
I__292/I                                   CascadeMux                 0      5200               FALL  1       
I__292/O                                   CascadeMux                 0      5200               FALL  1       
i489_4_lut_LC_2_7_2/in2                    LogicCell40_SEQ_MODE_0000  0      5200               FALL  1       
i489_4_lut_LC_2_7_2/lcout                  LogicCell40_SEQ_MODE_0000  380    5580               RISE  1       
I__709/I                                   Odrv4                      0      5580               RISE  1       
I__709/O                                   Odrv4                      352    5931               RISE  1       
I__710/I                                   LocalMux                   0      5931               RISE  1       
I__710/O                                   LocalMux                   330    6262               RISE  1       
I__711/I                                   SRMux                      0      6262               RISE  1       
I__711/O                                   SRMux                      464    6726               RISE  1       
dac_state_i2_LC_3_7_0/sr                   LogicCell40_SEQ_MODE_1000  0      6726               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__505/I                       Odrv12                     0      0                  RISE  1       
I__505/O                       Odrv12                     492    492                RISE  1       
I__507/I                       Span12Mux_v                0      492                RISE  1       
I__507/O                       Span12Mux_v                492    984                RISE  1       
I__509/I                       Sp12to4                    0      984                RISE  1       
I__509/O                       Sp12to4                    429    1413               RISE  1       
I__511/I                       Span4Mux_v                 0      1413               RISE  1       
I__511/O                       Span4Mux_v                 352    1765               RISE  1       
I__515/I                       LocalMux                   0      1765               RISE  1       
I__515/O                       LocalMux                   330    2095               RISE  1       
I__525/I                       ClkMux                     0      2095               RISE  1       
I__525/O                       ClkMux                     309    2405               RISE  1       
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000  0      2405               RISE  1       

6.1.11::Path details for port: DATA[4]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DATA[4]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : DAC8830|CLK:R
Setup Time        : 4975


Data Path Delay                7176
+ Setup Time                    204
- Capture Clock Path Delay    -2405
---------------------------- ------
Setup to Clock                 4975

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DATA[4]                                    DAC8830                    0      0                  RISE  1       
ipInertedIOPad_DATA_4_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DATA_4_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DATA_4_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DATA_4_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__252/I                                   Odrv12                     0      1129               RISE  1       
I__252/O                                   Odrv12                     492    1621               RISE  1       
I__253/I                                   Sp12to4                    0      1621               RISE  1       
I__253/O                                   Sp12to4                    429    2050               RISE  1       
I__254/I                                   Span4Mux_v                 0      2050               RISE  1       
I__254/O                                   Span4Mux_v                 352    2401               RISE  1       
I__256/I                                   Span4Mux_h                 0      2401               RISE  1       
I__256/O                                   Span4Mux_h                 302    2704               RISE  1       
I__258/I                                   LocalMux                   0      2704               RISE  1       
I__258/O                                   LocalMux                   330    3034               RISE  1       
I__260/I                                   InMux                      0      3034               RISE  1       
I__260/O                                   InMux                      260    3294               RISE  1       
i2_4_lut_LC_1_8_1/in0                      LogicCell40_SEQ_MODE_0000  0      3294               RISE  1       
i2_4_lut_LC_1_8_1/lcout                    LogicCell40_SEQ_MODE_0000  450    3744               RISE  1       
I__180/I                                   LocalMux                   0      3744               RISE  1       
I__180/O                                   LocalMux                   330    4075               RISE  1       
I__181/I                                   InMux                      0      4075               RISE  1       
I__181/O                                   InMux                      260    4335               RISE  1       
i15_4_lut_LC_1_8_6/in0                     LogicCell40_SEQ_MODE_0000  0      4335               RISE  1       
i15_4_lut_LC_1_8_6/lcout                   LogicCell40_SEQ_MODE_0000  450    4785               RISE  4       
I__384/I                                   LocalMux                   0      4785               RISE  1       
I__384/O                                   LocalMux                   330    5116               RISE  1       
I__387/I                                   InMux                      0      5116               RISE  1       
I__387/O                                   InMux                      260    5376               RISE  1       
i1_2_lut_4_lut_LC_2_7_1/in3                LogicCell40_SEQ_MODE_0000  0      5376               RISE  1       
i1_2_lut_4_lut_LC_2_7_1/ltout              LogicCell40_SEQ_MODE_0000  274    5650               FALL  1       
I__292/I                                   CascadeMux                 0      5650               FALL  1       
I__292/O                                   CascadeMux                 0      5650               FALL  1       
i489_4_lut_LC_2_7_2/in2                    LogicCell40_SEQ_MODE_0000  0      5650               FALL  1       
i489_4_lut_LC_2_7_2/lcout                  LogicCell40_SEQ_MODE_0000  380    6030               RISE  1       
I__709/I                                   Odrv4                      0      6030               RISE  1       
I__709/O                                   Odrv4                      352    6381               RISE  1       
I__710/I                                   LocalMux                   0      6381               RISE  1       
I__710/O                                   LocalMux                   330    6712               RISE  1       
I__711/I                                   SRMux                      0      6712               RISE  1       
I__711/O                                   SRMux                      464    7176               RISE  1       
dac_state_i2_LC_3_7_0/sr                   LogicCell40_SEQ_MODE_1000  0      7176               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__505/I                       Odrv12                     0      0                  RISE  1       
I__505/O                       Odrv12                     492    492                RISE  1       
I__507/I                       Span12Mux_v                0      492                RISE  1       
I__507/O                       Span12Mux_v                492    984                RISE  1       
I__509/I                       Sp12to4                    0      984                RISE  1       
I__509/O                       Sp12to4                    429    1413               RISE  1       
I__511/I                       Span4Mux_v                 0      1413               RISE  1       
I__511/O                       Span4Mux_v                 352    1765               RISE  1       
I__515/I                       LocalMux                   0      1765               RISE  1       
I__515/O                       LocalMux                   330    2095               RISE  1       
I__525/I                       ClkMux                     0      2095               RISE  1       
I__525/O                       ClkMux                     309    2405               RISE  1       
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000  0      2405               RISE  1       

6.1.12::Path details for port: DATA[5]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DATA[5]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : DAC8830|CLK:R
Setup Time        : 5322


Data Path Delay                7523
+ Setup Time                    204
- Capture Clock Path Delay    -2405
---------------------------- ------
Setup to Clock                 5322

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DATA[5]                                    DAC8830                    0      0                  RISE  1       
ipInertedIOPad_DATA_5_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DATA_5_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_DATA_5_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_DATA_5_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1209               RISE  1       
I__318/I                                   Odrv4                      0      1209               RISE  1       
I__318/O                                   Odrv4                      352    1560               RISE  1       
I__319/I                                   Span4Mux_h                 0      1560               RISE  1       
I__319/O                                   Span4Mux_h                 302    1863               RISE  1       
I__320/I                                   Span4Mux_v                 0      1863               RISE  1       
I__320/O                                   Span4Mux_v                 352    2214               RISE  1       
I__321/I                                   Span4Mux_v                 0      2214               RISE  1       
I__321/O                                   Span4Mux_v                 352    2566               RISE  1       
I__323/I                                   Span4Mux_h                 0      2566               RISE  1       
I__323/O                                   Span4Mux_h                 302    2868               RISE  1       
I__325/I                                   LocalMux                   0      2868               RISE  1       
I__325/O                                   LocalMux                   330    3199               RISE  1       
I__327/I                                   InMux                      0      3199               RISE  1       
I__327/O                                   InMux                      260    3459               RISE  1       
i4_4_lut_LC_2_8_1/in0                      LogicCell40_SEQ_MODE_0000  0      3459               RISE  1       
i4_4_lut_LC_2_8_1/ltout                    LogicCell40_SEQ_MODE_0000  387    3846               FALL  1       
I__394/I                                   CascadeMux                 0      3846               FALL  1       
I__394/O                                   CascadeMux                 0      3846               FALL  1       
i10_4_lut_LC_2_8_2/in2                     LogicCell40_SEQ_MODE_0000  0      3846               FALL  1       
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000  380    4225               RISE  1       
I__392/I                                   LocalMux                   0      4225               RISE  1       
I__392/O                                   LocalMux                   330    4556               RISE  1       
I__393/I                                   InMux                      0      4556               RISE  1       
I__393/O                                   InMux                      260    4816               RISE  1       
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000  0      4816               RISE  1       
i15_4_lut_LC_1_8_6/lcout                   LogicCell40_SEQ_MODE_0000  316    5132               RISE  4       
I__384/I                                   LocalMux                   0      5132               RISE  1       
I__384/O                                   LocalMux                   330    5463               RISE  1       
I__387/I                                   InMux                      0      5463               RISE  1       
I__387/O                                   InMux                      260    5723               RISE  1       
i1_2_lut_4_lut_LC_2_7_1/in3                LogicCell40_SEQ_MODE_0000  0      5723               RISE  1       
i1_2_lut_4_lut_LC_2_7_1/ltout              LogicCell40_SEQ_MODE_0000  274    5997               FALL  1       
I__292/I                                   CascadeMux                 0      5997               FALL  1       
I__292/O                                   CascadeMux                 0      5997               FALL  1       
i489_4_lut_LC_2_7_2/in2                    LogicCell40_SEQ_MODE_0000  0      5997               FALL  1       
i489_4_lut_LC_2_7_2/lcout                  LogicCell40_SEQ_MODE_0000  380    6377               RISE  1       
I__709/I                                   Odrv4                      0      6377               RISE  1       
I__709/O                                   Odrv4                      352    6728               RISE  1       
I__710/I                                   LocalMux                   0      6728               RISE  1       
I__710/O                                   LocalMux                   330    7059               RISE  1       
I__711/I                                   SRMux                      0      7059               RISE  1       
I__711/O                                   SRMux                      464    7523               RISE  1       
dac_state_i2_LC_3_7_0/sr                   LogicCell40_SEQ_MODE_1000  0      7523               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__505/I                       Odrv12                     0      0                  RISE  1       
I__505/O                       Odrv12                     492    492                RISE  1       
I__507/I                       Span12Mux_v                0      492                RISE  1       
I__507/O                       Span12Mux_v                492    984                RISE  1       
I__509/I                       Sp12to4                    0      984                RISE  1       
I__509/O                       Sp12to4                    429    1413               RISE  1       
I__511/I                       Span4Mux_v                 0      1413               RISE  1       
I__511/O                       Span4Mux_v                 352    1765               RISE  1       
I__515/I                       LocalMux                   0      1765               RISE  1       
I__515/O                       LocalMux                   330    2095               RISE  1       
I__525/I                       ClkMux                     0      2095               RISE  1       
I__525/O                       ClkMux                     309    2405               RISE  1       
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000  0      2405               RISE  1       

6.1.13::Path details for port: DATA[6]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DATA[6]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : DAC8830|CLK:R
Setup Time        : 4658


Data Path Delay                6859
+ Setup Time                    204
- Capture Clock Path Delay    -2405
---------------------------- ------
Setup to Clock                 4658

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DATA[6]                                    DAC8830                    0      0                  RISE  1       
ipInertedIOPad_DATA_6_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DATA_6_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DATA_6_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DATA_6_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__222/I                                   Odrv4                      0      1129               RISE  1       
I__222/O                                   Odrv4                      352    1480               RISE  1       
I__223/I                                   Span4Mux_h                 0      1480               RISE  1       
I__223/O                                   Span4Mux_h                 302    1783               RISE  1       
I__224/I                                   Span4Mux_v                 0      1783               RISE  1       
I__224/O                                   Span4Mux_v                 352    2134               RISE  1       
I__226/I                                   Span4Mux_h                 0      2134               RISE  1       
I__226/O                                   Span4Mux_h                 302    2437               RISE  1       
I__229/I                                   LocalMux                   0      2437               RISE  1       
I__229/O                                   LocalMux                   330    2767               RISE  1       
I__231/I                                   InMux                      0      2767               RISE  1       
I__231/O                                   InMux                      260    3027               RISE  1       
i1_4_lut_LC_1_7_2/in0                      LogicCell40_SEQ_MODE_0000  0      3027               RISE  1       
i1_4_lut_LC_1_7_2/lcout                    LogicCell40_SEQ_MODE_0000  450    3477               RISE  1       
I__178/I                                   LocalMux                   0      3477               RISE  1       
I__178/O                                   LocalMux                   330    3808               RISE  1       
I__179/I                                   InMux                      0      3808               RISE  1       
I__179/O                                   InMux                      260    4068               RISE  1       
i15_4_lut_LC_1_8_6/in1                     LogicCell40_SEQ_MODE_0000  0      4068               RISE  1       
i15_4_lut_LC_1_8_6/lcout                   LogicCell40_SEQ_MODE_0000  401    4469               RISE  4       
I__384/I                                   LocalMux                   0      4469               RISE  1       
I__384/O                                   LocalMux                   330    4799               RISE  1       
I__387/I                                   InMux                      0      4799               RISE  1       
I__387/O                                   InMux                      260    5059               RISE  1       
i1_2_lut_4_lut_LC_2_7_1/in3                LogicCell40_SEQ_MODE_0000  0      5059               RISE  1       
i1_2_lut_4_lut_LC_2_7_1/ltout              LogicCell40_SEQ_MODE_0000  274    5334               FALL  1       
I__292/I                                   CascadeMux                 0      5334               FALL  1       
I__292/O                                   CascadeMux                 0      5334               FALL  1       
i489_4_lut_LC_2_7_2/in2                    LogicCell40_SEQ_MODE_0000  0      5334               FALL  1       
i489_4_lut_LC_2_7_2/lcout                  LogicCell40_SEQ_MODE_0000  380    5713               RISE  1       
I__709/I                                   Odrv4                      0      5713               RISE  1       
I__709/O                                   Odrv4                      352    6065               RISE  1       
I__710/I                                   LocalMux                   0      6065               RISE  1       
I__710/O                                   LocalMux                   330    6395               RISE  1       
I__711/I                                   SRMux                      0      6395               RISE  1       
I__711/O                                   SRMux                      464    6859               RISE  1       
dac_state_i2_LC_3_7_0/sr                   LogicCell40_SEQ_MODE_1000  0      6859               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__505/I                       Odrv12                     0      0                  RISE  1       
I__505/O                       Odrv12                     492    492                RISE  1       
I__507/I                       Span12Mux_v                0      492                RISE  1       
I__507/O                       Span12Mux_v                492    984                RISE  1       
I__509/I                       Sp12to4                    0      984                RISE  1       
I__509/O                       Sp12to4                    429    1413               RISE  1       
I__511/I                       Span4Mux_v                 0      1413               RISE  1       
I__511/O                       Span4Mux_v                 352    1765               RISE  1       
I__515/I                       LocalMux                   0      1765               RISE  1       
I__515/O                       LocalMux                   330    2095               RISE  1       
I__525/I                       ClkMux                     0      2095               RISE  1       
I__525/O                       ClkMux                     309    2405               RISE  1       
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000  0      2405               RISE  1       

6.1.14::Path details for port: DATA[7]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DATA[7]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : DAC8830|CLK:R
Setup Time        : 5073


Data Path Delay                7274
+ Setup Time                    204
- Capture Clock Path Delay    -2405
---------------------------- ------
Setup to Clock                 5073

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DATA[7]                                    DAC8830                    0      0                  RISE  1       
ipInertedIOPad_DATA_7_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DATA_7_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DATA_7_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DATA_7_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__236/I                                   Odrv4                      0      1129               RISE  1       
I__236/O                                   Odrv4                      352    1480               RISE  1       
I__237/I                                   Span4Mux_h                 0      1480               RISE  1       
I__237/O                                   Span4Mux_h                 302    1783               RISE  1       
I__238/I                                   Span4Mux_v                 0      1783               RISE  1       
I__238/O                                   Span4Mux_v                 352    2134               RISE  1       
I__240/I                                   Span4Mux_v                 0      2134               RISE  1       
I__240/O                                   Span4Mux_v                 352    2486               RISE  1       
I__242/I                                   LocalMux                   0      2486               RISE  1       
I__242/O                                   LocalMux                   330    2816               RISE  1       
I__244/I                                   InMux                      0      2816               RISE  1       
I__244/O                                   InMux                      260    3076               RISE  1       
i6_4_lut_LC_1_7_0/in0                      LogicCell40_SEQ_MODE_0000  0      3076               RISE  1       
i6_4_lut_LC_1_7_0/lcout                    LogicCell40_SEQ_MODE_0000  450    3526               RISE  1       
I__185/I                                   LocalMux                   0      3526               RISE  1       
I__185/O                                   LocalMux                   330    3857               RISE  1       
I__186/I                                   InMux                      0      3857               RISE  1       
I__186/O                                   InMux                      260    4117               RISE  1       
i14_4_lut_LC_1_8_5/in0                     LogicCell40_SEQ_MODE_0000  0      4117               RISE  1       
i14_4_lut_LC_1_8_5/ltout                   LogicCell40_SEQ_MODE_0000  387    4504               FALL  1       
I__177/I                                   CascadeMux                 0      4504               FALL  1       
I__177/O                                   CascadeMux                 0      4504               FALL  1       
i15_4_lut_LC_1_8_6/in2                     LogicCell40_SEQ_MODE_0000  0      4504               FALL  1       
i15_4_lut_LC_1_8_6/lcout                   LogicCell40_SEQ_MODE_0000  380    4884               RISE  4       
I__384/I                                   LocalMux                   0      4884               RISE  1       
I__384/O                                   LocalMux                   330    5214               RISE  1       
I__387/I                                   InMux                      0      5214               RISE  1       
I__387/O                                   InMux                      260    5474               RISE  1       
i1_2_lut_4_lut_LC_2_7_1/in3                LogicCell40_SEQ_MODE_0000  0      5474               RISE  1       
i1_2_lut_4_lut_LC_2_7_1/ltout              LogicCell40_SEQ_MODE_0000  274    5748               FALL  1       
I__292/I                                   CascadeMux                 0      5748               FALL  1       
I__292/O                                   CascadeMux                 0      5748               FALL  1       
i489_4_lut_LC_2_7_2/in2                    LogicCell40_SEQ_MODE_0000  0      5748               FALL  1       
i489_4_lut_LC_2_7_2/lcout                  LogicCell40_SEQ_MODE_0000  380    6128               RISE  1       
I__709/I                                   Odrv4                      0      6128               RISE  1       
I__709/O                                   Odrv4                      352    6480               RISE  1       
I__710/I                                   LocalMux                   0      6480               RISE  1       
I__710/O                                   LocalMux                   330    6810               RISE  1       
I__711/I                                   SRMux                      0      6810               RISE  1       
I__711/O                                   SRMux                      464    7274               RISE  1       
dac_state_i2_LC_3_7_0/sr                   LogicCell40_SEQ_MODE_1000  0      7274               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__505/I                       Odrv12                     0      0                  RISE  1       
I__505/O                       Odrv12                     492    492                RISE  1       
I__507/I                       Span12Mux_v                0      492                RISE  1       
I__507/O                       Span12Mux_v                492    984                RISE  1       
I__509/I                       Sp12to4                    0      984                RISE  1       
I__509/O                       Sp12to4                    429    1413               RISE  1       
I__511/I                       Span4Mux_v                 0      1413               RISE  1       
I__511/O                       Span4Mux_v                 352    1765               RISE  1       
I__515/I                       LocalMux                   0      1765               RISE  1       
I__515/O                       LocalMux                   330    2095               RISE  1       
I__525/I                       ClkMux                     0      2095               RISE  1       
I__525/O                       ClkMux                     309    2405               RISE  1       
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000  0      2405               RISE  1       

6.1.15::Path details for port: DATA[8]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DATA[8]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : DAC8830|CLK:R
Setup Time        : 4201


Data Path Delay                6402
+ Setup Time                    204
- Capture Clock Path Delay    -2405
---------------------------- ------
Setup to Clock                 4201

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DATA[8]                                    DAC8830                    0      0                  RISE  1       
ipInertedIOPad_DATA_8_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DATA_8_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DATA_8_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DATA_8_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__395/I                                   Odrv12                     0      1129               RISE  1       
I__395/O                                   Odrv12                     492    1621               RISE  1       
I__396/I                                   Span12Mux_v                0      1621               RISE  1       
I__396/O                                   Span12Mux_v                492    2113               RISE  1       
I__398/I                                   LocalMux                   0      2113               RISE  1       
I__398/O                                   LocalMux                   330    2444               RISE  1       
I__401/I                                   InMux                      0      2444               RISE  1       
I__401/O                                   InMux                      260    2704               RISE  1       
i10_4_lut_LC_2_8_2/in1                     LogicCell40_SEQ_MODE_0000  0      2704               RISE  1       
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000  401    3105               RISE  1       
I__392/I                                   LocalMux                   0      3105               RISE  1       
I__392/O                                   LocalMux                   330    3435               RISE  1       
I__393/I                                   InMux                      0      3435               RISE  1       
I__393/O                                   InMux                      260    3695               RISE  1       
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000  0      3695               RISE  1       
i15_4_lut_LC_1_8_6/lcout                   LogicCell40_SEQ_MODE_0000  316    4012               RISE  4       
I__384/I                                   LocalMux                   0      4012               RISE  1       
I__384/O                                   LocalMux                   330    4342               RISE  1       
I__387/I                                   InMux                      0      4342               RISE  1       
I__387/O                                   InMux                      260    4602               RISE  1       
i1_2_lut_4_lut_LC_2_7_1/in3                LogicCell40_SEQ_MODE_0000  0      4602               RISE  1       
i1_2_lut_4_lut_LC_2_7_1/ltout              LogicCell40_SEQ_MODE_0000  274    4876               FALL  1       
I__292/I                                   CascadeMux                 0      4876               FALL  1       
I__292/O                                   CascadeMux                 0      4876               FALL  1       
i489_4_lut_LC_2_7_2/in2                    LogicCell40_SEQ_MODE_0000  0      4876               FALL  1       
i489_4_lut_LC_2_7_2/lcout                  LogicCell40_SEQ_MODE_0000  380    5256               RISE  1       
I__709/I                                   Odrv4                      0      5256               RISE  1       
I__709/O                                   Odrv4                      352    5608               RISE  1       
I__710/I                                   LocalMux                   0      5608               RISE  1       
I__710/O                                   LocalMux                   330    5938               RISE  1       
I__711/I                                   SRMux                      0      5938               RISE  1       
I__711/O                                   SRMux                      464    6402               RISE  1       
dac_state_i2_LC_3_7_0/sr                   LogicCell40_SEQ_MODE_1000  0      6402               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__505/I                       Odrv12                     0      0                  RISE  1       
I__505/O                       Odrv12                     492    492                RISE  1       
I__507/I                       Span12Mux_v                0      492                RISE  1       
I__507/O                       Span12Mux_v                492    984                RISE  1       
I__509/I                       Sp12to4                    0      984                RISE  1       
I__509/O                       Sp12to4                    429    1413               RISE  1       
I__511/I                       Span4Mux_v                 0      1413               RISE  1       
I__511/O                       Span4Mux_v                 352    1765               RISE  1       
I__515/I                       LocalMux                   0      1765               RISE  1       
I__515/O                       LocalMux                   330    2095               RISE  1       
I__525/I                       ClkMux                     0      2095               RISE  1       
I__525/O                       ClkMux                     309    2405               RISE  1       
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000  0      2405               RISE  1       

6.1.16::Path details for port: DATA[9]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DATA[9]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : DAC8830|CLK:R
Setup Time        : 4026


Data Path Delay                6227
+ Setup Time                    204
- Capture Clock Path Delay    -2405
---------------------------- ------
Setup to Clock                 4026

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DATA[9]                                    DAC8830                    0      0                  RISE  1       
ipInertedIOPad_DATA_9_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DATA_9_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DATA_9_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DATA_9_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__262/I                                   Odrv4                      0      1129               RISE  1       
I__262/O                                   Odrv4                      352    1480               RISE  1       
I__264/I                                   Span4Mux_h                 0      1480               RISE  1       
I__264/O                                   Span4Mux_h                 302    1783               RISE  1       
I__266/I                                   Span4Mux_v                 0      1783               RISE  1       
I__266/O                                   Span4Mux_v                 352    2134               RISE  1       
I__269/I                                   LocalMux                   0      2134               RISE  1       
I__269/O                                   LocalMux                   330    2465               RISE  1       
I__272/I                                   InMux                      0      2465               RISE  1       
I__272/O                                   InMux                      260    2725               RISE  1       
i8_4_lut_LC_1_8_4/in0                      LogicCell40_SEQ_MODE_0000  0      2725               RISE  1       
i8_4_lut_LC_1_8_4/ltout                    LogicCell40_SEQ_MODE_0000  387    3112               FALL  1       
I__184/I                                   CascadeMux                 0      3112               FALL  1       
I__184/O                                   CascadeMux                 0      3112               FALL  1       
i14_4_lut_LC_1_8_5/in2                     LogicCell40_SEQ_MODE_0000  0      3112               FALL  1       
i14_4_lut_LC_1_8_5/ltout                   LogicCell40_SEQ_MODE_0000  345    3456               FALL  1       
I__177/I                                   CascadeMux                 0      3456               FALL  1       
I__177/O                                   CascadeMux                 0      3456               FALL  1       
i15_4_lut_LC_1_8_6/in2                     LogicCell40_SEQ_MODE_0000  0      3456               FALL  1       
i15_4_lut_LC_1_8_6/lcout                   LogicCell40_SEQ_MODE_0000  380    3836               RISE  4       
I__384/I                                   LocalMux                   0      3836               RISE  1       
I__384/O                                   LocalMux                   330    4166               RISE  1       
I__387/I                                   InMux                      0      4166               RISE  1       
I__387/O                                   InMux                      260    4426               RISE  1       
i1_2_lut_4_lut_LC_2_7_1/in3                LogicCell40_SEQ_MODE_0000  0      4426               RISE  1       
i1_2_lut_4_lut_LC_2_7_1/ltout              LogicCell40_SEQ_MODE_0000  274    4701               FALL  1       
I__292/I                                   CascadeMux                 0      4701               FALL  1       
I__292/O                                   CascadeMux                 0      4701               FALL  1       
i489_4_lut_LC_2_7_2/in2                    LogicCell40_SEQ_MODE_0000  0      4701               FALL  1       
i489_4_lut_LC_2_7_2/lcout                  LogicCell40_SEQ_MODE_0000  380    5080               RISE  1       
I__709/I                                   Odrv4                      0      5080               RISE  1       
I__709/O                                   Odrv4                      352    5432               RISE  1       
I__710/I                                   LocalMux                   0      5432               RISE  1       
I__710/O                                   LocalMux                   330    5762               RISE  1       
I__711/I                                   SRMux                      0      5762               RISE  1       
I__711/O                                   SRMux                      464    6227               RISE  1       
dac_state_i2_LC_3_7_0/sr                   LogicCell40_SEQ_MODE_1000  0      6227               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__505/I                       Odrv12                     0      0                  RISE  1       
I__505/O                       Odrv12                     492    492                RISE  1       
I__507/I                       Span12Mux_v                0      492                RISE  1       
I__507/O                       Span12Mux_v                492    984                RISE  1       
I__509/I                       Sp12to4                    0      984                RISE  1       
I__509/O                       Sp12to4                    429    1413               RISE  1       
I__511/I                       Span4Mux_v                 0      1413               RISE  1       
I__511/O                       Span4Mux_v                 352    1765               RISE  1       
I__515/I                       LocalMux                   0      1765               RISE  1       
I__515/O                       LocalMux                   330    2095               RISE  1       
I__525/I                       ClkMux                     0      2095               RISE  1       
I__525/O                       ClkMux                     309    2405               RISE  1       
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000  0      2405               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: CS        
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : CS
Clock Port         : ipInertedIOPad_CLK_preio/DIN0
Clock Reference    : DAC8830|CLK:R
Clock to Out Delay : 8585


Launch Clock Path Delay        1997
+ Clock To Q Delay              541
+ Data Path Delay              6047
---------------------------- ------
Clock To Out Delay             8585

Launch Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__504/I                       Odrv4                      0      0                  RISE  1       
I__504/O                       Odrv4                      352    352                RISE  1       
I__506/I                       Span4Mux_v                 0      352                RISE  1       
I__506/O                       Span4Mux_v                 352    703                RISE  1       
I__508/I                       Span4Mux_h                 0      703                RISE  1       
I__508/O                       Span4Mux_h                 302    1005               RISE  1       
I__510/I                       Span4Mux_v                 0      1005               RISE  1       
I__510/O                       Span4Mux_v                 352    1357               RISE  1       
I__512/I                       LocalMux                   0      1357               RISE  1       
I__512/O                       LocalMux                   330    1688               RISE  1       
I__516/I                       ClkMux                     0      1688               RISE  1       
I__516/O                       ClkMux                     309    1997               RISE  1       
CS_32_LC_1_5_2/clk             LogicCell40_SEQ_MODE_1000  0      1997               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
CS_32_LC_1_5_2/lcout                    LogicCell40_SEQ_MODE_1000  541    2538               FALL  1       
I__97/I                                 Odrv4                      0      2538               FALL  1       
I__97/O                                 Odrv4                      373    2911               FALL  1       
I__98/I                                 Span4Mux_s1_h              0      2911               FALL  1       
I__98/O                                 Span4Mux_s1_h              169    3080               FALL  1       
I__99/I                                 IoSpan4Mux                 0      3080               FALL  1       
I__99/O                                 IoSpan4Mux                 323    3403               FALL  1       
I__100/I                                IoSpan4Mux                 0      3403               FALL  1       
I__100/O                                IoSpan4Mux                 323    3727               FALL  1       
I__101/I                                LocalMux                   0      3727               FALL  1       
I__101/O                                LocalMux                   309    4036               FALL  1       
I__102/I                                IoInMux                    0      4036               FALL  1       
I__102/O                                IoInMux                    218    4254               FALL  1       
ipInertedIOPad_CS_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4254               FALL  1       
ipInertedIOPad_CS_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   6497               FALL  1       
ipInertedIOPad_CS_iopad/DIN             IO_PAD                     0      6497               FALL  1       
ipInertedIOPad_CS_iopad/PACKAGEPIN:out  IO_PAD                     2088   8585               FALL  1       
CS                                      DAC8830                    0      8585               FALL  1       

6.2.2::Path details for port: MOSI      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : MOSI
Clock Port         : ipInertedIOPad_CLK_preio/DIN0
Clock Reference    : DAC8830|CLK:R
Clock to Out Delay : 9687


Launch Clock Path Delay        2348
+ Clock To Q Delay              541
+ Data Path Delay              6797
---------------------------- ------
Clock To Out Delay             9687

Launch Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__504/I                       Odrv4                      0      0                  RISE  1       
I__504/O                       Odrv4                      352    352                RISE  1       
I__506/I                       Span4Mux_v                 0      352                RISE  1       
I__506/O                       Span4Mux_v                 352    703                RISE  1       
I__508/I                       Span4Mux_h                 0      703                RISE  1       
I__508/O                       Span4Mux_h                 302    1005               RISE  1       
I__510/I                       Span4Mux_v                 0      1005               RISE  1       
I__510/O                       Span4Mux_v                 352    1357               RISE  1       
I__514/I                       Span4Mux_v                 0      1357               RISE  1       
I__514/O                       Span4Mux_v                 352    1709               RISE  1       
I__520/I                       LocalMux                   0      1709               RISE  1       
I__520/O                       LocalMux                   330    2039               RISE  1       
I__530/I                       ClkMux                     0      2039               RISE  1       
I__530/O                       ClkMux                     309    2348               RISE  1       
MOSI_35_LC_1_7_6/clk           LogicCell40_SEQ_MODE_1000  0      2348               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
MOSI_35_LC_1_7_6/lcout                    LogicCell40_SEQ_MODE_1000  541    2890               FALL  2       
I__118/I                                  Odrv4                      0      2890               FALL  1       
I__118/O                                  Odrv4                      373    3263               FALL  1       
I__120/I                                  Span4Mux_v                 0      3263               FALL  1       
I__120/O                                  Span4Mux_v                 373    3635               FALL  1       
I__121/I                                  Span4Mux_v                 0      3635               FALL  1       
I__121/O                                  Span4Mux_v                 373    4008               FALL  1       
I__122/I                                  Span4Mux_s3_h              0      4008               FALL  1       
I__122/O                                  Span4Mux_s3_h              232    4240               FALL  1       
I__123/I                                  IoSpan4Mux                 0      4240               FALL  1       
I__123/O                                  IoSpan4Mux                 323    4563               FALL  1       
I__124/I                                  LocalMux                   0      4563               FALL  1       
I__124/O                                  LocalMux                   309    4873               FALL  1       
I__125/I                                  IoInMux                    0      4873               FALL  1       
I__125/O                                  IoInMux                    218    5091               FALL  1       
ipInertedIOPad_MOSI_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5091               FALL  1       
ipInertedIOPad_MOSI_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   7334               FALL  1       
ipInertedIOPad_MOSI_iopad/DIN             IO_PAD                     0      7334               FALL  1       
ipInertedIOPad_MOSI_iopad/PACKAGEPIN:out  IO_PAD                     2353   9687               FALL  1       
MOSI                                      DAC8830                    0      9687               FALL  1       

6.2.3::Path details for port: SCLK      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCLK
Clock Port         : ipInertedIOPad_CLK_preio/DIN0
Clock Reference    : DAC8830|CLK:R
Clock to Out Delay : 10657


Launch Clock Path Delay        3002
+ Clock To Q Delay              541
+ Data Path Delay              7113
---------------------------- ------
Clock To Out Delay            10657

Launch Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__504/I                       Odrv4                      0      0                  RISE  1       
I__504/O                       Odrv4                      352    352                RISE  1       
I__506/I                       Span4Mux_v                 0      352                RISE  1       
I__506/O                       Span4Mux_v                 352    703                RISE  1       
I__508/I                       Span4Mux_h                 0      703                RISE  1       
I__508/O                       Span4Mux_h                 302    1005               RISE  1       
I__510/I                       Span4Mux_v                 0      1005               RISE  1       
I__510/O                       Span4Mux_v                 352    1357               RISE  1       
I__513/I                       Span4Mux_h                 0      1357               RISE  1       
I__513/O                       Span4Mux_h                 302    1659               RISE  1       
I__519/I                       Span4Mux_v                 0      1659               RISE  1       
I__519/O                       Span4Mux_v                 352    2011               RISE  1       
I__528/I                       Span4Mux_v                 0      2011               RISE  1       
I__528/O                       Span4Mux_v                 352    2363               RISE  1       
I__537/I                       LocalMux                   0      2363               RISE  1       
I__537/O                       LocalMux                   330    2693               RISE  1       
I__543/I                       ClkMux                     0      2693               RISE  1       
I__543/O                       ClkMux                     309    3002               RISE  1       
SCLK_33_LC_2_8_5/clk           LogicCell40_SEQ_MODE_1000  0      3002               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
SCLK_33_LC_2_8_5/lcout                    LogicCell40_SEQ_MODE_1000  541    3544               FALL  2       
I__375/I                                  Odrv12                     0      3544               FALL  1       
I__375/O                                  Odrv12                     541    4085               FALL  1       
I__377/I                                  Span12Mux_v                0      4085               FALL  1       
I__377/O                                  Span12Mux_v                541    4627               FALL  1       
I__378/I                                  Sp12to4                    0      4627               FALL  1       
I__378/O                                  Sp12to4                    450    5077               FALL  1       
I__379/I                                  Span4Mux_h                 0      5077               FALL  1       
I__379/O                                  Span4Mux_h                 316    5393               FALL  1       
I__380/I                                  Span4Mux_s0_h              0      5393               FALL  1       
I__380/O                                  Span4Mux_s0_h              141    5534               FALL  1       
I__381/I                                  LocalMux                   0      5534               FALL  1       
I__381/O                                  LocalMux                   309    5843               FALL  1       
I__382/I                                  IoInMux                    0      5843               FALL  1       
I__382/O                                  IoInMux                    218    6061               FALL  1       
ipInertedIOPad_SCLK_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6061               FALL  1       
ipInertedIOPad_SCLK_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   8304               FALL  1       
ipInertedIOPad_SCLK_iopad/DIN             IO_PAD                     0      8304               FALL  1       
ipInertedIOPad_SCLK_iopad/PACKAGEPIN:out  IO_PAD                     2353   10657              FALL  1       
SCLK                                      DAC8830                    0      10657              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: DATA[0]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DATA[0]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : DAC8830|CLK:R
Hold Time         : 559


Capture Clock Path Delay       3002
+ Hold  Time                      0
- Data Path Delay             -2443
---------------------------- ------
Hold Time                       559

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DATA[0]                                    DAC8830                    0      0                  FALL  1       
ipInertedIOPad_DATA_0_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DATA_0_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DATA_0_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DATA_0_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__207/I                                   Odrv12                     0      924                FALL  1       
I__207/O                                   Odrv12                     541    1465               FALL  1       
I__208/I                                   Sp12to4                    0      1465               FALL  1       
I__208/O                                   Sp12to4                    450    1915               FALL  1       
I__210/I                                   LocalMux                   0      1915               FALL  1       
I__210/O                                   LocalMux                   309    2225               FALL  1       
I__213/I                                   InMux                      0      2225               FALL  1       
I__213/O                                   InMux                      218    2443               FALL  1       
dac_buf_i0_LC_1_10_6/in0                   LogicCell40_SEQ_MODE_1000  0      2443               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__504/I                       Odrv4                      0      0                  RISE  1       
I__504/O                       Odrv4                      352    352                RISE  1       
I__506/I                       Span4Mux_v                 0      352                RISE  1       
I__506/O                       Span4Mux_v                 352    703                RISE  1       
I__508/I                       Span4Mux_h                 0      703                RISE  1       
I__508/O                       Span4Mux_h                 302    1005               RISE  1       
I__510/I                       Span4Mux_v                 0      1005               RISE  1       
I__510/O                       Span4Mux_v                 352    1357               RISE  1       
I__513/I                       Span4Mux_h                 0      1357               RISE  1       
I__513/O                       Span4Mux_h                 302    1659               RISE  1       
I__519/I                       Span4Mux_v                 0      1659               RISE  1       
I__519/O                       Span4Mux_v                 352    2011               RISE  1       
I__528/I                       Span4Mux_v                 0      2011               RISE  1       
I__528/O                       Span4Mux_v                 352    2363               RISE  1       
I__538/I                       LocalMux                   0      2363               RISE  1       
I__538/O                       LocalMux                   330    2693               RISE  1       
I__544/I                       ClkMux                     0      2693               RISE  1       
I__544/O                       ClkMux                     309    3002               RISE  1       
dac_buf_i0_LC_1_10_6/clk       LogicCell40_SEQ_MODE_1000  0      3002               RISE  1       

6.4.2::Path details for port: DATA[10]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DATA[10]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : DAC8830|CLK:R
Hold Time         : 1009


Capture Clock Path Delay       3002
+ Hold  Time                      0
- Data Path Delay             -1993
---------------------------- ------
Hold Time                      1009

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DATA[10]                                    DAC8830                    0      0                  FALL  1       
ipInertedIOPad_DATA_10_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DATA_10_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DATA_10_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DATA_10_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__416/I                                    Odrv12                     0      924                FALL  1       
I__416/O                                    Odrv12                     541    1465               FALL  1       
I__418/I                                    LocalMux                   0      1465               FALL  1       
I__418/O                                    LocalMux                   309    1775               FALL  1       
I__420/I                                    InMux                      0      1775               FALL  1       
I__420/O                                    InMux                      218    1993               FALL  1       
dac_buf_i10_LC_1_10_3/in1                   LogicCell40_SEQ_MODE_1000  0      1993               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__504/I                       Odrv4                      0      0                  RISE  1       
I__504/O                       Odrv4                      352    352                RISE  1       
I__506/I                       Span4Mux_v                 0      352                RISE  1       
I__506/O                       Span4Mux_v                 352    703                RISE  1       
I__508/I                       Span4Mux_h                 0      703                RISE  1       
I__508/O                       Span4Mux_h                 302    1005               RISE  1       
I__510/I                       Span4Mux_v                 0      1005               RISE  1       
I__510/O                       Span4Mux_v                 352    1357               RISE  1       
I__513/I                       Span4Mux_h                 0      1357               RISE  1       
I__513/O                       Span4Mux_h                 302    1659               RISE  1       
I__519/I                       Span4Mux_v                 0      1659               RISE  1       
I__519/O                       Span4Mux_v                 352    2011               RISE  1       
I__528/I                       Span4Mux_v                 0      2011               RISE  1       
I__528/O                       Span4Mux_v                 352    2363               RISE  1       
I__538/I                       LocalMux                   0      2363               RISE  1       
I__538/O                       LocalMux                   330    2693               RISE  1       
I__544/I                       ClkMux                     0      2693               RISE  1       
I__544/O                       ClkMux                     309    3002               RISE  1       
dac_buf_i10_LC_1_10_3/clk      LogicCell40_SEQ_MODE_1000  0      3002               RISE  1       

6.4.3::Path details for port: DATA[11]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DATA[11]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : DAC8830|CLK:R
Hold Time         : -685


Capture Clock Path Delay       2299
+ Hold  Time                      0
- Data Path Delay             -2984
---------------------------- ------
Hold Time                      -685

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DATA[11]                                    DAC8830                    0      0                  FALL  1       
ipInertedIOPad_DATA_11_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DATA_11_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DATA_11_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DATA_11_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__165/I                                    Odrv12                     0      924                FALL  1       
I__165/O                                    Odrv12                     541    1465               FALL  1       
I__166/I                                    Span12Mux_v                0      1465               FALL  1       
I__166/O                                    Span12Mux_v                541    2007               FALL  1       
I__167/I                                    Sp12to4                    0      2007               FALL  1       
I__167/O                                    Sp12to4                    450    2457               FALL  1       
I__168/I                                    LocalMux                   0      2457               FALL  1       
I__168/O                                    LocalMux                   309    2766               FALL  1       
I__171/I                                    InMux                      0      2766               FALL  1       
I__171/O                                    InMux                      218    2984               FALL  1       
I__174/I                                    CascadeMux                 0      2984               FALL  1       
I__174/O                                    CascadeMux                 0      2984               FALL  1       
dac_data_i11_LC_1_6_7/in2                   LogicCell40_SEQ_MODE_1000  0      2984               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__504/I                       Odrv4                      0      0                  RISE  1       
I__504/O                       Odrv4                      352    352                RISE  1       
I__506/I                       Span4Mux_v                 0      352                RISE  1       
I__506/O                       Span4Mux_v                 352    703                RISE  1       
I__508/I                       Span4Mux_h                 0      703                RISE  1       
I__508/O                       Span4Mux_h                 302    1005               RISE  1       
I__510/I                       Span4Mux_v                 0      1005               RISE  1       
I__510/O                       Span4Mux_v                 352    1357               RISE  1       
I__513/I                       Span4Mux_h                 0      1357               RISE  1       
I__513/O                       Span4Mux_h                 302    1659               RISE  1       
I__517/I                       LocalMux                   0      1659               RISE  1       
I__517/O                       LocalMux                   330    1990               RISE  1       
I__526/I                       ClkMux                     0      1990               RISE  1       
I__526/O                       ClkMux                     309    2299               RISE  1       
dac_data_i11_LC_1_6_7/clk      LogicCell40_SEQ_MODE_1000  0      2299               RISE  1       

6.4.4::Path details for port: DATA[12]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DATA[12]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : DAC8830|CLK:R
Hold Time         : -538


Capture Clock Path Delay       2348
+ Hold  Time                      0
- Data Path Delay             -2886
---------------------------- ------
Hold Time                      -538

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DATA[12]                                    DAC8830                    0      0                  FALL  1       
ipInertedIOPad_DATA_12_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DATA_12_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DATA_12_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DATA_12_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__278/I                                    Odrv4                      0      924                FALL  1       
I__278/O                                    Odrv4                      373    1297               FALL  1       
I__279/I                                    Span4Mux_v                 0      1297               FALL  1       
I__279/O                                    Span4Mux_v                 373    1669               FALL  1       
I__280/I                                    Span4Mux_h                 0      1669               FALL  1       
I__280/O                                    Span4Mux_h                 316    1986               FALL  1       
I__281/I                                    Span4Mux_v                 0      1986               FALL  1       
I__281/O                                    Span4Mux_v                 373    2358               FALL  1       
I__282/I                                    LocalMux                   0      2358               FALL  1       
I__282/O                                    LocalMux                   309    2668               FALL  1       
I__284/I                                    InMux                      0      2668               FALL  1       
I__284/O                                    InMux                      218    2886               FALL  1       
dac_data_i12_LC_2_7_5/in3                   LogicCell40_SEQ_MODE_1000  0      2886               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__504/I                       Odrv4                      0      0                  RISE  1       
I__504/O                       Odrv4                      352    352                RISE  1       
I__506/I                       Span4Mux_v                 0      352                RISE  1       
I__506/O                       Span4Mux_v                 352    703                RISE  1       
I__508/I                       Span4Mux_h                 0      703                RISE  1       
I__508/O                       Span4Mux_h                 302    1005               RISE  1       
I__510/I                       Span4Mux_v                 0      1005               RISE  1       
I__510/O                       Span4Mux_v                 352    1357               RISE  1       
I__514/I                       Span4Mux_v                 0      1357               RISE  1       
I__514/O                       Span4Mux_v                 352    1709               RISE  1       
I__521/I                       LocalMux                   0      1709               RISE  1       
I__521/O                       LocalMux                   330    2039               RISE  1       
I__531/I                       ClkMux                     0      2039               RISE  1       
I__531/O                       ClkMux                     309    2348               RISE  1       
dac_data_i12_LC_2_7_5/clk      LogicCell40_SEQ_MODE_1000  0      2348               RISE  1       

6.4.5::Path details for port: DATA[13]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DATA[13]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : DAC8830|CLK:R
Hold Time         : 489


Capture Clock Path Delay       3002
+ Hold  Time                      0
- Data Path Delay             -2513
---------------------------- ------
Hold Time                       489

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DATA[13]                                    DAC8830                    0      0                  FALL  1       
ipInertedIOPad_DATA_13_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DATA_13_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DATA_13_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DATA_13_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__363/I                                    Odrv4                      0      924                FALL  1       
I__363/O                                    Odrv4                      373    1297               FALL  1       
I__365/I                                    Span4Mux_h                 0      1297               FALL  1       
I__365/O                                    Span4Mux_h                 316    1613               FALL  1       
I__367/I                                    Span4Mux_v                 0      1613               FALL  1       
I__367/O                                    Span4Mux_v                 373    1986               FALL  1       
I__369/I                                    LocalMux                   0      1986               FALL  1       
I__369/O                                    LocalMux                   309    2295               FALL  1       
I__372/I                                    InMux                      0      2295               FALL  1       
I__372/O                                    InMux                      218    2513               FALL  1       
I__373/I                                    CascadeMux                 0      2513               FALL  1       
I__373/O                                    CascadeMux                 0      2513               FALL  1       
dac_data_i13_LC_2_8_3/in2                   LogicCell40_SEQ_MODE_1000  0      2513               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__504/I                       Odrv4                      0      0                  RISE  1       
I__504/O                       Odrv4                      352    352                RISE  1       
I__506/I                       Span4Mux_v                 0      352                RISE  1       
I__506/O                       Span4Mux_v                 352    703                RISE  1       
I__508/I                       Span4Mux_h                 0      703                RISE  1       
I__508/O                       Span4Mux_h                 302    1005               RISE  1       
I__510/I                       Span4Mux_v                 0      1005               RISE  1       
I__510/O                       Span4Mux_v                 352    1357               RISE  1       
I__513/I                       Span4Mux_h                 0      1357               RISE  1       
I__513/O                       Span4Mux_h                 302    1659               RISE  1       
I__519/I                       Span4Mux_v                 0      1659               RISE  1       
I__519/O                       Span4Mux_v                 352    2011               RISE  1       
I__528/I                       Span4Mux_v                 0      2011               RISE  1       
I__528/O                       Span4Mux_v                 352    2363               RISE  1       
I__537/I                       LocalMux                   0      2363               RISE  1       
I__537/O                       LocalMux                   330    2693               RISE  1       
I__543/I                       ClkMux                     0      2693               RISE  1       
I__543/O                       ClkMux                     309    3002               RISE  1       
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000  0      3002               RISE  1       

6.4.6::Path details for port: DATA[14]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DATA[14]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : DAC8830|CLK:R
Hold Time         : -685


Capture Clock Path Delay       2299
+ Hold  Time                      0
- Data Path Delay             -2984
---------------------------- ------
Hold Time                      -685

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DATA[14]                                    DAC8830                    0      0                  FALL  1       
ipInertedIOPad_DATA_14_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DATA_14_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DATA_14_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DATA_14_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__148/I                                    Odrv12                     0      924                FALL  1       
I__148/O                                    Odrv12                     541    1465               FALL  1       
I__149/I                                    Span12Mux_v                0      1465               FALL  1       
I__149/O                                    Span12Mux_v                541    2007               FALL  1       
I__151/I                                    Sp12to4                    0      2007               FALL  1       
I__151/O                                    Sp12to4                    450    2457               FALL  1       
I__153/I                                    LocalMux                   0      2457               FALL  1       
I__153/O                                    LocalMux                   309    2766               FALL  1       
I__155/I                                    InMux                      0      2766               FALL  1       
I__155/O                                    InMux                      218    2984               FALL  1       
I__158/I                                    CascadeMux                 0      2984               FALL  1       
I__158/O                                    CascadeMux                 0      2984               FALL  1       
dac_data_i14_LC_1_6_6/in2                   LogicCell40_SEQ_MODE_1000  0      2984               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__504/I                       Odrv4                      0      0                  RISE  1       
I__504/O                       Odrv4                      352    352                RISE  1       
I__506/I                       Span4Mux_v                 0      352                RISE  1       
I__506/O                       Span4Mux_v                 352    703                RISE  1       
I__508/I                       Span4Mux_h                 0      703                RISE  1       
I__508/O                       Span4Mux_h                 302    1005               RISE  1       
I__510/I                       Span4Mux_v                 0      1005               RISE  1       
I__510/O                       Span4Mux_v                 352    1357               RISE  1       
I__513/I                       Span4Mux_h                 0      1357               RISE  1       
I__513/O                       Span4Mux_h                 302    1659               RISE  1       
I__517/I                       LocalMux                   0      1659               RISE  1       
I__517/O                       LocalMux                   330    1990               RISE  1       
I__526/I                       ClkMux                     0      1990               RISE  1       
I__526/O                       ClkMux                     309    2299               RISE  1       
dac_data_i14_LC_1_6_6/clk      LogicCell40_SEQ_MODE_1000  0      2299               RISE  1       

6.4.7::Path details for port: DATA[15]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DATA[15]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : DAC8830|CLK:R
Hold Time         : 489


Capture Clock Path Delay       3002
+ Hold  Time                      0
- Data Path Delay             -2513
---------------------------- ------
Hold Time                       489

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DATA[15]                                    DAC8830                    0      0                  FALL  1       
ipInertedIOPad_DATA_15_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DATA_15_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DATA_15_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DATA_15_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__134/I                                    Odrv4                      0      924                FALL  1       
I__134/O                                    Odrv4                      373    1297               FALL  1       
I__135/I                                    Span4Mux_h                 0      1297               FALL  1       
I__135/O                                    Span4Mux_h                 316    1613               FALL  1       
I__136/I                                    Span4Mux_v                 0      1613               FALL  1       
I__136/O                                    Span4Mux_v                 373    1986               FALL  1       
I__137/I                                    LocalMux                   0      1986               FALL  1       
I__137/O                                    LocalMux                   309    2295               FALL  1       
I__139/I                                    InMux                      0      2295               FALL  1       
I__139/O                                    InMux                      218    2513               FALL  1       
I__142/I                                    CascadeMux                 0      2513               FALL  1       
I__142/O                                    CascadeMux                 0      2513               FALL  1       
dac_data_i15_LC_1_8_0/in2                   LogicCell40_SEQ_MODE_1000  0      2513               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__504/I                       Odrv4                      0      0                  RISE  1       
I__504/O                       Odrv4                      352    352                RISE  1       
I__506/I                       Span4Mux_v                 0      352                RISE  1       
I__506/O                       Span4Mux_v                 352    703                RISE  1       
I__508/I                       Span4Mux_h                 0      703                RISE  1       
I__508/O                       Span4Mux_h                 302    1005               RISE  1       
I__510/I                       Span4Mux_v                 0      1005               RISE  1       
I__510/O                       Span4Mux_v                 352    1357               RISE  1       
I__513/I                       Span4Mux_h                 0      1357               RISE  1       
I__513/O                       Span4Mux_h                 302    1659               RISE  1       
I__519/I                       Span4Mux_v                 0      1659               RISE  1       
I__519/O                       Span4Mux_v                 352    2011               RISE  1       
I__528/I                       Span4Mux_v                 0      2011               RISE  1       
I__528/O                       Span4Mux_v                 352    2363               RISE  1       
I__536/I                       LocalMux                   0      2363               RISE  1       
I__536/O                       LocalMux                   330    2693               RISE  1       
I__542/I                       ClkMux                     0      2693               RISE  1       
I__542/O                       ClkMux                     309    3002               RISE  1       
dac_data_i15_LC_1_8_0/clk      LogicCell40_SEQ_MODE_1000  0      3002               RISE  1       

6.4.8::Path details for port: DATA[1]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DATA[1]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : DAC8830|CLK:R
Hold Time         : 489


Capture Clock Path Delay       3002
+ Hold  Time                      0
- Data Path Delay             -2513
---------------------------- ------
Hold Time                       489

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DATA[1]                                    DAC8830                    0      0                  FALL  1       
ipInertedIOPad_DATA_1_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DATA_1_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DATA_1_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DATA_1_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__456/I                                   Odrv4                      0      924                FALL  1       
I__456/O                                   Odrv4                      373    1297               FALL  1       
I__457/I                                   Span4Mux_h                 0      1297               FALL  1       
I__457/O                                   Span4Mux_h                 316    1613               FALL  1       
I__459/I                                   Span4Mux_v                 0      1613               FALL  1       
I__459/O                                   Span4Mux_v                 373    1986               FALL  1       
I__461/I                                   LocalMux                   0      1986               FALL  1       
I__461/O                                   LocalMux                   309    2295               FALL  1       
I__463/I                                   InMux                      0      2295               FALL  1       
I__463/O                                   InMux                      218    2513               FALL  1       
dac_buf_i1_LC_2_10_7/in1                   LogicCell40_SEQ_MODE_1000  0      2513               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__504/I                       Odrv4                      0      0                  RISE  1       
I__504/O                       Odrv4                      352    352                RISE  1       
I__506/I                       Span4Mux_v                 0      352                RISE  1       
I__506/O                       Span4Mux_v                 352    703                RISE  1       
I__508/I                       Span4Mux_h                 0      703                RISE  1       
I__508/O                       Span4Mux_h                 302    1005               RISE  1       
I__510/I                       Span4Mux_v                 0      1005               RISE  1       
I__510/O                       Span4Mux_v                 352    1357               RISE  1       
I__513/I                       Span4Mux_h                 0      1357               RISE  1       
I__513/O                       Span4Mux_h                 302    1659               RISE  1       
I__519/I                       Span4Mux_v                 0      1659               RISE  1       
I__519/O                       Span4Mux_v                 352    2011               RISE  1       
I__528/I                       Span4Mux_v                 0      2011               RISE  1       
I__528/O                       Span4Mux_v                 352    2363               RISE  1       
I__539/I                       LocalMux                   0      2363               RISE  1       
I__539/O                       LocalMux                   330    2693               RISE  1       
I__545/I                       ClkMux                     0      2693               RISE  1       
I__545/O                       ClkMux                     309    3002               RISE  1       
dac_buf_i1_LC_2_10_7/clk       LogicCell40_SEQ_MODE_1000  0      3002               RISE  1       

6.4.9::Path details for port: DATA[2]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DATA[2]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : DAC8830|CLK:R
Hold Time         : 489


Capture Clock Path Delay       3002
+ Hold  Time                      0
- Data Path Delay             -2513
---------------------------- ------
Hold Time                       489

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DATA[2]                                    DAC8830                    0      0                  FALL  1       
ipInertedIOPad_DATA_2_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DATA_2_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DATA_2_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DATA_2_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__470/I                                   Odrv4                      0      924                FALL  1       
I__470/O                                   Odrv4                      373    1297               FALL  1       
I__472/I                                   Span4Mux_v                 0      1297               FALL  1       
I__472/O                                   Span4Mux_v                 373    1669               FALL  1       
I__474/I                                   Span4Mux_h                 0      1669               FALL  1       
I__474/O                                   Span4Mux_h                 316    1986               FALL  1       
I__476/I                                   LocalMux                   0      1986               FALL  1       
I__476/O                                   LocalMux                   309    2295               FALL  1       
I__478/I                                   InMux                      0      2295               FALL  1       
I__478/O                                   InMux                      218    2513               FALL  1       
dac_buf_i2_LC_2_10_3/in1                   LogicCell40_SEQ_MODE_1000  0      2513               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__504/I                       Odrv4                      0      0                  RISE  1       
I__504/O                       Odrv4                      352    352                RISE  1       
I__506/I                       Span4Mux_v                 0      352                RISE  1       
I__506/O                       Span4Mux_v                 352    703                RISE  1       
I__508/I                       Span4Mux_h                 0      703                RISE  1       
I__508/O                       Span4Mux_h                 302    1005               RISE  1       
I__510/I                       Span4Mux_v                 0      1005               RISE  1       
I__510/O                       Span4Mux_v                 352    1357               RISE  1       
I__513/I                       Span4Mux_h                 0      1357               RISE  1       
I__513/O                       Span4Mux_h                 302    1659               RISE  1       
I__519/I                       Span4Mux_v                 0      1659               RISE  1       
I__519/O                       Span4Mux_v                 352    2011               RISE  1       
I__528/I                       Span4Mux_v                 0      2011               RISE  1       
I__528/O                       Span4Mux_v                 352    2363               RISE  1       
I__539/I                       LocalMux                   0      2363               RISE  1       
I__539/O                       LocalMux                   330    2693               RISE  1       
I__545/I                       ClkMux                     0      2693               RISE  1       
I__545/O                       ClkMux                     309    3002               RISE  1       
dac_buf_i2_LC_2_10_3/clk       LogicCell40_SEQ_MODE_1000  0      3002               RISE  1       

6.4.10::Path details for port: DATA[3]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DATA[3]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : DAC8830|CLK:R
Hold Time         : 468


Capture Clock Path Delay       3002
+ Hold  Time                      0
- Data Path Delay             -2534
---------------------------- ------
Hold Time                       468

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DATA[3]                                    DAC8830                    0      0                  FALL  1       
ipInertedIOPad_DATA_3_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DATA_3_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DATA_3_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DATA_3_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__488/I                                   Odrv12                     0      924                FALL  1       
I__488/O                                   Odrv12                     541    1465               FALL  1       
I__489/I                                   Span12Mux_v                0      1465               FALL  1       
I__489/O                                   Span12Mux_v                541    2007               FALL  1       
I__490/I                                   LocalMux                   0      2007               FALL  1       
I__490/O                                   LocalMux                   309    2316               FALL  1       
I__492/I                                   InMux                      0      2316               FALL  1       
I__492/O                                   InMux                      218    2534               FALL  1       
dac_buf_i3_LC_2_10_0/in0                   LogicCell40_SEQ_MODE_1000  0      2534               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__504/I                       Odrv4                      0      0                  RISE  1       
I__504/O                       Odrv4                      352    352                RISE  1       
I__506/I                       Span4Mux_v                 0      352                RISE  1       
I__506/O                       Span4Mux_v                 352    703                RISE  1       
I__508/I                       Span4Mux_h                 0      703                RISE  1       
I__508/O                       Span4Mux_h                 302    1005               RISE  1       
I__510/I                       Span4Mux_v                 0      1005               RISE  1       
I__510/O                       Span4Mux_v                 352    1357               RISE  1       
I__513/I                       Span4Mux_h                 0      1357               RISE  1       
I__513/O                       Span4Mux_h                 302    1659               RISE  1       
I__519/I                       Span4Mux_v                 0      1659               RISE  1       
I__519/O                       Span4Mux_v                 352    2011               RISE  1       
I__528/I                       Span4Mux_v                 0      2011               RISE  1       
I__528/O                       Span4Mux_v                 352    2363               RISE  1       
I__539/I                       LocalMux                   0      2363               RISE  1       
I__539/O                       LocalMux                   330    2693               RISE  1       
I__545/I                       ClkMux                     0      2693               RISE  1       
I__545/O                       ClkMux                     309    3002               RISE  1       
dac_buf_i3_LC_2_10_0/clk       LogicCell40_SEQ_MODE_1000  0      3002               RISE  1       

6.4.11::Path details for port: DATA[4]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DATA[4]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : DAC8830|CLK:R
Hold Time         : 186


Capture Clock Path Delay       3002
+ Hold  Time                      0
- Data Path Delay             -2816
---------------------------- ------
Hold Time                       186

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DATA[4]                                    DAC8830                    0      0                  FALL  1       
ipInertedIOPad_DATA_4_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DATA_4_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DATA_4_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DATA_4_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__252/I                                   Odrv12                     0      924                FALL  1       
I__252/O                                   Odrv12                     541    1465               FALL  1       
I__253/I                                   Sp12to4                    0      1465               FALL  1       
I__253/O                                   Sp12to4                    450    1915               FALL  1       
I__254/I                                   Span4Mux_v                 0      1915               FALL  1       
I__254/O                                   Span4Mux_v                 373    2288               FALL  1       
I__255/I                                   LocalMux                   0      2288               FALL  1       
I__255/O                                   LocalMux                   309    2598               FALL  1       
I__257/I                                   InMux                      0      2598               FALL  1       
I__257/O                                   InMux                      218    2816               FALL  1       
dac_buf_i4_LC_1_10_1/in3                   LogicCell40_SEQ_MODE_1000  0      2816               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__504/I                       Odrv4                      0      0                  RISE  1       
I__504/O                       Odrv4                      352    352                RISE  1       
I__506/I                       Span4Mux_v                 0      352                RISE  1       
I__506/O                       Span4Mux_v                 352    703                RISE  1       
I__508/I                       Span4Mux_h                 0      703                RISE  1       
I__508/O                       Span4Mux_h                 302    1005               RISE  1       
I__510/I                       Span4Mux_v                 0      1005               RISE  1       
I__510/O                       Span4Mux_v                 352    1357               RISE  1       
I__513/I                       Span4Mux_h                 0      1357               RISE  1       
I__513/O                       Span4Mux_h                 302    1659               RISE  1       
I__519/I                       Span4Mux_v                 0      1659               RISE  1       
I__519/O                       Span4Mux_v                 352    2011               RISE  1       
I__528/I                       Span4Mux_v                 0      2011               RISE  1       
I__528/O                       Span4Mux_v                 352    2363               RISE  1       
I__538/I                       LocalMux                   0      2363               RISE  1       
I__538/O                       LocalMux                   330    2693               RISE  1       
I__544/I                       ClkMux                     0      2693               RISE  1       
I__544/O                       ClkMux                     309    3002               RISE  1       
dac_buf_i4_LC_1_10_1/clk       LogicCell40_SEQ_MODE_1000  0      3002               RISE  1       

6.4.12::Path details for port: DATA[5]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DATA[5]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : DAC8830|CLK:R
Hold Time         : 36


Capture Clock Path Delay       3002
+ Hold  Time                      0
- Data Path Delay             -2966
---------------------------- ------
Hold Time                        36

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DATA[5]                                    DAC8830                    0      0                  FALL  1       
ipInertedIOPad_DATA_5_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DATA_5_iopad/DOUT           IO_PAD                     540    540                FALL  1       
ipInertedIOPad_DATA_5_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ipInertedIOPad_DATA_5_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    1004               FALL  1       
I__318/I                                   Odrv4                      0      1004               FALL  1       
I__318/O                                   Odrv4                      373    1377               FALL  1       
I__319/I                                   Span4Mux_h                 0      1377               FALL  1       
I__319/O                                   Span4Mux_h                 316    1693               FALL  1       
I__320/I                                   Span4Mux_v                 0      1693               FALL  1       
I__320/O                                   Span4Mux_v                 373    2066               FALL  1       
I__321/I                                   Span4Mux_v                 0      2066               FALL  1       
I__321/O                                   Span4Mux_v                 373    2438               FALL  1       
I__322/I                                   LocalMux                   0      2438               FALL  1       
I__322/O                                   LocalMux                   309    2748               FALL  1       
I__324/I                                   InMux                      0      2748               FALL  1       
I__324/O                                   InMux                      218    2966               FALL  1       
dac_buf_i5_LC_1_10_7/in1                   LogicCell40_SEQ_MODE_1000  0      2966               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__504/I                       Odrv4                      0      0                  RISE  1       
I__504/O                       Odrv4                      352    352                RISE  1       
I__506/I                       Span4Mux_v                 0      352                RISE  1       
I__506/O                       Span4Mux_v                 352    703                RISE  1       
I__508/I                       Span4Mux_h                 0      703                RISE  1       
I__508/O                       Span4Mux_h                 302    1005               RISE  1       
I__510/I                       Span4Mux_v                 0      1005               RISE  1       
I__510/O                       Span4Mux_v                 352    1357               RISE  1       
I__513/I                       Span4Mux_h                 0      1357               RISE  1       
I__513/O                       Span4Mux_h                 302    1659               RISE  1       
I__519/I                       Span4Mux_v                 0      1659               RISE  1       
I__519/O                       Span4Mux_v                 352    2011               RISE  1       
I__528/I                       Span4Mux_v                 0      2011               RISE  1       
I__528/O                       Span4Mux_v                 352    2363               RISE  1       
I__538/I                       LocalMux                   0      2363               RISE  1       
I__538/O                       LocalMux                   330    2693               RISE  1       
I__544/I                       ClkMux                     0      2693               RISE  1       
I__544/O                       ClkMux                     309    3002               RISE  1       
dac_buf_i5_LC_1_10_7/clk       LogicCell40_SEQ_MODE_1000  0      3002               RISE  1       

6.4.13::Path details for port: DATA[6]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DATA[6]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : DAC8830|CLK:R
Hold Time         : 489


Capture Clock Path Delay       3002
+ Hold  Time                      0
- Data Path Delay             -2513
---------------------------- ------
Hold Time                       489

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DATA[6]                                    DAC8830                    0      0                  FALL  1       
ipInertedIOPad_DATA_6_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DATA_6_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DATA_6_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DATA_6_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__222/I                                   Odrv4                      0      924                FALL  1       
I__222/O                                   Odrv4                      373    1297               FALL  1       
I__223/I                                   Span4Mux_h                 0      1297               FALL  1       
I__223/O                                   Span4Mux_h                 316    1613               FALL  1       
I__224/I                                   Span4Mux_v                 0      1613               FALL  1       
I__224/O                                   Span4Mux_v                 373    1986               FALL  1       
I__225/I                                   LocalMux                   0      1986               FALL  1       
I__225/O                                   LocalMux                   309    2295               FALL  1       
I__228/I                                   InMux                      0      2295               FALL  1       
I__228/O                                   InMux                      218    2513               FALL  1       
dac_buf_i6_LC_1_10_5/in1                   LogicCell40_SEQ_MODE_1000  0      2513               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__504/I                       Odrv4                      0      0                  RISE  1       
I__504/O                       Odrv4                      352    352                RISE  1       
I__506/I                       Span4Mux_v                 0      352                RISE  1       
I__506/O                       Span4Mux_v                 352    703                RISE  1       
I__508/I                       Span4Mux_h                 0      703                RISE  1       
I__508/O                       Span4Mux_h                 302    1005               RISE  1       
I__510/I                       Span4Mux_v                 0      1005               RISE  1       
I__510/O                       Span4Mux_v                 352    1357               RISE  1       
I__513/I                       Span4Mux_h                 0      1357               RISE  1       
I__513/O                       Span4Mux_h                 302    1659               RISE  1       
I__519/I                       Span4Mux_v                 0      1659               RISE  1       
I__519/O                       Span4Mux_v                 352    2011               RISE  1       
I__528/I                       Span4Mux_v                 0      2011               RISE  1       
I__528/O                       Span4Mux_v                 352    2363               RISE  1       
I__538/I                       LocalMux                   0      2363               RISE  1       
I__538/O                       LocalMux                   330    2693               RISE  1       
I__544/I                       ClkMux                     0      2693               RISE  1       
I__544/O                       ClkMux                     309    3002               RISE  1       
dac_buf_i6_LC_1_10_5/clk       LogicCell40_SEQ_MODE_1000  0      3002               RISE  1       

6.4.14::Path details for port: DATA[7]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DATA[7]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : DAC8830|CLK:R
Hold Time         : 489


Capture Clock Path Delay       3002
+ Hold  Time                      0
- Data Path Delay             -2513
---------------------------- ------
Hold Time                       489

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DATA[7]                                    DAC8830                    0      0                  FALL  1       
ipInertedIOPad_DATA_7_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DATA_7_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DATA_7_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DATA_7_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__236/I                                   Odrv4                      0      924                FALL  1       
I__236/O                                   Odrv4                      373    1297               FALL  1       
I__237/I                                   Span4Mux_h                 0      1297               FALL  1       
I__237/O                                   Span4Mux_h                 316    1613               FALL  1       
I__238/I                                   Span4Mux_v                 0      1613               FALL  1       
I__238/O                                   Span4Mux_v                 373    1986               FALL  1       
I__239/I                                   LocalMux                   0      1986               FALL  1       
I__239/O                                   LocalMux                   309    2295               FALL  1       
I__241/I                                   InMux                      0      2295               FALL  1       
I__241/O                                   InMux                      218    2513               FALL  1       
dac_buf_i7_LC_1_10_4/in0                   LogicCell40_SEQ_MODE_1000  0      2513               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__504/I                       Odrv4                      0      0                  RISE  1       
I__504/O                       Odrv4                      352    352                RISE  1       
I__506/I                       Span4Mux_v                 0      352                RISE  1       
I__506/O                       Span4Mux_v                 352    703                RISE  1       
I__508/I                       Span4Mux_h                 0      703                RISE  1       
I__508/O                       Span4Mux_h                 302    1005               RISE  1       
I__510/I                       Span4Mux_v                 0      1005               RISE  1       
I__510/O                       Span4Mux_v                 352    1357               RISE  1       
I__513/I                       Span4Mux_h                 0      1357               RISE  1       
I__513/O                       Span4Mux_h                 302    1659               RISE  1       
I__519/I                       Span4Mux_v                 0      1659               RISE  1       
I__519/O                       Span4Mux_v                 352    2011               RISE  1       
I__528/I                       Span4Mux_v                 0      2011               RISE  1       
I__528/O                       Span4Mux_v                 352    2363               RISE  1       
I__538/I                       LocalMux                   0      2363               RISE  1       
I__538/O                       LocalMux                   330    2693               RISE  1       
I__544/I                       ClkMux                     0      2693               RISE  1       
I__544/O                       ClkMux                     309    3002               RISE  1       
dac_buf_i7_LC_1_10_4/clk       LogicCell40_SEQ_MODE_1000  0      3002               RISE  1       

6.4.15::Path details for port: DATA[8]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DATA[8]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : DAC8830|CLK:R
Hold Time         : 18


Capture Clock Path Delay       3002
+ Hold  Time                      0
- Data Path Delay             -2984
---------------------------- ------
Hold Time                        18

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DATA[8]                                    DAC8830                    0      0                  FALL  1       
ipInertedIOPad_DATA_8_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DATA_8_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DATA_8_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DATA_8_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__395/I                                   Odrv12                     0      924                FALL  1       
I__395/O                                   Odrv12                     541    1465               FALL  1       
I__396/I                                   Span12Mux_v                0      1465               FALL  1       
I__396/O                                   Span12Mux_v                541    2007               FALL  1       
I__399/I                                   Sp12to4                    0      2007               FALL  1       
I__399/O                                   Sp12to4                    450    2457               FALL  1       
I__402/I                                   LocalMux                   0      2457               FALL  1       
I__402/O                                   LocalMux                   309    2766               FALL  1       
I__403/I                                   InMux                      0      2766               FALL  1       
I__403/O                                   InMux                      218    2984               FALL  1       
dac_buf_i8_LC_1_10_2/in0                   LogicCell40_SEQ_MODE_1000  0      2984               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__504/I                       Odrv4                      0      0                  RISE  1       
I__504/O                       Odrv4                      352    352                RISE  1       
I__506/I                       Span4Mux_v                 0      352                RISE  1       
I__506/O                       Span4Mux_v                 352    703                RISE  1       
I__508/I                       Span4Mux_h                 0      703                RISE  1       
I__508/O                       Span4Mux_h                 302    1005               RISE  1       
I__510/I                       Span4Mux_v                 0      1005               RISE  1       
I__510/O                       Span4Mux_v                 352    1357               RISE  1       
I__513/I                       Span4Mux_h                 0      1357               RISE  1       
I__513/O                       Span4Mux_h                 302    1659               RISE  1       
I__519/I                       Span4Mux_v                 0      1659               RISE  1       
I__519/O                       Span4Mux_v                 352    2011               RISE  1       
I__528/I                       Span4Mux_v                 0      2011               RISE  1       
I__528/O                       Span4Mux_v                 352    2363               RISE  1       
I__538/I                       LocalMux                   0      2363               RISE  1       
I__538/O                       LocalMux                   330    2693               RISE  1       
I__544/I                       ClkMux                     0      2693               RISE  1       
I__544/O                       ClkMux                     309    3002               RISE  1       
dac_buf_i8_LC_1_10_2/clk       LogicCell40_SEQ_MODE_1000  0      3002               RISE  1       

6.4.16::Path details for port: DATA[9]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DATA[9]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : DAC8830|CLK:R
Hold Time         : 172


Capture Clock Path Delay       3002
+ Hold  Time                      0
- Data Path Delay             -2830
---------------------------- ------
Hold Time                       172

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DATA[9]                                    DAC8830                    0      0                  FALL  1       
ipInertedIOPad_DATA_9_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DATA_9_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DATA_9_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DATA_9_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__262/I                                   Odrv4                      0      924                FALL  1       
I__262/O                                   Odrv4                      373    1297               FALL  1       
I__263/I                                   Span4Mux_h                 0      1297               FALL  1       
I__263/O                                   Span4Mux_h                 316    1613               FALL  1       
I__265/I                                   Span4Mux_v                 0      1613               FALL  1       
I__265/O                                   Span4Mux_v                 373    1986               FALL  1       
I__268/I                                   Span4Mux_h                 0      1986               FALL  1       
I__268/O                                   Span4Mux_h                 316    2302               FALL  1       
I__271/I                                   LocalMux                   0      2302               FALL  1       
I__271/O                                   LocalMux                   309    2612               FALL  1       
I__274/I                                   InMux                      0      2612               FALL  1       
I__274/O                                   InMux                      218    2830               FALL  1       
dac_buf_i9_LC_1_10_0/in0                   LogicCell40_SEQ_MODE_1000  0      2830               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__504/I                       Odrv4                      0      0                  RISE  1       
I__504/O                       Odrv4                      352    352                RISE  1       
I__506/I                       Span4Mux_v                 0      352                RISE  1       
I__506/O                       Span4Mux_v                 352    703                RISE  1       
I__508/I                       Span4Mux_h                 0      703                RISE  1       
I__508/O                       Span4Mux_h                 302    1005               RISE  1       
I__510/I                       Span4Mux_v                 0      1005               RISE  1       
I__510/O                       Span4Mux_v                 352    1357               RISE  1       
I__513/I                       Span4Mux_h                 0      1357               RISE  1       
I__513/O                       Span4Mux_h                 302    1659               RISE  1       
I__519/I                       Span4Mux_v                 0      1659               RISE  1       
I__519/O                       Span4Mux_v                 352    2011               RISE  1       
I__528/I                       Span4Mux_v                 0      2011               RISE  1       
I__528/O                       Span4Mux_v                 352    2363               RISE  1       
I__538/I                       LocalMux                   0      2363               RISE  1       
I__538/O                       LocalMux                   330    2693               RISE  1       
I__544/I                       ClkMux                     0      2693               RISE  1       
I__544/O                       ClkMux                     309    3002               RISE  1       
dac_buf_i9_LC_1_10_0/clk       LogicCell40_SEQ_MODE_1000  0      3002               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: CS        
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : CS
Clock Port         : ipInertedIOPad_CLK_preio/DIN0
Clock Reference    : DAC8830|CLK:R
Clock to Out Delay : 8158


Launch Clock Path Delay        1997
+ Clock To Q Delay              541
+ Data Path Delay              5620
---------------------------- ------
Clock To Out Delay             8158

Launch Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__504/I                       Odrv4                      0      0                  RISE  1       
I__504/O                       Odrv4                      352    352                RISE  1       
I__506/I                       Span4Mux_v                 0      352                RISE  1       
I__506/O                       Span4Mux_v                 352    703                RISE  1       
I__508/I                       Span4Mux_h                 0      703                RISE  1       
I__508/O                       Span4Mux_h                 302    1005               RISE  1       
I__510/I                       Span4Mux_v                 0      1005               RISE  1       
I__510/O                       Span4Mux_v                 352    1357               RISE  1       
I__512/I                       LocalMux                   0      1357               RISE  1       
I__512/O                       LocalMux                   330    1688               RISE  1       
I__516/I                       ClkMux                     0      1688               RISE  1       
I__516/O                       ClkMux                     309    1997               RISE  1       
CS_32_LC_1_5_2/clk             LogicCell40_SEQ_MODE_1000  0      1997               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
CS_32_LC_1_5_2/lcout                    LogicCell40_SEQ_MODE_1000  541    2538               RISE  1       
I__97/I                                 Odrv4                      0      2538               RISE  1       
I__97/O                                 Odrv4                      352    2890               RISE  1       
I__98/I                                 Span4Mux_s1_h              0      2890               RISE  1       
I__98/O                                 Span4Mux_s1_h              176    3066               RISE  1       
I__99/I                                 IoSpan4Mux                 0      3066               RISE  1       
I__99/O                                 IoSpan4Mux                 288    3354               RISE  1       
I__100/I                                IoSpan4Mux                 0      3354               RISE  1       
I__100/O                                IoSpan4Mux                 288    3642               RISE  1       
I__101/I                                LocalMux                   0      3642               RISE  1       
I__101/O                                LocalMux                   330    3973               RISE  1       
I__102/I                                IoInMux                    0      3973               RISE  1       
I__102/O                                IoInMux                    260    4233               RISE  1       
ipInertedIOPad_CS_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4233               RISE  1       
ipInertedIOPad_CS_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   6244               RISE  1       
ipInertedIOPad_CS_iopad/DIN             IO_PAD                     0      6244               RISE  1       
ipInertedIOPad_CS_iopad/PACKAGEPIN:out  IO_PAD                     1914   8158               RISE  1       
CS                                      DAC8830                    0      8158               RISE  1       

6.5.2::Path details for port: MOSI      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : MOSI
Clock Port         : ipInertedIOPad_CLK_preio/DIN0
Clock Reference    : DAC8830|CLK:R
Clock to Out Delay : 9358


Launch Clock Path Delay        2348
+ Clock To Q Delay              541
+ Data Path Delay              6468
---------------------------- ------
Clock To Out Delay             9358

Launch Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__504/I                       Odrv4                      0      0                  RISE  1       
I__504/O                       Odrv4                      352    352                RISE  1       
I__506/I                       Span4Mux_v                 0      352                RISE  1       
I__506/O                       Span4Mux_v                 352    703                RISE  1       
I__508/I                       Span4Mux_h                 0      703                RISE  1       
I__508/O                       Span4Mux_h                 302    1005               RISE  1       
I__510/I                       Span4Mux_v                 0      1005               RISE  1       
I__510/O                       Span4Mux_v                 352    1357               RISE  1       
I__514/I                       Span4Mux_v                 0      1357               RISE  1       
I__514/O                       Span4Mux_v                 352    1709               RISE  1       
I__520/I                       LocalMux                   0      1709               RISE  1       
I__520/O                       LocalMux                   330    2039               RISE  1       
I__530/I                       ClkMux                     0      2039               RISE  1       
I__530/O                       ClkMux                     309    2348               RISE  1       
MOSI_35_LC_1_7_6/clk           LogicCell40_SEQ_MODE_1000  0      2348               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
MOSI_35_LC_1_7_6/lcout                    LogicCell40_SEQ_MODE_1000  541    2890               RISE  2       
I__118/I                                  Odrv4                      0      2890               RISE  1       
I__118/O                                  Odrv4                      352    3241               RISE  1       
I__120/I                                  Span4Mux_v                 0      3241               RISE  1       
I__120/O                                  Span4Mux_v                 352    3593               RISE  1       
I__121/I                                  Span4Mux_v                 0      3593               RISE  1       
I__121/O                                  Span4Mux_v                 352    3945               RISE  1       
I__122/I                                  Span4Mux_s3_h              0      3945               RISE  1       
I__122/O                                  Span4Mux_s3_h              232    4177               RISE  1       
I__123/I                                  IoSpan4Mux                 0      4177               RISE  1       
I__123/O                                  IoSpan4Mux                 288    4465               RISE  1       
I__124/I                                  LocalMux                   0      4465               RISE  1       
I__124/O                                  LocalMux                   330    4795               RISE  1       
I__125/I                                  IoInMux                    0      4795               RISE  1       
I__125/O                                  IoInMux                    260    5056               RISE  1       
ipInertedIOPad_MOSI_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5056               RISE  1       
ipInertedIOPad_MOSI_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   7067               RISE  1       
ipInertedIOPad_MOSI_iopad/DIN             IO_PAD                     0      7067               RISE  1       
ipInertedIOPad_MOSI_iopad/PACKAGEPIN:out  IO_PAD                     2292   9358               RISE  1       
MOSI                                      DAC8830                    0      9358               RISE  1       

6.5.3::Path details for port: SCLK      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCLK
Clock Port         : ipInertedIOPad_CLK_preio/DIN0
Clock Reference    : DAC8830|CLK:R
Clock to Out Delay : 10300


Launch Clock Path Delay        3002
+ Clock To Q Delay              541
+ Data Path Delay              6756
---------------------------- ------
Clock To Out Delay            10300

Launch Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__504/I                       Odrv4                      0      0                  RISE  1       
I__504/O                       Odrv4                      352    352                RISE  1       
I__506/I                       Span4Mux_v                 0      352                RISE  1       
I__506/O                       Span4Mux_v                 352    703                RISE  1       
I__508/I                       Span4Mux_h                 0      703                RISE  1       
I__508/O                       Span4Mux_h                 302    1005               RISE  1       
I__510/I                       Span4Mux_v                 0      1005               RISE  1       
I__510/O                       Span4Mux_v                 352    1357               RISE  1       
I__513/I                       Span4Mux_h                 0      1357               RISE  1       
I__513/O                       Span4Mux_h                 302    1659               RISE  1       
I__519/I                       Span4Mux_v                 0      1659               RISE  1       
I__519/O                       Span4Mux_v                 352    2011               RISE  1       
I__528/I                       Span4Mux_v                 0      2011               RISE  1       
I__528/O                       Span4Mux_v                 352    2363               RISE  1       
I__537/I                       LocalMux                   0      2363               RISE  1       
I__537/O                       LocalMux                   330    2693               RISE  1       
I__543/I                       ClkMux                     0      2693               RISE  1       
I__543/O                       ClkMux                     309    3002               RISE  1       
SCLK_33_LC_2_8_5/clk           LogicCell40_SEQ_MODE_1000  0      3002               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
SCLK_33_LC_2_8_5/lcout                    LogicCell40_SEQ_MODE_1000  541    3544               RISE  2       
I__375/I                                  Odrv12                     0      3544               RISE  1       
I__375/O                                  Odrv12                     492    4036               RISE  1       
I__377/I                                  Span12Mux_v                0      4036               RISE  1       
I__377/O                                  Span12Mux_v                492    4528               RISE  1       
I__378/I                                  Sp12to4                    0      4528               RISE  1       
I__378/O                                  Sp12to4                    429    4957               RISE  1       
I__379/I                                  Span4Mux_h                 0      4957               RISE  1       
I__379/O                                  Span4Mux_h                 302    5259               RISE  1       
I__380/I                                  Span4Mux_s0_h              0      5259               RISE  1       
I__380/O                                  Span4Mux_s0_h              148    5407               RISE  1       
I__381/I                                  LocalMux                   0      5407               RISE  1       
I__381/O                                  LocalMux                   330    5738               RISE  1       
I__382/I                                  IoInMux                    0      5738               RISE  1       
I__382/O                                  IoInMux                    260    5998               RISE  1       
ipInertedIOPad_SCLK_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5998               RISE  1       
ipInertedIOPad_SCLK_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   8009               RISE  1       
ipInertedIOPad_SCLK_iopad/DIN             IO_PAD                     0      8009               RISE  1       
ipInertedIOPad_SCLK_iopad/PACKAGEPIN:out  IO_PAD                     2292   10300              RISE  1       
SCLK                                      DAC8830                    0      10300              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_state_i2_LC_3_7_0/sr
Capture Clock    : dac_state_i2_LC_3_7_0/clk
Setup Constraint : 1000000p
Path slack       : 993545p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                      -204
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002201

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             5112
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8656
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/lcout                   LogicCell40_SEQ_MODE_0000    316              6265  993545  RISE       4
I__384/I                                   LocalMux                       0              6265  993545  RISE       1
I__384/O                                   LocalMux                     330              6595  993545  RISE       1
I__387/I                                   InMux                          0              6595  993545  RISE       1
I__387/O                                   InMux                        260              6856  993545  RISE       1
i1_2_lut_4_lut_LC_2_7_1/in3                LogicCell40_SEQ_MODE_0000      0              6856  993545  RISE       1
i1_2_lut_4_lut_LC_2_7_1/ltout              LogicCell40_SEQ_MODE_0000    274              7130  993545  FALL       1
I__292/I                                   CascadeMux                     0              7130  993545  FALL       1
I__292/O                                   CascadeMux                     0              7130  993545  FALL       1
i489_4_lut_LC_2_7_2/in2                    LogicCell40_SEQ_MODE_0000      0              7130  993545  FALL       1
i489_4_lut_LC_2_7_2/lcout                  LogicCell40_SEQ_MODE_0000    380              7510  993545  RISE       1
I__709/I                                   Odrv4                          0              7510  993545  RISE       1
I__709/O                                   Odrv4                        352              7861  993545  RISE       1
I__710/I                                   LocalMux                       0              7861  993545  RISE       1
I__710/O                                   LocalMux                     330              8192  993545  RISE       1
I__711/I                                   SRMux                          0              8192  993545  RISE       1
I__711/O                                   SRMux                        464              8656  993545  RISE       1
dac_state_i2_LC_3_7_0/sr                   LogicCell40_SEQ_MODE_1000      0              8656  993545  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_data_i14_LC_1_6_6/in0
Capture Clock    : dac_data_i14_LC_1_6_6/clk
Setup Constraint : 1000000p
Path slack       : 993728p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2299
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001828

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4556
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8100
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/lcout                   LogicCell40_SEQ_MODE_0000    316              6265  993545  RISE       4
I__384/I                                   LocalMux                       0              6265  993545  RISE       1
I__384/O                                   LocalMux                     330              6595  993545  RISE       1
I__388/I                                   InMux                          0              6595  993728  RISE       1
I__388/O                                   InMux                        260              6856  993728  RISE       1
i159_2_lut_LC_2_7_3/in3                    LogicCell40_SEQ_MODE_0000      0              6856  993728  RISE       1
i159_2_lut_LC_2_7_3/ltout                  LogicCell40_SEQ_MODE_0000    274              7130  993728  FALL       1
I__291/I                                   CascadeMux                     0              7130  993728  FALL       1
I__291/O                                   CascadeMux                     0              7130  993728  FALL       1
i1_4_lut_adj_1_LC_2_7_4/in2                LogicCell40_SEQ_MODE_0000      0              7130  993728  FALL       1
i1_4_lut_adj_1_LC_2_7_4/lcout              LogicCell40_SEQ_MODE_0000    380              7510  993728  RISE      15
I__301/I                                   LocalMux                       0              7510  993728  RISE       1
I__301/O                                   LocalMux                     330              7840  993728  RISE       1
I__313/I                                   InMux                          0              7840  993728  RISE       1
I__313/O                                   InMux                        260              8100  993728  RISE       1
dac_data_i14_LC_1_6_6/in0                  LogicCell40_SEQ_MODE_1000      0              8100  993728  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__517/I                       LocalMux                       0              1659  RISE       1
I__517/O                       LocalMux                     330              1990  RISE       1
I__526/I                       ClkMux                         0              1990  RISE       1
I__526/O                       ClkMux                       309              2299  RISE       1
dac_data_i14_LC_1_6_6/clk      LogicCell40_SEQ_MODE_1000      0              2299  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_data_i8_LC_2_7_6/in0
Capture Clock    : dac_data_i8_LC_2_7_6/clk
Setup Constraint : 1000000p
Path slack       : 993777p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001877

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4556
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8100
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/lcout                   LogicCell40_SEQ_MODE_0000    316              6265  993545  RISE       4
I__384/I                                   LocalMux                       0              6265  993545  RISE       1
I__384/O                                   LocalMux                     330              6595  993545  RISE       1
I__388/I                                   InMux                          0              6595  993728  RISE       1
I__388/O                                   InMux                        260              6856  993728  RISE       1
i159_2_lut_LC_2_7_3/in3                    LogicCell40_SEQ_MODE_0000      0              6856  993728  RISE       1
i159_2_lut_LC_2_7_3/ltout                  LogicCell40_SEQ_MODE_0000    274              7130  993728  FALL       1
I__291/I                                   CascadeMux                     0              7130  993728  FALL       1
I__291/O                                   CascadeMux                     0              7130  993728  FALL       1
i1_4_lut_adj_1_LC_2_7_4/in2                LogicCell40_SEQ_MODE_0000      0              7130  993728  FALL       1
i1_4_lut_adj_1_LC_2_7_4/lcout              LogicCell40_SEQ_MODE_0000    380              7510  993728  RISE      15
I__298/I                                   LocalMux                       0              7510  993777  RISE       1
I__298/O                                   LocalMux                     330              7840  993777  RISE       1
I__304/I                                   InMux                          0              7840  993777  RISE       1
I__304/O                                   InMux                        260              8100  993777  RISE       1
dac_data_i8_LC_2_7_6/in0                   LogicCell40_SEQ_MODE_1000      0              8100  993777  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__521/I                       LocalMux                       0              1709  RISE       1
I__521/O                       LocalMux                     330              2039  RISE       1
I__531/I                       ClkMux                         0              2039  RISE       1
I__531/O                       ClkMux                       309              2348  RISE       1
dac_data_i8_LC_2_7_6/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_data_i7_LC_1_7_4/in0
Capture Clock    : dac_data_i7_LC_1_7_4/clk
Setup Constraint : 1000000p
Path slack       : 993777p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001877

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4556
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8100
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/lcout                   LogicCell40_SEQ_MODE_0000    316              6265  993545  RISE       4
I__384/I                                   LocalMux                       0              6265  993545  RISE       1
I__384/O                                   LocalMux                     330              6595  993545  RISE       1
I__388/I                                   InMux                          0              6595  993728  RISE       1
I__388/O                                   InMux                        260              6856  993728  RISE       1
i159_2_lut_LC_2_7_3/in3                    LogicCell40_SEQ_MODE_0000      0              6856  993728  RISE       1
i159_2_lut_LC_2_7_3/ltout                  LogicCell40_SEQ_MODE_0000    274              7130  993728  FALL       1
I__291/I                                   CascadeMux                     0              7130  993728  FALL       1
I__291/O                                   CascadeMux                     0              7130  993728  FALL       1
i1_4_lut_adj_1_LC_2_7_4/in2                LogicCell40_SEQ_MODE_0000      0              7130  993728  FALL       1
i1_4_lut_adj_1_LC_2_7_4/lcout              LogicCell40_SEQ_MODE_0000    380              7510  993728  RISE      15
I__299/I                                   LocalMux                       0              7510  993777  RISE       1
I__299/O                                   LocalMux                     330              7840  993777  RISE       1
I__307/I                                   InMux                          0              7840  993777  RISE       1
I__307/O                                   InMux                        260              8100  993777  RISE       1
dac_data_i7_LC_1_7_4/in0                   LogicCell40_SEQ_MODE_1000      0              8100  993777  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i7_LC_1_7_4/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_state_i1_LC_3_6_0/ce
Capture Clock    : dac_state_i1_LC_3_6_0/clk
Setup Constraint : 1000000p
Path slack       : 993791p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2953
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002953

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             5618
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 9162
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/lcout                   LogicCell40_SEQ_MODE_0000    316              6265  993545  RISE       4
I__384/I                                   LocalMux                       0              6265  993545  RISE       1
I__384/O                                   LocalMux                     330              6595  993545  RISE       1
I__387/I                                   InMux                          0              6595  993545  RISE       1
I__387/O                                   InMux                        260              6856  993545  RISE       1
i1_2_lut_4_lut_LC_2_7_1/in3                LogicCell40_SEQ_MODE_0000      0              6856  993545  RISE       1
i1_2_lut_4_lut_LC_2_7_1/lcout              LogicCell40_SEQ_MODE_0000    316              7172  993791  RISE       3
I__426/I                                   Odrv4                          0              7172  993791  RISE       1
I__426/O                                   Odrv4                        352              7524  993791  RISE       1
I__429/I                                   Span4Mux_v                     0              7524  993791  RISE       1
I__429/O                                   Span4Mux_v                   352              7875  993791  RISE       1
I__431/I                                   Span4Mux_v                     0              7875  993791  RISE       1
I__431/O                                   Span4Mux_v                   352              8227  993791  RISE       1
I__432/I                                   LocalMux                       0              8227  993791  RISE       1
I__432/O                                   LocalMux                     330              8557  993791  RISE       1
I__433/I                                   CEMux                          0              8557  993791  RISE       1
I__433/O                                   CEMux                        605              9162  993791  RISE       1
dac_state_i1_LC_3_6_0/ce                   LogicCell40_SEQ_MODE_1000      0              9162  993791  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_data_i11_LC_1_6_7/in1
Capture Clock    : dac_data_i11_LC_1_6_7/clk
Setup Constraint : 1000000p
Path slack       : 993798p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2299
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001898

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4556
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8100
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/lcout                   LogicCell40_SEQ_MODE_0000    316              6265  993545  RISE       4
I__384/I                                   LocalMux                       0              6265  993545  RISE       1
I__384/O                                   LocalMux                     330              6595  993545  RISE       1
I__388/I                                   InMux                          0              6595  993728  RISE       1
I__388/O                                   InMux                        260              6856  993728  RISE       1
i159_2_lut_LC_2_7_3/in3                    LogicCell40_SEQ_MODE_0000      0              6856  993728  RISE       1
i159_2_lut_LC_2_7_3/ltout                  LogicCell40_SEQ_MODE_0000    274              7130  993728  FALL       1
I__291/I                                   CascadeMux                     0              7130  993728  FALL       1
I__291/O                                   CascadeMux                     0              7130  993728  FALL       1
i1_4_lut_adj_1_LC_2_7_4/in2                LogicCell40_SEQ_MODE_0000      0              7130  993728  FALL       1
i1_4_lut_adj_1_LC_2_7_4/lcout              LogicCell40_SEQ_MODE_0000    380              7510  993728  RISE      15
I__301/I                                   LocalMux                       0              7510  993728  RISE       1
I__301/O                                   LocalMux                     330              7840  993728  RISE       1
I__312/I                                   InMux                          0              7840  993798  RISE       1
I__312/O                                   InMux                        260              8100  993798  RISE       1
dac_data_i11_LC_1_6_7/in1                  LogicCell40_SEQ_MODE_1000      0              8100  993798  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__517/I                       LocalMux                       0              1659  RISE       1
I__517/O                       LocalMux                     330              1990  RISE       1
I__526/I                       ClkMux                         0              1990  RISE       1
I__526/O                       ClkMux                       309              2299  RISE       1
dac_data_i11_LC_1_6_7/clk      LogicCell40_SEQ_MODE_1000      0              2299  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_buf_i15_LC_1_9_7/sr
Capture Clock    : dac_buf_i15_LC_1_9_7/clk
Setup Constraint : 1000000p
Path slack       : 993841p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -204
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002145

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4760
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8304
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/ltout                   LogicCell40_SEQ_MODE_0000    274              6223  993841  FALL       1
I__176/I                                   CascadeMux                     0              6223  993841  FALL       1
I__176/O                                   CascadeMux                     0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in2    LogicCell40_SEQ_MODE_0000      0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    380              6602  993841  RISE      17
I__440/I                                   LocalMux                       0              6602  993841  RISE       1
I__440/O                                   LocalMux                     330              6933  993841  RISE       1
I__444/I                                   InMux                          0              6933  993841  RISE       1
I__444/O                                   InMux                        260              7193  993841  RISE       1
i507_2_lut_LC_2_9_5/in3                    LogicCell40_SEQ_MODE_0000      0              7193  993841  RISE       1
i507_2_lut_LC_2_9_5/lcout                  LogicCell40_SEQ_MODE_0000    316              7510  993841  RISE      16
I__434/I                                   LocalMux                       0              7510  993841  RISE       1
I__434/O                                   LocalMux                     330              7840  993841  RISE       1
I__437/I                                   SRMux                          0              7840  993841  RISE       1
I__437/O                                   SRMux                        464              8304  993841  RISE       1
dac_buf_i15_LC_1_9_7/sr                    LogicCell40_SEQ_MODE_1000      0              8304  993841  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i15_LC_1_9_7/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_buf_i13_LC_1_9_6/sr
Capture Clock    : dac_buf_i13_LC_1_9_6/clk
Setup Constraint : 1000000p
Path slack       : 993841p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -204
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002145

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4760
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8304
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/ltout                   LogicCell40_SEQ_MODE_0000    274              6223  993841  FALL       1
I__176/I                                   CascadeMux                     0              6223  993841  FALL       1
I__176/O                                   CascadeMux                     0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in2    LogicCell40_SEQ_MODE_0000      0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    380              6602  993841  RISE      17
I__440/I                                   LocalMux                       0              6602  993841  RISE       1
I__440/O                                   LocalMux                     330              6933  993841  RISE       1
I__444/I                                   InMux                          0              6933  993841  RISE       1
I__444/O                                   InMux                        260              7193  993841  RISE       1
i507_2_lut_LC_2_9_5/in3                    LogicCell40_SEQ_MODE_0000      0              7193  993841  RISE       1
i507_2_lut_LC_2_9_5/lcout                  LogicCell40_SEQ_MODE_0000    316              7510  993841  RISE      16
I__434/I                                   LocalMux                       0              7510  993841  RISE       1
I__434/O                                   LocalMux                     330              7840  993841  RISE       1
I__437/I                                   SRMux                          0              7840  993841  RISE       1
I__437/O                                   SRMux                        464              8304  993841  RISE       1
dac_buf_i13_LC_1_9_6/sr                    LogicCell40_SEQ_MODE_1000      0              8304  993841  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i13_LC_1_9_6/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_buf_i14_LC_1_9_3/sr
Capture Clock    : dac_buf_i14_LC_1_9_3/clk
Setup Constraint : 1000000p
Path slack       : 993841p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -204
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002145

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4760
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8304
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/ltout                   LogicCell40_SEQ_MODE_0000    274              6223  993841  FALL       1
I__176/I                                   CascadeMux                     0              6223  993841  FALL       1
I__176/O                                   CascadeMux                     0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in2    LogicCell40_SEQ_MODE_0000      0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    380              6602  993841  RISE      17
I__440/I                                   LocalMux                       0              6602  993841  RISE       1
I__440/O                                   LocalMux                     330              6933  993841  RISE       1
I__444/I                                   InMux                          0              6933  993841  RISE       1
I__444/O                                   InMux                        260              7193  993841  RISE       1
i507_2_lut_LC_2_9_5/in3                    LogicCell40_SEQ_MODE_0000      0              7193  993841  RISE       1
i507_2_lut_LC_2_9_5/lcout                  LogicCell40_SEQ_MODE_0000    316              7510  993841  RISE      16
I__434/I                                   LocalMux                       0              7510  993841  RISE       1
I__434/O                                   LocalMux                     330              7840  993841  RISE       1
I__437/I                                   SRMux                          0              7840  993841  RISE       1
I__437/O                                   SRMux                        464              8304  993841  RISE       1
dac_buf_i14_LC_1_9_3/sr                    LogicCell40_SEQ_MODE_1000      0              8304  993841  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i14_LC_1_9_3/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_buf_i11_LC_1_9_2/sr
Capture Clock    : dac_buf_i11_LC_1_9_2/clk
Setup Constraint : 1000000p
Path slack       : 993841p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -204
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002145

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4760
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8304
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/ltout                   LogicCell40_SEQ_MODE_0000    274              6223  993841  FALL       1
I__176/I                                   CascadeMux                     0              6223  993841  FALL       1
I__176/O                                   CascadeMux                     0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in2    LogicCell40_SEQ_MODE_0000      0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    380              6602  993841  RISE      17
I__440/I                                   LocalMux                       0              6602  993841  RISE       1
I__440/O                                   LocalMux                     330              6933  993841  RISE       1
I__444/I                                   InMux                          0              6933  993841  RISE       1
I__444/O                                   InMux                        260              7193  993841  RISE       1
i507_2_lut_LC_2_9_5/in3                    LogicCell40_SEQ_MODE_0000      0              7193  993841  RISE       1
i507_2_lut_LC_2_9_5/lcout                  LogicCell40_SEQ_MODE_0000    316              7510  993841  RISE      16
I__434/I                                   LocalMux                       0              7510  993841  RISE       1
I__434/O                                   LocalMux                     330              7840  993841  RISE       1
I__437/I                                   SRMux                          0              7840  993841  RISE       1
I__437/O                                   SRMux                        464              8304  993841  RISE       1
dac_buf_i11_LC_1_9_2/sr                    LogicCell40_SEQ_MODE_1000      0              8304  993841  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i11_LC_1_9_2/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_buf_i12_LC_1_9_0/sr
Capture Clock    : dac_buf_i12_LC_1_9_0/clk
Setup Constraint : 1000000p
Path slack       : 993841p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -204
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002145

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4760
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8304
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/ltout                   LogicCell40_SEQ_MODE_0000    274              6223  993841  FALL       1
I__176/I                                   CascadeMux                     0              6223  993841  FALL       1
I__176/O                                   CascadeMux                     0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in2    LogicCell40_SEQ_MODE_0000      0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    380              6602  993841  RISE      17
I__440/I                                   LocalMux                       0              6602  993841  RISE       1
I__440/O                                   LocalMux                     330              6933  993841  RISE       1
I__444/I                                   InMux                          0              6933  993841  RISE       1
I__444/O                                   InMux                        260              7193  993841  RISE       1
i507_2_lut_LC_2_9_5/in3                    LogicCell40_SEQ_MODE_0000      0              7193  993841  RISE       1
i507_2_lut_LC_2_9_5/lcout                  LogicCell40_SEQ_MODE_0000    316              7510  993841  RISE      16
I__434/I                                   LocalMux                       0              7510  993841  RISE       1
I__434/O                                   LocalMux                     330              7840  993841  RISE       1
I__437/I                                   SRMux                          0              7840  993841  RISE       1
I__437/O                                   SRMux                        464              8304  993841  RISE       1
dac_buf_i12_LC_1_9_0/sr                    LogicCell40_SEQ_MODE_1000      0              8304  993841  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i12_LC_1_9_0/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_data_i6_LC_1_6_5/in3
Capture Clock    : dac_data_i6_LC_1_6_5/clk
Setup Constraint : 1000000p
Path slack       : 993925p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2299
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002025

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4556
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8100
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/lcout                   LogicCell40_SEQ_MODE_0000    316              6265  993545  RISE       4
I__384/I                                   LocalMux                       0              6265  993545  RISE       1
I__384/O                                   LocalMux                     330              6595  993545  RISE       1
I__388/I                                   InMux                          0              6595  993728  RISE       1
I__388/O                                   InMux                        260              6856  993728  RISE       1
i159_2_lut_LC_2_7_3/in3                    LogicCell40_SEQ_MODE_0000      0              6856  993728  RISE       1
i159_2_lut_LC_2_7_3/ltout                  LogicCell40_SEQ_MODE_0000    274              7130  993728  FALL       1
I__291/I                                   CascadeMux                     0              7130  993728  FALL       1
I__291/O                                   CascadeMux                     0              7130  993728  FALL       1
i1_4_lut_adj_1_LC_2_7_4/in2                LogicCell40_SEQ_MODE_0000      0              7130  993728  FALL       1
i1_4_lut_adj_1_LC_2_7_4/lcout              LogicCell40_SEQ_MODE_0000    380              7510  993728  RISE      15
I__301/I                                   LocalMux                       0              7510  993728  RISE       1
I__301/O                                   LocalMux                     330              7840  993728  RISE       1
I__314/I                                   InMux                          0              7840  993925  RISE       1
I__314/O                                   InMux                        260              8100  993925  RISE       1
dac_data_i6_LC_1_6_5/in3                   LogicCell40_SEQ_MODE_1000      0              8100  993925  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__517/I                       LocalMux                       0              1659  RISE       1
I__517/O                       LocalMux                     330              1990  RISE       1
I__526/I                       ClkMux                         0              1990  RISE       1
I__526/O                       ClkMux                       309              2299  RISE       1
dac_data_i6_LC_1_6_5/clk       LogicCell40_SEQ_MODE_1000      0              2299  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_state_i2_LC_3_7_0/ce
Capture Clock    : dac_state_i2_LC_3_7_0/clk
Setup Constraint : 1000000p
Path slack       : 993946p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002405

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4915
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8459
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/lcout                   LogicCell40_SEQ_MODE_0000    316              6265  993545  RISE       4
I__384/I                                   LocalMux                       0              6265  993545  RISE       1
I__384/O                                   LocalMux                     330              6595  993545  RISE       1
I__387/I                                   InMux                          0              6595  993545  RISE       1
I__387/O                                   InMux                        260              6856  993545  RISE       1
i1_2_lut_4_lut_LC_2_7_1/in3                LogicCell40_SEQ_MODE_0000      0              6856  993545  RISE       1
i1_2_lut_4_lut_LC_2_7_1/lcout              LogicCell40_SEQ_MODE_0000    316              7172  993791  RISE       3
I__426/I                                   Odrv4                          0              7172  993791  RISE       1
I__426/O                                   Odrv4                        352              7524  993791  RISE       1
I__428/I                                   LocalMux                       0              7524  993946  RISE       1
I__428/O                                   LocalMux                     330              7854  993946  RISE       1
I__430/I                                   CEMux                          0              7854  993946  RISE       1
I__430/O                                   CEMux                        605              8459  993946  RISE       1
dac_state_i2_LC_3_7_0/ce                   LogicCell40_SEQ_MODE_1000      0              8459  993946  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_data_i10_LC_2_7_7/in3
Capture Clock    : dac_data_i10_LC_2_7_7/clk
Setup Constraint : 1000000p
Path slack       : 993974p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002074

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4556
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8100
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/lcout                   LogicCell40_SEQ_MODE_0000    316              6265  993545  RISE       4
I__384/I                                   LocalMux                       0              6265  993545  RISE       1
I__384/O                                   LocalMux                     330              6595  993545  RISE       1
I__388/I                                   InMux                          0              6595  993728  RISE       1
I__388/O                                   InMux                        260              6856  993728  RISE       1
i159_2_lut_LC_2_7_3/in3                    LogicCell40_SEQ_MODE_0000      0              6856  993728  RISE       1
i159_2_lut_LC_2_7_3/ltout                  LogicCell40_SEQ_MODE_0000    274              7130  993728  FALL       1
I__291/I                                   CascadeMux                     0              7130  993728  FALL       1
I__291/O                                   CascadeMux                     0              7130  993728  FALL       1
i1_4_lut_adj_1_LC_2_7_4/in2                LogicCell40_SEQ_MODE_0000      0              7130  993728  FALL       1
i1_4_lut_adj_1_LC_2_7_4/lcout              LogicCell40_SEQ_MODE_0000    380              7510  993728  RISE      15
I__298/I                                   LocalMux                       0              7510  993777  RISE       1
I__298/O                                   LocalMux                     330              7840  993777  RISE       1
I__303/I                                   InMux                          0              7840  993974  RISE       1
I__303/O                                   InMux                        260              8100  993974  RISE       1
dac_data_i10_LC_2_7_7/in3                  LogicCell40_SEQ_MODE_1000      0              8100  993974  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__521/I                       LocalMux                       0              1709  RISE       1
I__521/O                       LocalMux                     330              2039  RISE       1
I__531/I                       ClkMux                         0              2039  RISE       1
I__531/O                       ClkMux                       309              2348  RISE       1
dac_data_i10_LC_2_7_7/clk      LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_data_i0_LC_1_7_5/in3
Capture Clock    : dac_data_i0_LC_1_7_5/clk
Setup Constraint : 1000000p
Path slack       : 993974p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002074

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4556
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8100
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/lcout                   LogicCell40_SEQ_MODE_0000    316              6265  993545  RISE       4
I__384/I                                   LocalMux                       0              6265  993545  RISE       1
I__384/O                                   LocalMux                     330              6595  993545  RISE       1
I__388/I                                   InMux                          0              6595  993728  RISE       1
I__388/O                                   InMux                        260              6856  993728  RISE       1
i159_2_lut_LC_2_7_3/in3                    LogicCell40_SEQ_MODE_0000      0              6856  993728  RISE       1
i159_2_lut_LC_2_7_3/ltout                  LogicCell40_SEQ_MODE_0000    274              7130  993728  FALL       1
I__291/I                                   CascadeMux                     0              7130  993728  FALL       1
I__291/O                                   CascadeMux                     0              7130  993728  FALL       1
i1_4_lut_adj_1_LC_2_7_4/in2                LogicCell40_SEQ_MODE_0000      0              7130  993728  FALL       1
i1_4_lut_adj_1_LC_2_7_4/lcout              LogicCell40_SEQ_MODE_0000    380              7510  993728  RISE      15
I__299/I                                   LocalMux                       0              7510  993777  RISE       1
I__299/O                                   LocalMux                     330              7840  993777  RISE       1
I__305/I                                   InMux                          0              7840  993974  RISE       1
I__305/O                                   InMux                        260              8100  993974  RISE       1
dac_data_i0_LC_1_7_5/in3                   LogicCell40_SEQ_MODE_1000      0              8100  993974  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i0_LC_1_7_5/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_data_i2_LC_1_7_1/in3
Capture Clock    : dac_data_i2_LC_1_7_1/clk
Setup Constraint : 1000000p
Path slack       : 993974p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002074

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4556
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8100
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/lcout                   LogicCell40_SEQ_MODE_0000    316              6265  993545  RISE       4
I__384/I                                   LocalMux                       0              6265  993545  RISE       1
I__384/O                                   LocalMux                     330              6595  993545  RISE       1
I__388/I                                   InMux                          0              6595  993728  RISE       1
I__388/O                                   InMux                        260              6856  993728  RISE       1
i159_2_lut_LC_2_7_3/in3                    LogicCell40_SEQ_MODE_0000      0              6856  993728  RISE       1
i159_2_lut_LC_2_7_3/ltout                  LogicCell40_SEQ_MODE_0000    274              7130  993728  FALL       1
I__291/I                                   CascadeMux                     0              7130  993728  FALL       1
I__291/O                                   CascadeMux                     0              7130  993728  FALL       1
i1_4_lut_adj_1_LC_2_7_4/in2                LogicCell40_SEQ_MODE_0000      0              7130  993728  FALL       1
i1_4_lut_adj_1_LC_2_7_4/lcout              LogicCell40_SEQ_MODE_0000    380              7510  993728  RISE      15
I__299/I                                   LocalMux                       0              7510  993777  RISE       1
I__299/O                                   LocalMux                     330              7840  993777  RISE       1
I__306/I                                   InMux                          0              7840  993974  RISE       1
I__306/O                                   InMux                        260              8100  993974  RISE       1
dac_data_i2_LC_1_7_1/in3                   LogicCell40_SEQ_MODE_1000      0              8100  993974  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i2_LC_1_7_1/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_data_i9_LC_1_7_3/in3
Capture Clock    : dac_data_i9_LC_1_7_3/clk
Setup Constraint : 1000000p
Path slack       : 993974p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002074

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4556
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8100
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/lcout                   LogicCell40_SEQ_MODE_0000    316              6265  993545  RISE       4
I__384/I                                   LocalMux                       0              6265  993545  RISE       1
I__384/O                                   LocalMux                     330              6595  993545  RISE       1
I__388/I                                   InMux                          0              6595  993728  RISE       1
I__388/O                                   InMux                        260              6856  993728  RISE       1
i159_2_lut_LC_2_7_3/in3                    LogicCell40_SEQ_MODE_0000      0              6856  993728  RISE       1
i159_2_lut_LC_2_7_3/ltout                  LogicCell40_SEQ_MODE_0000    274              7130  993728  FALL       1
I__291/I                                   CascadeMux                     0              7130  993728  FALL       1
I__291/O                                   CascadeMux                     0              7130  993728  FALL       1
i1_4_lut_adj_1_LC_2_7_4/in2                LogicCell40_SEQ_MODE_0000      0              7130  993728  FALL       1
i1_4_lut_adj_1_LC_2_7_4/lcout              LogicCell40_SEQ_MODE_0000    380              7510  993728  RISE      15
I__299/I                                   LocalMux                       0              7510  993777  RISE       1
I__299/O                                   LocalMux                     330              7840  993777  RISE       1
I__308/I                                   InMux                          0              7840  993974  RISE       1
I__308/O                                   InMux                        260              8100  993974  RISE       1
dac_data_i9_LC_1_7_3/in3                   LogicCell40_SEQ_MODE_1000      0              8100  993974  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i9_LC_1_7_3/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : CS_32_LC_1_5_2/in3
Capture Clock    : CS_32_LC_1_5_2/clk
Setup Constraint : 1000000p
Path slack       : 994375p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1997
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001723

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             3804
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7348
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/lcout                   LogicCell40_SEQ_MODE_0000    316              6265  993545  RISE       4
I__386/I                                   Odrv12                         0              6265  994375  RISE       1
I__386/O                                   Odrv12                       492              6757  994375  RISE       1
I__390/I                                   LocalMux                       0              6757  994375  RISE       1
I__390/O                                   LocalMux                     330              7088  994375  RISE       1
I__391/I                                   InMux                          0              7088  994375  RISE       1
I__391/O                                   InMux                        260              7348  994375  RISE       1
CS_32_LC_1_5_2/in3                         LogicCell40_SEQ_MODE_1000      0              7348  994375  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__512/I                       LocalMux                       0              1357  RISE       1
I__512/O                       LocalMux                     330              1688  RISE       1
I__516/I                       ClkMux                         0              1688  RISE       1
I__516/O                       ClkMux                       309              1997  RISE       1
CS_32_LC_1_5_2/clk             LogicCell40_SEQ_MODE_1000      0              1997  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_data_i3_LC_2_8_0/in0
Capture Clock    : dac_data_i3_LC_2_8_0/clk
Setup Constraint : 1000000p
Path slack       : 994431p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002531

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4556
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8100
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/lcout                   LogicCell40_SEQ_MODE_0000    316              6265  993545  RISE       4
I__384/I                                   LocalMux                       0              6265  993545  RISE       1
I__384/O                                   LocalMux                     330              6595  993545  RISE       1
I__388/I                                   InMux                          0              6595  993728  RISE       1
I__388/O                                   InMux                        260              6856  993728  RISE       1
i159_2_lut_LC_2_7_3/in3                    LogicCell40_SEQ_MODE_0000      0              6856  993728  RISE       1
i159_2_lut_LC_2_7_3/ltout                  LogicCell40_SEQ_MODE_0000    274              7130  993728  FALL       1
I__291/I                                   CascadeMux                     0              7130  993728  FALL       1
I__291/O                                   CascadeMux                     0              7130  993728  FALL       1
i1_4_lut_adj_1_LC_2_7_4/in2                LogicCell40_SEQ_MODE_0000      0              7130  993728  FALL       1
i1_4_lut_adj_1_LC_2_7_4/lcout              LogicCell40_SEQ_MODE_0000    380              7510  993728  RISE      15
I__300/I                                   LocalMux                       0              7510  994431  RISE       1
I__300/O                                   LocalMux                     330              7840  994431  RISE       1
I__310/I                                   InMux                          0              7840  994431  RISE       1
I__310/O                                   InMux                        260              8100  994431  RISE       1
dac_data_i3_LC_2_8_0/in0                   LogicCell40_SEQ_MODE_1000      0              8100  994431  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i3_LC_2_8_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_data_i4_LC_1_8_3/in0
Capture Clock    : dac_data_i4_LC_1_8_3/clk
Setup Constraint : 1000000p
Path slack       : 994431p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002531

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4556
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8100
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/lcout                   LogicCell40_SEQ_MODE_0000    316              6265  993545  RISE       4
I__384/I                                   LocalMux                       0              6265  993545  RISE       1
I__384/O                                   LocalMux                     330              6595  993545  RISE       1
I__388/I                                   InMux                          0              6595  993728  RISE       1
I__388/O                                   InMux                        260              6856  993728  RISE       1
i159_2_lut_LC_2_7_3/in3                    LogicCell40_SEQ_MODE_0000      0              6856  993728  RISE       1
i159_2_lut_LC_2_7_3/ltout                  LogicCell40_SEQ_MODE_0000    274              7130  993728  FALL       1
I__291/I                                   CascadeMux                     0              7130  993728  FALL       1
I__291/O                                   CascadeMux                     0              7130  993728  FALL       1
i1_4_lut_adj_1_LC_2_7_4/in2                LogicCell40_SEQ_MODE_0000      0              7130  993728  FALL       1
i1_4_lut_adj_1_LC_2_7_4/lcout              LogicCell40_SEQ_MODE_0000    380              7510  993728  RISE      15
I__302/I                                   LocalMux                       0              7510  994431  RISE       1
I__302/O                                   LocalMux                     330              7840  994431  RISE       1
I__317/I                                   InMux                          0              7840  994431  RISE       1
I__317/O                                   InMux                        260              8100  994431  RISE       1
dac_data_i4_LC_1_8_3/in0                   LogicCell40_SEQ_MODE_1000      0              8100  994431  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__536/I                       LocalMux                       0              2363  RISE       1
I__536/O                       LocalMux                     330              2693  RISE       1
I__542/I                       ClkMux                         0              2693  RISE       1
I__542/O                       ClkMux                       309              3002  RISE       1
dac_data_i4_LC_1_8_3/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_buf_i15_LC_1_9_7/ce
Capture Clock    : dac_buf_i15_LC_1_9_7/clk
Setup Constraint : 1000000p
Path slack       : 994459p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4345
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7889
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/ltout                   LogicCell40_SEQ_MODE_0000    274              6223  993841  FALL       1
I__176/I                                   CascadeMux                     0              6223  993841  FALL       1
I__176/O                                   CascadeMux                     0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in2    LogicCell40_SEQ_MODE_0000      0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    380              6602  993841  RISE      17
I__441/I                                   Odrv4                          0              6602  994459  RISE       1
I__441/O                                   Odrv4                        352              6954  994459  RISE       1
I__445/I                                   LocalMux                       0              6954  994459  RISE       1
I__445/O                                   LocalMux                     330              7285  994459  RISE       1
I__448/I                                   CEMux                          0              7285  994459  RISE       1
I__448/O                                   CEMux                        605              7889  994459  RISE       1
dac_buf_i15_LC_1_9_7/ce                    LogicCell40_SEQ_MODE_1000      0              7889  994459  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i15_LC_1_9_7/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_buf_i13_LC_1_9_6/ce
Capture Clock    : dac_buf_i13_LC_1_9_6/clk
Setup Constraint : 1000000p
Path slack       : 994459p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4345
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7889
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/ltout                   LogicCell40_SEQ_MODE_0000    274              6223  993841  FALL       1
I__176/I                                   CascadeMux                     0              6223  993841  FALL       1
I__176/O                                   CascadeMux                     0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in2    LogicCell40_SEQ_MODE_0000      0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    380              6602  993841  RISE      17
I__441/I                                   Odrv4                          0              6602  994459  RISE       1
I__441/O                                   Odrv4                        352              6954  994459  RISE       1
I__445/I                                   LocalMux                       0              6954  994459  RISE       1
I__445/O                                   LocalMux                     330              7285  994459  RISE       1
I__448/I                                   CEMux                          0              7285  994459  RISE       1
I__448/O                                   CEMux                        605              7889  994459  RISE       1
dac_buf_i13_LC_1_9_6/ce                    LogicCell40_SEQ_MODE_1000      0              7889  994459  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i13_LC_1_9_6/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_buf_i14_LC_1_9_3/ce
Capture Clock    : dac_buf_i14_LC_1_9_3/clk
Setup Constraint : 1000000p
Path slack       : 994459p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4345
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7889
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/ltout                   LogicCell40_SEQ_MODE_0000    274              6223  993841  FALL       1
I__176/I                                   CascadeMux                     0              6223  993841  FALL       1
I__176/O                                   CascadeMux                     0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in2    LogicCell40_SEQ_MODE_0000      0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    380              6602  993841  RISE      17
I__441/I                                   Odrv4                          0              6602  994459  RISE       1
I__441/O                                   Odrv4                        352              6954  994459  RISE       1
I__445/I                                   LocalMux                       0              6954  994459  RISE       1
I__445/O                                   LocalMux                     330              7285  994459  RISE       1
I__448/I                                   CEMux                          0              7285  994459  RISE       1
I__448/O                                   CEMux                        605              7889  994459  RISE       1
dac_buf_i14_LC_1_9_3/ce                    LogicCell40_SEQ_MODE_1000      0              7889  994459  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i14_LC_1_9_3/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_buf_i11_LC_1_9_2/ce
Capture Clock    : dac_buf_i11_LC_1_9_2/clk
Setup Constraint : 1000000p
Path slack       : 994459p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4345
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7889
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/ltout                   LogicCell40_SEQ_MODE_0000    274              6223  993841  FALL       1
I__176/I                                   CascadeMux                     0              6223  993841  FALL       1
I__176/O                                   CascadeMux                     0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in2    LogicCell40_SEQ_MODE_0000      0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    380              6602  993841  RISE      17
I__441/I                                   Odrv4                          0              6602  994459  RISE       1
I__441/O                                   Odrv4                        352              6954  994459  RISE       1
I__445/I                                   LocalMux                       0              6954  994459  RISE       1
I__445/O                                   LocalMux                     330              7285  994459  RISE       1
I__448/I                                   CEMux                          0              7285  994459  RISE       1
I__448/O                                   CEMux                        605              7889  994459  RISE       1
dac_buf_i11_LC_1_9_2/ce                    LogicCell40_SEQ_MODE_1000      0              7889  994459  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i11_LC_1_9_2/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_buf_i12_LC_1_9_0/ce
Capture Clock    : dac_buf_i12_LC_1_9_0/clk
Setup Constraint : 1000000p
Path slack       : 994459p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4345
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7889
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/ltout                   LogicCell40_SEQ_MODE_0000    274              6223  993841  FALL       1
I__176/I                                   CascadeMux                     0              6223  993841  FALL       1
I__176/O                                   CascadeMux                     0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in2    LogicCell40_SEQ_MODE_0000      0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    380              6602  993841  RISE      17
I__441/I                                   Odrv4                          0              6602  994459  RISE       1
I__441/O                                   Odrv4                        352              6954  994459  RISE       1
I__445/I                                   LocalMux                       0              6954  994459  RISE       1
I__445/O                                   LocalMux                     330              7285  994459  RISE       1
I__448/I                                   CEMux                          0              7285  994459  RISE       1
I__448/O                                   CEMux                        605              7889  994459  RISE       1
dac_buf_i12_LC_1_9_0/ce                    LogicCell40_SEQ_MODE_1000      0              7889  994459  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i12_LC_1_9_0/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_buf_i1_LC_2_10_7/sr
Capture Clock    : dac_buf_i1_LC_2_10_7/clk
Setup Constraint : 1000000p
Path slack       : 994494p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -204
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002798

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4760
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8304
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/ltout                   LogicCell40_SEQ_MODE_0000    274              6223  993841  FALL       1
I__176/I                                   CascadeMux                     0              6223  993841  FALL       1
I__176/O                                   CascadeMux                     0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in2    LogicCell40_SEQ_MODE_0000      0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    380              6602  993841  RISE      17
I__440/I                                   LocalMux                       0              6602  993841  RISE       1
I__440/O                                   LocalMux                     330              6933  993841  RISE       1
I__444/I                                   InMux                          0              6933  993841  RISE       1
I__444/O                                   InMux                        260              7193  993841  RISE       1
i507_2_lut_LC_2_9_5/in3                    LogicCell40_SEQ_MODE_0000      0              7193  993841  RISE       1
i507_2_lut_LC_2_9_5/lcout                  LogicCell40_SEQ_MODE_0000    316              7510  993841  RISE      16
I__435/I                                   LocalMux                       0              7510  994494  RISE       1
I__435/O                                   LocalMux                     330              7840  994494  RISE       1
I__438/I                                   SRMux                          0              7840  994494  RISE       1
I__438/O                                   SRMux                        464              8304  994494  RISE       1
dac_buf_i1_LC_2_10_7/sr                    LogicCell40_SEQ_MODE_1000      0              8304  994494  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__539/I                       LocalMux                       0              2363  RISE       1
I__539/O                       LocalMux                     330              2693  RISE       1
I__545/I                       ClkMux                         0              2693  RISE       1
I__545/O                       ClkMux                       309              3002  RISE       1
dac_buf_i1_LC_2_10_7/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_buf_i2_LC_2_10_3/sr
Capture Clock    : dac_buf_i2_LC_2_10_3/clk
Setup Constraint : 1000000p
Path slack       : 994494p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -204
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002798

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4760
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8304
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/ltout                   LogicCell40_SEQ_MODE_0000    274              6223  993841  FALL       1
I__176/I                                   CascadeMux                     0              6223  993841  FALL       1
I__176/O                                   CascadeMux                     0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in2    LogicCell40_SEQ_MODE_0000      0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    380              6602  993841  RISE      17
I__440/I                                   LocalMux                       0              6602  993841  RISE       1
I__440/O                                   LocalMux                     330              6933  993841  RISE       1
I__444/I                                   InMux                          0              6933  993841  RISE       1
I__444/O                                   InMux                        260              7193  993841  RISE       1
i507_2_lut_LC_2_9_5/in3                    LogicCell40_SEQ_MODE_0000      0              7193  993841  RISE       1
i507_2_lut_LC_2_9_5/lcout                  LogicCell40_SEQ_MODE_0000    316              7510  993841  RISE      16
I__435/I                                   LocalMux                       0              7510  994494  RISE       1
I__435/O                                   LocalMux                     330              7840  994494  RISE       1
I__438/I                                   SRMux                          0              7840  994494  RISE       1
I__438/O                                   SRMux                        464              8304  994494  RISE       1
dac_buf_i2_LC_2_10_3/sr                    LogicCell40_SEQ_MODE_1000      0              8304  994494  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__539/I                       LocalMux                       0              2363  RISE       1
I__539/O                       LocalMux                     330              2693  RISE       1
I__545/I                       ClkMux                         0              2693  RISE       1
I__545/O                       ClkMux                       309              3002  RISE       1
dac_buf_i2_LC_2_10_3/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_buf_i3_LC_2_10_0/sr
Capture Clock    : dac_buf_i3_LC_2_10_0/clk
Setup Constraint : 1000000p
Path slack       : 994494p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -204
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002798

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4760
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8304
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/ltout                   LogicCell40_SEQ_MODE_0000    274              6223  993841  FALL       1
I__176/I                                   CascadeMux                     0              6223  993841  FALL       1
I__176/O                                   CascadeMux                     0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in2    LogicCell40_SEQ_MODE_0000      0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    380              6602  993841  RISE      17
I__440/I                                   LocalMux                       0              6602  993841  RISE       1
I__440/O                                   LocalMux                     330              6933  993841  RISE       1
I__444/I                                   InMux                          0              6933  993841  RISE       1
I__444/O                                   InMux                        260              7193  993841  RISE       1
i507_2_lut_LC_2_9_5/in3                    LogicCell40_SEQ_MODE_0000      0              7193  993841  RISE       1
i507_2_lut_LC_2_9_5/lcout                  LogicCell40_SEQ_MODE_0000    316              7510  993841  RISE      16
I__435/I                                   LocalMux                       0              7510  994494  RISE       1
I__435/O                                   LocalMux                     330              7840  994494  RISE       1
I__438/I                                   SRMux                          0              7840  994494  RISE       1
I__438/O                                   SRMux                        464              8304  994494  RISE       1
dac_buf_i3_LC_2_10_0/sr                    LogicCell40_SEQ_MODE_1000      0              8304  994494  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__539/I                       LocalMux                       0              2363  RISE       1
I__539/O                       LocalMux                     330              2693  RISE       1
I__545/I                       ClkMux                         0              2693  RISE       1
I__545/O                       ClkMux                       309              3002  RISE       1
dac_buf_i3_LC_2_10_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_buf_i5_LC_1_10_7/sr
Capture Clock    : dac_buf_i5_LC_1_10_7/clk
Setup Constraint : 1000000p
Path slack       : 994494p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -204
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002798

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4760
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8304
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/ltout                   LogicCell40_SEQ_MODE_0000    274              6223  993841  FALL       1
I__176/I                                   CascadeMux                     0              6223  993841  FALL       1
I__176/O                                   CascadeMux                     0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in2    LogicCell40_SEQ_MODE_0000      0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    380              6602  993841  RISE      17
I__440/I                                   LocalMux                       0              6602  993841  RISE       1
I__440/O                                   LocalMux                     330              6933  993841  RISE       1
I__444/I                                   InMux                          0              6933  993841  RISE       1
I__444/O                                   InMux                        260              7193  993841  RISE       1
i507_2_lut_LC_2_9_5/in3                    LogicCell40_SEQ_MODE_0000      0              7193  993841  RISE       1
i507_2_lut_LC_2_9_5/lcout                  LogicCell40_SEQ_MODE_0000    316              7510  993841  RISE      16
I__436/I                                   LocalMux                       0              7510  994494  RISE       1
I__436/O                                   LocalMux                     330              7840  994494  RISE       1
I__439/I                                   SRMux                          0              7840  994494  RISE       1
I__439/O                                   SRMux                        464              8304  994494  RISE       1
dac_buf_i5_LC_1_10_7/sr                    LogicCell40_SEQ_MODE_1000      0              8304  994494  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i5_LC_1_10_7/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_buf_i0_LC_1_10_6/sr
Capture Clock    : dac_buf_i0_LC_1_10_6/clk
Setup Constraint : 1000000p
Path slack       : 994494p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -204
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002798

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4760
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8304
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/ltout                   LogicCell40_SEQ_MODE_0000    274              6223  993841  FALL       1
I__176/I                                   CascadeMux                     0              6223  993841  FALL       1
I__176/O                                   CascadeMux                     0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in2    LogicCell40_SEQ_MODE_0000      0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    380              6602  993841  RISE      17
I__440/I                                   LocalMux                       0              6602  993841  RISE       1
I__440/O                                   LocalMux                     330              6933  993841  RISE       1
I__444/I                                   InMux                          0              6933  993841  RISE       1
I__444/O                                   InMux                        260              7193  993841  RISE       1
i507_2_lut_LC_2_9_5/in3                    LogicCell40_SEQ_MODE_0000      0              7193  993841  RISE       1
i507_2_lut_LC_2_9_5/lcout                  LogicCell40_SEQ_MODE_0000    316              7510  993841  RISE      16
I__436/I                                   LocalMux                       0              7510  994494  RISE       1
I__436/O                                   LocalMux                     330              7840  994494  RISE       1
I__439/I                                   SRMux                          0              7840  994494  RISE       1
I__439/O                                   SRMux                        464              8304  994494  RISE       1
dac_buf_i0_LC_1_10_6/sr                    LogicCell40_SEQ_MODE_1000      0              8304  994494  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i0_LC_1_10_6/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_buf_i6_LC_1_10_5/sr
Capture Clock    : dac_buf_i6_LC_1_10_5/clk
Setup Constraint : 1000000p
Path slack       : 994494p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -204
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002798

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4760
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8304
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/ltout                   LogicCell40_SEQ_MODE_0000    274              6223  993841  FALL       1
I__176/I                                   CascadeMux                     0              6223  993841  FALL       1
I__176/O                                   CascadeMux                     0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in2    LogicCell40_SEQ_MODE_0000      0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    380              6602  993841  RISE      17
I__440/I                                   LocalMux                       0              6602  993841  RISE       1
I__440/O                                   LocalMux                     330              6933  993841  RISE       1
I__444/I                                   InMux                          0              6933  993841  RISE       1
I__444/O                                   InMux                        260              7193  993841  RISE       1
i507_2_lut_LC_2_9_5/in3                    LogicCell40_SEQ_MODE_0000      0              7193  993841  RISE       1
i507_2_lut_LC_2_9_5/lcout                  LogicCell40_SEQ_MODE_0000    316              7510  993841  RISE      16
I__436/I                                   LocalMux                       0              7510  994494  RISE       1
I__436/O                                   LocalMux                     330              7840  994494  RISE       1
I__439/I                                   SRMux                          0              7840  994494  RISE       1
I__439/O                                   SRMux                        464              8304  994494  RISE       1
dac_buf_i6_LC_1_10_5/sr                    LogicCell40_SEQ_MODE_1000      0              8304  994494  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i6_LC_1_10_5/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_buf_i7_LC_1_10_4/sr
Capture Clock    : dac_buf_i7_LC_1_10_4/clk
Setup Constraint : 1000000p
Path slack       : 994494p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -204
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002798

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4760
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8304
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/ltout                   LogicCell40_SEQ_MODE_0000    274              6223  993841  FALL       1
I__176/I                                   CascadeMux                     0              6223  993841  FALL       1
I__176/O                                   CascadeMux                     0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in2    LogicCell40_SEQ_MODE_0000      0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    380              6602  993841  RISE      17
I__440/I                                   LocalMux                       0              6602  993841  RISE       1
I__440/O                                   LocalMux                     330              6933  993841  RISE       1
I__444/I                                   InMux                          0              6933  993841  RISE       1
I__444/O                                   InMux                        260              7193  993841  RISE       1
i507_2_lut_LC_2_9_5/in3                    LogicCell40_SEQ_MODE_0000      0              7193  993841  RISE       1
i507_2_lut_LC_2_9_5/lcout                  LogicCell40_SEQ_MODE_0000    316              7510  993841  RISE      16
I__436/I                                   LocalMux                       0              7510  994494  RISE       1
I__436/O                                   LocalMux                     330              7840  994494  RISE       1
I__439/I                                   SRMux                          0              7840  994494  RISE       1
I__439/O                                   SRMux                        464              8304  994494  RISE       1
dac_buf_i7_LC_1_10_4/sr                    LogicCell40_SEQ_MODE_1000      0              8304  994494  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i7_LC_1_10_4/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_buf_i10_LC_1_10_3/sr
Capture Clock    : dac_buf_i10_LC_1_10_3/clk
Setup Constraint : 1000000p
Path slack       : 994494p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -204
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002798

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4760
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8304
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/ltout                   LogicCell40_SEQ_MODE_0000    274              6223  993841  FALL       1
I__176/I                                   CascadeMux                     0              6223  993841  FALL       1
I__176/O                                   CascadeMux                     0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in2    LogicCell40_SEQ_MODE_0000      0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    380              6602  993841  RISE      17
I__440/I                                   LocalMux                       0              6602  993841  RISE       1
I__440/O                                   LocalMux                     330              6933  993841  RISE       1
I__444/I                                   InMux                          0              6933  993841  RISE       1
I__444/O                                   InMux                        260              7193  993841  RISE       1
i507_2_lut_LC_2_9_5/in3                    LogicCell40_SEQ_MODE_0000      0              7193  993841  RISE       1
i507_2_lut_LC_2_9_5/lcout                  LogicCell40_SEQ_MODE_0000    316              7510  993841  RISE      16
I__436/I                                   LocalMux                       0              7510  994494  RISE       1
I__436/O                                   LocalMux                     330              7840  994494  RISE       1
I__439/I                                   SRMux                          0              7840  994494  RISE       1
I__439/O                                   SRMux                        464              8304  994494  RISE       1
dac_buf_i10_LC_1_10_3/sr                   LogicCell40_SEQ_MODE_1000      0              8304  994494  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i10_LC_1_10_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_buf_i8_LC_1_10_2/sr
Capture Clock    : dac_buf_i8_LC_1_10_2/clk
Setup Constraint : 1000000p
Path slack       : 994494p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -204
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002798

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4760
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8304
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/ltout                   LogicCell40_SEQ_MODE_0000    274              6223  993841  FALL       1
I__176/I                                   CascadeMux                     0              6223  993841  FALL       1
I__176/O                                   CascadeMux                     0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in2    LogicCell40_SEQ_MODE_0000      0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    380              6602  993841  RISE      17
I__440/I                                   LocalMux                       0              6602  993841  RISE       1
I__440/O                                   LocalMux                     330              6933  993841  RISE       1
I__444/I                                   InMux                          0              6933  993841  RISE       1
I__444/O                                   InMux                        260              7193  993841  RISE       1
i507_2_lut_LC_2_9_5/in3                    LogicCell40_SEQ_MODE_0000      0              7193  993841  RISE       1
i507_2_lut_LC_2_9_5/lcout                  LogicCell40_SEQ_MODE_0000    316              7510  993841  RISE      16
I__436/I                                   LocalMux                       0              7510  994494  RISE       1
I__436/O                                   LocalMux                     330              7840  994494  RISE       1
I__439/I                                   SRMux                          0              7840  994494  RISE       1
I__439/O                                   SRMux                        464              8304  994494  RISE       1
dac_buf_i8_LC_1_10_2/sr                    LogicCell40_SEQ_MODE_1000      0              8304  994494  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i8_LC_1_10_2/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_buf_i4_LC_1_10_1/sr
Capture Clock    : dac_buf_i4_LC_1_10_1/clk
Setup Constraint : 1000000p
Path slack       : 994494p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -204
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002798

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4760
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8304
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/ltout                   LogicCell40_SEQ_MODE_0000    274              6223  993841  FALL       1
I__176/I                                   CascadeMux                     0              6223  993841  FALL       1
I__176/O                                   CascadeMux                     0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in2    LogicCell40_SEQ_MODE_0000      0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    380              6602  993841  RISE      17
I__440/I                                   LocalMux                       0              6602  993841  RISE       1
I__440/O                                   LocalMux                     330              6933  993841  RISE       1
I__444/I                                   InMux                          0              6933  993841  RISE       1
I__444/O                                   InMux                        260              7193  993841  RISE       1
i507_2_lut_LC_2_9_5/in3                    LogicCell40_SEQ_MODE_0000      0              7193  993841  RISE       1
i507_2_lut_LC_2_9_5/lcout                  LogicCell40_SEQ_MODE_0000    316              7510  993841  RISE      16
I__436/I                                   LocalMux                       0              7510  994494  RISE       1
I__436/O                                   LocalMux                     330              7840  994494  RISE       1
I__439/I                                   SRMux                          0              7840  994494  RISE       1
I__439/O                                   SRMux                        464              8304  994494  RISE       1
dac_buf_i4_LC_1_10_1/sr                    LogicCell40_SEQ_MODE_1000      0              8304  994494  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i4_LC_1_10_1/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_buf_i9_LC_1_10_0/sr
Capture Clock    : dac_buf_i9_LC_1_10_0/clk
Setup Constraint : 1000000p
Path slack       : 994494p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -204
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002798

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4760
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8304
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/ltout                   LogicCell40_SEQ_MODE_0000    274              6223  993841  FALL       1
I__176/I                                   CascadeMux                     0              6223  993841  FALL       1
I__176/O                                   CascadeMux                     0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in2    LogicCell40_SEQ_MODE_0000      0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    380              6602  993841  RISE      17
I__440/I                                   LocalMux                       0              6602  993841  RISE       1
I__440/O                                   LocalMux                     330              6933  993841  RISE       1
I__444/I                                   InMux                          0              6933  993841  RISE       1
I__444/O                                   InMux                        260              7193  993841  RISE       1
i507_2_lut_LC_2_9_5/in3                    LogicCell40_SEQ_MODE_0000      0              7193  993841  RISE       1
i507_2_lut_LC_2_9_5/lcout                  LogicCell40_SEQ_MODE_0000    316              7510  993841  RISE      16
I__436/I                                   LocalMux                       0              7510  994494  RISE       1
I__436/O                                   LocalMux                     330              7840  994494  RISE       1
I__439/I                                   SRMux                          0              7840  994494  RISE       1
I__439/O                                   SRMux                        464              8304  994494  RISE       1
dac_buf_i9_LC_1_10_0/sr                    LogicCell40_SEQ_MODE_1000      0              8304  994494  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i9_LC_1_10_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_data_i12_LC_2_7_5/in2
Capture Clock    : dac_data_i12_LC_2_7_5/clk
Setup Constraint : 1000000p
Path slack       : 994537p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -373
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001976

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             3895
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7439
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/lcout                   LogicCell40_SEQ_MODE_0000    316              6265  993545  RISE       4
I__384/I                                   LocalMux                       0              6265  993545  RISE       1
I__384/O                                   LocalMux                     330              6595  993545  RISE       1
I__388/I                                   InMux                          0              6595  993728  RISE       1
I__388/O                                   InMux                        260              6856  993728  RISE       1
i159_2_lut_LC_2_7_3/in3                    LogicCell40_SEQ_MODE_0000      0              6856  993728  RISE       1
i159_2_lut_LC_2_7_3/ltout                  LogicCell40_SEQ_MODE_0000    274              7130  993728  FALL       1
I__291/I                                   CascadeMux                     0              7130  993728  FALL       1
I__291/O                                   CascadeMux                     0              7130  993728  FALL       1
i1_4_lut_adj_1_LC_2_7_4/in2                LogicCell40_SEQ_MODE_0000      0              7130  993728  FALL       1
i1_4_lut_adj_1_LC_2_7_4/ltout              LogicCell40_SEQ_MODE_0000    309              7439  994537  RISE       1
I__290/I                                   CascadeMux                     0              7439  994537  RISE       1
I__290/O                                   CascadeMux                     0              7439  994537  RISE       1
dac_data_i12_LC_2_7_5/in2                  LogicCell40_SEQ_MODE_1000      0              7439  994537  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__521/I                       LocalMux                       0              1709  RISE       1
I__521/O                       LocalMux                     330              2039  RISE       1
I__531/I                       ClkMux                         0              2039  RISE       1
I__531/O                       ClkMux                       309              2348  RISE       1
dac_data_i12_LC_2_7_5/clk      LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_state_i0_LC_2_6_5/in3
Capture Clock    : dac_state_i0_LC_2_6_5/clk
Setup Constraint : 1000000p
Path slack       : 994564p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2602
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002327

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4219
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7763
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/lcout                   LogicCell40_SEQ_MODE_0000    316              6265  993545  RISE       4
I__384/I                                   LocalMux                       0              6265  993545  RISE       1
I__384/O                                   LocalMux                     330              6595  993545  RISE       1
I__387/I                                   InMux                          0              6595  993545  RISE       1
I__387/O                                   InMux                        260              6856  993545  RISE       1
i1_2_lut_4_lut_LC_2_7_1/in3                LogicCell40_SEQ_MODE_0000      0              6856  993545  RISE       1
i1_2_lut_4_lut_LC_2_7_1/lcout              LogicCell40_SEQ_MODE_0000    316              7172  993791  RISE       3
I__425/I                                   LocalMux                       0              7172  994565  RISE       1
I__425/O                                   LocalMux                     330              7502  994565  RISE       1
I__427/I                                   InMux                          0              7502  994565  RISE       1
I__427/O                                   InMux                        260              7763  994565  RISE       1
dac_state_i0_LC_2_6_5/in3                  LogicCell40_SEQ_MODE_1000      0              7763  994565  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__518/I                       Span4Mux_h                     0              1659  RISE       1
I__518/O                       Span4Mux_h                   302              1962  RISE       1
I__527/I                       LocalMux                       0              1962  RISE       1
I__527/O                       LocalMux                     330              2292  RISE       1
I__535/I                       ClkMux                         0              2292  RISE       1
I__535/O                       ClkMux                       309              2602  RISE       1
dac_state_i0_LC_2_6_5/clk      LogicCell40_SEQ_MODE_1000      0              2602  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_data_i13_LC_2_8_3/in3
Capture Clock    : dac_data_i13_LC_2_8_3/clk
Setup Constraint : 1000000p
Path slack       : 994628p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002728

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4556
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8100
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/lcout                   LogicCell40_SEQ_MODE_0000    316              6265  993545  RISE       4
I__384/I                                   LocalMux                       0              6265  993545  RISE       1
I__384/O                                   LocalMux                     330              6595  993545  RISE       1
I__388/I                                   InMux                          0              6595  993728  RISE       1
I__388/O                                   InMux                        260              6856  993728  RISE       1
i159_2_lut_LC_2_7_3/in3                    LogicCell40_SEQ_MODE_0000      0              6856  993728  RISE       1
i159_2_lut_LC_2_7_3/ltout                  LogicCell40_SEQ_MODE_0000    274              7130  993728  FALL       1
I__291/I                                   CascadeMux                     0              7130  993728  FALL       1
I__291/O                                   CascadeMux                     0              7130  993728  FALL       1
i1_4_lut_adj_1_LC_2_7_4/in2                LogicCell40_SEQ_MODE_0000      0              7130  993728  FALL       1
i1_4_lut_adj_1_LC_2_7_4/lcout              LogicCell40_SEQ_MODE_0000    380              7510  993728  RISE      15
I__300/I                                   LocalMux                       0              7510  994431  RISE       1
I__300/O                                   LocalMux                     330              7840  994431  RISE       1
I__309/I                                   InMux                          0              7840  994628  RISE       1
I__309/O                                   InMux                        260              8100  994628  RISE       1
dac_data_i13_LC_2_8_3/in3                  LogicCell40_SEQ_MODE_1000      0              8100  994628  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_data_i5_LC_2_8_7/in3
Capture Clock    : dac_data_i5_LC_2_8_7/clk
Setup Constraint : 1000000p
Path slack       : 994628p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002728

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4556
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8100
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/lcout                   LogicCell40_SEQ_MODE_0000    316              6265  993545  RISE       4
I__384/I                                   LocalMux                       0              6265  993545  RISE       1
I__384/O                                   LocalMux                     330              6595  993545  RISE       1
I__388/I                                   InMux                          0              6595  993728  RISE       1
I__388/O                                   InMux                        260              6856  993728  RISE       1
i159_2_lut_LC_2_7_3/in3                    LogicCell40_SEQ_MODE_0000      0              6856  993728  RISE       1
i159_2_lut_LC_2_7_3/ltout                  LogicCell40_SEQ_MODE_0000    274              7130  993728  FALL       1
I__291/I                                   CascadeMux                     0              7130  993728  FALL       1
I__291/O                                   CascadeMux                     0              7130  993728  FALL       1
i1_4_lut_adj_1_LC_2_7_4/in2                LogicCell40_SEQ_MODE_0000      0              7130  993728  FALL       1
i1_4_lut_adj_1_LC_2_7_4/lcout              LogicCell40_SEQ_MODE_0000    380              7510  993728  RISE      15
I__300/I                                   LocalMux                       0              7510  994431  RISE       1
I__300/O                                   LocalMux                     330              7840  994431  RISE       1
I__311/I                                   InMux                          0              7840  994628  RISE       1
I__311/O                                   InMux                        260              8100  994628  RISE       1
dac_data_i5_LC_2_8_7/in3                   LogicCell40_SEQ_MODE_1000      0              8100  994628  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i5_LC_2_8_7/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_data_i15_LC_1_8_0/in3
Capture Clock    : dac_data_i15_LC_1_8_0/clk
Setup Constraint : 1000000p
Path slack       : 994628p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002728

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4556
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8100
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/lcout                   LogicCell40_SEQ_MODE_0000    316              6265  993545  RISE       4
I__384/I                                   LocalMux                       0              6265  993545  RISE       1
I__384/O                                   LocalMux                     330              6595  993545  RISE       1
I__388/I                                   InMux                          0              6595  993728  RISE       1
I__388/O                                   InMux                        260              6856  993728  RISE       1
i159_2_lut_LC_2_7_3/in3                    LogicCell40_SEQ_MODE_0000      0              6856  993728  RISE       1
i159_2_lut_LC_2_7_3/ltout                  LogicCell40_SEQ_MODE_0000    274              7130  993728  FALL       1
I__291/I                                   CascadeMux                     0              7130  993728  FALL       1
I__291/O                                   CascadeMux                     0              7130  993728  FALL       1
i1_4_lut_adj_1_LC_2_7_4/in2                LogicCell40_SEQ_MODE_0000      0              7130  993728  FALL       1
i1_4_lut_adj_1_LC_2_7_4/lcout              LogicCell40_SEQ_MODE_0000    380              7510  993728  RISE      15
I__302/I                                   LocalMux                       0              7510  994431  RISE       1
I__302/O                                   LocalMux                     330              7840  994431  RISE       1
I__315/I                                   InMux                          0              7840  994628  RISE       1
I__315/O                                   InMux                        260              8100  994628  RISE       1
dac_data_i15_LC_1_8_0/in3                  LogicCell40_SEQ_MODE_1000      0              8100  994628  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__536/I                       LocalMux                       0              2363  RISE       1
I__536/O                       LocalMux                     330              2693  RISE       1
I__542/I                       ClkMux                         0              2693  RISE       1
I__542/O                       ClkMux                       309              3002  RISE       1
dac_data_i15_LC_1_8_0/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_data_i1_LC_1_8_2/in3
Capture Clock    : dac_data_i1_LC_1_8_2/clk
Setup Constraint : 1000000p
Path slack       : 994628p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002728

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4556
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8100
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/lcout                   LogicCell40_SEQ_MODE_0000    316              6265  993545  RISE       4
I__384/I                                   LocalMux                       0              6265  993545  RISE       1
I__384/O                                   LocalMux                     330              6595  993545  RISE       1
I__388/I                                   InMux                          0              6595  993728  RISE       1
I__388/O                                   InMux                        260              6856  993728  RISE       1
i159_2_lut_LC_2_7_3/in3                    LogicCell40_SEQ_MODE_0000      0              6856  993728  RISE       1
i159_2_lut_LC_2_7_3/ltout                  LogicCell40_SEQ_MODE_0000    274              7130  993728  FALL       1
I__291/I                                   CascadeMux                     0              7130  993728  FALL       1
I__291/O                                   CascadeMux                     0              7130  993728  FALL       1
i1_4_lut_adj_1_LC_2_7_4/in2                LogicCell40_SEQ_MODE_0000      0              7130  993728  FALL       1
i1_4_lut_adj_1_LC_2_7_4/lcout              LogicCell40_SEQ_MODE_0000    380              7510  993728  RISE      15
I__302/I                                   LocalMux                       0              7510  994431  RISE       1
I__302/O                                   LocalMux                     330              7840  994431  RISE       1
I__316/I                                   InMux                          0              7840  994628  RISE       1
I__316/O                                   InMux                        260              8100  994628  RISE       1
dac_data_i1_LC_1_8_2/in3                   LogicCell40_SEQ_MODE_1000      0              8100  994628  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__536/I                       LocalMux                       0              2363  RISE       1
I__536/O                       LocalMux                     330              2693  RISE       1
I__542/I                       ClkMux                         0              2693  RISE       1
I__542/O                       ClkMux                       309              3002  RISE       1
dac_data_i1_LC_1_8_2/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_buf_i1_LC_2_10_7/ce
Capture Clock    : dac_buf_i1_LC_2_10_7/clk
Setup Constraint : 1000000p
Path slack       : 994810p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1003002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4648
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8192
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/ltout                   LogicCell40_SEQ_MODE_0000    274              6223  993841  FALL       1
I__176/I                                   CascadeMux                     0              6223  993841  FALL       1
I__176/O                                   CascadeMux                     0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in2    LogicCell40_SEQ_MODE_0000      0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    380              6602  993841  RISE      17
I__443/I                                   Odrv4                          0              6602  994811  RISE       1
I__443/O                                   Odrv4                        352              6954  994811  RISE       1
I__447/I                                   Span4Mux_h                     0              6954  994811  RISE       1
I__447/O                                   Span4Mux_h                   302              7256  994811  RISE       1
I__450/I                                   LocalMux                       0              7256  994811  RISE       1
I__450/O                                   LocalMux                     330              7587  994811  RISE       1
I__451/I                                   CEMux                          0              7587  994811  RISE       1
I__451/O                                   CEMux                        605              8192  994811  RISE       1
dac_buf_i1_LC_2_10_7/ce                    LogicCell40_SEQ_MODE_1000      0              8192  994811  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__539/I                       LocalMux                       0              2363  RISE       1
I__539/O                       LocalMux                     330              2693  RISE       1
I__545/I                       ClkMux                         0              2693  RISE       1
I__545/O                       ClkMux                       309              3002  RISE       1
dac_buf_i1_LC_2_10_7/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_buf_i2_LC_2_10_3/ce
Capture Clock    : dac_buf_i2_LC_2_10_3/clk
Setup Constraint : 1000000p
Path slack       : 994810p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1003002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4648
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8192
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/ltout                   LogicCell40_SEQ_MODE_0000    274              6223  993841  FALL       1
I__176/I                                   CascadeMux                     0              6223  993841  FALL       1
I__176/O                                   CascadeMux                     0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in2    LogicCell40_SEQ_MODE_0000      0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    380              6602  993841  RISE      17
I__443/I                                   Odrv4                          0              6602  994811  RISE       1
I__443/O                                   Odrv4                        352              6954  994811  RISE       1
I__447/I                                   Span4Mux_h                     0              6954  994811  RISE       1
I__447/O                                   Span4Mux_h                   302              7256  994811  RISE       1
I__450/I                                   LocalMux                       0              7256  994811  RISE       1
I__450/O                                   LocalMux                     330              7587  994811  RISE       1
I__451/I                                   CEMux                          0              7587  994811  RISE       1
I__451/O                                   CEMux                        605              8192  994811  RISE       1
dac_buf_i2_LC_2_10_3/ce                    LogicCell40_SEQ_MODE_1000      0              8192  994811  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__539/I                       LocalMux                       0              2363  RISE       1
I__539/O                       LocalMux                     330              2693  RISE       1
I__545/I                       ClkMux                         0              2693  RISE       1
I__545/O                       ClkMux                       309              3002  RISE       1
dac_buf_i2_LC_2_10_3/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_buf_i3_LC_2_10_0/ce
Capture Clock    : dac_buf_i3_LC_2_10_0/clk
Setup Constraint : 1000000p
Path slack       : 994810p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1003002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4648
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8192
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/ltout                   LogicCell40_SEQ_MODE_0000    274              6223  993841  FALL       1
I__176/I                                   CascadeMux                     0              6223  993841  FALL       1
I__176/O                                   CascadeMux                     0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in2    LogicCell40_SEQ_MODE_0000      0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    380              6602  993841  RISE      17
I__443/I                                   Odrv4                          0              6602  994811  RISE       1
I__443/O                                   Odrv4                        352              6954  994811  RISE       1
I__447/I                                   Span4Mux_h                     0              6954  994811  RISE       1
I__447/O                                   Span4Mux_h                   302              7256  994811  RISE       1
I__450/I                                   LocalMux                       0              7256  994811  RISE       1
I__450/O                                   LocalMux                     330              7587  994811  RISE       1
I__451/I                                   CEMux                          0              7587  994811  RISE       1
I__451/O                                   CEMux                        605              8192  994811  RISE       1
dac_buf_i3_LC_2_10_0/ce                    LogicCell40_SEQ_MODE_1000      0              8192  994811  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__539/I                       LocalMux                       0              2363  RISE       1
I__539/O                       LocalMux                     330              2693  RISE       1
I__545/I                       ClkMux                         0              2693  RISE       1
I__545/O                       ClkMux                       309              3002  RISE       1
dac_buf_i3_LC_2_10_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_buf_i5_LC_1_10_7/ce
Capture Clock    : dac_buf_i5_LC_1_10_7/clk
Setup Constraint : 1000000p
Path slack       : 994972p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1003002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4486
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8030
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/ltout                   LogicCell40_SEQ_MODE_0000    274              6223  993841  FALL       1
I__176/I                                   CascadeMux                     0              6223  993841  FALL       1
I__176/O                                   CascadeMux                     0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in2    LogicCell40_SEQ_MODE_0000      0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    380              6602  993841  RISE      17
I__442/I                                   Odrv12                         0              6602  994973  RISE       1
I__442/O                                   Odrv12                       492              7095  994973  RISE       1
I__446/I                                   LocalMux                       0              7095  994973  RISE       1
I__446/O                                   LocalMux                     330              7425  994973  RISE       1
I__449/I                                   CEMux                          0              7425  994973  RISE       1
I__449/O                                   CEMux                        605              8030  994973  RISE       1
dac_buf_i5_LC_1_10_7/ce                    LogicCell40_SEQ_MODE_1000      0              8030  994973  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i5_LC_1_10_7/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_buf_i0_LC_1_10_6/ce
Capture Clock    : dac_buf_i0_LC_1_10_6/clk
Setup Constraint : 1000000p
Path slack       : 994972p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1003002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4486
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8030
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/ltout                   LogicCell40_SEQ_MODE_0000    274              6223  993841  FALL       1
I__176/I                                   CascadeMux                     0              6223  993841  FALL       1
I__176/O                                   CascadeMux                     0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in2    LogicCell40_SEQ_MODE_0000      0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    380              6602  993841  RISE      17
I__442/I                                   Odrv12                         0              6602  994973  RISE       1
I__442/O                                   Odrv12                       492              7095  994973  RISE       1
I__446/I                                   LocalMux                       0              7095  994973  RISE       1
I__446/O                                   LocalMux                     330              7425  994973  RISE       1
I__449/I                                   CEMux                          0              7425  994973  RISE       1
I__449/O                                   CEMux                        605              8030  994973  RISE       1
dac_buf_i0_LC_1_10_6/ce                    LogicCell40_SEQ_MODE_1000      0              8030  994973  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i0_LC_1_10_6/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_buf_i6_LC_1_10_5/ce
Capture Clock    : dac_buf_i6_LC_1_10_5/clk
Setup Constraint : 1000000p
Path slack       : 994972p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1003002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4486
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8030
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/ltout                   LogicCell40_SEQ_MODE_0000    274              6223  993841  FALL       1
I__176/I                                   CascadeMux                     0              6223  993841  FALL       1
I__176/O                                   CascadeMux                     0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in2    LogicCell40_SEQ_MODE_0000      0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    380              6602  993841  RISE      17
I__442/I                                   Odrv12                         0              6602  994973  RISE       1
I__442/O                                   Odrv12                       492              7095  994973  RISE       1
I__446/I                                   LocalMux                       0              7095  994973  RISE       1
I__446/O                                   LocalMux                     330              7425  994973  RISE       1
I__449/I                                   CEMux                          0              7425  994973  RISE       1
I__449/O                                   CEMux                        605              8030  994973  RISE       1
dac_buf_i6_LC_1_10_5/ce                    LogicCell40_SEQ_MODE_1000      0              8030  994973  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i6_LC_1_10_5/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_buf_i7_LC_1_10_4/ce
Capture Clock    : dac_buf_i7_LC_1_10_4/clk
Setup Constraint : 1000000p
Path slack       : 994972p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1003002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4486
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8030
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/ltout                   LogicCell40_SEQ_MODE_0000    274              6223  993841  FALL       1
I__176/I                                   CascadeMux                     0              6223  993841  FALL       1
I__176/O                                   CascadeMux                     0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in2    LogicCell40_SEQ_MODE_0000      0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    380              6602  993841  RISE      17
I__442/I                                   Odrv12                         0              6602  994973  RISE       1
I__442/O                                   Odrv12                       492              7095  994973  RISE       1
I__446/I                                   LocalMux                       0              7095  994973  RISE       1
I__446/O                                   LocalMux                     330              7425  994973  RISE       1
I__449/I                                   CEMux                          0              7425  994973  RISE       1
I__449/O                                   CEMux                        605              8030  994973  RISE       1
dac_buf_i7_LC_1_10_4/ce                    LogicCell40_SEQ_MODE_1000      0              8030  994973  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i7_LC_1_10_4/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_buf_i10_LC_1_10_3/ce
Capture Clock    : dac_buf_i10_LC_1_10_3/clk
Setup Constraint : 1000000p
Path slack       : 994972p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1003002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4486
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8030
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/ltout                   LogicCell40_SEQ_MODE_0000    274              6223  993841  FALL       1
I__176/I                                   CascadeMux                     0              6223  993841  FALL       1
I__176/O                                   CascadeMux                     0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in2    LogicCell40_SEQ_MODE_0000      0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    380              6602  993841  RISE      17
I__442/I                                   Odrv12                         0              6602  994973  RISE       1
I__442/O                                   Odrv12                       492              7095  994973  RISE       1
I__446/I                                   LocalMux                       0              7095  994973  RISE       1
I__446/O                                   LocalMux                     330              7425  994973  RISE       1
I__449/I                                   CEMux                          0              7425  994973  RISE       1
I__449/O                                   CEMux                        605              8030  994973  RISE       1
dac_buf_i10_LC_1_10_3/ce                   LogicCell40_SEQ_MODE_1000      0              8030  994973  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i10_LC_1_10_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_buf_i8_LC_1_10_2/ce
Capture Clock    : dac_buf_i8_LC_1_10_2/clk
Setup Constraint : 1000000p
Path slack       : 994972p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1003002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4486
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8030
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/ltout                   LogicCell40_SEQ_MODE_0000    274              6223  993841  FALL       1
I__176/I                                   CascadeMux                     0              6223  993841  FALL       1
I__176/O                                   CascadeMux                     0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in2    LogicCell40_SEQ_MODE_0000      0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    380              6602  993841  RISE      17
I__442/I                                   Odrv12                         0              6602  994973  RISE       1
I__442/O                                   Odrv12                       492              7095  994973  RISE       1
I__446/I                                   LocalMux                       0              7095  994973  RISE       1
I__446/O                                   LocalMux                     330              7425  994973  RISE       1
I__449/I                                   CEMux                          0              7425  994973  RISE       1
I__449/O                                   CEMux                        605              8030  994973  RISE       1
dac_buf_i8_LC_1_10_2/ce                    LogicCell40_SEQ_MODE_1000      0              8030  994973  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i8_LC_1_10_2/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_buf_i4_LC_1_10_1/ce
Capture Clock    : dac_buf_i4_LC_1_10_1/clk
Setup Constraint : 1000000p
Path slack       : 994972p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1003002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4486
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8030
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/ltout                   LogicCell40_SEQ_MODE_0000    274              6223  993841  FALL       1
I__176/I                                   CascadeMux                     0              6223  993841  FALL       1
I__176/O                                   CascadeMux                     0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in2    LogicCell40_SEQ_MODE_0000      0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    380              6602  993841  RISE      17
I__442/I                                   Odrv12                         0              6602  994973  RISE       1
I__442/O                                   Odrv12                       492              7095  994973  RISE       1
I__446/I                                   LocalMux                       0              7095  994973  RISE       1
I__446/O                                   LocalMux                     330              7425  994973  RISE       1
I__449/I                                   CEMux                          0              7425  994973  RISE       1
I__449/O                                   CEMux                        605              8030  994973  RISE       1
dac_buf_i4_LC_1_10_1/ce                    LogicCell40_SEQ_MODE_1000      0              8030  994973  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i4_LC_1_10_1/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_buf_i9_LC_1_10_0/ce
Capture Clock    : dac_buf_i9_LC_1_10_0/clk
Setup Constraint : 1000000p
Path slack       : 994972p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1003002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             4486
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8030
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                   LocalMux                       0              3544  993545  RISE       1
I__359/O                                   LocalMux                     330              3874  993545  RISE       1
I__360/I                                   InMux                          0              3874  993545  RISE       1
I__360/O                                   InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                   LocalMux                       0              4451  993545  RISE       1
I__357/O                                   LocalMux                     330              4781  993545  RISE       1
I__358/I                                   InMux                          0              4781  993545  RISE       1
I__358/O                                   InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                     LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                   LocalMux                       0              5358  993545  RISE       1
I__392/O                                   LocalMux                     330              5688  993545  RISE       1
I__393/I                                   InMux                          0              5688  993545  RISE       1
I__393/O                                   InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                     LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/ltout                   LogicCell40_SEQ_MODE_0000    274              6223  993841  FALL       1
I__176/I                                   CascadeMux                     0              6223  993841  FALL       1
I__176/O                                   CascadeMux                     0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in2    LogicCell40_SEQ_MODE_0000      0              6223  993841  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    380              6602  993841  RISE      17
I__442/I                                   Odrv12                         0              6602  994973  RISE       1
I__442/O                                   Odrv12                       492              7095  994973  RISE       1
I__446/I                                   LocalMux                       0              7095  994973  RISE       1
I__446/O                                   LocalMux                     330              7425  994973  RISE       1
I__449/I                                   CEMux                          0              7425  994973  RISE       1
I__449/O                                   CEMux                        605              8030  994973  RISE       1
dac_buf_i9_LC_1_10_0/ce                    LogicCell40_SEQ_MODE_1000      0              8030  994973  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i9_LC_1_10_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : SCLK_33_LC_2_8_5/in2
Capture Clock    : SCLK_33_LC_2_8_5/clk
Setup Constraint : 1000000p
Path slack       : 995507p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -373
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002630

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                             3579
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7123
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout                      LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                                         LocalMux                       0              3544  993545  RISE       1
I__359/O                                         LocalMux                     330              3874  993545  RISE       1
I__360/I                                         InMux                          0              3874  993545  RISE       1
I__360/O                                         InMux                        260              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/in3          LogicCell40_SEQ_MODE_0000      0              4134  993545  RISE       1
dac_data_15__I_0_i14_2_lut_LC_2_8_6/lcout        LogicCell40_SEQ_MODE_0000    316              4451  993545  RISE       1
I__357/I                                         LocalMux                       0              4451  993545  RISE       1
I__357/O                                         LocalMux                     330              4781  993545  RISE       1
I__358/I                                         InMux                          0              4781  993545  RISE       1
I__358/O                                         InMux                        260              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/in3                           LogicCell40_SEQ_MODE_0000      0              5042  993545  RISE       1
i10_4_lut_LC_2_8_2/lcout                         LogicCell40_SEQ_MODE_0000    316              5358  993545  RISE       1
I__392/I                                         LocalMux                       0              5358  993545  RISE       1
I__392/O                                         LocalMux                     330              5688  993545  RISE       1
I__393/I                                         InMux                          0              5688  993545  RISE       1
I__393/O                                         InMux                        260              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/in3                           LogicCell40_SEQ_MODE_0000      0              5949  993545  RISE       1
i15_4_lut_LC_1_8_6/lcout                         LogicCell40_SEQ_MODE_0000    316              6265  993545  RISE       4
I__385/I                                         LocalMux                       0              6265  995507  RISE       1
I__385/O                                         LocalMux                     330              6595  995507  RISE       1
I__389/I                                         InMux                          0              6595  995507  RISE       1
I__389/O                                         InMux                        260              6856  995507  RISE       1
i1_3_lut_4_lut_4_lut_4_lut_4_lut_LC_2_8_4/in3    LogicCell40_SEQ_MODE_0000      0              6856  995507  RISE       1
i1_3_lut_4_lut_4_lut_4_lut_4_lut_LC_2_8_4/ltout  LogicCell40_SEQ_MODE_0000    267              7123  995507  RISE       1
I__383/I                                         CascadeMux                     0              7123  995507  RISE       1
I__383/O                                         CascadeMux                     0              7123  995507  RISE       1
SCLK_33_LC_2_8_5/in2                             LogicCell40_SEQ_MODE_1000      0              7123  995507  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
SCLK_33_LC_2_8_5/clk           LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : bit_cnt_i2_LC_2_9_3/ce
Capture Clock    : bit_cnt_i2_LC_2_9_3/clk
Setup Constraint : 1000000p
Path slack       : 995682p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             3171
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6666
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout          LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__596/I                             Odrv12                         0              3495  995683  RISE       1
I__596/O                             Odrv12                       492              3987  995683  RISE       1
I__604/I                             LocalMux                       0              3987  995683  RISE       1
I__604/O                             LocalMux                     330              4317  995683  RISE       1
I__617/I                             InMux                          0              4317  995683  RISE       1
I__617/O                             InMux                        260              4577  995683  RISE       1
i1_3_lut_3_lut_3_lut_LC_3_9_0/in0    LogicCell40_SEQ_MODE_0000      0              4577  995683  RISE       1
i1_3_lut_3_lut_3_lut_LC_3_9_0/lcout  LogicCell40_SEQ_MODE_0000    450              5027  995683  RISE       3
I__673/I                             Odrv4                          0              5027  995683  RISE       1
I__673/O                             Odrv4                        352              5379  995683  RISE       1
I__674/I                             Span4Mux_v                     0              5379  995683  RISE       1
I__674/O                             Span4Mux_v                   352              5731  995683  RISE       1
I__675/I                             LocalMux                       0              5731  995683  RISE       1
I__675/O                             LocalMux                     330              6061  995683  RISE       1
I__676/I                             CEMux                          0              6061  995683  RISE       1
I__676/O                             CEMux                        605              6666  995683  RISE       1
bit_cnt_i2_LC_2_9_3/ce               LogicCell40_SEQ_MODE_1000      0              6666  995683  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i2_LC_2_9_3/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : bit_cnt_i1_LC_2_9_2/ce
Capture Clock    : bit_cnt_i1_LC_2_9_2/clk
Setup Constraint : 1000000p
Path slack       : 995682p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             3171
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6666
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout          LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__596/I                             Odrv12                         0              3495  995683  RISE       1
I__596/O                             Odrv12                       492              3987  995683  RISE       1
I__604/I                             LocalMux                       0              3987  995683  RISE       1
I__604/O                             LocalMux                     330              4317  995683  RISE       1
I__617/I                             InMux                          0              4317  995683  RISE       1
I__617/O                             InMux                        260              4577  995683  RISE       1
i1_3_lut_3_lut_3_lut_LC_3_9_0/in0    LogicCell40_SEQ_MODE_0000      0              4577  995683  RISE       1
i1_3_lut_3_lut_3_lut_LC_3_9_0/lcout  LogicCell40_SEQ_MODE_0000    450              5027  995683  RISE       3
I__673/I                             Odrv4                          0              5027  995683  RISE       1
I__673/O                             Odrv4                        352              5379  995683  RISE       1
I__674/I                             Span4Mux_v                     0              5379  995683  RISE       1
I__674/O                             Span4Mux_v                   352              5731  995683  RISE       1
I__675/I                             LocalMux                       0              5731  995683  RISE       1
I__675/O                             LocalMux                     330              6061  995683  RISE       1
I__676/I                             CEMux                          0              6061  995683  RISE       1
I__676/O                             CEMux                        605              6666  995683  RISE       1
bit_cnt_i1_LC_2_9_2/ce               LogicCell40_SEQ_MODE_1000      0              6666  995683  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i1_LC_2_9_2/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : bit_cnt_i3_LC_2_9_1/ce
Capture Clock    : bit_cnt_i3_LC_2_9_1/clk
Setup Constraint : 1000000p
Path slack       : 995682p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             3171
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6666
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout          LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__596/I                             Odrv12                         0              3495  995683  RISE       1
I__596/O                             Odrv12                       492              3987  995683  RISE       1
I__604/I                             LocalMux                       0              3987  995683  RISE       1
I__604/O                             LocalMux                     330              4317  995683  RISE       1
I__617/I                             InMux                          0              4317  995683  RISE       1
I__617/O                             InMux                        260              4577  995683  RISE       1
i1_3_lut_3_lut_3_lut_LC_3_9_0/in0    LogicCell40_SEQ_MODE_0000      0              4577  995683  RISE       1
i1_3_lut_3_lut_3_lut_LC_3_9_0/lcout  LogicCell40_SEQ_MODE_0000    450              5027  995683  RISE       3
I__673/I                             Odrv4                          0              5027  995683  RISE       1
I__673/O                             Odrv4                        352              5379  995683  RISE       1
I__674/I                             Span4Mux_v                     0              5379  995683  RISE       1
I__674/O                             Span4Mux_v                   352              5731  995683  RISE       1
I__675/I                             LocalMux                       0              5731  995683  RISE       1
I__675/O                             LocalMux                     330              6061  995683  RISE       1
I__676/I                             CEMux                          0              6061  995683  RISE       1
I__676/O                             CEMux                        605              6666  995683  RISE       1
bit_cnt_i3_LC_2_9_1/ce               LogicCell40_SEQ_MODE_1000      0              6666  995683  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i3_LC_2_9_1/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : CS_32_LC_1_5_2/ce
Capture Clock    : CS_32_LC_1_5_2/clk
Setup Constraint : 1000000p
Path slack       : 995957p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1997
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001997

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             2545
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6040
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout    LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__597/I                       LocalMux                       0              3495  995957  RISE       1
I__597/O                       LocalMux                     330              3825  995957  RISE       1
I__605/I                       InMux                          0              3825  995957  RISE       1
I__605/O                       InMux                        260              4085  995957  RISE       1
i1_2_lut_3_lut_LC_2_5_0/in3    LogicCell40_SEQ_MODE_0000      0              4085  995957  RISE       1
i1_2_lut_3_lut_LC_2_5_0/lcout  LogicCell40_SEQ_MODE_0000    316              4402  995957  RISE       1
I__194/I                       Odrv4                          0              4402  995957  RISE       1
I__194/O                       Odrv4                        352              4753  995957  RISE       1
I__195/I                       Span4Mux_v                     0              4753  995957  RISE       1
I__195/O                       Span4Mux_v                   352              5105  995957  RISE       1
I__196/I                       LocalMux                       0              5105  995957  RISE       1
I__196/O                       LocalMux                     330              5435  995957  RISE       1
I__197/I                       CEMux                          0              5435  995957  RISE       1
I__197/O                       CEMux                        605              6040  995957  RISE       1
CS_32_LC_1_5_2/ce              LogicCell40_SEQ_MODE_1000      0              6040  995957  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__512/I                       LocalMux                       0              1357  RISE       1
I__512/O                       LocalMux                     330              1688  RISE       1
I__516/I                       ClkMux                         0              1688  RISE       1
I__516/O                       ClkMux                       309              1997  RISE       1
CS_32_LC_1_5_2/clk             LogicCell40_SEQ_MODE_1000      0              1997  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : bit_cnt_i2_LC_2_9_3/sr
Capture Clock    : bit_cnt_i2_LC_2_9_3/clk
Setup Constraint : 1000000p
Path slack       : 995964p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -204
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002145

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             2686
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6181
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout          LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__596/I                             Odrv12                         0              3495  995683  RISE       1
I__596/O                             Odrv12                       492              3987  995683  RISE       1
I__604/I                             LocalMux                       0              3987  995683  RISE       1
I__604/O                             LocalMux                     330              4317  995683  RISE       1
I__615/I                             InMux                          0              4317  995964  RISE       1
I__615/O                             InMux                        260              4577  995964  RISE       1
i1_4_lut_4_lut_3_lut_LC_3_9_7/in3    LogicCell40_SEQ_MODE_0000      0              4577  995964  RISE       1
i1_4_lut_4_lut_3_lut_LC_3_9_7/lcout  LogicCell40_SEQ_MODE_0000    316              4894  995964  RISE       4
I__496/I                             Odrv12                         0              4894  995964  RISE       1
I__496/O                             Odrv12                       492              5386  995964  RISE       1
I__498/I                             LocalMux                       0              5386  995964  RISE       1
I__498/O                             LocalMux                     330              5717  995964  RISE       1
I__500/I                             SRMux                          0              5717  995964  RISE       1
I__500/O                             SRMux                        464              6181  995964  RISE       1
bit_cnt_i2_LC_2_9_3/sr               LogicCell40_SEQ_MODE_1000      0              6181  995964  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i2_LC_2_9_3/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : bit_cnt_i1_LC_2_9_2/sr
Capture Clock    : bit_cnt_i1_LC_2_9_2/clk
Setup Constraint : 1000000p
Path slack       : 995964p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -204
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002145

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             2686
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6181
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout          LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__596/I                             Odrv12                         0              3495  995683  RISE       1
I__596/O                             Odrv12                       492              3987  995683  RISE       1
I__604/I                             LocalMux                       0              3987  995683  RISE       1
I__604/O                             LocalMux                     330              4317  995683  RISE       1
I__615/I                             InMux                          0              4317  995964  RISE       1
I__615/O                             InMux                        260              4577  995964  RISE       1
i1_4_lut_4_lut_3_lut_LC_3_9_7/in3    LogicCell40_SEQ_MODE_0000      0              4577  995964  RISE       1
i1_4_lut_4_lut_3_lut_LC_3_9_7/lcout  LogicCell40_SEQ_MODE_0000    316              4894  995964  RISE       4
I__496/I                             Odrv12                         0              4894  995964  RISE       1
I__496/O                             Odrv12                       492              5386  995964  RISE       1
I__498/I                             LocalMux                       0              5386  995964  RISE       1
I__498/O                             LocalMux                     330              5717  995964  RISE       1
I__500/I                             SRMux                          0              5717  995964  RISE       1
I__500/O                             SRMux                        464              6181  995964  RISE       1
bit_cnt_i1_LC_2_9_2/sr               LogicCell40_SEQ_MODE_1000      0              6181  995964  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i1_LC_2_9_2/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : bit_cnt_i3_LC_2_9_1/sr
Capture Clock    : bit_cnt_i3_LC_2_9_1/clk
Setup Constraint : 1000000p
Path slack       : 995964p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -204
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002145

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             2686
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6181
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout          LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__596/I                             Odrv12                         0              3495  995683  RISE       1
I__596/O                             Odrv12                       492              3987  995683  RISE       1
I__604/I                             LocalMux                       0              3987  995683  RISE       1
I__604/O                             LocalMux                     330              4317  995683  RISE       1
I__615/I                             InMux                          0              4317  995964  RISE       1
I__615/O                             InMux                        260              4577  995964  RISE       1
i1_4_lut_4_lut_3_lut_LC_3_9_7/in3    LogicCell40_SEQ_MODE_0000      0              4577  995964  RISE       1
i1_4_lut_4_lut_3_lut_LC_3_9_7/lcout  LogicCell40_SEQ_MODE_0000    316              4894  995964  RISE       4
I__496/I                             Odrv12                         0              4894  995964  RISE       1
I__496/O                             Odrv12                       492              5386  995964  RISE       1
I__498/I                             LocalMux                       0              5386  995964  RISE       1
I__498/O                             LocalMux                     330              5717  995964  RISE       1
I__500/I                             SRMux                          0              5717  995964  RISE       1
I__500/O                             SRMux                        464              6181  995964  RISE       1
bit_cnt_i3_LC_2_9_1/sr               LogicCell40_SEQ_MODE_1000      0              6181  995964  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i3_LC_2_9_1/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : bit_cnt_i0_LC_3_10_0/sr
Capture Clock    : bit_cnt_i0_LC_3_10_0/clk
Setup Constraint : 1000000p
Path slack       : 996266p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2651
- Setup Time                                      -204
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002447

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             2686
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6181
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout          LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__596/I                             Odrv12                         0              3495  995683  RISE       1
I__596/O                             Odrv12                       492              3987  995683  RISE       1
I__604/I                             LocalMux                       0              3987  995683  RISE       1
I__604/O                             LocalMux                     330              4317  995683  RISE       1
I__615/I                             InMux                          0              4317  995964  RISE       1
I__615/O                             InMux                        260              4577  995964  RISE       1
i1_4_lut_4_lut_3_lut_LC_3_9_7/in3    LogicCell40_SEQ_MODE_0000      0              4577  995964  RISE       1
i1_4_lut_4_lut_3_lut_LC_3_9_7/lcout  LogicCell40_SEQ_MODE_0000    316              4894  995964  RISE       4
I__497/I                             Odrv12                         0              4894  996266  RISE       1
I__497/O                             Odrv12                       492              5386  996266  RISE       1
I__499/I                             LocalMux                       0              5386  996266  RISE       1
I__499/O                             LocalMux                     330              5717  996266  RISE       1
I__501/I                             SRMux                          0              5717  996266  RISE       1
I__501/O                             SRMux                        464              6181  996266  RISE       1
bit_cnt_i0_LC_3_10_0/sr              LogicCell40_SEQ_MODE_1000      0              6181  996266  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__524/I                       Span4Mux_h                     0              1709  RISE       1
I__524/O                       Span4Mux_h                   302              2011  RISE       1
I__534/I                       LocalMux                       0              2011  RISE       1
I__534/O                       LocalMux                     330              2341  RISE       1
I__541/I                       ClkMux                         0              2341  RISE       1
I__541/O                       ClkMux                       309              2651  RISE       1
bit_cnt_i0_LC_3_10_0/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : SCLK_33_LC_2_8_5/in1
Capture Clock    : SCLK_33_LC_2_8_5/clk
Setup Constraint : 1000000p
Path slack       : 996682p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002602

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             2425
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5920
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__595/I                     Odrv4                          0              3495  995859  RISE       1
I__595/O                     Odrv4                        352              3846  995859  RISE       1
I__603/I                     LocalMux                       0              3846  996681  RISE       1
I__603/O                     LocalMux                     330              4177  996681  RISE       1
I__614/I                     InMux                          0              4177  996681  RISE       1
I__614/O                     InMux                        260              4437  996681  RISE       1
i750_2_lut_LC_3_8_1/in1      LogicCell40_SEQ_MODE_0000      0              4437  996681  RISE       1
i750_2_lut_LC_3_8_1/lcout    LogicCell40_SEQ_MODE_0000    401              4838  996681  RISE       1
I__706/I                     Odrv12                         0              4838  996681  RISE       1
I__706/O                     Odrv12                       492              5330  996681  RISE       1
I__707/I                     LocalMux                       0              5330  996681  RISE       1
I__707/O                     LocalMux                     330              5660  996681  RISE       1
I__708/I                     InMux                          0              5660  996681  RISE       1
I__708/O                     InMux                        260              5920  996681  RISE       1
SCLK_33_LC_2_8_5/in1         LogicCell40_SEQ_MODE_1000      0              5920  996681  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
SCLK_33_LC_2_8_5/clk           LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : CS_32_LC_1_5_2/in1
Capture Clock    : CS_32_LC_1_5_2/clk
Setup Constraint : 1000000p
Path slack       : 996808p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1997
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001596

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1293
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4788
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__598/I                     Odrv4                          0              3495  996808  RISE       1
I__598/O                     Odrv4                        352              3846  996808  RISE       1
I__606/I                     Span4Mux_v                     0              3846  996808  RISE       1
I__606/O                     Span4Mux_v                   352              4198  996808  RISE       1
I__618/I                     LocalMux                       0              4198  996808  RISE       1
I__618/O                     LocalMux                     330              4528  996808  RISE       1
I__624/I                     InMux                          0              4528  996808  RISE       1
I__624/O                     InMux                        260              4788  996808  RISE       1
CS_32_LC_1_5_2/in1           LogicCell40_SEQ_MODE_1000      0              4788  996808  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__512/I                       LocalMux                       0              1357  RISE       1
I__512/O                       LocalMux                     330              1688  RISE       1
I__516/I                       ClkMux                         0              1688  RISE       1
I__516/O                       ClkMux                       309              1997  RISE       1
CS_32_LC_1_5_2/clk             LogicCell40_SEQ_MODE_1000      0              1997  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : bit_cnt_i0_LC_3_10_0/ce
Capture Clock    : bit_cnt_i0_LC_3_10_0/clk
Setup Constraint : 1000000p
Path slack       : 996822p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2651
- Setup Time                                         0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002651

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             2334
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5829
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout                LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__596/I                                   Odrv12                         0              3495  995683  RISE       1
I__596/O                                   Odrv12                       492              3987  995683  RISE       1
I__604/I                                   LocalMux                       0              3987  995683  RISE       1
I__604/O                                   LocalMux                     330              4317  995683  RISE       1
I__616/I                                   InMux                          0              4317  996822  RISE       1
I__616/O                                   InMux                        260              4577  996822  RISE       1
i1_2_lut_3_lut_4_lut_3_lut_LC_3_9_3/in3    LogicCell40_SEQ_MODE_0000      0              4577  996822  RISE       1
i1_2_lut_3_lut_4_lut_3_lut_LC_3_9_3/lcout  LogicCell40_SEQ_MODE_0000    316              4894  996822  RISE       1
I__502/I                                   LocalMux                       0              4894  996822  RISE       1
I__502/O                                   LocalMux                     330              5224  996822  RISE       1
I__503/I                                   CEMux                          0              5224  996822  RISE       1
I__503/O                                   CEMux                        605              5829  996822  RISE       1
bit_cnt_i0_LC_3_10_0/ce                    LogicCell40_SEQ_MODE_1000      0              5829  996822  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__524/I                       Span4Mux_h                     0              1709  RISE       1
I__524/O                       Span4Mux_h                   302              2011  RISE       1
I__534/I                       LocalMux                       0              2011  RISE       1
I__534/O                       LocalMux                     330              2341  RISE       1
I__541/I                       ClkMux                         0              2341  RISE       1
I__541/O                       ClkMux                       309              2651  RISE       1
bit_cnt_i0_LC_3_10_0/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_data_i11_LC_1_6_7/in0
Capture Clock    : dac_data_i11_LC_1_6_7/clk
Setup Constraint : 1000000p
Path slack       : 996836p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2299
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001828

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1497
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4992
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout     LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__593/I                        LocalMux                       0              3495  995929  RISE       1
I__593/O                        LocalMux                     330              3825  995929  RISE       1
I__600/I                        InMux                          0              3825  995929  RISE       1
I__600/O                        InMux                        260              4085  995929  RISE       1
i93_2_lut_3_lut_LC_2_6_0/in3    LogicCell40_SEQ_MODE_0000      0              4085  995929  RISE       1
i93_2_lut_3_lut_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    316              4402  995929  RISE      17
I__330/I                        LocalMux                       0              4402  996836  RISE       1
I__330/O                        LocalMux                     330              4732  996836  RISE       1
I__338/I                        InMux                          0              4732  996836  RISE       1
I__338/O                        InMux                        260              4992  996836  RISE       1
dac_data_i11_LC_1_6_7/in0       LogicCell40_SEQ_MODE_1000      0              4992  996836  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__517/I                       LocalMux                       0              1659  RISE       1
I__517/O                       LocalMux                     330              1990  RISE       1
I__526/I                       ClkMux                         0              1990  RISE       1
I__526/O                       ClkMux                       309              2299  RISE       1
dac_data_i11_LC_1_6_7/clk      LogicCell40_SEQ_MODE_1000      0              2299  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_data_i6_LC_1_6_5/in0
Capture Clock    : dac_data_i6_LC_1_6_5/clk
Setup Constraint : 1000000p
Path slack       : 996836p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2299
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001828

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1497
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4992
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout     LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__593/I                        LocalMux                       0              3495  995929  RISE       1
I__593/O                        LocalMux                     330              3825  995929  RISE       1
I__600/I                        InMux                          0              3825  995929  RISE       1
I__600/O                        InMux                        260              4085  995929  RISE       1
i93_2_lut_3_lut_LC_2_6_0/in3    LogicCell40_SEQ_MODE_0000      0              4085  995929  RISE       1
i93_2_lut_3_lut_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    316              4402  995929  RISE      17
I__330/I                        LocalMux                       0              4402  996836  RISE       1
I__330/O                        LocalMux                     330              4732  996836  RISE       1
I__340/I                        InMux                          0              4732  996836  RISE       1
I__340/O                        InMux                        260              4992  996836  RISE       1
dac_data_i6_LC_1_6_5/in0        LogicCell40_SEQ_MODE_1000      0              4992  996836  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__517/I                       LocalMux                       0              1659  RISE       1
I__517/O                       LocalMux                     330              1990  RISE       1
I__526/I                       ClkMux                         0              1990  RISE       1
I__526/O                       ClkMux                       309              2299  RISE       1
dac_data_i6_LC_1_6_5/clk       LogicCell40_SEQ_MODE_1000      0              2299  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_data_i9_LC_1_7_3/in0
Capture Clock    : dac_data_i9_LC_1_7_3/clk
Setup Constraint : 1000000p
Path slack       : 996885p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001877

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1497
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4992
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout     LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__593/I                        LocalMux                       0              3495  995929  RISE       1
I__593/O                        LocalMux                     330              3825  995929  RISE       1
I__600/I                        InMux                          0              3825  995929  RISE       1
I__600/O                        InMux                        260              4085  995929  RISE       1
i93_2_lut_3_lut_LC_2_6_0/in3    LogicCell40_SEQ_MODE_0000      0              4085  995929  RISE       1
i93_2_lut_3_lut_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    316              4402  995929  RISE      17
I__334/I                        LocalMux                       0              4402  996885  RISE       1
I__334/O                        LocalMux                     330              4732  996885  RISE       1
I__348/I                        InMux                          0              4732  996885  RISE       1
I__348/O                        InMux                        260              4992  996885  RISE       1
dac_data_i9_LC_1_7_3/in0        LogicCell40_SEQ_MODE_1000      0              4992  996885  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i9_LC_1_7_3/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_data_i14_LC_1_6_6/in1
Capture Clock    : dac_data_i14_LC_1_6_6/clk
Setup Constraint : 1000000p
Path slack       : 996906p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2299
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001898

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1497
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4992
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout     LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__593/I                        LocalMux                       0              3495  995929  RISE       1
I__593/O                        LocalMux                     330              3825  995929  RISE       1
I__600/I                        InMux                          0              3825  995929  RISE       1
I__600/O                        InMux                        260              4085  995929  RISE       1
i93_2_lut_3_lut_LC_2_6_0/in3    LogicCell40_SEQ_MODE_0000      0              4085  995929  RISE       1
i93_2_lut_3_lut_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    316              4402  995929  RISE      17
I__330/I                        LocalMux                       0              4402  996836  RISE       1
I__330/O                        LocalMux                     330              4732  996836  RISE       1
I__339/I                        InMux                          0              4732  996906  RISE       1
I__339/O                        InMux                        260              4992  996906  RISE       1
dac_data_i14_LC_1_6_6/in1       LogicCell40_SEQ_MODE_1000      0              4992  996906  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__517/I                       LocalMux                       0              1659  RISE       1
I__517/O                       LocalMux                     330              1990  RISE       1
I__526/I                       ClkMux                         0              1990  RISE       1
I__526/O                       ClkMux                       309              2299  RISE       1
dac_data_i14_LC_1_6_6/clk      LogicCell40_SEQ_MODE_1000      0              2299  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_data_i8_LC_2_7_6/in1
Capture Clock    : dac_data_i8_LC_2_7_6/clk
Setup Constraint : 1000000p
Path slack       : 996956p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001948

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1497
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4992
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout     LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__593/I                        LocalMux                       0              3495  995929  RISE       1
I__593/O                        LocalMux                     330              3825  995929  RISE       1
I__600/I                        InMux                          0              3825  995929  RISE       1
I__600/O                        InMux                        260              4085  995929  RISE       1
i93_2_lut_3_lut_LC_2_6_0/in3    LogicCell40_SEQ_MODE_0000      0              4085  995929  RISE       1
i93_2_lut_3_lut_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    316              4402  995929  RISE      17
I__329/I                        LocalMux                       0              4402  995929  RISE       1
I__329/O                        LocalMux                     330              4732  995929  RISE       1
I__337/I                        InMux                          0              4732  996955  RISE       1
I__337/O                        InMux                        260              4992  996955  RISE       1
dac_data_i8_LC_2_7_6/in1        LogicCell40_SEQ_MODE_1000      0              4992  996955  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__521/I                       LocalMux                       0              1709  RISE       1
I__521/O                       LocalMux                     330              2039  RISE       1
I__531/I                       ClkMux                         0              2039  RISE       1
I__531/O                       ClkMux                       309              2348  RISE       1
dac_data_i8_LC_2_7_6/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_data_i12_LC_2_7_5/in1
Capture Clock    : dac_data_i12_LC_2_7_5/clk
Setup Constraint : 1000000p
Path slack       : 996956p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001948

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1497
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4992
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout     LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__593/I                        LocalMux                       0              3495  995929  RISE       1
I__593/O                        LocalMux                     330              3825  995929  RISE       1
I__600/I                        InMux                          0              3825  995929  RISE       1
I__600/O                        InMux                        260              4085  995929  RISE       1
i93_2_lut_3_lut_LC_2_6_0/in3    LogicCell40_SEQ_MODE_0000      0              4085  995929  RISE       1
i93_2_lut_3_lut_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    316              4402  995929  RISE      17
I__331/I                        LocalMux                       0              4402  996955  RISE       1
I__331/O                        LocalMux                     330              4732  996955  RISE       1
I__341/I                        InMux                          0              4732  996955  RISE       1
I__341/O                        InMux                        260              4992  996955  RISE       1
dac_data_i12_LC_2_7_5/in1       LogicCell40_SEQ_MODE_1000      0              4992  996955  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__521/I                       LocalMux                       0              1709  RISE       1
I__521/O                       LocalMux                     330              2039  RISE       1
I__531/I                       ClkMux                         0              2039  RISE       1
I__531/O                       ClkMux                       309              2348  RISE       1
dac_data_i12_LC_2_7_5/clk      LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_data_i0_LC_1_7_5/in1
Capture Clock    : dac_data_i0_LC_1_7_5/clk
Setup Constraint : 1000000p
Path slack       : 996956p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001948

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1497
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4992
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout     LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__593/I                        LocalMux                       0              3495  995929  RISE       1
I__593/O                        LocalMux                     330              3825  995929  RISE       1
I__600/I                        InMux                          0              3825  995929  RISE       1
I__600/O                        InMux                        260              4085  995929  RISE       1
i93_2_lut_3_lut_LC_2_6_0/in3    LogicCell40_SEQ_MODE_0000      0              4085  995929  RISE       1
i93_2_lut_3_lut_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    316              4402  995929  RISE      17
I__333/I                        LocalMux                       0              4402  996955  RISE       1
I__333/O                        LocalMux                     330              4732  996955  RISE       1
I__345/I                        InMux                          0              4732  996955  RISE       1
I__345/O                        InMux                        260              4992  996955  RISE       1
dac_data_i0_LC_1_7_5/in1        LogicCell40_SEQ_MODE_1000      0              4992  996955  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i0_LC_1_7_5/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_data_i2_LC_1_7_1/in1
Capture Clock    : dac_data_i2_LC_1_7_1/clk
Setup Constraint : 1000000p
Path slack       : 996956p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001948

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1497
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4992
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout     LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__593/I                        LocalMux                       0              3495  995929  RISE       1
I__593/O                        LocalMux                     330              3825  995929  RISE       1
I__600/I                        InMux                          0              3825  995929  RISE       1
I__600/O                        InMux                        260              4085  995929  RISE       1
i93_2_lut_3_lut_LC_2_6_0/in3    LogicCell40_SEQ_MODE_0000      0              4085  995929  RISE       1
i93_2_lut_3_lut_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    316              4402  995929  RISE      17
I__333/I                        LocalMux                       0              4402  996955  RISE       1
I__333/O                        LocalMux                     330              4732  996955  RISE       1
I__346/I                        InMux                          0              4732  996955  RISE       1
I__346/O                        InMux                        260              4992  996955  RISE       1
dac_data_i2_LC_1_7_1/in1        LogicCell40_SEQ_MODE_1000      0              4992  996955  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i2_LC_1_7_1/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_data_i7_LC_1_7_4/in1
Capture Clock    : dac_data_i7_LC_1_7_4/clk
Setup Constraint : 1000000p
Path slack       : 996956p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001948

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1497
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4992
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout     LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__593/I                        LocalMux                       0              3495  995929  RISE       1
I__593/O                        LocalMux                     330              3825  995929  RISE       1
I__600/I                        InMux                          0              3825  995929  RISE       1
I__600/O                        InMux                        260              4085  995929  RISE       1
i93_2_lut_3_lut_LC_2_6_0/in3    LogicCell40_SEQ_MODE_0000      0              4085  995929  RISE       1
i93_2_lut_3_lut_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    316              4402  995929  RISE      17
I__334/I                        LocalMux                       0              4402  996885  RISE       1
I__334/O                        LocalMux                     330              4732  996885  RISE       1
I__347/I                        InMux                          0              4732  996955  RISE       1
I__347/O                        InMux                        260              4992  996955  RISE       1
dac_data_i7_LC_1_7_4/in1        LogicCell40_SEQ_MODE_1000      0              4992  996955  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i7_LC_1_7_4/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_data_i10_LC_2_7_7/in2
Capture Clock    : dac_data_i10_LC_2_7_7/clk
Setup Constraint : 1000000p
Path slack       : 996984p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -373
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001976

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1497
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4992
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout     LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__593/I                        LocalMux                       0              3495  995929  RISE       1
I__593/O                        LocalMux                     330              3825  995929  RISE       1
I__600/I                        InMux                          0              3825  995929  RISE       1
I__600/O                        InMux                        260              4085  995929  RISE       1
i93_2_lut_3_lut_LC_2_6_0/in3    LogicCell40_SEQ_MODE_0000      0              4085  995929  RISE       1
i93_2_lut_3_lut_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    316              4402  995929  RISE      17
I__329/I                        LocalMux                       0              4402  995929  RISE       1
I__329/O                        LocalMux                     330              4732  995929  RISE       1
I__336/I                        InMux                          0              4732  996984  RISE       1
I__336/O                        InMux                        260              4992  996984  RISE       1
I__349/I                        CascadeMux                     0              4992  996984  RISE       1
I__349/O                        CascadeMux                     0              4992  996984  RISE       1
dac_data_i10_LC_2_7_7/in2       LogicCell40_SEQ_MODE_1000      0              4992  996984  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__521/I                       LocalMux                       0              1709  RISE       1
I__521/O                       LocalMux                     330              2039  RISE       1
I__531/I                       ClkMux                         0              2039  RISE       1
I__531/O                       ClkMux                       309              2348  RISE       1
dac_data_i10_LC_2_7_7/clk      LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt_i0_LC_3_10_0/lcout
Path End         : dac_state_i1_LC_3_6_0/in0
Capture Clock    : dac_state_i1_LC_3_6_0/clk
Setup Constraint : 1000000p
Path slack       : 997005p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2953
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002482

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2651
+ Clock To Q                                   541
+ Data Path Delay                             2285
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5477
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__524/I                       Span4Mux_h                     0              1709  RISE       1
I__524/O                       Span4Mux_h                   302              2011  RISE       1
I__534/I                       LocalMux                       0              2011  RISE       1
I__534/O                       LocalMux                     330              2341  RISE       1
I__541/I                       ClkMux                         0              2341  RISE       1
I__541/O                       ClkMux                       309              2651  RISE       1
bit_cnt_i0_LC_3_10_0/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt_i0_LC_3_10_0/lcout     LogicCell40_SEQ_MODE_1000    541              3192  997005  RISE       6
I__547/I                       Odrv4                          0              3192  997005  RISE       1
I__547/O                       Odrv4                        352              3544  997005  RISE       1
I__551/I                       LocalMux                       0              3544  997005  RISE       1
I__551/O                       LocalMux                     330              3874  997005  RISE       1
I__557/I                       InMux                          0              3874  997005  RISE       1
I__557/O                       InMux                        260              4134  997005  RISE       1
i3_3_lut_4_lut_LC_3_8_3/in1    LogicCell40_SEQ_MODE_0000      0              4134  997005  RISE       1
i3_3_lut_4_lut_LC_3_8_3/lcout  LogicCell40_SEQ_MODE_0000    401              4535  997005  RISE       1
I__677/I                       Odrv4                          0              4535  997005  RISE       1
I__677/O                       Odrv4                        352              4887  997005  RISE       1
I__678/I                       LocalMux                       0              4887  997005  RISE       1
I__678/O                       LocalMux                     330              5217  997005  RISE       1
I__679/I                       InMux                          0              5217  997005  RISE       1
I__679/O                       InMux                        260              5477  997005  RISE       1
dac_state_i1_LC_3_6_0/in0      LogicCell40_SEQ_MODE_1000      0              5477  997005  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_buf_i14_LC_1_9_3/in0
Capture Clock    : dac_buf_i14_LC_1_9_3/clk
Setup Constraint : 1000000p
Path slack       : 997089p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001877

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1293
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4788
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__598/I                     Odrv4                          0              3495  996808  RISE       1
I__598/O                     Odrv4                        352              3846  996808  RISE       1
I__607/I                     Span4Mux_v                     0              3846  997089  RISE       1
I__607/O                     Span4Mux_v                   352              4198  997089  RISE       1
I__619/I                     LocalMux                       0              4198  997089  RISE       1
I__619/O                     LocalMux                     330              4528  997089  RISE       1
I__628/I                     InMux                          0              4528  997089  RISE       1
I__628/O                     InMux                        260              4788  997089  RISE       1
dac_buf_i14_LC_1_9_3/in0     LogicCell40_SEQ_MODE_1000      0              4788  997089  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i14_LC_1_9_3/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_buf_i15_LC_1_9_7/in0
Capture Clock    : dac_buf_i15_LC_1_9_7/clk
Setup Constraint : 1000000p
Path slack       : 997089p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001877

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1293
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4788
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__598/I                     Odrv4                          0              3495  996808  RISE       1
I__598/O                     Odrv4                        352              3846  996808  RISE       1
I__607/I                     Span4Mux_v                     0              3846  997089  RISE       1
I__607/O                     Span4Mux_v                   352              4198  997089  RISE       1
I__619/I                     LocalMux                       0              4198  997089  RISE       1
I__619/O                     LocalMux                     330              4528  997089  RISE       1
I__629/I                     InMux                          0              4528  997089  RISE       1
I__629/O                     InMux                        260              4788  997089  RISE       1
dac_buf_i15_LC_1_9_7/in0     LogicCell40_SEQ_MODE_1000      0              4788  997089  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i15_LC_1_9_7/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_data_i5_LC_2_8_7/in0
Capture Clock    : dac_data_i5_LC_2_8_7/clk
Setup Constraint : 1000000p
Path slack       : 997187p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002531

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1849
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5344
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout     LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__593/I                        LocalMux                       0              3495  995929  RISE       1
I__593/O                        LocalMux                     330              3825  995929  RISE       1
I__600/I                        InMux                          0              3825  995929  RISE       1
I__600/O                        InMux                        260              4085  995929  RISE       1
i93_2_lut_3_lut_LC_2_6_0/in3    LogicCell40_SEQ_MODE_0000      0              4085  995929  RISE       1
i93_2_lut_3_lut_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    316              4402  995929  RISE      17
I__332/I                        Odrv4                          0              4402  997187  RISE       1
I__332/O                        Odrv4                        352              4753  997187  RISE       1
I__343/I                        LocalMux                       0              4753  997187  RISE       1
I__343/O                        LocalMux                     330              5084  997187  RISE       1
I__352/I                        InMux                          0              5084  997187  RISE       1
I__352/O                        InMux                        260              5344  997187  RISE       1
dac_data_i5_LC_2_8_7/in0        LogicCell40_SEQ_MODE_1000      0              5344  997187  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i5_LC_2_8_7/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_data_i15_LC_1_8_0/in0
Capture Clock    : dac_data_i15_LC_1_8_0/clk
Setup Constraint : 1000000p
Path slack       : 997187p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002531

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1849
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5344
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout     LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__593/I                        LocalMux                       0              3495  995929  RISE       1
I__593/O                        LocalMux                     330              3825  995929  RISE       1
I__600/I                        InMux                          0              3825  995929  RISE       1
I__600/O                        InMux                        260              4085  995929  RISE       1
i93_2_lut_3_lut_LC_2_6_0/in3    LogicCell40_SEQ_MODE_0000      0              4085  995929  RISE       1
i93_2_lut_3_lut_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    316              4402  995929  RISE      17
I__332/I                        Odrv4                          0              4402  997187  RISE       1
I__332/O                        Odrv4                        352              4753  997187  RISE       1
I__344/I                        LocalMux                       0              4753  997187  RISE       1
I__344/O                        LocalMux                     330              5084  997187  RISE       1
I__353/I                        InMux                          0              5084  997187  RISE       1
I__353/O                        InMux                        260              5344  997187  RISE       1
dac_data_i15_LC_1_8_0/in0       LogicCell40_SEQ_MODE_1000      0              5344  997187  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__536/I                       LocalMux                       0              2363  RISE       1
I__536/O                       LocalMux                     330              2693  RISE       1
I__542/I                       ClkMux                         0              2693  RISE       1
I__542/O                       ClkMux                       309              3002  RISE       1
dac_data_i15_LC_1_8_0/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_data_i13_LC_2_8_3/in1
Capture Clock    : dac_data_i13_LC_2_8_3/clk
Setup Constraint : 1000000p
Path slack       : 997258p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002602

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1849
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5344
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout     LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__593/I                        LocalMux                       0              3495  995929  RISE       1
I__593/O                        LocalMux                     330              3825  995929  RISE       1
I__600/I                        InMux                          0              3825  995929  RISE       1
I__600/O                        InMux                        260              4085  995929  RISE       1
i93_2_lut_3_lut_LC_2_6_0/in3    LogicCell40_SEQ_MODE_0000      0              4085  995929  RISE       1
i93_2_lut_3_lut_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    316              4402  995929  RISE      17
I__332/I                        Odrv4                          0              4402  997187  RISE       1
I__332/O                        Odrv4                        352              4753  997187  RISE       1
I__342/I                        LocalMux                       0              4753  997258  RISE       1
I__342/O                        LocalMux                     330              5084  997258  RISE       1
I__350/I                        InMux                          0              5084  997258  RISE       1
I__350/O                        InMux                        260              5344  997258  RISE       1
dac_data_i13_LC_2_8_3/in1       LogicCell40_SEQ_MODE_1000      0              5344  997258  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_data_i4_LC_1_8_3/in1
Capture Clock    : dac_data_i4_LC_1_8_3/clk
Setup Constraint : 1000000p
Path slack       : 997258p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002602

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1849
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5344
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout     LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__593/I                        LocalMux                       0              3495  995929  RISE       1
I__593/O                        LocalMux                     330              3825  995929  RISE       1
I__600/I                        InMux                          0              3825  995929  RISE       1
I__600/O                        InMux                        260              4085  995929  RISE       1
i93_2_lut_3_lut_LC_2_6_0/in3    LogicCell40_SEQ_MODE_0000      0              4085  995929  RISE       1
i93_2_lut_3_lut_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    316              4402  995929  RISE      17
I__332/I                        Odrv4                          0              4402  997187  RISE       1
I__332/O                        Odrv4                        352              4753  997187  RISE       1
I__344/I                        LocalMux                       0              4753  997187  RISE       1
I__344/O                        LocalMux                     330              5084  997187  RISE       1
I__355/I                        InMux                          0              5084  997258  RISE       1
I__355/O                        InMux                        260              5344  997258  RISE       1
dac_data_i4_LC_1_8_3/in1        LogicCell40_SEQ_MODE_1000      0              5344  997258  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__536/I                       LocalMux                       0              2363  RISE       1
I__536/O                       LocalMux                     330              2693  RISE       1
I__542/I                       ClkMux                         0              2693  RISE       1
I__542/O                       ClkMux                       309              3002  RISE       1
dac_data_i4_LC_1_8_3/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_buf_i11_LC_1_9_2/in3
Capture Clock    : dac_buf_i11_LC_1_9_2/clk
Setup Constraint : 1000000p
Path slack       : 997286p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002074

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1293
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4788
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__598/I                     Odrv4                          0              3495  996808  RISE       1
I__598/O                     Odrv4                        352              3846  996808  RISE       1
I__607/I                     Span4Mux_v                     0              3846  997089  RISE       1
I__607/O                     Span4Mux_v                   352              4198  997089  RISE       1
I__619/I                     LocalMux                       0              4198  997089  RISE       1
I__619/O                     LocalMux                     330              4528  997089  RISE       1
I__625/I                     InMux                          0              4528  997286  RISE       1
I__625/O                     InMux                        260              4788  997286  RISE       1
dac_buf_i11_LC_1_9_2/in3     LogicCell40_SEQ_MODE_1000      0              4788  997286  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i11_LC_1_9_2/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_buf_i12_LC_1_9_0/in3
Capture Clock    : dac_buf_i12_LC_1_9_0/clk
Setup Constraint : 1000000p
Path slack       : 997286p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002074

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1293
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4788
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__598/I                     Odrv4                          0              3495  996808  RISE       1
I__598/O                     Odrv4                        352              3846  996808  RISE       1
I__607/I                     Span4Mux_v                     0              3846  997089  RISE       1
I__607/O                     Span4Mux_v                   352              4198  997089  RISE       1
I__619/I                     LocalMux                       0              4198  997089  RISE       1
I__619/O                     LocalMux                     330              4528  997089  RISE       1
I__626/I                     InMux                          0              4528  997286  RISE       1
I__626/O                     InMux                        260              4788  997286  RISE       1
dac_buf_i12_LC_1_9_0/in3     LogicCell40_SEQ_MODE_1000      0              4788  997286  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i12_LC_1_9_0/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_buf_i13_LC_1_9_6/in3
Capture Clock    : dac_buf_i13_LC_1_9_6/clk
Setup Constraint : 1000000p
Path slack       : 997286p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002074

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1293
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4788
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__598/I                     Odrv4                          0              3495  996808  RISE       1
I__598/O                     Odrv4                        352              3846  996808  RISE       1
I__607/I                     Span4Mux_v                     0              3846  997089  RISE       1
I__607/O                     Span4Mux_v                   352              4198  997089  RISE       1
I__619/I                     LocalMux                       0              4198  997089  RISE       1
I__619/O                     LocalMux                     330              4528  997089  RISE       1
I__627/I                     InMux                          0              4528  997286  RISE       1
I__627/O                     InMux                        260              4788  997286  RISE       1
dac_buf_i13_LC_1_9_6/in3     LogicCell40_SEQ_MODE_1000      0              4788  997286  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i13_LC_1_9_6/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_data_i1_LC_1_8_2/in2
Capture Clock    : dac_data_i1_LC_1_8_2/clk
Setup Constraint : 1000000p
Path slack       : 997286p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -373
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002630

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1849
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5344
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout     LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__593/I                        LocalMux                       0              3495  995929  RISE       1
I__593/O                        LocalMux                     330              3825  995929  RISE       1
I__600/I                        InMux                          0              3825  995929  RISE       1
I__600/O                        InMux                        260              4085  995929  RISE       1
i93_2_lut_3_lut_LC_2_6_0/in3    LogicCell40_SEQ_MODE_0000      0              4085  995929  RISE       1
i93_2_lut_3_lut_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    316              4402  995929  RISE      17
I__332/I                        Odrv4                          0              4402  997187  RISE       1
I__332/O                        Odrv4                        352              4753  997187  RISE       1
I__344/I                        LocalMux                       0              4753  997187  RISE       1
I__344/O                        LocalMux                     330              5084  997187  RISE       1
I__354/I                        InMux                          0              5084  997286  RISE       1
I__354/O                        InMux                        260              5344  997286  RISE       1
I__356/I                        CascadeMux                     0              5344  997286  RISE       1
I__356/O                        CascadeMux                     0              5344  997286  RISE       1
dac_data_i1_LC_1_8_2/in2        LogicCell40_SEQ_MODE_1000      0              5344  997286  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__536/I                       LocalMux                       0              2363  RISE       1
I__536/O                       LocalMux                     330              2693  RISE       1
I__542/I                       ClkMux                         0              2693  RISE       1
I__542/O                       ClkMux                       309              3002  RISE       1
dac_data_i1_LC_1_8_2/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_data_i3_LC_2_8_0/in3
Capture Clock    : dac_data_i3_LC_2_8_0/clk
Setup Constraint : 1000000p
Path slack       : 997384p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002728

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1849
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5344
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout     LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__593/I                        LocalMux                       0              3495  995929  RISE       1
I__593/O                        LocalMux                     330              3825  995929  RISE       1
I__600/I                        InMux                          0              3825  995929  RISE       1
I__600/O                        InMux                        260              4085  995929  RISE       1
i93_2_lut_3_lut_LC_2_6_0/in3    LogicCell40_SEQ_MODE_0000      0              4085  995929  RISE       1
i93_2_lut_3_lut_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    316              4402  995929  RISE      17
I__332/I                        Odrv4                          0              4402  997187  RISE       1
I__332/O                        Odrv4                        352              4753  997187  RISE       1
I__343/I                        LocalMux                       0              4753  997187  RISE       1
I__343/O                        LocalMux                     330              5084  997187  RISE       1
I__351/I                        InMux                          0              5084  997384  RISE       1
I__351/O                        InMux                        260              5344  997384  RISE       1
dac_data_i3_LC_2_8_0/in3        LogicCell40_SEQ_MODE_1000      0              5344  997384  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i3_LC_2_8_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : CS_32_LC_1_5_2/in2
Capture Clock    : CS_32_LC_1_5_2/clk
Setup Constraint : 1000000p
Path slack       : 997433p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1997
- Setup Time                                      -373
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001624

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1245
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4191
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              2946  995802  RISE      14
I__645/I                     Odrv4                          0              2946  996421  RISE       1
I__645/O                     Odrv4                        352              3298  996421  RISE       1
I__657/I                     Span4Mux_h                     0              3298  997434  RISE       1
I__657/O                     Span4Mux_h                   302              3600  997434  RISE       1
I__666/I                     LocalMux                       0              3600  997434  RISE       1
I__666/O                     LocalMux                     330              3931  997434  RISE       1
I__671/I                     InMux                          0              3931  997434  RISE       1
I__671/O                     InMux                        260              4191  997434  RISE       1
I__672/I                     CascadeMux                     0              4191  997434  RISE       1
I__672/O                     CascadeMux                     0              4191  997434  RISE       1
CS_32_LC_1_5_2/in2           LogicCell40_SEQ_MODE_1000      0              4191  997434  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__512/I                       LocalMux                       0              1357  RISE       1
I__512/O                       LocalMux                     330              1688  RISE       1
I__516/I                       ClkMux                         0              1688  RISE       1
I__516/O                       ClkMux                       309              1997  RISE       1
CS_32_LC_1_5_2/clk             LogicCell40_SEQ_MODE_1000      0              1997  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_buf_i1_LC_2_10_7/in0
Capture Clock    : dac_buf_i1_LC_2_10_7/clk
Setup Constraint : 1000000p
Path slack       : 997743p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002531

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1293
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4788
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__598/I                     Odrv4                          0              3495  996808  RISE       1
I__598/O                     Odrv4                        352              3846  996808  RISE       1
I__607/I                     Span4Mux_v                     0              3846  997089  RISE       1
I__607/O                     Span4Mux_v                   352              4198  997089  RISE       1
I__620/I                     LocalMux                       0              4198  997743  RISE       1
I__620/O                     LocalMux                     330              4528  997743  RISE       1
I__630/I                     InMux                          0              4528  997743  RISE       1
I__630/O                     InMux                        260              4788  997743  RISE       1
dac_buf_i1_LC_2_10_7/in0     LogicCell40_SEQ_MODE_1000      0              4788  997743  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__539/I                       LocalMux                       0              2363  RISE       1
I__539/O                       LocalMux                     330              2693  RISE       1
I__545/I                       ClkMux                         0              2693  RISE       1
I__545/O                       ClkMux                       309              3002  RISE       1
dac_buf_i1_LC_2_10_7/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_buf_i10_LC_1_10_3/in0
Capture Clock    : dac_buf_i10_LC_1_10_3/clk
Setup Constraint : 1000000p
Path slack       : 997743p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002531

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1293
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4788
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__598/I                     Odrv4                          0              3495  996808  RISE       1
I__598/O                     Odrv4                        352              3846  996808  RISE       1
I__607/I                     Span4Mux_v                     0              3846  997089  RISE       1
I__607/O                     Span4Mux_v                   352              4198  997089  RISE       1
I__621/I                     LocalMux                       0              4198  997743  RISE       1
I__621/O                     LocalMux                     330              4528  997743  RISE       1
I__634/I                     InMux                          0              4528  997743  RISE       1
I__634/O                     InMux                        260              4788  997743  RISE       1
dac_buf_i10_LC_1_10_3/in0    LogicCell40_SEQ_MODE_1000      0              4788  997743  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i10_LC_1_10_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_buf_i2_LC_2_10_3/in0
Capture Clock    : dac_buf_i2_LC_2_10_3/clk
Setup Constraint : 1000000p
Path slack       : 997743p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002531

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1293
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4788
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__598/I                     Odrv4                          0              3495  996808  RISE       1
I__598/O                     Odrv4                        352              3846  996808  RISE       1
I__607/I                     Span4Mux_v                     0              3846  997089  RISE       1
I__607/O                     Span4Mux_v                   352              4198  997089  RISE       1
I__620/I                     LocalMux                       0              4198  997743  RISE       1
I__620/O                     LocalMux                     330              4528  997743  RISE       1
I__631/I                     InMux                          0              4528  997743  RISE       1
I__631/O                     InMux                        260              4788  997743  RISE       1
dac_buf_i2_LC_2_10_3/in0     LogicCell40_SEQ_MODE_1000      0              4788  997743  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__539/I                       LocalMux                       0              2363  RISE       1
I__539/O                       LocalMux                     330              2693  RISE       1
I__545/I                       ClkMux                         0              2693  RISE       1
I__545/O                       ClkMux                       309              3002  RISE       1
dac_buf_i2_LC_2_10_3/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_buf_i4_LC_1_10_1/in0
Capture Clock    : dac_buf_i4_LC_1_10_1/clk
Setup Constraint : 1000000p
Path slack       : 997743p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002531

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1293
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4788
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__598/I                     Odrv4                          0              3495  996808  RISE       1
I__598/O                     Odrv4                        352              3846  996808  RISE       1
I__607/I                     Span4Mux_v                     0              3846  997089  RISE       1
I__607/O                     Span4Mux_v                   352              4198  997089  RISE       1
I__621/I                     LocalMux                       0              4198  997743  RISE       1
I__621/O                     LocalMux                     330              4528  997743  RISE       1
I__635/I                     InMux                          0              4528  997743  RISE       1
I__635/O                     InMux                        260              4788  997743  RISE       1
dac_buf_i4_LC_1_10_1/in0     LogicCell40_SEQ_MODE_1000      0              4788  997743  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i4_LC_1_10_1/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_buf_i5_LC_1_10_7/in0
Capture Clock    : dac_buf_i5_LC_1_10_7/clk
Setup Constraint : 1000000p
Path slack       : 997743p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002531

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1293
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4788
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__598/I                     Odrv4                          0              3495  996808  RISE       1
I__598/O                     Odrv4                        352              3846  996808  RISE       1
I__607/I                     Span4Mux_v                     0              3846  997089  RISE       1
I__607/O                     Span4Mux_v                   352              4198  997089  RISE       1
I__621/I                     LocalMux                       0              4198  997743  RISE       1
I__621/O                     LocalMux                     330              4528  997743  RISE       1
I__636/I                     InMux                          0              4528  997743  RISE       1
I__636/O                     InMux                        260              4788  997743  RISE       1
dac_buf_i5_LC_1_10_7/in0     LogicCell40_SEQ_MODE_1000      0              4788  997743  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i5_LC_1_10_7/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_buf_i6_LC_1_10_5/in0
Capture Clock    : dac_buf_i6_LC_1_10_5/clk
Setup Constraint : 1000000p
Path slack       : 997743p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002531

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1293
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4788
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__598/I                     Odrv4                          0              3495  996808  RISE       1
I__598/O                     Odrv4                        352              3846  996808  RISE       1
I__607/I                     Span4Mux_v                     0              3846  997089  RISE       1
I__607/O                     Span4Mux_v                   352              4198  997089  RISE       1
I__621/I                     LocalMux                       0              4198  997743  RISE       1
I__621/O                     LocalMux                     330              4528  997743  RISE       1
I__637/I                     InMux                          0              4528  997743  RISE       1
I__637/O                     InMux                        260              4788  997743  RISE       1
dac_buf_i6_LC_1_10_5/in0     LogicCell40_SEQ_MODE_1000      0              4788  997743  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i6_LC_1_10_5/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i0_LC_2_6_5/lcout
Path End         : CS_32_LC_1_5_2/in0
Capture Clock    : CS_32_LC_1_5_2/clk
Setup Constraint : 1000000p
Path slack       : 997792p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        1997
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001526

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2602
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3734
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__518/I                       Span4Mux_h                     0              1659  RISE       1
I__518/O                       Span4Mux_h                   302              1962  RISE       1
I__527/I                       LocalMux                       0              1962  RISE       1
I__527/O                       LocalMux                     330              2292  RISE       1
I__535/I                       ClkMux                         0              2292  RISE       1
I__535/O                       ClkMux                       309              2602  RISE       1
dac_state_i0_LC_2_6_5/clk      LogicCell40_SEQ_MODE_1000      0              2602  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i0_LC_2_6_5/lcout  LogicCell40_SEQ_MODE_1000    541              3143  995655  RISE      16
I__568/I                     LocalMux                       0              3143  997792  RISE       1
I__568/O                     LocalMux                     330              3474  997792  RISE       1
I__582/I                     InMux                          0              3474  997792  RISE       1
I__582/O                     InMux                        260              3734  997792  RISE       1
CS_32_LC_1_5_2/in0           LogicCell40_SEQ_MODE_1000      0              3734  997792  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__512/I                       LocalMux                       0              1357  RISE       1
I__512/O                       LocalMux                     330              1688  RISE       1
I__516/I                       ClkMux                         0              1688  RISE       1
I__516/O                       ClkMux                       309              1997  RISE       1
CS_32_LC_1_5_2/clk             LogicCell40_SEQ_MODE_1000      0              1997  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt_i0_LC_3_10_0/lcout
Path End         : dac_state_i2_LC_3_7_0/in0
Capture Clock    : dac_state_i2_LC_3_7_0/clk
Setup Constraint : 1000000p
Path slack       : 997800p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001934

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2651
+ Clock To Q                                   541
+ Data Path Delay                              942
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4134
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__524/I                       Span4Mux_h                     0              1709  RISE       1
I__524/O                       Span4Mux_h                   302              2011  RISE       1
I__534/I                       LocalMux                       0              2011  RISE       1
I__534/O                       LocalMux                     330              2341  RISE       1
I__541/I                       ClkMux                         0              2341  RISE       1
I__541/O                       ClkMux                       309              2651  RISE       1
bit_cnt_i0_LC_3_10_0/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt_i0_LC_3_10_0/lcout  LogicCell40_SEQ_MODE_1000    541              3192  997005  RISE       6
I__550/I                    Odrv4                          0              3192  997799  RISE       1
I__550/O                    Odrv4                        352              3544  997799  RISE       1
I__556/I                    LocalMux                       0              3544  997799  RISE       1
I__556/O                    LocalMux                     330              3874  997799  RISE       1
I__560/I                    InMux                          0              3874  997799  RISE       1
I__560/O                    InMux                        260              4134  997799  RISE       1
dac_state_i2_LC_3_7_0/in0   LogicCell40_SEQ_MODE_1000      0              4134  997799  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_buf_i10_LC_1_10_3/lcout
Path End         : dac_buf_i11_LC_1_9_2/in1
Capture Clock    : dac_buf_i11_LC_1_9_2/clk
Setup Constraint : 1000000p
Path slack       : 997814p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001948

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                              590
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4134
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i10_LC_1_10_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_buf_i10_LC_1_10_3/lcout  LogicCell40_SEQ_MODE_1000    541              3544  997813  RISE       1
I__246/I                     LocalMux                       0              3544  997813  RISE       1
I__246/O                     LocalMux                     330              3874  997813  RISE       1
I__247/I                     InMux                          0              3874  997813  RISE       1
I__247/O                     InMux                        260              4134  997813  RISE       1
dac_buf_i11_LC_1_9_2/in1     LogicCell40_SEQ_MODE_1000      0              4134  997813  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i11_LC_1_9_2/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i0_LC_2_6_5/lcout
Path End         : bit_cnt_i0_LC_3_10_0/in3
Capture Clock    : bit_cnt_i0_LC_3_10_0/clk
Setup Constraint : 1000000p
Path slack       : 997940p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2651
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002377

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2602
+ Clock To Q                                   541
+ Data Path Delay                             1294
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4437
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__518/I                       Span4Mux_h                     0              1659  RISE       1
I__518/O                       Span4Mux_h                   302              1962  RISE       1
I__527/I                       LocalMux                       0              1962  RISE       1
I__527/O                       LocalMux                     330              2292  RISE       1
I__535/I                       ClkMux                         0              2292  RISE       1
I__535/O                       ClkMux                       309              2602  RISE       1
dac_state_i0_LC_2_6_5/clk      LogicCell40_SEQ_MODE_1000      0              2602  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i0_LC_2_6_5/lcout  LogicCell40_SEQ_MODE_1000    541              3143  995655  RISE      16
I__565/I                     Odrv4                          0              3143  996309  RISE       1
I__565/O                     Odrv4                        352              3495  996309  RISE       1
I__579/I                     Span4Mux_v                     0              3495  997940  RISE       1
I__579/O                     Span4Mux_v                   352              3846  997940  RISE       1
I__590/I                     LocalMux                       0              3846  997940  RISE       1
I__590/O                     LocalMux                     330              4177  997940  RISE       1
I__592/I                     InMux                          0              4177  997940  RISE       1
I__592/O                     InMux                        260              4437  997940  RISE       1
bit_cnt_i0_LC_3_10_0/in3     LogicCell40_SEQ_MODE_1000      0              4437  997940  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__524/I                       Span4Mux_h                     0              1709  RISE       1
I__524/O                       Span4Mux_h                   302              2011  RISE       1
I__534/I                       LocalMux                       0              2011  RISE       1
I__534/O                       LocalMux                     330              2341  RISE       1
I__541/I                       ClkMux                         0              2341  RISE       1
I__541/O                       ClkMux                       309              2651  RISE       1
bit_cnt_i0_LC_3_10_0/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_buf_i3_LC_2_10_0/in3
Capture Clock    : dac_buf_i3_LC_2_10_0/clk
Setup Constraint : 1000000p
Path slack       : 997940p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002728

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1293
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4788
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__598/I                     Odrv4                          0              3495  996808  RISE       1
I__598/O                     Odrv4                        352              3846  996808  RISE       1
I__607/I                     Span4Mux_v                     0              3846  997089  RISE       1
I__607/O                     Span4Mux_v                   352              4198  997089  RISE       1
I__620/I                     LocalMux                       0              4198  997743  RISE       1
I__620/O                     LocalMux                     330              4528  997743  RISE       1
I__632/I                     InMux                          0              4528  997940  RISE       1
I__632/O                     InMux                        260              4788  997940  RISE       1
dac_buf_i3_LC_2_10_0/in3     LogicCell40_SEQ_MODE_1000      0              4788  997940  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__539/I                       LocalMux                       0              2363  RISE       1
I__539/O                       LocalMux                     330              2693  RISE       1
I__545/I                       ClkMux                         0              2693  RISE       1
I__545/O                       ClkMux                       309              3002  RISE       1
dac_buf_i3_LC_2_10_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_buf_i0_LC_1_10_6/in3
Capture Clock    : dac_buf_i0_LC_1_10_6/clk
Setup Constraint : 1000000p
Path slack       : 997940p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002728

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1293
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4788
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__598/I                     Odrv4                          0              3495  996808  RISE       1
I__598/O                     Odrv4                        352              3846  996808  RISE       1
I__607/I                     Span4Mux_v                     0              3846  997089  RISE       1
I__607/O                     Span4Mux_v                   352              4198  997089  RISE       1
I__621/I                     LocalMux                       0              4198  997743  RISE       1
I__621/O                     LocalMux                     330              4528  997743  RISE       1
I__633/I                     InMux                          0              4528  997940  RISE       1
I__633/O                     InMux                        260              4788  997940  RISE       1
dac_buf_i0_LC_1_10_6/in3     LogicCell40_SEQ_MODE_1000      0              4788  997940  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i0_LC_1_10_6/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_buf_i7_LC_1_10_4/in3
Capture Clock    : dac_buf_i7_LC_1_10_4/clk
Setup Constraint : 1000000p
Path slack       : 997940p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002728

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1293
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4788
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__598/I                     Odrv4                          0              3495  996808  RISE       1
I__598/O                     Odrv4                        352              3846  996808  RISE       1
I__607/I                     Span4Mux_v                     0              3846  997089  RISE       1
I__607/O                     Span4Mux_v                   352              4198  997089  RISE       1
I__621/I                     LocalMux                       0              4198  997743  RISE       1
I__621/O                     LocalMux                     330              4528  997743  RISE       1
I__638/I                     InMux                          0              4528  997940  RISE       1
I__638/O                     InMux                        260              4788  997940  RISE       1
dac_buf_i7_LC_1_10_4/in3     LogicCell40_SEQ_MODE_1000      0              4788  997940  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i7_LC_1_10_4/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_buf_i8_LC_1_10_2/in3
Capture Clock    : dac_buf_i8_LC_1_10_2/clk
Setup Constraint : 1000000p
Path slack       : 997940p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002728

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1293
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4788
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__598/I                     Odrv4                          0              3495  996808  RISE       1
I__598/O                     Odrv4                        352              3846  996808  RISE       1
I__607/I                     Span4Mux_v                     0              3846  997089  RISE       1
I__607/O                     Span4Mux_v                   352              4198  997089  RISE       1
I__621/I                     LocalMux                       0              4198  997743  RISE       1
I__621/O                     LocalMux                     330              4528  997743  RISE       1
I__639/I                     InMux                          0              4528  997940  RISE       1
I__639/O                     InMux                        260              4788  997940  RISE       1
dac_buf_i8_LC_1_10_2/in3     LogicCell40_SEQ_MODE_1000      0              4788  997940  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i8_LC_1_10_2/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_buf_i9_LC_1_10_0/in3
Capture Clock    : dac_buf_i9_LC_1_10_0/clk
Setup Constraint : 1000000p
Path slack       : 997940p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002728

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1293
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4788
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__598/I                     Odrv4                          0              3495  996808  RISE       1
I__598/O                     Odrv4                        352              3846  996808  RISE       1
I__607/I                     Span4Mux_v                     0              3846  997089  RISE       1
I__607/O                     Span4Mux_v                   352              4198  997089  RISE       1
I__621/I                     LocalMux                       0              4198  997743  RISE       1
I__621/O                     LocalMux                     330              4528  997743  RISE       1
I__640/I                     InMux                          0              4528  997940  RISE       1
I__640/O                     InMux                        260              4788  997940  RISE       1
dac_buf_i9_LC_1_10_0/in3     LogicCell40_SEQ_MODE_1000      0              4788  997940  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i9_LC_1_10_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_buf_i15_LC_1_9_7/lcout
Path End         : MOSI_35_LC_1_7_6/in1
Capture Clock    : MOSI_35_LC_1_7_6/clk
Setup Constraint : 1000000p
Path slack       : 998116p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001948

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              942
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3832
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i15_LC_1_9_7/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_buf_i15_LC_1_9_7/lcout  LogicCell40_SEQ_MODE_1000    541              2890  998116  RISE       2
I__203/I                    Odrv4                          0              2890  998116  RISE       1
I__203/O                    Odrv4                        352              3241  998116  RISE       1
I__205/I                    LocalMux                       0              3241  998116  RISE       1
I__205/O                    LocalMux                     330              3572  998116  RISE       1
I__206/I                    InMux                          0              3572  998116  RISE       1
I__206/O                    InMux                        260              3832  998116  RISE       1
MOSI_35_LC_1_7_6/in1        LogicCell40_SEQ_MODE_1000      0              3832  998116  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
MOSI_35_LC_1_7_6/clk           LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i0_LC_2_6_5/lcout
Path End         : MOSI_35_LC_1_7_6/in0
Capture Clock    : MOSI_35_LC_1_7_6/clk
Setup Constraint : 1000000p
Path slack       : 998143p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001877

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2602
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3734
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__518/I                       Span4Mux_h                     0              1659  RISE       1
I__518/O                       Span4Mux_h                   302              1962  RISE       1
I__527/I                       LocalMux                       0              1962  RISE       1
I__527/O                       LocalMux                     330              2292  RISE       1
I__535/I                       ClkMux                         0              2292  RISE       1
I__535/O                       ClkMux                       309              2602  RISE       1
dac_state_i0_LC_2_6_5/clk      LogicCell40_SEQ_MODE_1000      0              2602  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i0_LC_2_6_5/lcout  LogicCell40_SEQ_MODE_1000    541              3143  995655  RISE      16
I__569/I                     LocalMux                       0              3143  998144  RISE       1
I__569/O                     LocalMux                     330              3474  998144  RISE       1
I__583/I                     InMux                          0              3474  998144  RISE       1
I__583/O                     InMux                        260              3734  998144  RISE       1
MOSI_35_LC_1_7_6/in0         LogicCell40_SEQ_MODE_1000      0              3734  998144  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
MOSI_35_LC_1_7_6/clk           LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt_i0_LC_3_10_0/lcout
Path End         : bit_cnt_i1_LC_2_9_2/in1
Capture Clock    : bit_cnt_i1_LC_2_9_2/clk
Setup Constraint : 1000000p
Path slack       : 998165p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001948

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2651
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3783
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__524/I                       Span4Mux_h                     0              1709  RISE       1
I__524/O                       Span4Mux_h                   302              2011  RISE       1
I__534/I                       LocalMux                       0              2011  RISE       1
I__534/O                       LocalMux                     330              2341  RISE       1
I__541/I                       ClkMux                         0              2341  RISE       1
I__541/O                       ClkMux                       309              2651  RISE       1
bit_cnt_i0_LC_3_10_0/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt_i0_LC_3_10_0/lcout  LogicCell40_SEQ_MODE_1000    541              3192  997005  RISE       6
I__549/I                    LocalMux                       0              3192  998165  RISE       1
I__549/O                    LocalMux                     330              3523  998165  RISE       1
I__553/I                    InMux                          0              3523  998165  RISE       1
I__553/O                    InMux                        260              3783  998165  RISE       1
bit_cnt_i1_LC_2_9_2/in1     LogicCell40_SEQ_MODE_1000      0              3783  998165  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i1_LC_2_9_2/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt_i3_LC_2_9_1/lcout
Path End         : dac_state_i2_LC_3_7_0/in1
Capture Clock    : dac_state_i2_LC_3_7_0/clk
Setup Constraint : 1000000p
Path slack       : 998172p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002004

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              942
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3832
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i3_LC_2_9_1/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt_i3_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    541              2890  997609  RISE       3
I__700/I                   Odrv4                          0              2890  998172  RISE       1
I__700/O                   Odrv4                        352              3241  998172  RISE       1
I__703/I                   LocalMux                       0              3241  998172  RISE       1
I__703/O                   LocalMux                     330              3572  998172  RISE       1
I__705/I                   InMux                          0              3572  998172  RISE       1
I__705/O                   InMux                        260              3832  998172  RISE       1
dac_state_i2_LC_3_7_0/in1  LogicCell40_SEQ_MODE_1000      0              3832  998172  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt_i0_LC_3_10_0/lcout
Path End         : bit_cnt_i2_LC_2_9_3/in2
Capture Clock    : bit_cnt_i2_LC_2_9_3/clk
Setup Constraint : 1000000p
Path slack       : 998193p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -373
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001976

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2651
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3783
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__524/I                       Span4Mux_h                     0              1709  RISE       1
I__524/O                       Span4Mux_h                   302              2011  RISE       1
I__534/I                       LocalMux                       0              2011  RISE       1
I__534/O                       LocalMux                     330              2341  RISE       1
I__541/I                       ClkMux                         0              2341  RISE       1
I__541/O                       ClkMux                       309              2651  RISE       1
bit_cnt_i0_LC_3_10_0/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt_i0_LC_3_10_0/lcout  LogicCell40_SEQ_MODE_1000    541              3192  997005  RISE       6
I__549/I                    LocalMux                       0              3192  998165  RISE       1
I__549/O                    LocalMux                     330              3523  998165  RISE       1
I__554/I                    InMux                          0              3523  998193  RISE       1
I__554/O                    InMux                        260              3783  998193  RISE       1
I__558/I                    CascadeMux                     0              3783  998193  RISE       1
I__558/O                    CascadeMux                     0              3783  998193  RISE       1
bit_cnt_i2_LC_2_9_3/in2     LogicCell40_SEQ_MODE_1000      0              3783  998193  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i2_LC_2_9_3/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt_i0_LC_3_10_0/lcout
Path End         : bit_cnt_i3_LC_2_9_1/in2
Capture Clock    : bit_cnt_i3_LC_2_9_1/clk
Setup Constraint : 1000000p
Path slack       : 998193p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -373
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001976

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2651
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3783
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__524/I                       Span4Mux_h                     0              1709  RISE       1
I__524/O                       Span4Mux_h                   302              2011  RISE       1
I__534/I                       LocalMux                       0              2011  RISE       1
I__534/O                       LocalMux                     330              2341  RISE       1
I__541/I                       ClkMux                         0              2341  RISE       1
I__541/O                       ClkMux                       309              2651  RISE       1
bit_cnt_i0_LC_3_10_0/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt_i0_LC_3_10_0/lcout  LogicCell40_SEQ_MODE_1000    541              3192  997005  RISE       6
I__549/I                    LocalMux                       0              3192  998165  RISE       1
I__549/O                    LocalMux                     330              3523  998165  RISE       1
I__555/I                    InMux                          0              3523  998193  RISE       1
I__555/O                    InMux                        260              3783  998193  RISE       1
I__559/I                    CascadeMux                     0              3783  998193  RISE       1
I__559/O                    CascadeMux                     0              3783  998193  RISE       1
bit_cnt_i3_LC_2_9_1/in2     LogicCell40_SEQ_MODE_1000      0              3783  998193  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i3_LC_2_9_1/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt_i2_LC_2_9_3/lcout
Path End         : dac_state_i2_LC_3_7_0/in2
Capture Clock    : dac_state_i2_LC_3_7_0/clk
Setup Constraint : 1000000p
Path slack       : 998200p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                      -373
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002032

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              942
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3832
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i2_LC_2_9_3/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt_i2_LC_2_9_3/lcout  LogicCell40_SEQ_MODE_1000    541              2890  997680  RISE       4
I__691/I                   Odrv4                          0              2890  998200  RISE       1
I__691/O                   Odrv4                        352              3241  998200  RISE       1
I__695/I                   LocalMux                       0              3241  998200  RISE       1
I__695/O                   LocalMux                     330              3572  998200  RISE       1
I__697/I                   InMux                          0              3572  998200  RISE       1
I__697/O                   InMux                        260              3832  998200  RISE       1
I__698/I                   CascadeMux                     0              3832  998200  RISE       1
I__698/O                   CascadeMux                     0              3832  998200  RISE       1
dac_state_i2_LC_3_7_0/in2  LogicCell40_SEQ_MODE_1000      0              3832  998200  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt_i1_LC_2_9_2/lcout
Path End         : dac_state_i2_LC_3_7_0/in3
Capture Clock    : dac_state_i2_LC_3_7_0/clk
Setup Constraint : 1000000p
Path slack       : 998299p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2405
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002131

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              942
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3832
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i1_LC_2_9_2/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt_i1_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_1000    541              2890  997743  RISE       5
I__682/I                   Odrv4                          0              2890  998298  RISE       1
I__682/O                   Odrv4                        352              3241  998298  RISE       1
I__687/I                   LocalMux                       0              3241  998298  RISE       1
I__687/O                   LocalMux                     330              3572  998298  RISE       1
I__688/I                   InMux                          0              3572  998298  RISE       1
I__688/O                   InMux                        260              3832  998298  RISE       1
dac_state_i2_LC_3_7_0/in3  LogicCell40_SEQ_MODE_1000      0              3832  998298  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SCLK_33_LC_2_8_5/lcout
Path End         : SCLK_33_LC_2_8_5/in0
Capture Clock    : SCLK_33_LC_2_8_5/clk
Setup Constraint : 1000000p
Path slack       : 998397p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002531

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                              590
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4134
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
SCLK_33_LC_2_8_5/clk           LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
SCLK_33_LC_2_8_5/lcout  LogicCell40_SEQ_MODE_1000    541              3544  998397  RISE       2
I__374/I                LocalMux                       0              3544  998397  RISE       1
I__374/O                LocalMux                     330              3874  998397  RISE       1
I__376/I                InMux                          0              3874  998397  RISE       1
I__376/O                InMux                        260              4134  998397  RISE       1
SCLK_33_LC_2_8_5/in0    LogicCell40_SEQ_MODE_1000      0              4134  998397  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
SCLK_33_LC_2_8_5/clk           LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i10_LC_2_7_7/lcout
Path End         : dac_data_i10_LC_2_7_7/in0
Capture Clock    : dac_data_i10_LC_2_7_7/clk
Setup Constraint : 1000000p
Path slack       : 998396p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001877

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3481
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__521/I                       LocalMux                       0              1709  RISE       1
I__521/O                       LocalMux                     330              2039  RISE       1
I__531/I                       ClkMux                         0              2039  RISE       1
I__531/O                       ClkMux                       309              2348  RISE       1
dac_data_i10_LC_2_7_7/clk      LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i10_LC_2_7_7/lcout  LogicCell40_SEQ_MODE_1000    541              2890  994663  RISE       2
I__413/I                     LocalMux                       0              2890  994663  RISE       1
I__413/O                     LocalMux                     330              3220  994663  RISE       1
I__415/I                     InMux                          0              3220  998397  RISE       1
I__415/O                     InMux                        260              3481  998397  RISE       1
dac_data_i10_LC_2_7_7/in0    LogicCell40_SEQ_MODE_1000      0              3481  998397  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__521/I                       LocalMux                       0              1709  RISE       1
I__521/O                       LocalMux                     330              2039  RISE       1
I__531/I                       ClkMux                         0              2039  RISE       1
I__531/O                       ClkMux                       309              2348  RISE       1
dac_data_i10_LC_2_7_7/clk      LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i12_LC_2_7_5/lcout
Path End         : dac_data_i12_LC_2_7_5/in0
Capture Clock    : dac_data_i12_LC_2_7_5/clk
Setup Constraint : 1000000p
Path slack       : 998396p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001877

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3481
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__521/I                       LocalMux                       0              1709  RISE       1
I__521/O                       LocalMux                     330              2039  RISE       1
I__531/I                       ClkMux                         0              2039  RISE       1
I__531/O                       ClkMux                       309              2348  RISE       1
dac_data_i12_LC_2_7_5/clk      LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i12_LC_2_7_5/lcout  LogicCell40_SEQ_MODE_1000    541              2890  994579  RISE       2
I__275/I                     LocalMux                       0              2890  994579  RISE       1
I__275/O                     LocalMux                     330              3220  994579  RISE       1
I__277/I                     InMux                          0              3220  998397  RISE       1
I__277/O                     InMux                        260              3481  998397  RISE       1
dac_data_i12_LC_2_7_5/in0    LogicCell40_SEQ_MODE_1000      0              3481  998397  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__521/I                       LocalMux                       0              1709  RISE       1
I__521/O                       LocalMux                     330              2039  RISE       1
I__531/I                       ClkMux                         0              2039  RISE       1
I__531/O                       ClkMux                       309              2348  RISE       1
dac_data_i12_LC_2_7_5/clk      LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i1_LC_1_8_2/lcout
Path End         : dac_data_i1_LC_1_8_2/in0
Capture Clock    : dac_data_i1_LC_1_8_2/clk
Setup Constraint : 1000000p
Path slack       : 998397p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002531

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                              590
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4134
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__536/I                       LocalMux                       0              2363  RISE       1
I__536/O                       LocalMux                     330              2693  RISE       1
I__542/I                       ClkMux                         0              2693  RISE       1
I__542/O                       ClkMux                       309              3002  RISE       1
dac_data_i1_LC_1_8_2/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i1_LC_1_8_2/lcout  LogicCell40_SEQ_MODE_1000    541              3544  994319  RISE       2
I__106/I                    LocalMux                       0              3544  994319  RISE       1
I__106/O                    LocalMux                     330              3874  994319  RISE       1
I__108/I                    InMux                          0              3874  998397  RISE       1
I__108/O                    InMux                        260              4134  998397  RISE       1
dac_data_i1_LC_1_8_2/in0    LogicCell40_SEQ_MODE_1000      0              4134  998397  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__536/I                       LocalMux                       0              2363  RISE       1
I__536/O                       LocalMux                     330              2693  RISE       1
I__542/I                       ClkMux                         0              2693  RISE       1
I__542/O                       ClkMux                       309              3002  RISE       1
dac_data_i1_LC_1_8_2/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i0_LC_1_7_5/lcout
Path End         : dac_data_i0_LC_1_7_5/in0
Capture Clock    : dac_data_i0_LC_1_7_5/clk
Setup Constraint : 1000000p
Path slack       : 998396p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001877

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3481
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i0_LC_1_7_5/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i0_LC_1_7_5/lcout  LogicCell40_SEQ_MODE_1000    541              2890  995022  RISE       2
I__126/I                    LocalMux                       0              2890  995022  RISE       1
I__126/O                    LocalMux                     330              3220  995022  RISE       1
I__128/I                    InMux                          0              3220  998397  RISE       1
I__128/O                    InMux                        260              3481  998397  RISE       1
dac_data_i0_LC_1_7_5/in0    LogicCell40_SEQ_MODE_1000      0              3481  998397  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i0_LC_1_7_5/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i2_LC_1_7_1/lcout
Path End         : dac_data_i2_LC_1_7_1/in0
Capture Clock    : dac_data_i2_LC_1_7_1/clk
Setup Constraint : 1000000p
Path slack       : 998396p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001877

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3481
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i2_LC_1_7_1/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i2_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1000    541              2890  994656  RISE       2
I__94/I                     LocalMux                       0              2890  994656  RISE       1
I__94/O                     LocalMux                     330              3220  994656  RISE       1
I__96/I                     InMux                          0              3220  998397  RISE       1
I__96/O                     InMux                        260              3481  998397  RISE       1
dac_data_i2_LC_1_7_1/in0    LogicCell40_SEQ_MODE_1000      0              3481  998397  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i2_LC_1_7_1/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_data_i13_LC_2_8_3/in0
Capture Clock    : dac_data_i13_LC_2_8_3/clk
Setup Constraint : 1000000p
Path slack       : 998397p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002531

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                              590
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4134
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3544  993545  RISE       2
I__359/I                     LocalMux                       0              3544  993545  RISE       1
I__359/O                     LocalMux                     330              3874  993545  RISE       1
I__361/I                     InMux                          0              3874  998397  RISE       1
I__361/O                     InMux                        260              4134  998397  RISE       1
dac_data_i13_LC_2_8_3/in0    LogicCell40_SEQ_MODE_1000      0              4134  998397  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt_i1_LC_2_9_2/lcout
Path End         : bit_cnt_i2_LC_2_9_3/in0
Capture Clock    : bit_cnt_i2_LC_2_9_3/clk
Setup Constraint : 1000000p
Path slack       : 998396p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001877

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3481
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i1_LC_2_9_2/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt_i1_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_1000    541              2890  997743  RISE       5
I__681/I                   LocalMux                       0              2890  998397  RISE       1
I__681/O                   LocalMux                     330              3220  998397  RISE       1
I__685/I                   InMux                          0              3220  998397  RISE       1
I__685/O                   InMux                        260              3481  998397  RISE       1
bit_cnt_i2_LC_2_9_3/in0    LogicCell40_SEQ_MODE_1000      0              3481  998397  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i2_LC_2_9_3/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt_i1_LC_2_9_2/lcout
Path End         : bit_cnt_i3_LC_2_9_1/in0
Capture Clock    : bit_cnt_i3_LC_2_9_1/clk
Setup Constraint : 1000000p
Path slack       : 998396p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001877

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3481
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i1_LC_2_9_2/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt_i1_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_1000    541              2890  997743  RISE       5
I__681/I                   LocalMux                       0              2890  998397  RISE       1
I__681/O                   LocalMux                     330              3220  998397  RISE       1
I__686/I                   InMux                          0              3220  998397  RISE       1
I__686/O                   InMux                        260              3481  998397  RISE       1
bit_cnt_i3_LC_2_9_1/in0    LogicCell40_SEQ_MODE_1000      0              3481  998397  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i3_LC_2_9_1/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i0_LC_2_6_5/lcout
Path End         : dac_state_i0_LC_2_6_5/in0
Capture Clock    : dac_state_i0_LC_2_6_5/clk
Setup Constraint : 1000000p
Path slack       : 998397p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2602
- Setup Time                                      -471
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002131

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2602
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3734
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__518/I                       Span4Mux_h                     0              1659  RISE       1
I__518/O                       Span4Mux_h                   302              1962  RISE       1
I__527/I                       LocalMux                       0              1962  RISE       1
I__527/O                       LocalMux                     330              2292  RISE       1
I__535/I                       ClkMux                         0              2292  RISE       1
I__535/O                       ClkMux                       309              2602  RISE       1
dac_state_i0_LC_2_6_5/clk      LogicCell40_SEQ_MODE_1000      0              2602  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i0_LC_2_6_5/lcout  LogicCell40_SEQ_MODE_1000    541              3143  995655  RISE      16
I__561/I                     LocalMux                       0              3143  996196  RISE       1
I__561/O                     LocalMux                     330              3474  996196  RISE       1
I__571/I                     InMux                          0              3474  998397  RISE       1
I__571/O                     InMux                        260              3734  998397  RISE       1
dac_state_i0_LC_2_6_5/in0    LogicCell40_SEQ_MODE_1000      0              3734  998397  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__518/I                       Span4Mux_h                     0              1659  RISE       1
I__518/O                       Span4Mux_h                   302              1962  RISE       1
I__527/I                       LocalMux                       0              1962  RISE       1
I__527/O                       LocalMux                     330              2292  RISE       1
I__535/I                       ClkMux                         0              2292  RISE       1
I__535/O                       ClkMux                       309              2602  RISE       1
dac_state_i0_LC_2_6_5/clk      LogicCell40_SEQ_MODE_1000      0              2602  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_buf_i2_LC_2_10_3/lcout
Path End         : dac_buf_i3_LC_2_10_0/in1
Capture Clock    : dac_buf_i3_LC_2_10_0/clk
Setup Constraint : 1000000p
Path slack       : 998468p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002602

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                              590
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4134
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__539/I                       LocalMux                       0              2363  RISE       1
I__539/O                       LocalMux                     330              2693  RISE       1
I__545/I                       ClkMux                         0              2693  RISE       1
I__545/O                       ClkMux                       309              3002  RISE       1
dac_buf_i2_LC_2_10_3/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_buf_i2_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_1000    541              3544  998467  RISE       1
I__468/I                    LocalMux                       0              3544  998467  RISE       1
I__468/O                    LocalMux                     330              3874  998467  RISE       1
I__469/I                    InMux                          0              3874  998467  RISE       1
I__469/O                    InMux                        260              4134  998467  RISE       1
dac_buf_i3_LC_2_10_0/in1    LogicCell40_SEQ_MODE_1000      0              4134  998467  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__539/I                       LocalMux                       0              2363  RISE       1
I__539/O                       LocalMux                     330              2693  RISE       1
I__545/I                       ClkMux                         0              2693  RISE       1
I__545/O                       ClkMux                       309              3002  RISE       1
dac_buf_i3_LC_2_10_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i5_LC_2_8_7/lcout
Path End         : dac_data_i5_LC_2_8_7/in1
Capture Clock    : dac_data_i5_LC_2_8_7/clk
Setup Constraint : 1000000p
Path slack       : 998468p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002602

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                              590
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4134
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i5_LC_2_8_7/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i5_LC_2_8_7/lcout  LogicCell40_SEQ_MODE_1000    541              3544  994009  RISE       2
I__295/I                    LocalMux                       0              3544  994009  RISE       1
I__295/O                    LocalMux                     330              3874  994009  RISE       1
I__297/I                    InMux                          0              3874  998467  RISE       1
I__297/O                    InMux                        260              4134  998467  RISE       1
dac_data_i5_LC_2_8_7/in1    LogicCell40_SEQ_MODE_1000      0              4134  998467  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i5_LC_2_8_7/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_buf_i6_LC_1_10_5/lcout
Path End         : dac_buf_i7_LC_1_10_4/in1
Capture Clock    : dac_buf_i7_LC_1_10_4/clk
Setup Constraint : 1000000p
Path slack       : 998468p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002602

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                              590
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4134
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i6_LC_1_10_5/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_buf_i6_LC_1_10_5/lcout  LogicCell40_SEQ_MODE_1000    541              3544  998467  RISE       1
I__220/I                    LocalMux                       0              3544  998467  RISE       1
I__220/O                    LocalMux                     330              3874  998467  RISE       1
I__221/I                    InMux                          0              3874  998467  RISE       1
I__221/O                    InMux                        260              4134  998467  RISE       1
dac_buf_i7_LC_1_10_4/in1    LogicCell40_SEQ_MODE_1000      0              4134  998467  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i7_LC_1_10_4/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_buf_i7_LC_1_10_4/lcout
Path End         : dac_buf_i8_LC_1_10_2/in1
Capture Clock    : dac_buf_i8_LC_1_10_2/clk
Setup Constraint : 1000000p
Path slack       : 998468p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002602

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                              590
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4134
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i7_LC_1_10_4/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_buf_i7_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_1000    541              3544  998467  RISE       1
I__234/I                    LocalMux                       0              3544  998467  RISE       1
I__234/O                    LocalMux                     330              3874  998467  RISE       1
I__235/I                    InMux                          0              3874  998467  RISE       1
I__235/O                    InMux                        260              4134  998467  RISE       1
dac_buf_i8_LC_1_10_2/in1    LogicCell40_SEQ_MODE_1000      0              4134  998467  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i8_LC_1_10_2/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_buf_i8_LC_1_10_2/lcout
Path End         : dac_buf_i9_LC_1_10_0/in1
Capture Clock    : dac_buf_i9_LC_1_10_0/clk
Setup Constraint : 1000000p
Path slack       : 998468p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002602

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                              590
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4134
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i8_LC_1_10_2/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_buf_i8_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_1000    541              3544  998467  RISE       1
I__250/I                    LocalMux                       0              3544  998467  RISE       1
I__250/O                    LocalMux                     330              3874  998467  RISE       1
I__251/I                    InMux                          0              3874  998467  RISE       1
I__251/O                    InMux                        260              4134  998467  RISE       1
dac_buf_i9_LC_1_10_0/in1    LogicCell40_SEQ_MODE_1000      0              4134  998467  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i9_LC_1_10_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_buf_i11_LC_1_9_2/lcout
Path End         : dac_buf_i12_LC_1_9_0/in1
Capture Clock    : dac_buf_i12_LC_1_9_0/clk
Setup Constraint : 1000000p
Path slack       : 998467p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001948

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3481
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i11_LC_1_9_2/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_buf_i11_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    541              2890  998467  RISE       1
I__163/I                    LocalMux                       0              2890  998467  RISE       1
I__163/O                    LocalMux                     330              3220  998467  RISE       1
I__164/I                    InMux                          0              3220  998467  RISE       1
I__164/O                    InMux                        260              3481  998467  RISE       1
dac_buf_i12_LC_1_9_0/in1    LogicCell40_SEQ_MODE_1000      0              3481  998467  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i12_LC_1_9_0/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_buf_i12_LC_1_9_0/lcout
Path End         : dac_buf_i13_LC_1_9_6/in1
Capture Clock    : dac_buf_i13_LC_1_9_6/clk
Setup Constraint : 1000000p
Path slack       : 998467p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001948

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3481
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i12_LC_1_9_0/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_buf_i12_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1000    541              2890  998467  RISE       1
I__146/I                    LocalMux                       0              2890  998467  RISE       1
I__146/O                    LocalMux                     330              3220  998467  RISE       1
I__147/I                    InMux                          0              3220  998467  RISE       1
I__147/O                    InMux                        260              3481  998467  RISE       1
dac_buf_i13_LC_1_9_6/in1    LogicCell40_SEQ_MODE_1000      0              3481  998467  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i13_LC_1_9_6/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i15_LC_1_8_0/lcout
Path End         : dac_data_i15_LC_1_8_0/in1
Capture Clock    : dac_data_i15_LC_1_8_0/clk
Setup Constraint : 1000000p
Path slack       : 998468p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002602

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                              590
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4134
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__536/I                       LocalMux                       0              2363  RISE       1
I__536/O                       LocalMux                     330              2693  RISE       1
I__542/I                       ClkMux                         0              2693  RISE       1
I__542/O                       ClkMux                       309              3002  RISE       1
dac_data_i15_LC_1_8_0/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i15_LC_1_8_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  994572  RISE       2
I__191/I                     LocalMux                       0              3544  994572  RISE       1
I__191/O                     LocalMux                     330              3874  994572  RISE       1
I__193/I                     InMux                          0              3874  998467  RISE       1
I__193/O                     InMux                        260              4134  998467  RISE       1
dac_data_i15_LC_1_8_0/in1    LogicCell40_SEQ_MODE_1000      0              4134  998467  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__536/I                       LocalMux                       0              2363  RISE       1
I__536/O                       LocalMux                     330              2693  RISE       1
I__542/I                       ClkMux                         0              2693  RISE       1
I__542/O                       ClkMux                       309              3002  RISE       1
dac_data_i15_LC_1_8_0/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i9_LC_1_7_3/lcout
Path End         : dac_data_i9_LC_1_7_3/in1
Capture Clock    : dac_data_i9_LC_1_7_3/clk
Setup Constraint : 1000000p
Path slack       : 998467p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001948

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3481
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i9_LC_1_7_3/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i9_LC_1_7_3/lcout  LogicCell40_SEQ_MODE_1000    541              2890  995331  RISE       2
I__188/I                    LocalMux                       0              2890  998467  RISE       1
I__188/O                    LocalMux                     330              3220  998467  RISE       1
I__190/I                    InMux                          0              3220  998467  RISE       1
I__190/O                    InMux                        260              3481  998467  RISE       1
dac_data_i9_LC_1_7_3/in1    LogicCell40_SEQ_MODE_1000      0              3481  998467  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i9_LC_1_7_3/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i6_LC_1_6_5/lcout
Path End         : dac_data_i6_LC_1_6_5/in1
Capture Clock    : dac_data_i6_LC_1_6_5/clk
Setup Constraint : 1000000p
Path slack       : 998467p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2299
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001898

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2299
+ Clock To Q                                   541
+ Data Path Delay                              590
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3431
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__517/I                       LocalMux                       0              1659  RISE       1
I__517/O                       LocalMux                     330              1990  RISE       1
I__526/I                       ClkMux                         0              1990  RISE       1
I__526/O                       ClkMux                       309              2299  RISE       1
dac_data_i6_LC_1_6_5/clk       LogicCell40_SEQ_MODE_1000      0              2299  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i6_LC_1_6_5/lcout  LogicCell40_SEQ_MODE_1000    541              2841  994987  RISE       2
I__91/I                     LocalMux                       0              2841  998467  RISE       1
I__91/O                     LocalMux                     330              3171  998467  RISE       1
I__93/I                     InMux                          0              3171  998467  RISE       1
I__93/O                     InMux                        260              3431  998467  RISE       1
dac_data_i6_LC_1_6_5/in1    LogicCell40_SEQ_MODE_1000      0              3431  998467  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__517/I                       LocalMux                       0              1659  RISE       1
I__517/O                       LocalMux                     330              1990  RISE       1
I__526/I                       ClkMux                         0              1990  RISE       1
I__526/O                       ClkMux                       309              2299  RISE       1
dac_data_i6_LC_1_6_5/clk       LogicCell40_SEQ_MODE_1000      0              2299  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt_i0_LC_3_10_0/lcout
Path End         : bit_cnt_i0_LC_3_10_0/in1
Capture Clock    : bit_cnt_i0_LC_3_10_0/clk
Setup Constraint : 1000000p
Path slack       : 998467p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2651
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002250

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2651
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3783
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__524/I                       Span4Mux_h                     0              1709  RISE       1
I__524/O                       Span4Mux_h                   302              2011  RISE       1
I__534/I                       LocalMux                       0              2011  RISE       1
I__534/O                       LocalMux                     330              2341  RISE       1
I__541/I                       ClkMux                         0              2341  RISE       1
I__541/O                       ClkMux                       309              2651  RISE       1
bit_cnt_i0_LC_3_10_0/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt_i0_LC_3_10_0/lcout  LogicCell40_SEQ_MODE_1000    541              3192  997005  RISE       6
I__548/I                    LocalMux                       0              3192  998467  RISE       1
I__548/O                    LocalMux                     330              3523  998467  RISE       1
I__552/I                    InMux                          0              3523  998467  RISE       1
I__552/O                    InMux                        260              3783  998467  RISE       1
bit_cnt_i0_LC_3_10_0/in1    LogicCell40_SEQ_MODE_1000      0              3783  998467  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__524/I                       Span4Mux_h                     0              1709  RISE       1
I__524/O                       Span4Mux_h                   302              2011  RISE       1
I__534/I                       LocalMux                       0              2011  RISE       1
I__534/O                       LocalMux                     330              2341  RISE       1
I__541/I                       ClkMux                         0              2341  RISE       1
I__541/O                       ClkMux                       309              2651  RISE       1
bit_cnt_i0_LC_3_10_0/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt_i2_LC_2_9_3/lcout
Path End         : bit_cnt_i3_LC_2_9_1/in1
Capture Clock    : bit_cnt_i3_LC_2_9_1/clk
Setup Constraint : 1000000p
Path slack       : 998467p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001948

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3481
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i2_LC_2_9_3/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt_i2_LC_2_9_3/lcout  LogicCell40_SEQ_MODE_1000    541              2890  997680  RISE       4
I__690/I                   LocalMux                       0              2890  998467  RISE       1
I__690/O                   LocalMux                     330              3220  998467  RISE       1
I__694/I                   InMux                          0              3220  998467  RISE       1
I__694/O                   InMux                        260              3481  998467  RISE       1
bit_cnt_i3_LC_2_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3481  998467  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i3_LC_2_9_1/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_buf_i3_LC_2_10_0/lcout
Path End         : dac_buf_i4_LC_1_10_1/in2
Capture Clock    : dac_buf_i4_LC_1_10_1/clk
Setup Constraint : 1000000p
Path slack       : 998496p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -373
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002630

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                              590
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4134
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__539/I                       LocalMux                       0              2363  RISE       1
I__539/O                       LocalMux                     330              2693  RISE       1
I__545/I                       ClkMux                         0              2693  RISE       1
I__545/O                       ClkMux                       309              3002  RISE       1
dac_buf_i3_LC_2_10_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_buf_i3_LC_2_10_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  998495  RISE       1
I__485/I                    LocalMux                       0              3544  998495  RISE       1
I__485/O                    LocalMux                     330              3874  998495  RISE       1
I__486/I                    InMux                          0              3874  998495  RISE       1
I__486/O                    InMux                        260              4134  998495  RISE       1
I__487/I                    CascadeMux                     0              4134  998495  RISE       1
I__487/O                    CascadeMux                     0              4134  998495  RISE       1
dac_buf_i4_LC_1_10_1/in2    LogicCell40_SEQ_MODE_1000      0              4134  998495  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i4_LC_1_10_1/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i3_LC_2_8_0/lcout
Path End         : dac_data_i3_LC_2_8_0/in2
Capture Clock    : dac_data_i3_LC_2_8_0/clk
Setup Constraint : 1000000p
Path slack       : 998496p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -373
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002630

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                              590
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4134
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i3_LC_2_8_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i3_LC_2_8_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  994115  RISE       2
I__409/I                    LocalMux                       0              3544  994115  RISE       1
I__409/O                    LocalMux                     330              3874  994115  RISE       1
I__411/I                    InMux                          0              3874  998495  RISE       1
I__411/O                    InMux                        260              4134  998495  RISE       1
I__412/I                    CascadeMux                     0              4134  998495  RISE       1
I__412/O                    CascadeMux                     0              4134  998495  RISE       1
dac_data_i3_LC_2_8_0/in2    LogicCell40_SEQ_MODE_1000      0              4134  998495  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i3_LC_2_8_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i8_LC_2_7_6/lcout
Path End         : dac_data_i8_LC_2_7_6/in2
Capture Clock    : dac_data_i8_LC_2_7_6/clk
Setup Constraint : 1000000p
Path slack       : 998495p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -373
--------------------------------------------   ------- 
End-of-path required time (ps)                 1001976

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3481
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__521/I                       LocalMux                       0              1709  RISE       1
I__521/O                       LocalMux                     330              2039  RISE       1
I__531/I                       ClkMux                         0              2039  RISE       1
I__531/O                       ClkMux                       309              2348  RISE       1
dac_data_i8_LC_2_7_6/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i8_LC_2_7_6/lcout  LogicCell40_SEQ_MODE_1000    541              2890  994973  RISE       2
I__405/I                    LocalMux                       0              2890  998495  RISE       1
I__405/O                    LocalMux                     330              3220  998495  RISE       1
I__407/I                    InMux                          0              3220  998495  RISE       1
I__407/O                    InMux                        260              3481  998495  RISE       1
I__408/I                    CascadeMux                     0              3481  998495  RISE       1
I__408/O                    CascadeMux                     0              3481  998495  RISE       1
dac_data_i8_LC_2_7_6/in2    LogicCell40_SEQ_MODE_1000      0              3481  998495  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__521/I                       LocalMux                       0              1709  RISE       1
I__521/O                       LocalMux                     330              2039  RISE       1
I__531/I                       ClkMux                         0              2039  RISE       1
I__531/O                       ClkMux                       309              2348  RISE       1
dac_data_i8_LC_2_7_6/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_buf_i1_LC_2_10_7/lcout
Path End         : dac_buf_i2_LC_2_10_3/in3
Capture Clock    : dac_buf_i2_LC_2_10_3/clk
Setup Constraint : 1000000p
Path slack       : 998594p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002728

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                              590
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4134
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__539/I                       LocalMux                       0              2363  RISE       1
I__539/O                       LocalMux                     330              2693  RISE       1
I__545/I                       ClkMux                         0              2693  RISE       1
I__545/O                       ClkMux                       309              3002  RISE       1
dac_buf_i1_LC_2_10_7/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_buf_i1_LC_2_10_7/lcout  LogicCell40_SEQ_MODE_1000    541              3544  998594  RISE       1
I__452/I                    LocalMux                       0              3544  998594  RISE       1
I__452/O                    LocalMux                     330              3874  998594  RISE       1
I__453/I                    InMux                          0              3874  998594  RISE       1
I__453/O                    InMux                        260              4134  998594  RISE       1
dac_buf_i2_LC_2_10_3/in3    LogicCell40_SEQ_MODE_1000      0              4134  998594  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__539/I                       LocalMux                       0              2363  RISE       1
I__539/O                       LocalMux                     330              2693  RISE       1
I__545/I                       ClkMux                         0              2693  RISE       1
I__545/O                       ClkMux                       309              3002  RISE       1
dac_buf_i2_LC_2_10_3/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_buf_i5_LC_1_10_7/lcout
Path End         : dac_buf_i6_LC_1_10_5/in3
Capture Clock    : dac_buf_i6_LC_1_10_5/clk
Setup Constraint : 1000000p
Path slack       : 998594p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002728

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                              590
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4134
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i5_LC_1_10_7/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_buf_i5_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_1000    541              3544  998594  RISE       1
I__198/I                    LocalMux                       0              3544  998594  RISE       1
I__198/O                    LocalMux                     330              3874  998594  RISE       1
I__199/I                    InMux                          0              3874  998594  RISE       1
I__199/O                    InMux                        260              4134  998594  RISE       1
dac_buf_i6_LC_1_10_5/in3    LogicCell40_SEQ_MODE_1000      0              4134  998594  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i6_LC_1_10_5/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_buf_i0_LC_1_10_6/lcout
Path End         : dac_buf_i1_LC_2_10_7/in3
Capture Clock    : dac_buf_i1_LC_2_10_7/clk
Setup Constraint : 1000000p
Path slack       : 998594p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002728

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                              590
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4134
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i0_LC_1_10_6/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_buf_i0_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_1000    541              3544  998594  RISE       1
I__454/I                    LocalMux                       0              3544  998594  RISE       1
I__454/O                    LocalMux                     330              3874  998594  RISE       1
I__455/I                    InMux                          0              3874  998594  RISE       1
I__455/O                    InMux                        260              4134  998594  RISE       1
dac_buf_i1_LC_2_10_7/in3    LogicCell40_SEQ_MODE_1000      0              4134  998594  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__539/I                       LocalMux                       0              2363  RISE       1
I__539/O                       LocalMux                     330              2693  RISE       1
I__545/I                       ClkMux                         0              2693  RISE       1
I__545/O                       ClkMux                       309              3002  RISE       1
dac_buf_i1_LC_2_10_7/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_buf_i4_LC_1_10_1/lcout
Path End         : dac_buf_i5_LC_1_10_7/in3
Capture Clock    : dac_buf_i5_LC_1_10_7/clk
Setup Constraint : 1000000p
Path slack       : 998594p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002728

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                              590
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4134
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i4_LC_1_10_1/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_buf_i4_LC_1_10_1/lcout  LogicCell40_SEQ_MODE_1000    541              3544  998594  RISE       1
I__200/I                    LocalMux                       0              3544  998594  RISE       1
I__200/O                    LocalMux                     330              3874  998594  RISE       1
I__201/I                    InMux                          0              3874  998594  RISE       1
I__201/O                    InMux                        260              4134  998594  RISE       1
dac_buf_i5_LC_1_10_7/in3    LogicCell40_SEQ_MODE_1000      0              4134  998594  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i5_LC_1_10_7/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_buf_i9_LC_1_10_0/lcout
Path End         : dac_buf_i10_LC_1_10_3/in3
Capture Clock    : dac_buf_i10_LC_1_10_3/clk
Setup Constraint : 1000000p
Path slack       : 998594p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002728

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                              590
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4134
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i9_LC_1_10_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_buf_i9_LC_1_10_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  998594  RISE       1
I__248/I                    LocalMux                       0              3544  998594  RISE       1
I__248/O                    LocalMux                     330              3874  998594  RISE       1
I__249/I                    InMux                          0              3874  998594  RISE       1
I__249/O                    InMux                        260              4134  998594  RISE       1
dac_buf_i10_LC_1_10_3/in3   LogicCell40_SEQ_MODE_1000      0              4134  998594  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i10_LC_1_10_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_buf_i13_LC_1_9_6/lcout
Path End         : dac_buf_i14_LC_1_9_3/in3
Capture Clock    : dac_buf_i14_LC_1_9_3/clk
Setup Constraint : 1000000p
Path slack       : 998593p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002074

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3481
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i13_LC_1_9_6/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_buf_i13_LC_1_9_6/lcout  LogicCell40_SEQ_MODE_1000    541              2890  998594  RISE       1
I__144/I                    LocalMux                       0              2890  998594  RISE       1
I__144/O                    LocalMux                     330              3220  998594  RISE       1
I__145/I                    InMux                          0              3220  998594  RISE       1
I__145/O                    InMux                        260              3481  998594  RISE       1
dac_buf_i14_LC_1_9_3/in3    LogicCell40_SEQ_MODE_1000      0              3481  998594  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i14_LC_1_9_3/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_buf_i14_LC_1_9_3/lcout
Path End         : dac_buf_i15_LC_1_9_7/in3
Capture Clock    : dac_buf_i15_LC_1_9_7/clk
Setup Constraint : 1000000p
Path slack       : 998593p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002074

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3481
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i14_LC_1_9_3/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_buf_i14_LC_1_9_3/lcout  LogicCell40_SEQ_MODE_1000    541              2890  998594  RISE       1
I__132/I                    LocalMux                       0              2890  998594  RISE       1
I__132/O                    LocalMux                     330              3220  998594  RISE       1
I__133/I                    InMux                          0              3220  998594  RISE       1
I__133/O                    InMux                        260              3481  998594  RISE       1
dac_buf_i15_LC_1_9_7/in3    LogicCell40_SEQ_MODE_1000      0              3481  998594  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i15_LC_1_9_7/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i4_LC_1_8_3/lcout
Path End         : dac_data_i4_LC_1_8_3/in3
Capture Clock    : dac_data_i4_LC_1_8_3/clk
Setup Constraint : 1000000p
Path slack       : 998594p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002728

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                              590
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4134
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__536/I                       LocalMux                       0              2363  RISE       1
I__536/O                       LocalMux                     330              2693  RISE       1
I__542/I                       ClkMux                         0              2693  RISE       1
I__542/O                       ClkMux                       309              3002  RISE       1
dac_data_i4_LC_1_8_3/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i4_LC_1_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3544  994234  RISE       2
I__103/I                    LocalMux                       0              3544  994234  RISE       1
I__103/O                    LocalMux                     330              3874  994234  RISE       1
I__105/I                    InMux                          0              3874  998594  RISE       1
I__105/O                    InMux                        260              4134  998594  RISE       1
dac_data_i4_LC_1_8_3/in3    LogicCell40_SEQ_MODE_1000      0              4134  998594  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__536/I                       LocalMux                       0              2363  RISE       1
I__536/O                       LocalMux                     330              2693  RISE       1
I__542/I                       ClkMux                         0              2693  RISE       1
I__542/O                       ClkMux                       309              3002  RISE       1
dac_data_i4_LC_1_8_3/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOSI_35_LC_1_7_6/lcout
Path End         : MOSI_35_LC_1_7_6/in3
Capture Clock    : MOSI_35_LC_1_7_6/clk
Setup Constraint : 1000000p
Path slack       : 998593p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002074

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3481
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
MOSI_35_LC_1_7_6/clk           LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
MOSI_35_LC_1_7_6/lcout  LogicCell40_SEQ_MODE_1000    541              2890  998594  RISE       2
I__117/I                LocalMux                       0              2890  998594  RISE       1
I__117/O                LocalMux                     330              3220  998594  RISE       1
I__119/I                InMux                          0              3220  998594  RISE       1
I__119/O                InMux                        260              3481  998594  RISE       1
MOSI_35_LC_1_7_6/in3    LogicCell40_SEQ_MODE_1000      0              3481  998594  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
MOSI_35_LC_1_7_6/clk           LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i7_LC_1_7_4/lcout
Path End         : dac_data_i7_LC_1_7_4/in3
Capture Clock    : dac_data_i7_LC_1_7_4/clk
Setup Constraint : 1000000p
Path slack       : 998593p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002074

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3481
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i7_LC_1_7_4/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i7_LC_1_7_4/lcout  LogicCell40_SEQ_MODE_1000    541              2890  994572  RISE       2
I__129/I                    LocalMux                       0              2890  994572  RISE       1
I__129/O                    LocalMux                     330              3220  994572  RISE       1
I__131/I                    InMux                          0              3220  998594  RISE       1
I__131/O                    InMux                        260              3481  998594  RISE       1
dac_data_i7_LC_1_7_4/in3    LogicCell40_SEQ_MODE_1000      0              3481  998594  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i7_LC_1_7_4/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i11_LC_1_6_7/lcout
Path End         : dac_data_i11_LC_1_6_7/in3
Capture Clock    : dac_data_i11_LC_1_6_7/clk
Setup Constraint : 1000000p
Path slack       : 998594p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2299
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002025

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2299
+ Clock To Q                                   541
+ Data Path Delay                              590
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3431
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__517/I                       LocalMux                       0              1659  RISE       1
I__517/O                       LocalMux                     330              1990  RISE       1
I__526/I                       ClkMux                         0              1990  RISE       1
I__526/O                       ClkMux                       309              2299  RISE       1
dac_data_i11_LC_1_6_7/clk      LogicCell40_SEQ_MODE_1000      0              2299  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i11_LC_1_6_7/lcout  LogicCell40_SEQ_MODE_1000    541              2841  994818  RISE       2
I__110/I                     LocalMux                       0              2841  998594  RISE       1
I__110/O                     LocalMux                     330              3171  998594  RISE       1
I__112/I                     InMux                          0              3171  998594  RISE       1
I__112/O                     InMux                        260              3431  998594  RISE       1
dac_data_i11_LC_1_6_7/in3    LogicCell40_SEQ_MODE_1000      0              3431  998594  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__517/I                       LocalMux                       0              1659  RISE       1
I__517/O                       LocalMux                     330              1990  RISE       1
I__526/I                       ClkMux                         0              1990  RISE       1
I__526/O                       ClkMux                       309              2299  RISE       1
dac_data_i11_LC_1_6_7/clk      LogicCell40_SEQ_MODE_1000      0              2299  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i14_LC_1_6_6/lcout
Path End         : dac_data_i14_LC_1_6_6/in3
Capture Clock    : dac_data_i14_LC_1_6_6/clk
Setup Constraint : 1000000p
Path slack       : 998594p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2299
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002025

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2299
+ Clock To Q                                   541
+ Data Path Delay                              590
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3431
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__517/I                       LocalMux                       0              1659  RISE       1
I__517/O                       LocalMux                     330              1990  RISE       1
I__526/I                       ClkMux                         0              1990  RISE       1
I__526/O                       ClkMux                       309              2299  RISE       1
dac_data_i14_LC_1_6_6/clk      LogicCell40_SEQ_MODE_1000      0              2299  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i14_LC_1_6_6/lcout  LogicCell40_SEQ_MODE_1000    541              2841  994733  RISE       2
I__114/I                     LocalMux                       0              2841  998594  RISE       1
I__114/O                     LocalMux                     330              3171  998594  RISE       1
I__116/I                     InMux                          0              3171  998594  RISE       1
I__116/O                     InMux                        260              3431  998594  RISE       1
dac_data_i14_LC_1_6_6/in3    LogicCell40_SEQ_MODE_1000      0              3431  998594  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__517/I                       LocalMux                       0              1659  RISE       1
I__517/O                       LocalMux                     330              1990  RISE       1
I__526/I                       ClkMux                         0              1990  RISE       1
I__526/O                       ClkMux                       309              2299  RISE       1
dac_data_i14_LC_1_6_6/clk      LogicCell40_SEQ_MODE_1000      0              2299  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_state_i1_LC_3_6_0/in3
Capture Clock    : dac_state_i1_LC_3_6_0/clk
Setup Constraint : 1000000p
Path slack       : 998594p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2953
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002679

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                              590
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4085
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495  995387  RISE      29
I__599/I                     LocalMux                       0              3495  998594  RISE       1
I__599/O                     LocalMux                     330              3825  998594  RISE       1
I__608/I                     InMux                          0              3825  998594  RISE       1
I__608/O                     InMux                        260              4085  998594  RISE       1
dac_state_i1_LC_3_6_0/in3    LogicCell40_SEQ_MODE_1000      0              4085  998594  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt_i1_LC_2_9_2/lcout
Path End         : bit_cnt_i1_LC_2_9_2/in3
Capture Clock    : bit_cnt_i1_LC_2_9_2/clk
Setup Constraint : 1000000p
Path slack       : 998593p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002074

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3481
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i1_LC_2_9_2/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt_i1_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_1000    541              2890  997743  RISE       5
I__681/I                   LocalMux                       0              2890  998397  RISE       1
I__681/O                   LocalMux                     330              3220  998397  RISE       1
I__684/I                   InMux                          0              3220  998594  RISE       1
I__684/O                   InMux                        260              3481  998594  RISE       1
bit_cnt_i1_LC_2_9_2/in3    LogicCell40_SEQ_MODE_1000      0              3481  998594  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i1_LC_2_9_2/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt_i2_LC_2_9_3/lcout
Path End         : bit_cnt_i2_LC_2_9_3/in3
Capture Clock    : bit_cnt_i2_LC_2_9_3/clk
Setup Constraint : 1000000p
Path slack       : 998593p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002074

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3481
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i2_LC_2_9_3/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt_i2_LC_2_9_3/lcout  LogicCell40_SEQ_MODE_1000    541              2890  997680  RISE       4
I__690/I                   LocalMux                       0              2890  998467  RISE       1
I__690/O                   LocalMux                     330              3220  998467  RISE       1
I__693/I                   InMux                          0              3220  998594  RISE       1
I__693/O                   InMux                        260              3481  998594  RISE       1
bit_cnt_i2_LC_2_9_3/in3    LogicCell40_SEQ_MODE_1000      0              3481  998594  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i2_LC_2_9_3/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt_i3_LC_2_9_1/lcout
Path End         : bit_cnt_i3_LC_2_9_1/in3
Capture Clock    : bit_cnt_i3_LC_2_9_1/clk
Setup Constraint : 1000000p
Path slack       : 998593p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2348
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002074

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3481
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i3_LC_2_9_1/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt_i3_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    541              2890  997609  RISE       3
I__701/I                   LocalMux                       0              2890  998594  RISE       1
I__701/O                   LocalMux                     330              3220  998594  RISE       1
I__704/I                   InMux                          0              3220  998594  RISE       1
I__704/O                   InMux                        260              3481  998594  RISE       1
bit_cnt_i3_LC_2_9_1/in3    LogicCell40_SEQ_MODE_1000      0              3481  998594  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i3_LC_2_9_1/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i0_LC_2_6_5/lcout
Path End         : SCLK_33_LC_2_8_5/in3
Capture Clock    : SCLK_33_LC_2_8_5/clk
Setup Constraint : 1000000p
Path slack       : 998643p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -274
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002728

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2602
+ Clock To Q                                   541
+ Data Path Delay                              942
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4085
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__518/I                       Span4Mux_h                     0              1659  RISE       1
I__518/O                       Span4Mux_h                   302              1962  RISE       1
I__527/I                       LocalMux                       0              1962  RISE       1
I__527/O                       LocalMux                     330              2292  RISE       1
I__535/I                       ClkMux                         0              2292  RISE       1
I__535/O                       ClkMux                       309              2602  RISE       1
dac_state_i0_LC_2_6_5/clk      LogicCell40_SEQ_MODE_1000      0              2602  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i0_LC_2_6_5/lcout  LogicCell40_SEQ_MODE_1000    541              3143  995655  RISE      16
I__562/I                     Odrv4                          0              3143  995655  RISE       1
I__562/O                     Odrv4                        352              3495  995655  RISE       1
I__573/I                     LocalMux                       0              3495  998179  RISE       1
I__573/O                     LocalMux                     330              3825  998179  RISE       1
I__586/I                     InMux                          0              3825  998643  RISE       1
I__586/O                     InMux                        260              4085  998643  RISE       1
SCLK_33_LC_2_8_5/in3         LogicCell40_SEQ_MODE_1000      0              4085  998643  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
SCLK_33_LC_2_8_5/clk           LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_state_i1_LC_3_6_0/sr
Capture Clock    : dac_state_i1_LC_3_6_0/clk
Setup Constraint : 1000000p
Path slack       : 998657p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2953
- Setup Time                                      -204
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002749

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1146
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4092
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              2946  995802  RISE      14
I__645/I                     Odrv4                          0              2946  996421  RISE       1
I__645/O                     Odrv4                        352              3298  996421  RISE       1
I__658/I                     LocalMux                       0              3298  998657  RISE       1
I__658/O                     LocalMux                     330              3628  998657  RISE       1
I__667/I                     SRMux                          0              3628  998657  RISE       1
I__667/O                     SRMux                        464              4092  998657  RISE       1
dac_state_i1_LC_3_6_0/sr     LogicCell40_SEQ_MODE_1000      0              4092  998657  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_state_i0_LC_2_6_5/in1
Capture Clock    : dac_state_i0_LC_2_6_5/clk
Setup Constraint : 1000000p
Path slack       : 998664p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2602
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002201

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3537
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              2946  995802  RISE      14
I__641/I                     LocalMux                       0              2946  996344  RISE       1
I__641/O                     LocalMux                     330              3277  996344  RISE       1
I__648/I                     InMux                          0              3277  998664  RISE       1
I__648/O                     InMux                        260              3537  998664  RISE       1
dac_state_i0_LC_2_6_5/in1    LogicCell40_SEQ_MODE_1000      0              3537  998664  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__518/I                       Span4Mux_h                     0              1659  RISE       1
I__518/O                       Span4Mux_h                   302              1962  RISE       1
I__527/I                       LocalMux                       0              1962  RISE       1
I__527/O                       LocalMux                     330              2292  RISE       1
I__535/I                       ClkMux                         0              2292  RISE       1
I__535/O                       ClkMux                       309              2602  RISE       1
dac_state_i0_LC_2_6_5/clk      LogicCell40_SEQ_MODE_1000      0              2602  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i0_LC_2_6_5/lcout
Path End         : dac_state_i1_LC_3_6_0/in1
Capture Clock    : dac_state_i1_LC_3_6_0/clk
Setup Constraint : 1000000p
Path slack       : 998818p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2953
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002552

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2602
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3734
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__518/I                       Span4Mux_h                     0              1659  RISE       1
I__518/O                       Span4Mux_h                   302              1962  RISE       1
I__527/I                       LocalMux                       0              1962  RISE       1
I__527/O                       LocalMux                     330              2292  RISE       1
I__535/I                       ClkMux                         0              2292  RISE       1
I__535/O                       ClkMux                       309              2602  RISE       1
dac_state_i0_LC_2_6_5/clk      LogicCell40_SEQ_MODE_1000      0              2602  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i0_LC_2_6_5/lcout  LogicCell40_SEQ_MODE_1000    541              3143  995655  RISE      16
I__567/I                     LocalMux                       0              3143  998819  RISE       1
I__567/O                     LocalMux                     330              3474  998819  RISE       1
I__581/I                     InMux                          0              3474  998819  RISE       1
I__581/O                     InMux                        260              3734  998819  RISE       1
dac_state_i1_LC_3_6_0/in1    LogicCell40_SEQ_MODE_1000      0              3734  998819  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_buf_i15_LC_1_9_7/lcout
Path End         : dac_buf_i0_LC_1_10_6/in1
Capture Clock    : dac_buf_i0_LC_1_10_6/clk
Setup Constraint : 1000000p
Path slack       : 999121p

Capture Clock Arrival Time (DAC8830|CLK:R#2)   1000000
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        3002
- Setup Time                                      -401
--------------------------------------------   ------- 
End-of-path required time (ps)                 1002602

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              591
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3481
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i15_LC_1_9_7/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_buf_i15_LC_1_9_7/lcout  LogicCell40_SEQ_MODE_1000    541              2890  998116  RISE       2
I__202/I                    LocalMux                       0              2890  999121  RISE       1
I__202/O                    LocalMux                     330              3220  999121  RISE       1
I__204/I                    InMux                          0              3220  999121  RISE       1
I__204/O                    InMux                        260              3481  999121  RISE       1
dac_buf_i0_LC_1_10_6/in1    LogicCell40_SEQ_MODE_1000      0              3481  999121  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i0_LC_1_10_6/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[15]
Path End         : dac_data_i15_LC_1_8_0/in2
Capture Clock    : dac_data_i15_LC_1_8_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3002
- Setup Time                                    -323
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2563
---------------------------------------   ---- 
End-of-path arrival time (ps)             2563
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[15]                                    DAC8830                        0                 0   +INF  RISE       1
ipInertedIOPad_DATA_15_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DATA_15_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DATA_15_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DATA_15_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__134/I                                    Odrv4                          0               974   +INF  FALL       1
I__134/O                                    Odrv4                        373              1347   +INF  FALL       1
I__135/I                                    Span4Mux_h                     0              1347   +INF  FALL       1
I__135/O                                    Span4Mux_h                   316              1663   +INF  FALL       1
I__136/I                                    Span4Mux_v                     0              1663   +INF  FALL       1
I__136/O                                    Span4Mux_v                   373              2036   +INF  FALL       1
I__137/I                                    LocalMux                       0              2036   +INF  FALL       1
I__137/O                                    LocalMux                     309              2345   +INF  FALL       1
I__139/I                                    InMux                          0              2345   +INF  FALL       1
I__139/O                                    InMux                        218              2563   +INF  FALL       1
I__142/I                                    CascadeMux                     0              2563   +INF  FALL       1
I__142/O                                    CascadeMux                     0              2563   +INF  FALL       1
dac_data_i15_LC_1_8_0/in2                   LogicCell40_SEQ_MODE_1000      0              2563   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__536/I                       LocalMux                       0              2363  RISE       1
I__536/O                       LocalMux                     330              2693  RISE       1
I__542/I                       ClkMux                         0              2693  RISE       1
I__542/O                       ClkMux                       309              3002  RISE       1
dac_data_i15_LC_1_8_0/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[15]
Path End         : dac_buf_i15_LC_1_9_7/in1
Capture Clock    : dac_buf_i15_LC_1_9_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2348
- Setup Time                                    -380
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2513
---------------------------------------   ---- 
End-of-path arrival time (ps)             2513
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[15]                                    DAC8830                        0                 0   +INF  FALL       1
ipInertedIOPad_DATA_15_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DATA_15_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DATA_15_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DATA_15_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__134/I                                    Odrv4                          0               924   +INF  FALL       1
I__134/O                                    Odrv4                        373              1297   +INF  FALL       1
I__135/I                                    Span4Mux_h                     0              1297   +INF  FALL       1
I__135/O                                    Span4Mux_h                   316              1613   +INF  FALL       1
I__136/I                                    Span4Mux_v                     0              1613   +INF  FALL       1
I__136/O                                    Span4Mux_v                   373              1986   +INF  FALL       1
I__138/I                                    LocalMux                       0              1986   +INF  FALL       1
I__138/O                                    LocalMux                     309              2295   +INF  FALL       1
I__141/I                                    InMux                          0              2295   +INF  FALL       1
I__141/O                                    InMux                        218              2513   +INF  FALL       1
dac_buf_i15_LC_1_9_7/in1                    LogicCell40_SEQ_MODE_1000      0              2513   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i15_LC_1_9_7/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[14]
Path End         : dac_data_i14_LC_1_6_6/in2
Capture Clock    : dac_data_i14_LC_1_6_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2299
- Setup Time                                    -323
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3034
---------------------------------------   ---- 
End-of-path arrival time (ps)             3034
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[14]                                    DAC8830                        0                 0   +INF  RISE       1
ipInertedIOPad_DATA_14_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DATA_14_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DATA_14_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DATA_14_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__148/I                                    Odrv12                         0               974   +INF  FALL       1
I__148/O                                    Odrv12                       541              1515   +INF  FALL       1
I__149/I                                    Span12Mux_v                    0              1515   +INF  FALL       1
I__149/O                                    Span12Mux_v                  541              2057   +INF  FALL       1
I__151/I                                    Sp12to4                        0              2057   +INF  FALL       1
I__151/O                                    Sp12to4                      450              2507   +INF  FALL       1
I__153/I                                    LocalMux                       0              2507   +INF  FALL       1
I__153/O                                    LocalMux                     309              2816   +INF  FALL       1
I__155/I                                    InMux                          0              2816   +INF  FALL       1
I__155/O                                    InMux                        218              3034   +INF  FALL       1
I__158/I                                    CascadeMux                     0              3034   +INF  FALL       1
I__158/O                                    CascadeMux                     0              3034   +INF  FALL       1
dac_data_i14_LC_1_6_6/in2                   LogicCell40_SEQ_MODE_1000      0              3034   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__517/I                       LocalMux                       0              1659  RISE       1
I__517/O                       LocalMux                     330              1990  RISE       1
I__526/I                       ClkMux                         0              1990  RISE       1
I__526/O                       ClkMux                       309              2299  RISE       1
dac_data_i14_LC_1_6_6/clk      LogicCell40_SEQ_MODE_1000      0              2299  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[14]
Path End         : dac_buf_i14_LC_1_9_3/in1
Capture Clock    : dac_buf_i14_LC_1_9_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2348
- Setup Time                                    -380
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3561
---------------------------------------   ---- 
End-of-path arrival time (ps)             3561
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[14]                                    DAC8830                        0                 0   +INF  FALL       1
ipInertedIOPad_DATA_14_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DATA_14_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DATA_14_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DATA_14_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__148/I                                    Odrv12                         0               924   +INF  FALL       1
I__148/O                                    Odrv12                       541              1465   +INF  FALL       1
I__150/I                                    Sp12to4                        0              1465   +INF  FALL       1
I__150/O                                    Sp12to4                      450              1915   +INF  FALL       1
I__152/I                                    Span4Mux_v                     0              1915   +INF  FALL       1
I__152/O                                    Span4Mux_v                   373              2288   +INF  FALL       1
I__154/I                                    Span4Mux_v                     0              2288   +INF  FALL       1
I__154/O                                    Span4Mux_v                   373              2661   +INF  FALL       1
I__157/I                                    Span4Mux_v                     0              2661   +INF  FALL       1
I__157/O                                    Span4Mux_v                   373              3033   +INF  FALL       1
I__160/I                                    LocalMux                       0              3033   +INF  FALL       1
I__160/O                                    LocalMux                     309              3343   +INF  FALL       1
I__162/I                                    InMux                          0              3343   +INF  FALL       1
I__162/O                                    InMux                        218              3561   +INF  FALL       1
dac_buf_i14_LC_1_9_3/in1                    LogicCell40_SEQ_MODE_1000      0              3561   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i14_LC_1_9_3/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[13]
Path End         : dac_buf_i13_LC_1_9_6/in0
Capture Clock    : dac_buf_i13_LC_1_9_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2348
- Setup Time                                    -401
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2563
---------------------------------------   ---- 
End-of-path arrival time (ps)             2563
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[13]                                    DAC8830                        0                 0   +INF  RISE       1
ipInertedIOPad_DATA_13_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DATA_13_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DATA_13_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DATA_13_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__362/I                                    Odrv4                          0               974   +INF  FALL       1
I__362/O                                    Odrv4                        373              1347   +INF  FALL       1
I__364/I                                    Span4Mux_h                     0              1347   +INF  FALL       1
I__364/O                                    Span4Mux_h                   316              1663   +INF  FALL       1
I__366/I                                    Span4Mux_v                     0              1663   +INF  FALL       1
I__366/O                                    Span4Mux_v                   373              2036   +INF  FALL       1
I__368/I                                    LocalMux                       0              2036   +INF  FALL       1
I__368/O                                    LocalMux                     309              2345   +INF  FALL       1
I__370/I                                    InMux                          0              2345   +INF  FALL       1
I__370/O                                    InMux                        218              2563   +INF  FALL       1
dac_buf_i13_LC_1_9_6/in0                    LogicCell40_SEQ_MODE_1000      0              2563   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i13_LC_1_9_6/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[13]
Path End         : dac_data_i13_LC_2_8_3/in2
Capture Clock    : dac_data_i13_LC_2_8_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3002
- Setup Time                                    -323
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2513
---------------------------------------   ---- 
End-of-path arrival time (ps)             2513
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[13]                                    DAC8830                        0                 0   +INF  FALL       1
ipInertedIOPad_DATA_13_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DATA_13_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DATA_13_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DATA_13_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__363/I                                    Odrv4                          0               924   +INF  FALL       1
I__363/O                                    Odrv4                        373              1297   +INF  FALL       1
I__365/I                                    Span4Mux_h                     0              1297   +INF  FALL       1
I__365/O                                    Span4Mux_h                   316              1613   +INF  FALL       1
I__367/I                                    Span4Mux_v                     0              1613   +INF  FALL       1
I__367/O                                    Span4Mux_v                   373              1986   +INF  FALL       1
I__369/I                                    LocalMux                       0              1986   +INF  FALL       1
I__369/O                                    LocalMux                     309              2295   +INF  FALL       1
I__372/I                                    InMux                          0              2295   +INF  FALL       1
I__372/O                                    InMux                        218              2513   +INF  FALL       1
I__373/I                                    CascadeMux                     0              2513   +INF  FALL       1
I__373/O                                    CascadeMux                     0              2513   +INF  FALL       1
dac_data_i13_LC_2_8_3/in2                   LogicCell40_SEQ_MODE_1000      0              2513   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[12]
Path End         : dac_data_i12_LC_2_7_5/in3
Capture Clock    : dac_data_i12_LC_2_7_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2348
- Setup Time                                    -218
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2936
---------------------------------------   ---- 
End-of-path arrival time (ps)             2936
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[12]                                    DAC8830                        0                 0   +INF  RISE       1
ipInertedIOPad_DATA_12_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DATA_12_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DATA_12_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DATA_12_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__278/I                                    Odrv4                          0               974   +INF  FALL       1
I__278/O                                    Odrv4                        373              1347   +INF  FALL       1
I__279/I                                    Span4Mux_v                     0              1347   +INF  FALL       1
I__279/O                                    Span4Mux_v                   373              1719   +INF  FALL       1
I__280/I                                    Span4Mux_h                     0              1719   +INF  FALL       1
I__280/O                                    Span4Mux_h                   316              2036   +INF  FALL       1
I__281/I                                    Span4Mux_v                     0              2036   +INF  FALL       1
I__281/O                                    Span4Mux_v                   373              2408   +INF  FALL       1
I__282/I                                    LocalMux                       0              2408   +INF  FALL       1
I__282/O                                    LocalMux                     309              2718   +INF  FALL       1
I__284/I                                    InMux                          0              2718   +INF  FALL       1
I__284/O                                    InMux                        218              2936   +INF  FALL       1
dac_data_i12_LC_2_7_5/in3                   LogicCell40_SEQ_MODE_1000      0              2936   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__521/I                       LocalMux                       0              1709  RISE       1
I__521/O                       LocalMux                     330              2039  RISE       1
I__531/I                       ClkMux                         0              2039  RISE       1
I__531/O                       ClkMux                       309              2348  RISE       1
dac_data_i12_LC_2_7_5/clk      LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[12]
Path End         : dac_buf_i12_LC_1_9_0/in0
Capture Clock    : dac_buf_i12_LC_1_9_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2348
- Setup Time                                    -401
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3575
---------------------------------------   ---- 
End-of-path arrival time (ps)             3575
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[12]                                    DAC8830                        0                 0   +INF  FALL       1
ipInertedIOPad_DATA_12_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DATA_12_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DATA_12_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DATA_12_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__278/I                                    Odrv4                          0               924   +INF  FALL       1
I__278/O                                    Odrv4                        373              1297   +INF  FALL       1
I__279/I                                    Span4Mux_v                     0              1297   +INF  FALL       1
I__279/O                                    Span4Mux_v                   373              1669   +INF  FALL       1
I__280/I                                    Span4Mux_h                     0              1669   +INF  FALL       1
I__280/O                                    Span4Mux_h                   316              1986   +INF  FALL       1
I__281/I                                    Span4Mux_v                     0              1986   +INF  FALL       1
I__281/O                                    Span4Mux_v                   373              2358   +INF  FALL       1
I__283/I                                    Span4Mux_h                     0              2358   +INF  FALL       1
I__283/O                                    Span4Mux_h                   316              2675   +INF  FALL       1
I__286/I                                    Span4Mux_v                     0              2675   +INF  FALL       1
I__286/O                                    Span4Mux_v                   373              3048   +INF  FALL       1
I__288/I                                    LocalMux                       0              3048   +INF  FALL       1
I__288/O                                    LocalMux                     309              3357   +INF  FALL       1
I__289/I                                    InMux                          0              3357   +INF  FALL       1
I__289/O                                    InMux                        218              3575   +INF  FALL       1
dac_buf_i12_LC_1_9_0/in0                    LogicCell40_SEQ_MODE_1000      0              3575   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i12_LC_1_9_0/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[11]
Path End         : dac_data_i11_LC_1_6_7/in2
Capture Clock    : dac_data_i11_LC_1_6_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2299
- Setup Time                                    -323
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3034
---------------------------------------   ---- 
End-of-path arrival time (ps)             3034
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[11]                                    DAC8830                        0                 0   +INF  RISE       1
ipInertedIOPad_DATA_11_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DATA_11_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DATA_11_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DATA_11_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__165/I                                    Odrv12                         0               974   +INF  FALL       1
I__165/O                                    Odrv12                       541              1515   +INF  FALL       1
I__166/I                                    Span12Mux_v                    0              1515   +INF  FALL       1
I__166/O                                    Span12Mux_v                  541              2057   +INF  FALL       1
I__167/I                                    Sp12to4                        0              2057   +INF  FALL       1
I__167/O                                    Sp12to4                      450              2507   +INF  FALL       1
I__168/I                                    LocalMux                       0              2507   +INF  FALL       1
I__168/O                                    LocalMux                     309              2816   +INF  FALL       1
I__171/I                                    InMux                          0              2816   +INF  FALL       1
I__171/O                                    InMux                        218              3034   +INF  FALL       1
I__174/I                                    CascadeMux                     0              3034   +INF  FALL       1
I__174/O                                    CascadeMux                     0              3034   +INF  FALL       1
dac_data_i11_LC_1_6_7/in2                   LogicCell40_SEQ_MODE_1000      0              3034   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__517/I                       LocalMux                       0              1659  RISE       1
I__517/O                       LocalMux                     330              1990  RISE       1
I__526/I                       ClkMux                         0              1990  RISE       1
I__526/O                       ClkMux                       309              2299  RISE       1
dac_data_i11_LC_1_6_7/clk      LogicCell40_SEQ_MODE_1000      0              2299  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[11]
Path End         : dac_buf_i11_LC_1_9_2/in0
Capture Clock    : dac_buf_i11_LC_1_9_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2348
- Setup Time                                    -401
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3301
---------------------------------------   ---- 
End-of-path arrival time (ps)             3301
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[11]                                    DAC8830                        0                 0   +INF  FALL       1
ipInertedIOPad_DATA_11_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DATA_11_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DATA_11_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DATA_11_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__165/I                                    Odrv12                         0               924   +INF  FALL       1
I__165/O                                    Odrv12                       541              1465   +INF  FALL       1
I__166/I                                    Span12Mux_v                    0              1465   +INF  FALL       1
I__166/O                                    Span12Mux_v                  541              2007   +INF  FALL       1
I__167/I                                    Sp12to4                        0              2007   +INF  FALL       1
I__167/O                                    Sp12to4                      450              2457   +INF  FALL       1
I__170/I                                    Span4Mux_h                     0              2457   +INF  FALL       1
I__170/O                                    Span4Mux_h                   316              2773   +INF  FALL       1
I__173/I                                    LocalMux                       0              2773   +INF  FALL       1
I__173/O                                    LocalMux                     309              3083   +INF  FALL       1
I__175/I                                    InMux                          0              3083   +INF  FALL       1
I__175/O                                    InMux                        218              3301   +INF  FALL       1
dac_buf_i11_LC_1_9_2/in0                    LogicCell40_SEQ_MODE_1000      0              3301   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i11_LC_1_9_2/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[10]
Path End         : dac_buf_i10_LC_1_10_3/in1
Capture Clock    : dac_buf_i10_LC_1_10_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3002
- Setup Time                                    -380
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2043
---------------------------------------   ---- 
End-of-path arrival time (ps)             2043
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[10]                                    DAC8830                        0                 0   +INF  RISE       1
ipInertedIOPad_DATA_10_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DATA_10_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DATA_10_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DATA_10_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__416/I                                    Odrv12                         0               974   +INF  FALL       1
I__416/O                                    Odrv12                       541              1515   +INF  FALL       1
I__418/I                                    LocalMux                       0              1515   +INF  FALL       1
I__418/O                                    LocalMux                     309              1825   +INF  FALL       1
I__420/I                                    InMux                          0              1825   +INF  FALL       1
I__420/O                                    InMux                        218              2043   +INF  FALL       1
dac_buf_i10_LC_1_10_3/in1                   LogicCell40_SEQ_MODE_1000      0              2043   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i10_LC_1_10_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[10]
Path End         : dac_data_i10_LC_2_7_7/in1
Capture Clock    : dac_data_i10_LC_2_7_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2348
- Setup Time                                    -380
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2513
---------------------------------------   ---- 
End-of-path arrival time (ps)             2513
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[10]                                    DAC8830                        0                 0   +INF  FALL       1
ipInertedIOPad_DATA_10_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DATA_10_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DATA_10_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DATA_10_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__417/I                                    Odrv4                          0               924   +INF  FALL       1
I__417/O                                    Odrv4                        373              1297   +INF  FALL       1
I__419/I                                    Span4Mux_h                     0              1297   +INF  FALL       1
I__419/O                                    Span4Mux_h                   316              1613   +INF  FALL       1
I__421/I                                    Span4Mux_v                     0              1613   +INF  FALL       1
I__421/O                                    Span4Mux_v                   373              1986   +INF  FALL       1
I__422/I                                    LocalMux                       0              1986   +INF  FALL       1
I__422/O                                    LocalMux                     309              2295   +INF  FALL       1
I__423/I                                    InMux                          0              2295   +INF  FALL       1
I__423/O                                    InMux                        218              2513   +INF  FALL       1
dac_data_i10_LC_2_7_7/in1                   LogicCell40_SEQ_MODE_1000      0              2513   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__521/I                       LocalMux                       0              1709  RISE       1
I__521/O                       LocalMux                     330              2039  RISE       1
I__531/I                       ClkMux                         0              2039  RISE       1
I__531/O                       ClkMux                       309              2348  RISE       1
dac_data_i10_LC_2_7_7/clk      LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[9]
Path End         : dac_data_i9_LC_1_7_3/in2
Capture Clock    : dac_data_i9_LC_1_7_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2348
- Setup Time                                    -323
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2563
---------------------------------------   ---- 
End-of-path arrival time (ps)             2563
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[9]                                    DAC8830                        0                 0   +INF  RISE       1
ipInertedIOPad_DATA_9_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DATA_9_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DATA_9_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DATA_9_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__262/I                                   Odrv4                          0               974   +INF  FALL       1
I__262/O                                   Odrv4                        373              1347   +INF  FALL       1
I__263/I                                   Span4Mux_h                     0              1347   +INF  FALL       1
I__263/O                                   Span4Mux_h                   316              1663   +INF  FALL       1
I__265/I                                   Span4Mux_v                     0              1663   +INF  FALL       1
I__265/O                                   Span4Mux_v                   373              2036   +INF  FALL       1
I__267/I                                   LocalMux                       0              2036   +INF  FALL       1
I__267/O                                   LocalMux                     309              2345   +INF  FALL       1
I__270/I                                   InMux                          0              2345   +INF  FALL       1
I__270/O                                   InMux                        218              2563   +INF  FALL       1
I__273/I                                   CascadeMux                     0              2563   +INF  FALL       1
I__273/O                                   CascadeMux                     0              2563   +INF  FALL       1
dac_data_i9_LC_1_7_3/in2                   LogicCell40_SEQ_MODE_1000      0              2563   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i9_LC_1_7_3/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[9]
Path End         : dac_buf_i9_LC_1_10_0/in0
Capture Clock    : dac_buf_i9_LC_1_10_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3002
- Setup Time                                    -401
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2830
---------------------------------------   ---- 
End-of-path arrival time (ps)             2830
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[9]                                    DAC8830                        0                 0   +INF  FALL       1
ipInertedIOPad_DATA_9_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DATA_9_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DATA_9_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DATA_9_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__262/I                                   Odrv4                          0               924   +INF  FALL       1
I__262/O                                   Odrv4                        373              1297   +INF  FALL       1
I__263/I                                   Span4Mux_h                     0              1297   +INF  FALL       1
I__263/O                                   Span4Mux_h                   316              1613   +INF  FALL       1
I__265/I                                   Span4Mux_v                     0              1613   +INF  FALL       1
I__265/O                                   Span4Mux_v                   373              1986   +INF  FALL       1
I__268/I                                   Span4Mux_h                     0              1986   +INF  FALL       1
I__268/O                                   Span4Mux_h                   316              2302   +INF  FALL       1
I__271/I                                   LocalMux                       0              2302   +INF  FALL       1
I__271/O                                   LocalMux                     309              2612   +INF  FALL       1
I__274/I                                   InMux                          0              2612   +INF  FALL       1
I__274/O                                   InMux                        218              2830   +INF  FALL       1
dac_buf_i9_LC_1_10_0/in0                   LogicCell40_SEQ_MODE_1000      0              2830   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i9_LC_1_10_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[8]
Path End         : dac_data_i8_LC_2_7_6/in3
Capture Clock    : dac_data_i8_LC_2_7_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2348
- Setup Time                                    -218
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2584
---------------------------------------   ---- 
End-of-path arrival time (ps)             2584
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[8]                                    DAC8830                        0                 0   +INF  RISE       1
ipInertedIOPad_DATA_8_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DATA_8_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DATA_8_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DATA_8_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__395/I                                   Odrv12                         0               974   +INF  FALL       1
I__395/O                                   Odrv12                       541              1515   +INF  FALL       1
I__396/I                                   Span12Mux_v                    0              1515   +INF  FALL       1
I__396/O                                   Span12Mux_v                  541              2057   +INF  FALL       1
I__397/I                                   LocalMux                       0              2057   +INF  FALL       1
I__397/O                                   LocalMux                     309              2366   +INF  FALL       1
I__400/I                                   InMux                          0              2366   +INF  FALL       1
I__400/O                                   InMux                        218              2584   +INF  FALL       1
dac_data_i8_LC_2_7_6/in3                   LogicCell40_SEQ_MODE_1000      0              2584   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__521/I                       LocalMux                       0              1709  RISE       1
I__521/O                       LocalMux                     330              2039  RISE       1
I__531/I                       ClkMux                         0              2039  RISE       1
I__531/O                       ClkMux                       309              2348  RISE       1
dac_data_i8_LC_2_7_6/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[8]
Path End         : dac_buf_i8_LC_1_10_2/in0
Capture Clock    : dac_buf_i8_LC_1_10_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3002
- Setup Time                                    -401
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2984
---------------------------------------   ---- 
End-of-path arrival time (ps)             2984
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[8]                                    DAC8830                        0                 0   +INF  FALL       1
ipInertedIOPad_DATA_8_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DATA_8_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DATA_8_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DATA_8_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__395/I                                   Odrv12                         0               924   +INF  FALL       1
I__395/O                                   Odrv12                       541              1465   +INF  FALL       1
I__396/I                                   Span12Mux_v                    0              1465   +INF  FALL       1
I__396/O                                   Span12Mux_v                  541              2007   +INF  FALL       1
I__399/I                                   Sp12to4                        0              2007   +INF  FALL       1
I__399/O                                   Sp12to4                      450              2457   +INF  FALL       1
I__402/I                                   LocalMux                       0              2457   +INF  FALL       1
I__402/O                                   LocalMux                     309              2766   +INF  FALL       1
I__403/I                                   InMux                          0              2766   +INF  FALL       1
I__403/O                                   InMux                        218              2984   +INF  FALL       1
dac_buf_i8_LC_1_10_2/in0                   LogicCell40_SEQ_MODE_1000      0              2984   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i8_LC_1_10_2/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[7]
Path End         : dac_buf_i7_LC_1_10_4/in0
Capture Clock    : dac_buf_i7_LC_1_10_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3002
- Setup Time                                    -401
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2563
---------------------------------------   ---- 
End-of-path arrival time (ps)             2563
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[7]                                    DAC8830                        0                 0   +INF  RISE       1
ipInertedIOPad_DATA_7_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DATA_7_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DATA_7_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DATA_7_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__236/I                                   Odrv4                          0               974   +INF  FALL       1
I__236/O                                   Odrv4                        373              1347   +INF  FALL       1
I__237/I                                   Span4Mux_h                     0              1347   +INF  FALL       1
I__237/O                                   Span4Mux_h                   316              1663   +INF  FALL       1
I__238/I                                   Span4Mux_v                     0              1663   +INF  FALL       1
I__238/O                                   Span4Mux_v                   373              2036   +INF  FALL       1
I__239/I                                   LocalMux                       0              2036   +INF  FALL       1
I__239/O                                   LocalMux                     309              2345   +INF  FALL       1
I__241/I                                   InMux                          0              2345   +INF  FALL       1
I__241/O                                   InMux                        218              2563   +INF  FALL       1
dac_buf_i7_LC_1_10_4/in0                   LogicCell40_SEQ_MODE_1000      0              2563   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i7_LC_1_10_4/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[7]
Path End         : dac_data_i7_LC_1_7_4/in2
Capture Clock    : dac_data_i7_LC_1_7_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2348
- Setup Time                                    -323
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2886
---------------------------------------   ---- 
End-of-path arrival time (ps)             2886
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[7]                                    DAC8830                        0                 0   +INF  FALL       1
ipInertedIOPad_DATA_7_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DATA_7_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DATA_7_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DATA_7_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__236/I                                   Odrv4                          0               924   +INF  FALL       1
I__236/O                                   Odrv4                        373              1297   +INF  FALL       1
I__237/I                                   Span4Mux_h                     0              1297   +INF  FALL       1
I__237/O                                   Span4Mux_h                   316              1613   +INF  FALL       1
I__238/I                                   Span4Mux_v                     0              1613   +INF  FALL       1
I__238/O                                   Span4Mux_v                   373              1986   +INF  FALL       1
I__240/I                                   Span4Mux_v                     0              1986   +INF  FALL       1
I__240/O                                   Span4Mux_v                   373              2358   +INF  FALL       1
I__242/I                                   LocalMux                       0              2358   +INF  FALL       1
I__242/O                                   LocalMux                     309              2668   +INF  FALL       1
I__243/I                                   InMux                          0              2668   +INF  FALL       1
I__243/O                                   InMux                        218              2886   +INF  FALL       1
I__245/I                                   CascadeMux                     0              2886   +INF  FALL       1
I__245/O                                   CascadeMux                     0              2886   +INF  FALL       1
dac_data_i7_LC_1_7_4/in2                   LogicCell40_SEQ_MODE_1000      0              2886   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i7_LC_1_7_4/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[6]
Path End         : dac_buf_i6_LC_1_10_5/in1
Capture Clock    : dac_buf_i6_LC_1_10_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3002
- Setup Time                                    -380
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2563
---------------------------------------   ---- 
End-of-path arrival time (ps)             2563
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[6]                                    DAC8830                        0                 0   +INF  RISE       1
ipInertedIOPad_DATA_6_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DATA_6_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DATA_6_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DATA_6_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__222/I                                   Odrv4                          0               974   +INF  FALL       1
I__222/O                                   Odrv4                        373              1347   +INF  FALL       1
I__223/I                                   Span4Mux_h                     0              1347   +INF  FALL       1
I__223/O                                   Span4Mux_h                   316              1663   +INF  FALL       1
I__224/I                                   Span4Mux_v                     0              1663   +INF  FALL       1
I__224/O                                   Span4Mux_v                   373              2036   +INF  FALL       1
I__225/I                                   LocalMux                       0              2036   +INF  FALL       1
I__225/O                                   LocalMux                     309              2345   +INF  FALL       1
I__228/I                                   InMux                          0              2345   +INF  FALL       1
I__228/O                                   InMux                        218              2563   +INF  FALL       1
dac_buf_i6_LC_1_10_5/in1                   LogicCell40_SEQ_MODE_1000      0              2563   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i6_LC_1_10_5/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[6]
Path End         : dac_data_i6_LC_1_6_5/in2
Capture Clock    : dac_data_i6_LC_1_6_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2299
- Setup Time                                    -323
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2886
---------------------------------------   ---- 
End-of-path arrival time (ps)             2886
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[6]                                    DAC8830                        0                 0   +INF  FALL       1
ipInertedIOPad_DATA_6_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DATA_6_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DATA_6_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DATA_6_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__222/I                                   Odrv4                          0               924   +INF  FALL       1
I__222/O                                   Odrv4                        373              1297   +INF  FALL       1
I__223/I                                   Span4Mux_h                     0              1297   +INF  FALL       1
I__223/O                                   Span4Mux_h                   316              1613   +INF  FALL       1
I__224/I                                   Span4Mux_v                     0              1613   +INF  FALL       1
I__224/O                                   Span4Mux_v                   373              1986   +INF  FALL       1
I__227/I                                   Span4Mux_v                     0              1986   +INF  FALL       1
I__227/O                                   Span4Mux_v                   373              2358   +INF  FALL       1
I__230/I                                   LocalMux                       0              2358   +INF  FALL       1
I__230/O                                   LocalMux                     309              2668   +INF  FALL       1
I__232/I                                   InMux                          0              2668   +INF  FALL       1
I__232/O                                   InMux                        218              2886   +INF  FALL       1
I__233/I                                   CascadeMux                     0              2886   +INF  FALL       1
I__233/O                                   CascadeMux                     0              2886   +INF  FALL       1
dac_data_i6_LC_1_6_5/in2                   LogicCell40_SEQ_MODE_1000      0              2886   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__517/I                       LocalMux                       0              1659  RISE       1
I__517/O                       LocalMux                     330              1990  RISE       1
I__526/I                       ClkMux                         0              1990  RISE       1
I__526/O                       ClkMux                       309              2299  RISE       1
dac_data_i6_LC_1_6_5/clk       LogicCell40_SEQ_MODE_1000      0              2299  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[5]
Path End         : dac_buf_i5_LC_1_10_7/in1
Capture Clock    : dac_buf_i5_LC_1_10_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3002
- Setup Time                                    -380
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3016
---------------------------------------   ---- 
End-of-path arrival time (ps)             3016
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[5]                                    DAC8830                        0                 0   +INF  RISE       1
ipInertedIOPad_DATA_5_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DATA_5_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DATA_5_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DATA_5_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__318/I                                   Odrv4                          0              1054   +INF  FALL       1
I__318/O                                   Odrv4                        373              1427   +INF  FALL       1
I__319/I                                   Span4Mux_h                     0              1427   +INF  FALL       1
I__319/O                                   Span4Mux_h                   316              1743   +INF  FALL       1
I__320/I                                   Span4Mux_v                     0              1743   +INF  FALL       1
I__320/O                                   Span4Mux_v                   373              2116   +INF  FALL       1
I__321/I                                   Span4Mux_v                     0              2116   +INF  FALL       1
I__321/O                                   Span4Mux_v                   373              2488   +INF  FALL       1
I__322/I                                   LocalMux                       0              2488   +INF  FALL       1
I__322/O                                   LocalMux                     309              2798   +INF  FALL       1
I__324/I                                   InMux                          0              2798   +INF  FALL       1
I__324/O                                   InMux                        218              3016   +INF  FALL       1
dac_buf_i5_LC_1_10_7/in1                   LogicCell40_SEQ_MODE_1000      0              3016   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i5_LC_1_10_7/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[5]
Path End         : dac_data_i5_LC_2_8_7/in2
Capture Clock    : dac_data_i5_LC_2_8_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3002
- Setup Time                                    -323
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3282
---------------------------------------   ---- 
End-of-path arrival time (ps)             3282
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[5]                                    DAC8830                        0                 0   +INF  FALL       1
ipInertedIOPad_DATA_5_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DATA_5_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_DATA_5_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_DATA_5_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__318/I                                   Odrv4                          0              1004   +INF  FALL       1
I__318/O                                   Odrv4                        373              1377   +INF  FALL       1
I__319/I                                   Span4Mux_h                     0              1377   +INF  FALL       1
I__319/O                                   Span4Mux_h                   316              1693   +INF  FALL       1
I__320/I                                   Span4Mux_v                     0              1693   +INF  FALL       1
I__320/O                                   Span4Mux_v                   373              2066   +INF  FALL       1
I__321/I                                   Span4Mux_v                     0              2066   +INF  FALL       1
I__321/O                                   Span4Mux_v                   373              2438   +INF  FALL       1
I__323/I                                   Span4Mux_h                     0              2438   +INF  FALL       1
I__323/O                                   Span4Mux_h                   316              2755   +INF  FALL       1
I__325/I                                   LocalMux                       0              2755   +INF  FALL       1
I__325/O                                   LocalMux                     309              3064   +INF  FALL       1
I__326/I                                   InMux                          0              3064   +INF  FALL       1
I__326/O                                   InMux                        218              3282   +INF  FALL       1
I__328/I                                   CascadeMux                     0              3282   +INF  FALL       1
I__328/O                                   CascadeMux                     0              3282   +INF  FALL       1
dac_data_i5_LC_2_8_7/in2                   LogicCell40_SEQ_MODE_1000      0              3282   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i5_LC_2_8_7/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[4]
Path End         : dac_buf_i4_LC_1_10_1/in3
Capture Clock    : dac_buf_i4_LC_1_10_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3002
- Setup Time                                    -218
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2866
---------------------------------------   ---- 
End-of-path arrival time (ps)             2866
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[4]                                    DAC8830                        0                 0   +INF  RISE       1
ipInertedIOPad_DATA_4_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DATA_4_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DATA_4_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DATA_4_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__252/I                                   Odrv12                         0               974   +INF  FALL       1
I__252/O                                   Odrv12                       541              1515   +INF  FALL       1
I__253/I                                   Sp12to4                        0              1515   +INF  FALL       1
I__253/O                                   Sp12to4                      450              1965   +INF  FALL       1
I__254/I                                   Span4Mux_v                     0              1965   +INF  FALL       1
I__254/O                                   Span4Mux_v                   373              2338   +INF  FALL       1
I__255/I                                   LocalMux                       0              2338   +INF  FALL       1
I__255/O                                   LocalMux                     309              2648   +INF  FALL       1
I__257/I                                   InMux                          0              2648   +INF  FALL       1
I__257/O                                   InMux                        218              2866   +INF  FALL       1
dac_buf_i4_LC_1_10_1/in3                   LogicCell40_SEQ_MODE_1000      0              2866   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i4_LC_1_10_1/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[4]
Path End         : dac_data_i4_LC_1_8_3/in2
Capture Clock    : dac_data_i4_LC_1_8_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3002
- Setup Time                                    -323
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3132
---------------------------------------   ---- 
End-of-path arrival time (ps)             3132
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[4]                                    DAC8830                        0                 0   +INF  FALL       1
ipInertedIOPad_DATA_4_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DATA_4_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DATA_4_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DATA_4_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__252/I                                   Odrv12                         0               924   +INF  FALL       1
I__252/O                                   Odrv12                       541              1465   +INF  FALL       1
I__253/I                                   Sp12to4                        0              1465   +INF  FALL       1
I__253/O                                   Sp12to4                      450              1915   +INF  FALL       1
I__254/I                                   Span4Mux_v                     0              1915   +INF  FALL       1
I__254/O                                   Span4Mux_v                   373              2288   +INF  FALL       1
I__256/I                                   Span4Mux_h                     0              2288   +INF  FALL       1
I__256/O                                   Span4Mux_h                   316              2605   +INF  FALL       1
I__258/I                                   LocalMux                       0              2605   +INF  FALL       1
I__258/O                                   LocalMux                     309              2914   +INF  FALL       1
I__259/I                                   InMux                          0              2914   +INF  FALL       1
I__259/O                                   InMux                        218              3132   +INF  FALL       1
I__261/I                                   CascadeMux                     0              3132   +INF  FALL       1
I__261/O                                   CascadeMux                     0              3132   +INF  FALL       1
dac_data_i4_LC_1_8_3/in2                   LogicCell40_SEQ_MODE_1000      0              3132   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__536/I                       LocalMux                       0              2363  RISE       1
I__536/O                       LocalMux                     330              2693  RISE       1
I__542/I                       ClkMux                         0              2693  RISE       1
I__542/O                       ClkMux                       309              3002  RISE       1
dac_data_i4_LC_1_8_3/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[3]
Path End         : dac_buf_i3_LC_2_10_0/in0
Capture Clock    : dac_buf_i3_LC_2_10_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3002
- Setup Time                                    -401
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2584
---------------------------------------   ---- 
End-of-path arrival time (ps)             2584
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[3]                                    DAC8830                        0                 0   +INF  RISE       1
ipInertedIOPad_DATA_3_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DATA_3_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DATA_3_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DATA_3_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__488/I                                   Odrv12                         0               974   +INF  FALL       1
I__488/O                                   Odrv12                       541              1515   +INF  FALL       1
I__489/I                                   Span12Mux_v                    0              1515   +INF  FALL       1
I__489/O                                   Span12Mux_v                  541              2057   +INF  FALL       1
I__490/I                                   LocalMux                       0              2057   +INF  FALL       1
I__490/O                                   LocalMux                     309              2366   +INF  FALL       1
I__492/I                                   InMux                          0              2366   +INF  FALL       1
I__492/O                                   InMux                        218              2584   +INF  FALL       1
dac_buf_i3_LC_2_10_0/in0                   LogicCell40_SEQ_MODE_1000      0              2584   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__539/I                       LocalMux                       0              2363  RISE       1
I__539/O                       LocalMux                     330              2693  RISE       1
I__545/I                       ClkMux                         0              2693  RISE       1
I__545/O                       ClkMux                       309              3002  RISE       1
dac_buf_i3_LC_2_10_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[3]
Path End         : dac_data_i3_LC_2_8_0/in1
Capture Clock    : dac_data_i3_LC_2_8_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3002
- Setup Time                                    -380
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2534
---------------------------------------   ---- 
End-of-path arrival time (ps)             2534
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[3]                                    DAC8830                        0                 0   +INF  FALL       1
ipInertedIOPad_DATA_3_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DATA_3_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DATA_3_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DATA_3_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__488/I                                   Odrv12                         0               924   +INF  FALL       1
I__488/O                                   Odrv12                       541              1465   +INF  FALL       1
I__489/I                                   Span12Mux_v                    0              1465   +INF  FALL       1
I__489/O                                   Span12Mux_v                  541              2007   +INF  FALL       1
I__491/I                                   LocalMux                       0              2007   +INF  FALL       1
I__491/O                                   LocalMux                     309              2316   +INF  FALL       1
I__493/I                                   InMux                          0              2316   +INF  FALL       1
I__493/O                                   InMux                        218              2534   +INF  FALL       1
dac_data_i3_LC_2_8_0/in1                   LogicCell40_SEQ_MODE_1000      0              2534   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i3_LC_2_8_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[2]
Path End         : dac_buf_i2_LC_2_10_3/in1
Capture Clock    : dac_buf_i2_LC_2_10_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3002
- Setup Time                                    -380
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2563
---------------------------------------   ---- 
End-of-path arrival time (ps)             2563
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[2]                                    DAC8830                        0                 0   +INF  RISE       1
ipInertedIOPad_DATA_2_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DATA_2_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DATA_2_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DATA_2_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__470/I                                   Odrv4                          0               974   +INF  FALL       1
I__470/O                                   Odrv4                        373              1347   +INF  FALL       1
I__472/I                                   Span4Mux_v                     0              1347   +INF  FALL       1
I__472/O                                   Span4Mux_v                   373              1719   +INF  FALL       1
I__474/I                                   Span4Mux_h                     0              1719   +INF  FALL       1
I__474/O                                   Span4Mux_h                   316              2036   +INF  FALL       1
I__476/I                                   LocalMux                       0              2036   +INF  FALL       1
I__476/O                                   LocalMux                     309              2345   +INF  FALL       1
I__478/I                                   InMux                          0              2345   +INF  FALL       1
I__478/O                                   InMux                        218              2563   +INF  FALL       1
dac_buf_i2_LC_2_10_3/in1                   LogicCell40_SEQ_MODE_1000      0              2563   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__539/I                       LocalMux                       0              2363  RISE       1
I__539/O                       LocalMux                     330              2693  RISE       1
I__545/I                       ClkMux                         0              2693  RISE       1
I__545/O                       ClkMux                       309              3002  RISE       1
dac_buf_i2_LC_2_10_3/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[2]
Path End         : dac_data_i2_LC_1_7_1/in2
Capture Clock    : dac_data_i2_LC_1_7_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2348
- Setup Time                                    -323
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3188
---------------------------------------   ---- 
End-of-path arrival time (ps)             3188
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[2]                                    DAC8830                        0                 0   +INF  FALL       1
ipInertedIOPad_DATA_2_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DATA_2_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DATA_2_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DATA_2_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__471/I                                   Odrv12                         0               924   +INF  FALL       1
I__471/O                                   Odrv12                       541              1465   +INF  FALL       1
I__473/I                                   Sp12to4                        0              1465   +INF  FALL       1
I__473/O                                   Sp12to4                      450              1915   +INF  FALL       1
I__475/I                                   Span4Mux_v                     0              1915   +INF  FALL       1
I__475/O                                   Span4Mux_v                   373              2288   +INF  FALL       1
I__477/I                                   Span4Mux_v                     0              2288   +INF  FALL       1
I__477/O                                   Span4Mux_v                   373              2661   +INF  FALL       1
I__479/I                                   LocalMux                       0              2661   +INF  FALL       1
I__479/O                                   LocalMux                     309              2970   +INF  FALL       1
I__481/I                                   InMux                          0              2970   +INF  FALL       1
I__481/O                                   InMux                        218              3188   +INF  FALL       1
I__483/I                                   CascadeMux                     0              3188   +INF  FALL       1
I__483/O                                   CascadeMux                     0              3188   +INF  FALL       1
dac_data_i2_LC_1_7_1/in2                   LogicCell40_SEQ_MODE_1000      0              3188   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i2_LC_1_7_1/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[1]
Path End         : dac_buf_i1_LC_2_10_7/in1
Capture Clock    : dac_buf_i1_LC_2_10_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3002
- Setup Time                                    -380
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2563
---------------------------------------   ---- 
End-of-path arrival time (ps)             2563
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[1]                                    DAC8830                        0                 0   +INF  RISE       1
ipInertedIOPad_DATA_1_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DATA_1_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DATA_1_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DATA_1_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__456/I                                   Odrv4                          0               974   +INF  FALL       1
I__456/O                                   Odrv4                        373              1347   +INF  FALL       1
I__457/I                                   Span4Mux_h                     0              1347   +INF  FALL       1
I__457/O                                   Span4Mux_h                   316              1663   +INF  FALL       1
I__459/I                                   Span4Mux_v                     0              1663   +INF  FALL       1
I__459/O                                   Span4Mux_v                   373              2036   +INF  FALL       1
I__461/I                                   LocalMux                       0              2036   +INF  FALL       1
I__461/O                                   LocalMux                     309              2345   +INF  FALL       1
I__463/I                                   InMux                          0              2345   +INF  FALL       1
I__463/O                                   InMux                        218              2563   +INF  FALL       1
dac_buf_i1_LC_2_10_7/in1                   LogicCell40_SEQ_MODE_1000      0              2563   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__539/I                       LocalMux                       0              2363  RISE       1
I__539/O                       LocalMux                     330              2693  RISE       1
I__545/I                       ClkMux                         0              2693  RISE       1
I__545/O                       ClkMux                       309              3002  RISE       1
dac_buf_i1_LC_2_10_7/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[1]
Path End         : dac_data_i1_LC_1_8_2/in1
Capture Clock    : dac_data_i1_LC_1_8_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3002
- Setup Time                                    -380
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2886
---------------------------------------   ---- 
End-of-path arrival time (ps)             2886
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[1]                                    DAC8830                        0                 0   +INF  FALL       1
ipInertedIOPad_DATA_1_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DATA_1_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DATA_1_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DATA_1_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__456/I                                   Odrv4                          0               924   +INF  FALL       1
I__456/O                                   Odrv4                        373              1297   +INF  FALL       1
I__458/I                                   Span4Mux_v                     0              1297   +INF  FALL       1
I__458/O                                   Span4Mux_v                   373              1669   +INF  FALL       1
I__460/I                                   Span4Mux_h                     0              1669   +INF  FALL       1
I__460/O                                   Span4Mux_h                   316              1986   +INF  FALL       1
I__462/I                                   Span4Mux_v                     0              1986   +INF  FALL       1
I__462/O                                   Span4Mux_v                   373              2358   +INF  FALL       1
I__464/I                                   LocalMux                       0              2358   +INF  FALL       1
I__464/O                                   LocalMux                     309              2668   +INF  FALL       1
I__465/I                                   InMux                          0              2668   +INF  FALL       1
I__465/O                                   InMux                        218              2886   +INF  FALL       1
dac_data_i1_LC_1_8_2/in1                   LogicCell40_SEQ_MODE_1000      0              2886   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__536/I                       LocalMux                       0              2363  RISE       1
I__536/O                       LocalMux                     330              2693  RISE       1
I__542/I                       ClkMux                         0              2693  RISE       1
I__542/O                       ClkMux                       309              3002  RISE       1
dac_data_i1_LC_1_8_2/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[0]
Path End         : dac_buf_i0_LC_1_10_6/in0
Capture Clock    : dac_buf_i0_LC_1_10_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3002
- Setup Time                                    -401
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2493
---------------------------------------   ---- 
End-of-path arrival time (ps)             2493
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[0]                                    DAC8830                        0                 0   +INF  RISE       1
ipInertedIOPad_DATA_0_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DATA_0_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DATA_0_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DATA_0_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__207/I                                   Odrv12                         0               974   +INF  FALL       1
I__207/O                                   Odrv12                       541              1515   +INF  FALL       1
I__208/I                                   Sp12to4                        0              1515   +INF  FALL       1
I__208/O                                   Sp12to4                      450              1965   +INF  FALL       1
I__210/I                                   LocalMux                       0              1965   +INF  FALL       1
I__210/O                                   LocalMux                     309              2275   +INF  FALL       1
I__213/I                                   InMux                          0              2275   +INF  FALL       1
I__213/O                                   InMux                        218              2493   +INF  FALL       1
dac_buf_i0_LC_1_10_6/in0                   LogicCell40_SEQ_MODE_1000      0              2493   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i0_LC_1_10_6/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[0]
Path End         : dac_data_i0_LC_1_7_5/in2
Capture Clock    : dac_data_i0_LC_1_7_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2348
- Setup Time                                    -323
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2816
---------------------------------------   ---- 
End-of-path arrival time (ps)             2816
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[0]                                    DAC8830                        0                 0   +INF  FALL       1
ipInertedIOPad_DATA_0_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DATA_0_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DATA_0_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DATA_0_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__207/I                                   Odrv12                         0               924   +INF  FALL       1
I__207/O                                   Odrv12                       541              1465   +INF  FALL       1
I__209/I                                   Sp12to4                        0              1465   +INF  FALL       1
I__209/O                                   Sp12to4                      450              1915   +INF  FALL       1
I__211/I                                   Span4Mux_v                     0              1915   +INF  FALL       1
I__211/O                                   Span4Mux_v                   373              2288   +INF  FALL       1
I__214/I                                   LocalMux                       0              2288   +INF  FALL       1
I__214/O                                   LocalMux                     309              2598   +INF  FALL       1
I__216/I                                   InMux                          0              2598   +INF  FALL       1
I__216/O                                   InMux                        218              2816   +INF  FALL       1
I__218/I                                   CascadeMux                     0              2816   +INF  FALL       1
I__218/O                                   CascadeMux                     0              2816   +INF  FALL       1
dac_data_i0_LC_1_7_5/in2                   LogicCell40_SEQ_MODE_1000      0              2816   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i0_LC_1_7_5/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SCLK_33_LC_2_8_5/lcout
Path End         : SCLK
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DAC8830|CLK:R#1)       0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      3002
+ Clock To Q                                    541
+ Data Path Delay                              7050
-------------------------------------------   ----- 
End-of-path arrival time (ps)                 10594
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
SCLK_33_LC_2_8_5/clk           LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SCLK_33_LC_2_8_5/lcout                    LogicCell40_SEQ_MODE_1000    541              3544   +INF  RISE       2
I__375/I                                  Odrv12                         0              3544   +INF  RISE       1
I__375/O                                  Odrv12                       492              4036   +INF  RISE       1
I__377/I                                  Span12Mux_v                    0              4036   +INF  RISE       1
I__377/O                                  Span12Mux_v                  492              4528   +INF  RISE       1
I__378/I                                  Sp12to4                        0              4528   +INF  RISE       1
I__378/O                                  Sp12to4                      429              4957   +INF  RISE       1
I__379/I                                  Span4Mux_h                     0              4957   +INF  RISE       1
I__379/O                                  Span4Mux_h                   302              5259   +INF  RISE       1
I__380/I                                  Span4Mux_s0_h                  0              5259   +INF  RISE       1
I__380/O                                  Span4Mux_s0_h                148              5407   +INF  RISE       1
I__381/I                                  LocalMux                       0              5407   +INF  RISE       1
I__381/O                                  LocalMux                     330              5738   +INF  RISE       1
I__382/I                                  IoInMux                        0              5738   +INF  RISE       1
I__382/O                                  IoInMux                      260              5998   +INF  RISE       1
ipInertedIOPad_SCLK_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5998   +INF  RISE       1
ipInertedIOPad_SCLK_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              8241   +INF  FALL       1
ipInertedIOPad_SCLK_iopad/DIN             IO_PAD                         0              8241   +INF  FALL       1
ipInertedIOPad_SCLK_iopad/PACKAGEPIN:out  IO_PAD                      2353             10594   +INF  FALL       1
SCLK                                      DAC8830                        0             10594   +INF  FALL       1


++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOSI_35_LC_1_7_6/lcout
Path End         : MOSI
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                             6762
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 9652
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
MOSI_35_LC_1_7_6/clk           LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
MOSI_35_LC_1_7_6/lcout                    LogicCell40_SEQ_MODE_1000    541              2890   +INF  RISE       2
I__118/I                                  Odrv4                          0              2890   +INF  RISE       1
I__118/O                                  Odrv4                        352              3241   +INF  RISE       1
I__120/I                                  Span4Mux_v                     0              3241   +INF  RISE       1
I__120/O                                  Span4Mux_v                   352              3593   +INF  RISE       1
I__121/I                                  Span4Mux_v                     0              3593   +INF  RISE       1
I__121/O                                  Span4Mux_v                   352              3945   +INF  RISE       1
I__122/I                                  Span4Mux_s3_h                  0              3945   +INF  RISE       1
I__122/O                                  Span4Mux_s3_h                232              4177   +INF  RISE       1
I__123/I                                  IoSpan4Mux                     0              4177   +INF  RISE       1
I__123/O                                  IoSpan4Mux                   288              4465   +INF  RISE       1
I__124/I                                  LocalMux                       0              4465   +INF  RISE       1
I__124/O                                  LocalMux                     330              4795   +INF  RISE       1
I__125/I                                  IoInMux                        0              4795   +INF  RISE       1
I__125/O                                  IoInMux                      260              5056   +INF  RISE       1
ipInertedIOPad_MOSI_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5056   +INF  RISE       1
ipInertedIOPad_MOSI_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              7299   +INF  FALL       1
ipInertedIOPad_MOSI_iopad/DIN             IO_PAD                         0              7299   +INF  FALL       1
ipInertedIOPad_MOSI_iopad/PACKAGEPIN:out  IO_PAD                      2353              9652   +INF  FALL       1
MOSI                                      DAC8830                        0              9652   +INF  FALL       1


++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CS_32_LC_1_5_2/lcout
Path End         : CS
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1997
+ Clock To Q                                   541
+ Data Path Delay                             6026
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8564
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__512/I                       LocalMux                       0              1357  RISE       1
I__512/O                       LocalMux                     330              1688  RISE       1
I__516/I                       ClkMux                         0              1688  RISE       1
I__516/O                       ClkMux                       309              1997  RISE       1
CS_32_LC_1_5_2/clk             LogicCell40_SEQ_MODE_1000      0              1997  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CS_32_LC_1_5_2/lcout                    LogicCell40_SEQ_MODE_1000    541              2538   +INF  RISE       1
I__97/I                                 Odrv4                          0              2538   +INF  RISE       1
I__97/O                                 Odrv4                        352              2890   +INF  RISE       1
I__98/I                                 Span4Mux_s1_h                  0              2890   +INF  RISE       1
I__98/O                                 Span4Mux_s1_h                176              3066   +INF  RISE       1
I__99/I                                 IoSpan4Mux                     0              3066   +INF  RISE       1
I__99/O                                 IoSpan4Mux                   288              3354   +INF  RISE       1
I__100/I                                IoSpan4Mux                     0              3354   +INF  RISE       1
I__100/O                                IoSpan4Mux                   288              3642   +INF  RISE       1
I__101/I                                LocalMux                       0              3642   +INF  RISE       1
I__101/O                                LocalMux                     330              3973   +INF  RISE       1
I__102/I                                IoInMux                        0              3973   +INF  RISE       1
I__102/O                                IoInMux                      260              4233   +INF  RISE       1
ipInertedIOPad_CS_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4233   +INF  RISE       1
ipInertedIOPad_CS_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              6476   +INF  FALL       1
ipInertedIOPad_CS_iopad/DIN             IO_PAD                         0              6476   +INF  FALL       1
ipInertedIOPad_CS_iopad/PACKAGEPIN:out  IO_PAD                      2088              8564   +INF  FALL       1
CS                                      DAC8830                        0              8564   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_buf_i15_LC_1_9_7/lcout
Path End         : dac_buf_i0_LC_1_10_6/in1
Capture Clock    : dac_buf_i0_LC_1_10_6/clk
Hold Constraint  : 0p
Path slack       : 415p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3417
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i15_LC_1_9_7/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_buf_i15_LC_1_9_7/lcout  LogicCell40_SEQ_MODE_1000    541              2890    415  FALL       2
I__202/I                    LocalMux                       0              2890    415  FALL       1
I__202/O                    LocalMux                     309              3199    415  FALL       1
I__204/I                    InMux                          0              3199    415  FALL       1
I__204/O                    InMux                        218              3417    415  FALL       1
dac_buf_i0_LC_1_10_6/in1    LogicCell40_SEQ_MODE_1000      0              3417    415  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i0_LC_1_10_6/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i0_LC_2_6_5/lcout
Path End         : dac_state_i1_LC_3_6_0/in1
Capture Clock    : dac_state_i1_LC_3_6_0/clk
Hold Constraint  : 0p
Path slack       : 717p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2953
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2953

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2602
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3670
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__518/I                       Span4Mux_h                     0              1659  RISE       1
I__518/O                       Span4Mux_h                   302              1962  RISE       1
I__527/I                       LocalMux                       0              1962  RISE       1
I__527/O                       LocalMux                     330              2292  RISE       1
I__535/I                       ClkMux                         0              2292  RISE       1
I__535/O                       ClkMux                       309              2602  RISE       1
dac_state_i0_LC_2_6_5/clk      LogicCell40_SEQ_MODE_1000      0              2602  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i0_LC_2_6_5/lcout  LogicCell40_SEQ_MODE_1000    541              3143    717  FALL      16
I__567/I                     LocalMux                       0              3143    717  FALL       1
I__567/O                     LocalMux                     309              3452    717  FALL       1
I__581/I                     InMux                          0              3452    717  FALL       1
I__581/O                     InMux                        218              3670    717  FALL       1
dac_state_i1_LC_3_6_0/in1    LogicCell40_SEQ_MODE_1000      0              3670    717  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_state_i0_LC_2_6_5/in1
Capture Clock    : dac_state_i0_LC_2_6_5/clk
Hold Constraint  : 0p
Path slack       : 872p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2602
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2602

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                              528
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3474
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__641/I                     LocalMux                       0              2946    872  FALL       1
I__641/O                     LocalMux                     309              3256    872  FALL       1
I__648/I                     InMux                          0              3256    872  FALL       1
I__648/O                     InMux                        218              3474    872  FALL       1
dac_state_i0_LC_2_6_5/in1    LogicCell40_SEQ_MODE_1000      0              3474    872  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__518/I                       Span4Mux_h                     0              1659  RISE       1
I__518/O                       Span4Mux_h                   302              1962  RISE       1
I__527/I                       LocalMux                       0              1962  RISE       1
I__527/O                       LocalMux                     330              2292  RISE       1
I__535/I                       ClkMux                         0              2292  RISE       1
I__535/O                       ClkMux                       309              2602  RISE       1
dac_state_i0_LC_2_6_5/clk      LogicCell40_SEQ_MODE_1000      0              2602  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i0_LC_2_6_5/lcout
Path End         : SCLK_33_LC_2_8_5/in3
Capture Clock    : SCLK_33_LC_2_8_5/clk
Hold Constraint  : 0p
Path slack       : 1041p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2602
+ Clock To Q                                   541
+ Data Path Delay                              900
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4043
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__518/I                       Span4Mux_h                     0              1659  RISE       1
I__518/O                       Span4Mux_h                   302              1962  RISE       1
I__527/I                       LocalMux                       0              1962  RISE       1
I__527/O                       LocalMux                     330              2292  RISE       1
I__535/I                       ClkMux                         0              2292  RISE       1
I__535/O                       ClkMux                       309              2602  RISE       1
dac_state_i0_LC_2_6_5/clk      LogicCell40_SEQ_MODE_1000      0              2602  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i0_LC_2_6_5/lcout  LogicCell40_SEQ_MODE_1000    541              3143    717  FALL      16
I__562/I                     Odrv4                          0              3143   1041  FALL       1
I__562/O                     Odrv4                        373              3516   1041  FALL       1
I__573/I                     LocalMux                       0              3516   1041  FALL       1
I__573/O                     LocalMux                     309              3825   1041  FALL       1
I__586/I                     InMux                          0              3825   1041  FALL       1
I__586/O                     InMux                        218              4043   1041  FALL       1
SCLK_33_LC_2_8_5/in3         LogicCell40_SEQ_MODE_1000      0              4043   1041  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
SCLK_33_LC_2_8_5/clk           LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt_i0_LC_3_10_0/lcout
Path End         : bit_cnt_i0_LC_3_10_0/in1
Capture Clock    : bit_cnt_i0_LC_3_10_0/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2651
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2651

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2651
+ Clock To Q                                   541
+ Data Path Delay                              528
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3720
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__524/I                       Span4Mux_h                     0              1709  RISE       1
I__524/O                       Span4Mux_h                   302              2011  RISE       1
I__534/I                       LocalMux                       0              2011  RISE       1
I__534/O                       LocalMux                     330              2341  RISE       1
I__541/I                       ClkMux                         0              2341  RISE       1
I__541/O                       ClkMux                       309              2651  RISE       1
bit_cnt_i0_LC_3_10_0/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt_i0_LC_3_10_0/lcout  LogicCell40_SEQ_MODE_1000    541              3192   1069  FALL       6
I__548/I                    LocalMux                       0              3192   1069  FALL       1
I__548/O                    LocalMux                     309              3502   1069  FALL       1
I__552/I                    InMux                          0              3502   1069  FALL       1
I__552/O                    InMux                        218              3720   1069  FALL       1
bit_cnt_i0_LC_3_10_0/in1    LogicCell40_SEQ_MODE_1000      0              3720   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__524/I                       Span4Mux_h                     0              1709  RISE       1
I__524/O                       Span4Mux_h                   302              2011  RISE       1
I__534/I                       LocalMux                       0              2011  RISE       1
I__534/O                       LocalMux                     330              2341  RISE       1
I__541/I                       ClkMux                         0              2341  RISE       1
I__541/O                       ClkMux                       309              2651  RISE       1
bit_cnt_i0_LC_3_10_0/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_state_i1_LC_3_6_0/in3
Capture Clock    : dac_state_i1_LC_3_6_0/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2953
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2953

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4022
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495   1069  FALL      29
I__599/I                     LocalMux                       0              3495   1069  FALL       1
I__599/O                     LocalMux                     309              3804   1069  FALL       1
I__608/I                     InMux                          0              3804   1069  FALL       1
I__608/O                     InMux                        218              4022   1069  FALL       1
dac_state_i1_LC_3_6_0/in3    LogicCell40_SEQ_MODE_1000      0              4022   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_buf_i1_LC_2_10_7/lcout
Path End         : dac_buf_i2_LC_2_10_3/in3
Capture Clock    : dac_buf_i2_LC_2_10_3/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4071
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__539/I                       LocalMux                       0              2363  RISE       1
I__539/O                       LocalMux                     330              2693  RISE       1
I__545/I                       ClkMux                         0              2693  RISE       1
I__545/O                       ClkMux                       309              3002  RISE       1
dac_buf_i1_LC_2_10_7/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_buf_i1_LC_2_10_7/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL       1
I__452/I                    LocalMux                       0              3544   1069  FALL       1
I__452/O                    LocalMux                     309              3853   1069  FALL       1
I__453/I                    InMux                          0              3853   1069  FALL       1
I__453/O                    InMux                        218              4071   1069  FALL       1
dac_buf_i2_LC_2_10_3/in3    LogicCell40_SEQ_MODE_1000      0              4071   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__539/I                       LocalMux                       0              2363  RISE       1
I__539/O                       LocalMux                     330              2693  RISE       1
I__545/I                       ClkMux                         0              2693  RISE       1
I__545/O                       ClkMux                       309              3002  RISE       1
dac_buf_i2_LC_2_10_3/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_buf_i2_LC_2_10_3/lcout
Path End         : dac_buf_i3_LC_2_10_0/in1
Capture Clock    : dac_buf_i3_LC_2_10_0/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4071
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__539/I                       LocalMux                       0              2363  RISE       1
I__539/O                       LocalMux                     330              2693  RISE       1
I__545/I                       ClkMux                         0              2693  RISE       1
I__545/O                       ClkMux                       309              3002  RISE       1
dac_buf_i2_LC_2_10_3/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_buf_i2_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL       1
I__468/I                    LocalMux                       0              3544   1069  FALL       1
I__468/O                    LocalMux                     309              3853   1069  FALL       1
I__469/I                    InMux                          0              3853   1069  FALL       1
I__469/O                    InMux                        218              4071   1069  FALL       1
dac_buf_i3_LC_2_10_0/in1    LogicCell40_SEQ_MODE_1000      0              4071   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__539/I                       LocalMux                       0              2363  RISE       1
I__539/O                       LocalMux                     330              2693  RISE       1
I__545/I                       ClkMux                         0              2693  RISE       1
I__545/O                       ClkMux                       309              3002  RISE       1
dac_buf_i3_LC_2_10_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_buf_i3_LC_2_10_0/lcout
Path End         : dac_buf_i4_LC_1_10_1/in2
Capture Clock    : dac_buf_i4_LC_1_10_1/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4071
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__539/I                       LocalMux                       0              2363  RISE       1
I__539/O                       LocalMux                     330              2693  RISE       1
I__545/I                       ClkMux                         0              2693  RISE       1
I__545/O                       ClkMux                       309              3002  RISE       1
dac_buf_i3_LC_2_10_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_buf_i3_LC_2_10_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL       1
I__485/I                    LocalMux                       0              3544   1069  FALL       1
I__485/O                    LocalMux                     309              3853   1069  FALL       1
I__486/I                    InMux                          0              3853   1069  FALL       1
I__486/O                    InMux                        218              4071   1069  FALL       1
I__487/I                    CascadeMux                     0              4071   1069  FALL       1
I__487/O                    CascadeMux                     0              4071   1069  FALL       1
dac_buf_i4_LC_1_10_1/in2    LogicCell40_SEQ_MODE_1000      0              4071   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i4_LC_1_10_1/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i5_LC_2_8_7/lcout
Path End         : dac_data_i5_LC_2_8_7/in1
Capture Clock    : dac_data_i5_LC_2_8_7/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4071
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i5_LC_2_8_7/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i5_LC_2_8_7/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL       2
I__295/I                    LocalMux                       0              3544   1069  FALL       1
I__295/O                    LocalMux                     309              3853   1069  FALL       1
I__297/I                    InMux                          0              3853   1069  FALL       1
I__297/O                    InMux                        218              4071   1069  FALL       1
dac_data_i5_LC_2_8_7/in1    LogicCell40_SEQ_MODE_1000      0              4071   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i5_LC_2_8_7/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SCLK_33_LC_2_8_5/lcout
Path End         : SCLK_33_LC_2_8_5/in0
Capture Clock    : SCLK_33_LC_2_8_5/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4071
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
SCLK_33_LC_2_8_5/clk           LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
SCLK_33_LC_2_8_5/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL       2
I__374/I                LocalMux                       0              3544   1069  FALL       1
I__374/O                LocalMux                     309              3853   1069  FALL       1
I__376/I                InMux                          0              3853   1069  FALL       1
I__376/O                InMux                        218              4071   1069  FALL       1
SCLK_33_LC_2_8_5/in0    LogicCell40_SEQ_MODE_1000      0              4071   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
SCLK_33_LC_2_8_5/clk           LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i13_LC_2_8_3/lcout
Path End         : dac_data_i13_LC_2_8_3/in0
Capture Clock    : dac_data_i13_LC_2_8_3/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4071
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i13_LC_2_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL       2
I__359/I                     LocalMux                       0              3544   1069  FALL       1
I__359/O                     LocalMux                     309              3853   1069  FALL       1
I__361/I                     InMux                          0              3853   1069  FALL       1
I__361/O                     InMux                        218              4071   1069  FALL       1
dac_data_i13_LC_2_8_3/in0    LogicCell40_SEQ_MODE_1000      0              4071   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i3_LC_2_8_0/lcout
Path End         : dac_data_i3_LC_2_8_0/in2
Capture Clock    : dac_data_i3_LC_2_8_0/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4071
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i3_LC_2_8_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i3_LC_2_8_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL       2
I__409/I                    LocalMux                       0              3544   1069  FALL       1
I__409/O                    LocalMux                     309              3853   1069  FALL       1
I__411/I                    InMux                          0              3853   1069  FALL       1
I__411/O                    InMux                        218              4071   1069  FALL       1
I__412/I                    CascadeMux                     0              4071   1069  FALL       1
I__412/O                    CascadeMux                     0              4071   1069  FALL       1
dac_data_i3_LC_2_8_0/in2    LogicCell40_SEQ_MODE_1000      0              4071   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i3_LC_2_8_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_buf_i5_LC_1_10_7/lcout
Path End         : dac_buf_i6_LC_1_10_5/in3
Capture Clock    : dac_buf_i6_LC_1_10_5/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4071
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i5_LC_1_10_7/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_buf_i5_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL       1
I__198/I                    LocalMux                       0              3544   1069  FALL       1
I__198/O                    LocalMux                     309              3853   1069  FALL       1
I__199/I                    InMux                          0              3853   1069  FALL       1
I__199/O                    InMux                        218              4071   1069  FALL       1
dac_buf_i6_LC_1_10_5/in3    LogicCell40_SEQ_MODE_1000      0              4071   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i6_LC_1_10_5/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_buf_i0_LC_1_10_6/lcout
Path End         : dac_buf_i1_LC_2_10_7/in3
Capture Clock    : dac_buf_i1_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4071
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i0_LC_1_10_6/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_buf_i0_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL       1
I__454/I                    LocalMux                       0              3544   1069  FALL       1
I__454/O                    LocalMux                     309              3853   1069  FALL       1
I__455/I                    InMux                          0              3853   1069  FALL       1
I__455/O                    InMux                        218              4071   1069  FALL       1
dac_buf_i1_LC_2_10_7/in3    LogicCell40_SEQ_MODE_1000      0              4071   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__539/I                       LocalMux                       0              2363  RISE       1
I__539/O                       LocalMux                     330              2693  RISE       1
I__545/I                       ClkMux                         0              2693  RISE       1
I__545/O                       ClkMux                       309              3002  RISE       1
dac_buf_i1_LC_2_10_7/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_buf_i6_LC_1_10_5/lcout
Path End         : dac_buf_i7_LC_1_10_4/in1
Capture Clock    : dac_buf_i7_LC_1_10_4/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4071
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i6_LC_1_10_5/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_buf_i6_LC_1_10_5/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL       1
I__220/I                    LocalMux                       0              3544   1069  FALL       1
I__220/O                    LocalMux                     309              3853   1069  FALL       1
I__221/I                    InMux                          0              3853   1069  FALL       1
I__221/O                    InMux                        218              4071   1069  FALL       1
dac_buf_i7_LC_1_10_4/in1    LogicCell40_SEQ_MODE_1000      0              4071   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i7_LC_1_10_4/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_buf_i7_LC_1_10_4/lcout
Path End         : dac_buf_i8_LC_1_10_2/in1
Capture Clock    : dac_buf_i8_LC_1_10_2/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4071
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i7_LC_1_10_4/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_buf_i7_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL       1
I__234/I                    LocalMux                       0              3544   1069  FALL       1
I__234/O                    LocalMux                     309              3853   1069  FALL       1
I__235/I                    InMux                          0              3853   1069  FALL       1
I__235/O                    InMux                        218              4071   1069  FALL       1
dac_buf_i8_LC_1_10_2/in1    LogicCell40_SEQ_MODE_1000      0              4071   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i8_LC_1_10_2/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_buf_i8_LC_1_10_2/lcout
Path End         : dac_buf_i9_LC_1_10_0/in1
Capture Clock    : dac_buf_i9_LC_1_10_0/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4071
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i8_LC_1_10_2/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_buf_i8_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL       1
I__250/I                    LocalMux                       0              3544   1069  FALL       1
I__250/O                    LocalMux                     309              3853   1069  FALL       1
I__251/I                    InMux                          0              3853   1069  FALL       1
I__251/O                    InMux                        218              4071   1069  FALL       1
dac_buf_i9_LC_1_10_0/in1    LogicCell40_SEQ_MODE_1000      0              4071   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i9_LC_1_10_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_buf_i4_LC_1_10_1/lcout
Path End         : dac_buf_i5_LC_1_10_7/in3
Capture Clock    : dac_buf_i5_LC_1_10_7/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4071
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i4_LC_1_10_1/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_buf_i4_LC_1_10_1/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL       1
I__200/I                    LocalMux                       0              3544   1069  FALL       1
I__200/O                    LocalMux                     309              3853   1069  FALL       1
I__201/I                    InMux                          0              3853   1069  FALL       1
I__201/O                    InMux                        218              4071   1069  FALL       1
dac_buf_i5_LC_1_10_7/in3    LogicCell40_SEQ_MODE_1000      0              4071   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i5_LC_1_10_7/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_buf_i9_LC_1_10_0/lcout
Path End         : dac_buf_i10_LC_1_10_3/in3
Capture Clock    : dac_buf_i10_LC_1_10_3/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4071
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i9_LC_1_10_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_buf_i9_LC_1_10_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL       1
I__248/I                    LocalMux                       0              3544   1069  FALL       1
I__248/O                    LocalMux                     309              3853   1069  FALL       1
I__249/I                    InMux                          0              3853   1069  FALL       1
I__249/O                    InMux                        218              4071   1069  FALL       1
dac_buf_i10_LC_1_10_3/in3   LogicCell40_SEQ_MODE_1000      0              4071   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i10_LC_1_10_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i4_LC_1_8_3/lcout
Path End         : dac_data_i4_LC_1_8_3/in3
Capture Clock    : dac_data_i4_LC_1_8_3/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4071
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__536/I                       LocalMux                       0              2363  RISE       1
I__536/O                       LocalMux                     330              2693  RISE       1
I__542/I                       ClkMux                         0              2693  RISE       1
I__542/O                       ClkMux                       309              3002  RISE       1
dac_data_i4_LC_1_8_3/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i4_LC_1_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL       2
I__103/I                    LocalMux                       0              3544   1069  FALL       1
I__103/O                    LocalMux                     309              3853   1069  FALL       1
I__105/I                    InMux                          0              3853   1069  FALL       1
I__105/O                    InMux                        218              4071   1069  FALL       1
dac_data_i4_LC_1_8_3/in3    LogicCell40_SEQ_MODE_1000      0              4071   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__536/I                       LocalMux                       0              2363  RISE       1
I__536/O                       LocalMux                     330              2693  RISE       1
I__542/I                       ClkMux                         0              2693  RISE       1
I__542/O                       ClkMux                       309              3002  RISE       1
dac_data_i4_LC_1_8_3/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i1_LC_1_8_2/lcout
Path End         : dac_data_i1_LC_1_8_2/in0
Capture Clock    : dac_data_i1_LC_1_8_2/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4071
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__536/I                       LocalMux                       0              2363  RISE       1
I__536/O                       LocalMux                     330              2693  RISE       1
I__542/I                       ClkMux                         0              2693  RISE       1
I__542/O                       ClkMux                       309              3002  RISE       1
dac_data_i1_LC_1_8_2/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i1_LC_1_8_2/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL       2
I__106/I                    LocalMux                       0              3544   1069  FALL       1
I__106/O                    LocalMux                     309              3853   1069  FALL       1
I__108/I                    InMux                          0              3853   1069  FALL       1
I__108/O                    InMux                        218              4071   1069  FALL       1
dac_data_i1_LC_1_8_2/in0    LogicCell40_SEQ_MODE_1000      0              4071   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__536/I                       LocalMux                       0              2363  RISE       1
I__536/O                       LocalMux                     330              2693  RISE       1
I__542/I                       ClkMux                         0              2693  RISE       1
I__542/O                       ClkMux                       309              3002  RISE       1
dac_data_i1_LC_1_8_2/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i15_LC_1_8_0/lcout
Path End         : dac_data_i15_LC_1_8_0/in1
Capture Clock    : dac_data_i15_LC_1_8_0/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4071
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__536/I                       LocalMux                       0              2363  RISE       1
I__536/O                       LocalMux                     330              2693  RISE       1
I__542/I                       ClkMux                         0              2693  RISE       1
I__542/O                       ClkMux                       309              3002  RISE       1
dac_data_i15_LC_1_8_0/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i15_LC_1_8_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL       2
I__191/I                     LocalMux                       0              3544   1069  FALL       1
I__191/O                     LocalMux                     309              3853   1069  FALL       1
I__193/I                     InMux                          0              3853   1069  FALL       1
I__193/O                     InMux                        218              4071   1069  FALL       1
dac_data_i15_LC_1_8_0/in1    LogicCell40_SEQ_MODE_1000      0              4071   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__536/I                       LocalMux                       0              2363  RISE       1
I__536/O                       LocalMux                     330              2693  RISE       1
I__542/I                       ClkMux                         0              2693  RISE       1
I__542/O                       ClkMux                       309              3002  RISE       1
dac_data_i15_LC_1_8_0/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i0_LC_2_6_5/lcout
Path End         : dac_state_i0_LC_2_6_5/in0
Capture Clock    : dac_state_i0_LC_2_6_5/clk
Hold Constraint  : 0p
Path slack       : 1068p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2602
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2602

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2602
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3670
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__518/I                       Span4Mux_h                     0              1659  RISE       1
I__518/O                       Span4Mux_h                   302              1962  RISE       1
I__527/I                       LocalMux                       0              1962  RISE       1
I__527/O                       LocalMux                     330              2292  RISE       1
I__535/I                       ClkMux                         0              2292  RISE       1
I__535/O                       ClkMux                       309              2602  RISE       1
dac_state_i0_LC_2_6_5/clk      LogicCell40_SEQ_MODE_1000      0              2602  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i0_LC_2_6_5/lcout  LogicCell40_SEQ_MODE_1000    541              3143    717  FALL      16
I__561/I                     LocalMux                       0              3143   1069  FALL       1
I__561/O                     LocalMux                     309              3452   1069  FALL       1
I__571/I                     InMux                          0              3452   1069  FALL       1
I__571/O                     InMux                        218              3670   1069  FALL       1
dac_state_i0_LC_2_6_5/in0    LogicCell40_SEQ_MODE_1000      0              3670   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__518/I                       Span4Mux_h                     0              1659  RISE       1
I__518/O                       Span4Mux_h                   302              1962  RISE       1
I__527/I                       LocalMux                       0              1962  RISE       1
I__527/O                       LocalMux                     330              2292  RISE       1
I__535/I                       ClkMux                         0              2292  RISE       1
I__535/O                       ClkMux                       309              2602  RISE       1
dac_state_i0_LC_2_6_5/clk      LogicCell40_SEQ_MODE_1000      0              2602  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt_i2_LC_2_9_3/lcout
Path End         : bit_cnt_i2_LC_2_9_3/in3
Capture Clock    : bit_cnt_i2_LC_2_9_3/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3417
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i2_LC_2_9_3/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt_i2_LC_2_9_3/lcout  LogicCell40_SEQ_MODE_1000    541              2890   1069  FALL       4
I__690/I                   LocalMux                       0              2890   1069  FALL       1
I__690/O                   LocalMux                     309              3199   1069  FALL       1
I__693/I                   InMux                          0              3199   1069  FALL       1
I__693/O                   InMux                        218              3417   1069  FALL       1
bit_cnt_i2_LC_2_9_3/in3    LogicCell40_SEQ_MODE_1000      0              3417   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i2_LC_2_9_3/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt_i1_LC_2_9_2/lcout
Path End         : bit_cnt_i1_LC_2_9_2/in3
Capture Clock    : bit_cnt_i1_LC_2_9_2/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3417
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i1_LC_2_9_2/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt_i1_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_1000    541              2890   1069  FALL       5
I__681/I                   LocalMux                       0              2890   1069  FALL       1
I__681/O                   LocalMux                     309              3199   1069  FALL       1
I__684/I                   InMux                          0              3199   1069  FALL       1
I__684/O                   InMux                        218              3417   1069  FALL       1
bit_cnt_i1_LC_2_9_2/in3    LogicCell40_SEQ_MODE_1000      0              3417   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i1_LC_2_9_2/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt_i3_LC_2_9_1/lcout
Path End         : bit_cnt_i3_LC_2_9_1/in3
Capture Clock    : bit_cnt_i3_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3417
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i3_LC_2_9_1/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt_i3_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    541              2890   1069  FALL       3
I__701/I                   LocalMux                       0              2890   1069  FALL       1
I__701/O                   LocalMux                     309              3199   1069  FALL       1
I__704/I                   InMux                          0              3199   1069  FALL       1
I__704/O                   InMux                        218              3417   1069  FALL       1
bit_cnt_i3_LC_2_9_1/in3    LogicCell40_SEQ_MODE_1000      0              3417   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i3_LC_2_9_1/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i10_LC_2_7_7/lcout
Path End         : dac_data_i10_LC_2_7_7/in0
Capture Clock    : dac_data_i10_LC_2_7_7/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3417
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__521/I                       LocalMux                       0              1709  RISE       1
I__521/O                       LocalMux                     330              2039  RISE       1
I__531/I                       ClkMux                         0              2039  RISE       1
I__531/O                       ClkMux                       309              2348  RISE       1
dac_data_i10_LC_2_7_7/clk      LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i10_LC_2_7_7/lcout  LogicCell40_SEQ_MODE_1000    541              2890   1069  FALL       2
I__413/I                     LocalMux                       0              2890   1069  FALL       1
I__413/O                     LocalMux                     309              3199   1069  FALL       1
I__415/I                     InMux                          0              3199   1069  FALL       1
I__415/O                     InMux                        218              3417   1069  FALL       1
dac_data_i10_LC_2_7_7/in0    LogicCell40_SEQ_MODE_1000      0              3417   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__521/I                       LocalMux                       0              1709  RISE       1
I__521/O                       LocalMux                     330              2039  RISE       1
I__531/I                       ClkMux                         0              2039  RISE       1
I__531/O                       ClkMux                       309              2348  RISE       1
dac_data_i10_LC_2_7_7/clk      LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i8_LC_2_7_6/lcout
Path End         : dac_data_i8_LC_2_7_6/in2
Capture Clock    : dac_data_i8_LC_2_7_6/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3417
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__521/I                       LocalMux                       0              1709  RISE       1
I__521/O                       LocalMux                     330              2039  RISE       1
I__531/I                       ClkMux                         0              2039  RISE       1
I__531/O                       ClkMux                       309              2348  RISE       1
dac_data_i8_LC_2_7_6/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i8_LC_2_7_6/lcout  LogicCell40_SEQ_MODE_1000    541              2890   1069  FALL       2
I__405/I                    LocalMux                       0              2890   1069  FALL       1
I__405/O                    LocalMux                     309              3199   1069  FALL       1
I__407/I                    InMux                          0              3199   1069  FALL       1
I__407/O                    InMux                        218              3417   1069  FALL       1
I__408/I                    CascadeMux                     0              3417   1069  FALL       1
I__408/O                    CascadeMux                     0              3417   1069  FALL       1
dac_data_i8_LC_2_7_6/in2    LogicCell40_SEQ_MODE_1000      0              3417   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__521/I                       LocalMux                       0              1709  RISE       1
I__521/O                       LocalMux                     330              2039  RISE       1
I__531/I                       ClkMux                         0              2039  RISE       1
I__531/O                       ClkMux                       309              2348  RISE       1
dac_data_i8_LC_2_7_6/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i12_LC_2_7_5/lcout
Path End         : dac_data_i12_LC_2_7_5/in0
Capture Clock    : dac_data_i12_LC_2_7_5/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3417
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__521/I                       LocalMux                       0              1709  RISE       1
I__521/O                       LocalMux                     330              2039  RISE       1
I__531/I                       ClkMux                         0              2039  RISE       1
I__531/O                       ClkMux                       309              2348  RISE       1
dac_data_i12_LC_2_7_5/clk      LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i12_LC_2_7_5/lcout  LogicCell40_SEQ_MODE_1000    541              2890   1069  FALL       2
I__275/I                     LocalMux                       0              2890   1069  FALL       1
I__275/O                     LocalMux                     309              3199   1069  FALL       1
I__277/I                     InMux                          0              3199   1069  FALL       1
I__277/O                     InMux                        218              3417   1069  FALL       1
dac_data_i12_LC_2_7_5/in0    LogicCell40_SEQ_MODE_1000      0              3417   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__521/I                       LocalMux                       0              1709  RISE       1
I__521/O                       LocalMux                     330              2039  RISE       1
I__531/I                       ClkMux                         0              2039  RISE       1
I__531/O                       ClkMux                       309              2348  RISE       1
dac_data_i12_LC_2_7_5/clk      LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_buf_i13_LC_1_9_6/lcout
Path End         : dac_buf_i14_LC_1_9_3/in3
Capture Clock    : dac_buf_i14_LC_1_9_3/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3417
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i13_LC_1_9_6/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_buf_i13_LC_1_9_6/lcout  LogicCell40_SEQ_MODE_1000    541              2890   1069  FALL       1
I__144/I                    LocalMux                       0              2890   1069  FALL       1
I__144/O                    LocalMux                     309              3199   1069  FALL       1
I__145/I                    InMux                          0              3199   1069  FALL       1
I__145/O                    InMux                        218              3417   1069  FALL       1
dac_buf_i14_LC_1_9_3/in3    LogicCell40_SEQ_MODE_1000      0              3417   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i14_LC_1_9_3/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_buf_i14_LC_1_9_3/lcout
Path End         : dac_buf_i15_LC_1_9_7/in3
Capture Clock    : dac_buf_i15_LC_1_9_7/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3417
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i14_LC_1_9_3/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_buf_i14_LC_1_9_3/lcout  LogicCell40_SEQ_MODE_1000    541              2890   1069  FALL       1
I__132/I                    LocalMux                       0              2890   1069  FALL       1
I__132/O                    LocalMux                     309              3199   1069  FALL       1
I__133/I                    InMux                          0              3199   1069  FALL       1
I__133/O                    InMux                        218              3417   1069  FALL       1
dac_buf_i15_LC_1_9_7/in3    LogicCell40_SEQ_MODE_1000      0              3417   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i15_LC_1_9_7/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_buf_i11_LC_1_9_2/lcout
Path End         : dac_buf_i12_LC_1_9_0/in1
Capture Clock    : dac_buf_i12_LC_1_9_0/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3417
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i11_LC_1_9_2/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_buf_i11_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    541              2890   1069  FALL       1
I__163/I                    LocalMux                       0              2890   1069  FALL       1
I__163/O                    LocalMux                     309              3199   1069  FALL       1
I__164/I                    InMux                          0              3199   1069  FALL       1
I__164/O                    InMux                        218              3417   1069  FALL       1
dac_buf_i12_LC_1_9_0/in1    LogicCell40_SEQ_MODE_1000      0              3417   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i12_LC_1_9_0/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_buf_i12_LC_1_9_0/lcout
Path End         : dac_buf_i13_LC_1_9_6/in1
Capture Clock    : dac_buf_i13_LC_1_9_6/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3417
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i12_LC_1_9_0/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_buf_i12_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1000    541              2890   1069  FALL       1
I__146/I                    LocalMux                       0              2890   1069  FALL       1
I__146/O                    LocalMux                     309              3199   1069  FALL       1
I__147/I                    InMux                          0              3199   1069  FALL       1
I__147/O                    InMux                        218              3417   1069  FALL       1
dac_buf_i13_LC_1_9_6/in1    LogicCell40_SEQ_MODE_1000      0              3417   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i13_LC_1_9_6/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOSI_35_LC_1_7_6/lcout
Path End         : MOSI_35_LC_1_7_6/in3
Capture Clock    : MOSI_35_LC_1_7_6/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3417
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
MOSI_35_LC_1_7_6/clk           LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
MOSI_35_LC_1_7_6/lcout  LogicCell40_SEQ_MODE_1000    541              2890   1069  FALL       2
I__117/I                LocalMux                       0              2890   1069  FALL       1
I__117/O                LocalMux                     309              3199   1069  FALL       1
I__119/I                InMux                          0              3199   1069  FALL       1
I__119/O                InMux                        218              3417   1069  FALL       1
MOSI_35_LC_1_7_6/in3    LogicCell40_SEQ_MODE_1000      0              3417   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
MOSI_35_LC_1_7_6/clk           LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i0_LC_1_7_5/lcout
Path End         : dac_data_i0_LC_1_7_5/in0
Capture Clock    : dac_data_i0_LC_1_7_5/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3417
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i0_LC_1_7_5/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i0_LC_1_7_5/lcout  LogicCell40_SEQ_MODE_1000    541              2890   1069  FALL       2
I__126/I                    LocalMux                       0              2890   1069  FALL       1
I__126/O                    LocalMux                     309              3199   1069  FALL       1
I__128/I                    InMux                          0              3199   1069  FALL       1
I__128/O                    InMux                        218              3417   1069  FALL       1
dac_data_i0_LC_1_7_5/in0    LogicCell40_SEQ_MODE_1000      0              3417   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i0_LC_1_7_5/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i7_LC_1_7_4/lcout
Path End         : dac_data_i7_LC_1_7_4/in3
Capture Clock    : dac_data_i7_LC_1_7_4/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3417
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i7_LC_1_7_4/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i7_LC_1_7_4/lcout  LogicCell40_SEQ_MODE_1000    541              2890   1069  FALL       2
I__129/I                    LocalMux                       0              2890   1069  FALL       1
I__129/O                    LocalMux                     309              3199   1069  FALL       1
I__131/I                    InMux                          0              3199   1069  FALL       1
I__131/O                    InMux                        218              3417   1069  FALL       1
dac_data_i7_LC_1_7_4/in3    LogicCell40_SEQ_MODE_1000      0              3417   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i7_LC_1_7_4/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i9_LC_1_7_3/lcout
Path End         : dac_data_i9_LC_1_7_3/in1
Capture Clock    : dac_data_i9_LC_1_7_3/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3417
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i9_LC_1_7_3/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i9_LC_1_7_3/lcout  LogicCell40_SEQ_MODE_1000    541              2890   1069  FALL       2
I__188/I                    LocalMux                       0              2890   1069  FALL       1
I__188/O                    LocalMux                     309              3199   1069  FALL       1
I__190/I                    InMux                          0              3199   1069  FALL       1
I__190/O                    InMux                        218              3417   1069  FALL       1
dac_data_i9_LC_1_7_3/in1    LogicCell40_SEQ_MODE_1000      0              3417   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i9_LC_1_7_3/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i2_LC_1_7_1/lcout
Path End         : dac_data_i2_LC_1_7_1/in0
Capture Clock    : dac_data_i2_LC_1_7_1/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3417
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i2_LC_1_7_1/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i2_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1000    541              2890   1069  FALL       2
I__94/I                     LocalMux                       0              2890   1069  FALL       1
I__94/O                     LocalMux                     309              3199   1069  FALL       1
I__96/I                     InMux                          0              3199   1069  FALL       1
I__96/O                     InMux                        218              3417   1069  FALL       1
dac_data_i2_LC_1_7_1/in0    LogicCell40_SEQ_MODE_1000      0              3417   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i2_LC_1_7_1/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i11_LC_1_6_7/lcout
Path End         : dac_data_i11_LC_1_6_7/in3
Capture Clock    : dac_data_i11_LC_1_6_7/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2299
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2299

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2299
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3368
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__517/I                       LocalMux                       0              1659  RISE       1
I__517/O                       LocalMux                     330              1990  RISE       1
I__526/I                       ClkMux                         0              1990  RISE       1
I__526/O                       ClkMux                       309              2299  RISE       1
dac_data_i11_LC_1_6_7/clk      LogicCell40_SEQ_MODE_1000      0              2299  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i11_LC_1_6_7/lcout  LogicCell40_SEQ_MODE_1000    541              2841   1069  FALL       2
I__110/I                     LocalMux                       0              2841   1069  FALL       1
I__110/O                     LocalMux                     309              3150   1069  FALL       1
I__112/I                     InMux                          0              3150   1069  FALL       1
I__112/O                     InMux                        218              3368   1069  FALL       1
dac_data_i11_LC_1_6_7/in3    LogicCell40_SEQ_MODE_1000      0              3368   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__517/I                       LocalMux                       0              1659  RISE       1
I__517/O                       LocalMux                     330              1990  RISE       1
I__526/I                       ClkMux                         0              1990  RISE       1
I__526/O                       ClkMux                       309              2299  RISE       1
dac_data_i11_LC_1_6_7/clk      LogicCell40_SEQ_MODE_1000      0              2299  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i14_LC_1_6_6/lcout
Path End         : dac_data_i14_LC_1_6_6/in3
Capture Clock    : dac_data_i14_LC_1_6_6/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2299
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2299

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2299
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3368
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__517/I                       LocalMux                       0              1659  RISE       1
I__517/O                       LocalMux                     330              1990  RISE       1
I__526/I                       ClkMux                         0              1990  RISE       1
I__526/O                       ClkMux                       309              2299  RISE       1
dac_data_i14_LC_1_6_6/clk      LogicCell40_SEQ_MODE_1000      0              2299  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i14_LC_1_6_6/lcout  LogicCell40_SEQ_MODE_1000    541              2841   1069  FALL       2
I__114/I                     LocalMux                       0              2841   1069  FALL       1
I__114/O                     LocalMux                     309              3150   1069  FALL       1
I__116/I                     InMux                          0              3150   1069  FALL       1
I__116/O                     InMux                        218              3368   1069  FALL       1
dac_data_i14_LC_1_6_6/in3    LogicCell40_SEQ_MODE_1000      0              3368   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__517/I                       LocalMux                       0              1659  RISE       1
I__517/O                       LocalMux                     330              1990  RISE       1
I__526/I                       ClkMux                         0              1990  RISE       1
I__526/O                       ClkMux                       309              2299  RISE       1
dac_data_i14_LC_1_6_6/clk      LogicCell40_SEQ_MODE_1000      0              2299  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i6_LC_1_6_5/lcout
Path End         : dac_data_i6_LC_1_6_5/in1
Capture Clock    : dac_data_i6_LC_1_6_5/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2299
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2299

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2299
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3368
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__517/I                       LocalMux                       0              1659  RISE       1
I__517/O                       LocalMux                     330              1990  RISE       1
I__526/I                       ClkMux                         0              1990  RISE       1
I__526/O                       ClkMux                       309              2299  RISE       1
dac_data_i6_LC_1_6_5/clk       LogicCell40_SEQ_MODE_1000      0              2299  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i6_LC_1_6_5/lcout  LogicCell40_SEQ_MODE_1000    541              2841   1069  FALL       2
I__91/I                     LocalMux                       0              2841   1069  FALL       1
I__91/O                     LocalMux                     309              3150   1069  FALL       1
I__93/I                     InMux                          0              3150   1069  FALL       1
I__93/O                     InMux                        218              3368   1069  FALL       1
dac_data_i6_LC_1_6_5/in1    LogicCell40_SEQ_MODE_1000      0              3368   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__517/I                       LocalMux                       0              1659  RISE       1
I__517/O                       LocalMux                     330              1990  RISE       1
I__526/I                       ClkMux                         0              1990  RISE       1
I__526/O                       ClkMux                       309              2299  RISE       1
dac_data_i6_LC_1_6_5/clk       LogicCell40_SEQ_MODE_1000      0              2299  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt_i1_LC_2_9_2/lcout
Path End         : bit_cnt_i2_LC_2_9_3/in0
Capture Clock    : bit_cnt_i2_LC_2_9_3/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3417
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i1_LC_2_9_2/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt_i1_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_1000    541              2890   1069  FALL       5
I__681/I                   LocalMux                       0              2890   1069  FALL       1
I__681/O                   LocalMux                     309              3199   1069  FALL       1
I__685/I                   InMux                          0              3199   1069  FALL       1
I__685/O                   InMux                        218              3417   1069  FALL       1
bit_cnt_i2_LC_2_9_3/in0    LogicCell40_SEQ_MODE_1000      0              3417   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i2_LC_2_9_3/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt_i1_LC_2_9_2/lcout
Path End         : bit_cnt_i3_LC_2_9_1/in0
Capture Clock    : bit_cnt_i3_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3417
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i1_LC_2_9_2/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt_i1_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_1000    541              2890   1069  FALL       5
I__681/I                   LocalMux                       0              2890   1069  FALL       1
I__681/O                   LocalMux                     309              3199   1069  FALL       1
I__686/I                   InMux                          0              3199   1069  FALL       1
I__686/O                   InMux                        218              3417   1069  FALL       1
bit_cnt_i3_LC_2_9_1/in0    LogicCell40_SEQ_MODE_1000      0              3417   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i3_LC_2_9_1/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt_i2_LC_2_9_3/lcout
Path End         : bit_cnt_i3_LC_2_9_1/in1
Capture Clock    : bit_cnt_i3_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3417
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i2_LC_2_9_3/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt_i2_LC_2_9_3/lcout  LogicCell40_SEQ_MODE_1000    541              2890   1069  FALL       4
I__690/I                   LocalMux                       0              2890   1069  FALL       1
I__690/O                   LocalMux                     309              3199   1069  FALL       1
I__694/I                   InMux                          0              3199   1069  FALL       1
I__694/O                   InMux                        218              3417   1069  FALL       1
bit_cnt_i3_LC_2_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3417   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i3_LC_2_9_1/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : SCLK_33_LC_2_8_5/in2
Capture Clock    : SCLK_33_LC_2_8_5/clk
Hold Constraint  : 0p
Path slack       : 1154p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1210
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4156
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout                      LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__643/I                                         Odrv4                          0              2946   1153  FALL       1
I__643/O                                         Odrv4                        373              3319   1153  FALL       1
I__653/I                                         LocalMux                       0              3319   1153  FALL       1
I__653/O                                         LocalMux                     309              3628   1153  FALL       1
I__662/I                                         InMux                          0              3628   1153  FALL       1
I__662/O                                         InMux                        218              3846   1153  FALL       1
I__670/I                                         CascadeMux                     0              3846   1153  FALL       1
I__670/O                                         CascadeMux                     0              3846   1153  FALL       1
i1_3_lut_4_lut_4_lut_4_lut_4_lut_LC_2_8_4/in2    LogicCell40_SEQ_MODE_0000      0              3846   1153  FALL       1
i1_3_lut_4_lut_4_lut_4_lut_4_lut_LC_2_8_4/ltout  LogicCell40_SEQ_MODE_0000    309              4156   1153  RISE       1
I__383/I                                         CascadeMux                     0              4156   1153  RISE       1
I__383/O                                         CascadeMux                     0              4156   1153  RISE       1
SCLK_33_LC_2_8_5/in2                             LogicCell40_SEQ_MODE_1000      0              4156   1153  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
SCLK_33_LC_2_8_5/clk           LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_state_i1_LC_3_6_0/sr
Capture Clock    : dac_state_i1_LC_3_6_0/clk
Hold Constraint  : 0p
Path slack       : 1232p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2953
- Setup Time                                   -198
--------------------------------------------   ---- 
End-of-path required time (ps)                 2755

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1041
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3987
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__645/I                     Odrv4                          0              2946   1232  FALL       1
I__645/O                     Odrv4                        373              3319   1232  FALL       1
I__658/I                     LocalMux                       0              3319   1232  FALL       1
I__658/O                     LocalMux                     309              3628   1232  FALL       1
I__667/I                     SRMux                          0              3628   1232  FALL       1
I__667/O                     SRMux                        359              3987   1232  FALL       1
dac_state_i1_LC_3_6_0/sr     LogicCell40_SEQ_MODE_1000      0              3987   1232  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i0_LC_2_6_5/lcout
Path End         : MOSI_35_LC_1_7_6/in0
Capture Clock    : MOSI_35_LC_1_7_6/clk
Hold Constraint  : 0p
Path slack       : 1322p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2602
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3670
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__518/I                       Span4Mux_h                     0              1659  RISE       1
I__518/O                       Span4Mux_h                   302              1962  RISE       1
I__527/I                       LocalMux                       0              1962  RISE       1
I__527/O                       LocalMux                     330              2292  RISE       1
I__535/I                       ClkMux                         0              2292  RISE       1
I__535/O                       ClkMux                       309              2602  RISE       1
dac_state_i0_LC_2_6_5/clk      LogicCell40_SEQ_MODE_1000      0              2602  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i0_LC_2_6_5/lcout  LogicCell40_SEQ_MODE_1000    541              3143    717  FALL      16
I__569/I                     LocalMux                       0              3143   1322  FALL       1
I__569/O                     LocalMux                     309              3452   1322  FALL       1
I__583/I                     InMux                          0              3452   1322  FALL       1
I__583/O                     InMux                        218              3670   1322  FALL       1
MOSI_35_LC_1_7_6/in0         LogicCell40_SEQ_MODE_1000      0              3670   1322  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
MOSI_35_LC_1_7_6/clk           LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt_i0_LC_3_10_0/lcout
Path End         : bit_cnt_i1_LC_2_9_2/in1
Capture Clock    : bit_cnt_i1_LC_2_9_2/clk
Hold Constraint  : 0p
Path slack       : 1372p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2651
+ Clock To Q                                   541
+ Data Path Delay                              528
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3720
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__524/I                       Span4Mux_h                     0              1709  RISE       1
I__524/O                       Span4Mux_h                   302              2011  RISE       1
I__534/I                       LocalMux                       0              2011  RISE       1
I__534/O                       LocalMux                     330              2341  RISE       1
I__541/I                       ClkMux                         0              2341  RISE       1
I__541/O                       ClkMux                       309              2651  RISE       1
bit_cnt_i0_LC_3_10_0/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt_i0_LC_3_10_0/lcout  LogicCell40_SEQ_MODE_1000    541              3192   1069  FALL       6
I__549/I                    LocalMux                       0              3192   1371  FALL       1
I__549/O                    LocalMux                     309              3502   1371  FALL       1
I__553/I                    InMux                          0              3502   1371  FALL       1
I__553/O                    InMux                        218              3720   1371  FALL       1
bit_cnt_i1_LC_2_9_2/in1     LogicCell40_SEQ_MODE_1000      0              3720   1371  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i1_LC_2_9_2/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt_i0_LC_3_10_0/lcout
Path End         : bit_cnt_i2_LC_2_9_3/in2
Capture Clock    : bit_cnt_i2_LC_2_9_3/clk
Hold Constraint  : 0p
Path slack       : 1372p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2651
+ Clock To Q                                   541
+ Data Path Delay                              528
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3720
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__524/I                       Span4Mux_h                     0              1709  RISE       1
I__524/O                       Span4Mux_h                   302              2011  RISE       1
I__534/I                       LocalMux                       0              2011  RISE       1
I__534/O                       LocalMux                     330              2341  RISE       1
I__541/I                       ClkMux                         0              2341  RISE       1
I__541/O                       ClkMux                       309              2651  RISE       1
bit_cnt_i0_LC_3_10_0/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt_i0_LC_3_10_0/lcout  LogicCell40_SEQ_MODE_1000    541              3192   1069  FALL       6
I__549/I                    LocalMux                       0              3192   1371  FALL       1
I__549/O                    LocalMux                     309              3502   1371  FALL       1
I__554/I                    InMux                          0              3502   1371  FALL       1
I__554/O                    InMux                        218              3720   1371  FALL       1
I__558/I                    CascadeMux                     0              3720   1371  FALL       1
I__558/O                    CascadeMux                     0              3720   1371  FALL       1
bit_cnt_i2_LC_2_9_3/in2     LogicCell40_SEQ_MODE_1000      0              3720   1371  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i2_LC_2_9_3/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt_i0_LC_3_10_0/lcout
Path End         : bit_cnt_i3_LC_2_9_1/in2
Capture Clock    : bit_cnt_i3_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 1372p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2651
+ Clock To Q                                   541
+ Data Path Delay                              528
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3720
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__524/I                       Span4Mux_h                     0              1709  RISE       1
I__524/O                       Span4Mux_h                   302              2011  RISE       1
I__534/I                       LocalMux                       0              2011  RISE       1
I__534/O                       LocalMux                     330              2341  RISE       1
I__541/I                       ClkMux                         0              2341  RISE       1
I__541/O                       ClkMux                       309              2651  RISE       1
bit_cnt_i0_LC_3_10_0/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt_i0_LC_3_10_0/lcout  LogicCell40_SEQ_MODE_1000    541              3192   1069  FALL       6
I__549/I                    LocalMux                       0              3192   1371  FALL       1
I__549/O                    LocalMux                     309              3502   1371  FALL       1
I__555/I                    InMux                          0              3502   1371  FALL       1
I__555/O                    InMux                        218              3720   1371  FALL       1
I__559/I                    CascadeMux                     0              3720   1371  FALL       1
I__559/O                    CascadeMux                     0              3720   1371  FALL       1
bit_cnt_i3_LC_2_9_1/in2     LogicCell40_SEQ_MODE_1000      0              3720   1371  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i3_LC_2_9_1/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_data_i13_LC_2_8_3/in3
Capture Clock    : dac_data_i13_LC_2_8_3/clk
Hold Constraint  : 0p
Path slack       : 1379p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1435
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4381
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout    LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__642/I                       LocalMux                       0              2946   1378  FALL       1
I__642/O                       LocalMux                     309              3256   1378  FALL       1
I__650/I                       InMux                          0              3256   1378  FALL       1
I__650/O                       InMux                        218              3474   1378  FALL       1
i1_4_lut_adj_1_LC_2_7_4/in1    LogicCell40_SEQ_MODE_0000      0              3474   1378  FALL       1
i1_4_lut_adj_1_LC_2_7_4/lcout  LogicCell40_SEQ_MODE_0000    380              3853   1378  FALL      15
I__300/I                       LocalMux                       0              3853   1378  FALL       1
I__300/O                       LocalMux                     309              4163   1378  FALL       1
I__309/I                       InMux                          0              4163   1378  FALL       1
I__309/O                       InMux                        218              4381   1378  FALL       1
dac_data_i13_LC_2_8_3/in3      LogicCell40_SEQ_MODE_1000      0              4381   1378  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_data_i15_LC_1_8_0/in3
Capture Clock    : dac_data_i15_LC_1_8_0/clk
Hold Constraint  : 0p
Path slack       : 1379p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1435
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4381
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout    LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__642/I                       LocalMux                       0              2946   1378  FALL       1
I__642/O                       LocalMux                     309              3256   1378  FALL       1
I__650/I                       InMux                          0              3256   1378  FALL       1
I__650/O                       InMux                        218              3474   1378  FALL       1
i1_4_lut_adj_1_LC_2_7_4/in1    LogicCell40_SEQ_MODE_0000      0              3474   1378  FALL       1
i1_4_lut_adj_1_LC_2_7_4/lcout  LogicCell40_SEQ_MODE_0000    380              3853   1378  FALL      15
I__302/I                       LocalMux                       0              3853   1378  FALL       1
I__302/O                       LocalMux                     309              4163   1378  FALL       1
I__315/I                       InMux                          0              4163   1378  FALL       1
I__315/O                       InMux                        218              4381   1378  FALL       1
dac_data_i15_LC_1_8_0/in3      LogicCell40_SEQ_MODE_1000      0              4381   1378  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__536/I                       LocalMux                       0              2363  RISE       1
I__536/O                       LocalMux                     330              2693  RISE       1
I__542/I                       ClkMux                         0              2693  RISE       1
I__542/O                       ClkMux                       309              3002  RISE       1
dac_data_i15_LC_1_8_0/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_data_i3_LC_2_8_0/in0
Capture Clock    : dac_data_i3_LC_2_8_0/clk
Hold Constraint  : 0p
Path slack       : 1379p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1435
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4381
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout    LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__642/I                       LocalMux                       0              2946   1378  FALL       1
I__642/O                       LocalMux                     309              3256   1378  FALL       1
I__650/I                       InMux                          0              3256   1378  FALL       1
I__650/O                       InMux                        218              3474   1378  FALL       1
i1_4_lut_adj_1_LC_2_7_4/in1    LogicCell40_SEQ_MODE_0000      0              3474   1378  FALL       1
i1_4_lut_adj_1_LC_2_7_4/lcout  LogicCell40_SEQ_MODE_0000    380              3853   1378  FALL      15
I__300/I                       LocalMux                       0              3853   1378  FALL       1
I__300/O                       LocalMux                     309              4163   1378  FALL       1
I__310/I                       InMux                          0              4163   1378  FALL       1
I__310/O                       InMux                        218              4381   1378  FALL       1
dac_data_i3_LC_2_8_0/in0       LogicCell40_SEQ_MODE_1000      0              4381   1378  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i3_LC_2_8_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_data_i5_LC_2_8_7/in3
Capture Clock    : dac_data_i5_LC_2_8_7/clk
Hold Constraint  : 0p
Path slack       : 1379p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1435
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4381
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout    LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__642/I                       LocalMux                       0              2946   1378  FALL       1
I__642/O                       LocalMux                     309              3256   1378  FALL       1
I__650/I                       InMux                          0              3256   1378  FALL       1
I__650/O                       InMux                        218              3474   1378  FALL       1
i1_4_lut_adj_1_LC_2_7_4/in1    LogicCell40_SEQ_MODE_0000      0              3474   1378  FALL       1
i1_4_lut_adj_1_LC_2_7_4/lcout  LogicCell40_SEQ_MODE_0000    380              3853   1378  FALL      15
I__300/I                       LocalMux                       0              3853   1378  FALL       1
I__300/O                       LocalMux                     309              4163   1378  FALL       1
I__311/I                       InMux                          0              4163   1378  FALL       1
I__311/O                       InMux                        218              4381   1378  FALL       1
dac_data_i5_LC_2_8_7/in3       LogicCell40_SEQ_MODE_1000      0              4381   1378  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i5_LC_2_8_7/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_data_i1_LC_1_8_2/in3
Capture Clock    : dac_data_i1_LC_1_8_2/clk
Hold Constraint  : 0p
Path slack       : 1379p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1435
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4381
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout    LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__642/I                       LocalMux                       0              2946   1378  FALL       1
I__642/O                       LocalMux                     309              3256   1378  FALL       1
I__650/I                       InMux                          0              3256   1378  FALL       1
I__650/O                       InMux                        218              3474   1378  FALL       1
i1_4_lut_adj_1_LC_2_7_4/in1    LogicCell40_SEQ_MODE_0000      0              3474   1378  FALL       1
i1_4_lut_adj_1_LC_2_7_4/lcout  LogicCell40_SEQ_MODE_0000    380              3853   1378  FALL      15
I__302/I                       LocalMux                       0              3853   1378  FALL       1
I__302/O                       LocalMux                     309              4163   1378  FALL       1
I__316/I                       InMux                          0              4163   1378  FALL       1
I__316/O                       InMux                        218              4381   1378  FALL       1
dac_data_i1_LC_1_8_2/in3       LogicCell40_SEQ_MODE_1000      0              4381   1378  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__536/I                       LocalMux                       0              2363  RISE       1
I__536/O                       LocalMux                     330              2693  RISE       1
I__542/I                       ClkMux                         0              2693  RISE       1
I__542/O                       ClkMux                       309              3002  RISE       1
dac_data_i1_LC_1_8_2/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_data_i4_LC_1_8_3/in0
Capture Clock    : dac_data_i4_LC_1_8_3/clk
Hold Constraint  : 0p
Path slack       : 1379p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1435
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4381
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout    LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__642/I                       LocalMux                       0              2946   1378  FALL       1
I__642/O                       LocalMux                     309              3256   1378  FALL       1
I__650/I                       InMux                          0              3256   1378  FALL       1
I__650/O                       InMux                        218              3474   1378  FALL       1
i1_4_lut_adj_1_LC_2_7_4/in1    LogicCell40_SEQ_MODE_0000      0              3474   1378  FALL       1
i1_4_lut_adj_1_LC_2_7_4/lcout  LogicCell40_SEQ_MODE_0000    380              3853   1378  FALL      15
I__302/I                       LocalMux                       0              3853   1378  FALL       1
I__302/O                       LocalMux                     309              4163   1378  FALL       1
I__317/I                       InMux                          0              4163   1378  FALL       1
I__317/O                       InMux                        218              4381   1378  FALL       1
dac_data_i4_LC_1_8_3/in0       LogicCell40_SEQ_MODE_1000      0              4381   1378  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__536/I                       LocalMux                       0              2363  RISE       1
I__536/O                       LocalMux                     330              2693  RISE       1
I__542/I                       ClkMux                         0              2693  RISE       1
I__542/O                       ClkMux                       309              3002  RISE       1
dac_data_i4_LC_1_8_3/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt_i1_LC_2_9_2/lcout
Path End         : dac_state_i2_LC_3_7_0/in3
Capture Clock    : dac_state_i2_LC_3_7_0/clk
Hold Constraint  : 0p
Path slack       : 1385p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2405
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2405

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              900
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3790
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i1_LC_2_9_2/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt_i1_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_1000    541              2890   1069  FALL       5
I__682/I                   Odrv4                          0              2890   1385  FALL       1
I__682/O                   Odrv4                        373              3263   1385  FALL       1
I__687/I                   LocalMux                       0              3263   1385  FALL       1
I__687/O                   LocalMux                     309              3572   1385  FALL       1
I__688/I                   InMux                          0              3572   1385  FALL       1
I__688/O                   InMux                        218              3790   1385  FALL       1
dac_state_i2_LC_3_7_0/in3  LogicCell40_SEQ_MODE_1000      0              3790   1385  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt_i2_LC_2_9_3/lcout
Path End         : dac_state_i2_LC_3_7_0/in2
Capture Clock    : dac_state_i2_LC_3_7_0/clk
Hold Constraint  : 0p
Path slack       : 1385p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2405
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2405

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              900
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3790
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i2_LC_2_9_3/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt_i2_LC_2_9_3/lcout  LogicCell40_SEQ_MODE_1000    541              2890   1069  FALL       4
I__691/I                   Odrv4                          0              2890   1385  FALL       1
I__691/O                   Odrv4                        373              3263   1385  FALL       1
I__695/I                   LocalMux                       0              3263   1385  FALL       1
I__695/O                   LocalMux                     309              3572   1385  FALL       1
I__697/I                   InMux                          0              3572   1385  FALL       1
I__697/O                   InMux                        218              3790   1385  FALL       1
I__698/I                   CascadeMux                     0              3790   1385  FALL       1
I__698/O                   CascadeMux                     0              3790   1385  FALL       1
dac_state_i2_LC_3_7_0/in2  LogicCell40_SEQ_MODE_1000      0              3790   1385  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt_i3_LC_2_9_1/lcout
Path End         : dac_state_i2_LC_3_7_0/in1
Capture Clock    : dac_state_i2_LC_3_7_0/clk
Hold Constraint  : 0p
Path slack       : 1385p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2405
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2405

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              900
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3790
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i3_LC_2_9_1/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt_i3_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    541              2890   1069  FALL       3
I__700/I                   Odrv4                          0              2890   1385  FALL       1
I__700/O                   Odrv4                        373              3263   1385  FALL       1
I__703/I                   LocalMux                       0              3263   1385  FALL       1
I__703/O                   LocalMux                     309              3572   1385  FALL       1
I__705/I                   InMux                          0              3572   1385  FALL       1
I__705/O                   InMux                        218              3790   1385  FALL       1
dac_state_i2_LC_3_7_0/in1  LogicCell40_SEQ_MODE_1000      0              3790   1385  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_buf_i15_LC_1_9_7/lcout
Path End         : MOSI_35_LC_1_7_6/in1
Capture Clock    : MOSI_35_LC_1_7_6/clk
Hold Constraint  : 0p
Path slack       : 1442p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                              900
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3790
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i15_LC_1_9_7/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_buf_i15_LC_1_9_7/lcout  LogicCell40_SEQ_MODE_1000    541              2890    415  FALL       2
I__203/I                    Odrv4                          0              2890   1441  FALL       1
I__203/O                    Odrv4                        373              3263   1441  FALL       1
I__205/I                    LocalMux                       0              3263   1441  FALL       1
I__205/O                    LocalMux                     309              3572   1441  FALL       1
I__206/I                    InMux                          0              3572   1441  FALL       1
I__206/O                    InMux                        218              3790   1441  FALL       1
MOSI_35_LC_1_7_6/in1        LogicCell40_SEQ_MODE_1000      0              3790   1441  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
MOSI_35_LC_1_7_6/clk           LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_data_i12_LC_2_7_5/in2
Capture Clock    : dac_data_i12_LC_2_7_5/clk
Hold Constraint  : 0p
Path slack       : 1449p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                              851
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3797
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout    LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__642/I                       LocalMux                       0              2946   1378  FALL       1
I__642/O                       LocalMux                     309              3256   1378  FALL       1
I__650/I                       InMux                          0              3256   1378  FALL       1
I__650/O                       InMux                        218              3474   1378  FALL       1
i1_4_lut_adj_1_LC_2_7_4/in1    LogicCell40_SEQ_MODE_0000      0              3474   1378  FALL       1
i1_4_lut_adj_1_LC_2_7_4/ltout  LogicCell40_SEQ_MODE_0000    323              3797   1448  RISE       1
I__290/I                       CascadeMux                     0              3797   1448  RISE       1
I__290/O                       CascadeMux                     0              3797   1448  RISE       1
dac_data_i12_LC_2_7_5/in2      LogicCell40_SEQ_MODE_1000      0              3797   1448  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__521/I                       LocalMux                       0              1709  RISE       1
I__521/O                       LocalMux                     330              2039  RISE       1
I__531/I                       ClkMux                         0              2039  RISE       1
I__531/O                       ClkMux                       309              2348  RISE       1
dac_data_i12_LC_2_7_5/clk      LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt_i1_LC_2_9_2/lcout
Path End         : dac_state_i1_LC_3_6_0/in0
Capture Clock    : dac_state_i1_LC_3_6_0/clk
Hold Constraint  : 0p
Path slack       : 1653p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2953
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2953

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                             1716
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4606
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i1_LC_2_9_2/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt_i1_LC_2_9_2/lcout      LogicCell40_SEQ_MODE_1000    541              2890   1069  FALL       5
I__680/I                       LocalMux                       0              2890   1652  FALL       1
I__680/O                       LocalMux                     309              3199   1652  FALL       1
I__683/I                       InMux                          0              3199   1652  FALL       1
I__683/O                       InMux                        218              3417   1652  FALL       1
i3_3_lut_4_lut_LC_3_8_3/in3    LogicCell40_SEQ_MODE_0000      0              3417   1652  FALL       1
i3_3_lut_4_lut_LC_3_8_3/lcout  LogicCell40_SEQ_MODE_0000    288              3706   1652  FALL       1
I__677/I                       Odrv4                          0              3706   1652  FALL       1
I__677/O                       Odrv4                        373              4078   1652  FALL       1
I__678/I                       LocalMux                       0              4078   1652  FALL       1
I__678/O                       LocalMux                     309              4388   1652  FALL       1
I__679/I                       InMux                          0              4388   1652  FALL       1
I__679/O                       InMux                        218              4606   1652  FALL       1
dac_state_i1_LC_3_6_0/in0      LogicCell40_SEQ_MODE_1000      0              4606   1652  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i0_LC_2_6_5/lcout
Path End         : CS_32_LC_1_5_2/in0
Capture Clock    : CS_32_LC_1_5_2/clk
Hold Constraint  : 0p
Path slack       : 1673p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1997
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 1997

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2602
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3670
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__518/I                       Span4Mux_h                     0              1659  RISE       1
I__518/O                       Span4Mux_h                   302              1962  RISE       1
I__527/I                       LocalMux                       0              1962  RISE       1
I__527/O                       LocalMux                     330              2292  RISE       1
I__535/I                       ClkMux                         0              2292  RISE       1
I__535/O                       ClkMux                       309              2602  RISE       1
dac_state_i0_LC_2_6_5/clk      LogicCell40_SEQ_MODE_1000      0              2602  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i0_LC_2_6_5/lcout  LogicCell40_SEQ_MODE_1000    541              3143    717  FALL      16
I__568/I                     LocalMux                       0              3143   1673  FALL       1
I__568/O                     LocalMux                     309              3452   1673  FALL       1
I__582/I                     InMux                          0              3452   1673  FALL       1
I__582/O                     InMux                        218              3670   1673  FALL       1
CS_32_LC_1_5_2/in0           LogicCell40_SEQ_MODE_1000      0              3670   1673  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__512/I                       LocalMux                       0              1357  RISE       1
I__512/O                       LocalMux                     330              1688  RISE       1
I__516/I                       ClkMux                         0              1688  RISE       1
I__516/O                       ClkMux                       309              1997  RISE       1
CS_32_LC_1_5_2/clk             LogicCell40_SEQ_MODE_1000      0              1997  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt_i0_LC_3_10_0/lcout
Path End         : dac_state_i2_LC_3_7_0/in0
Capture Clock    : dac_state_i2_LC_3_7_0/clk
Hold Constraint  : 0p
Path slack       : 1687p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2405
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2405

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2651
+ Clock To Q                                   541
+ Data Path Delay                              900
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4092
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__524/I                       Span4Mux_h                     0              1709  RISE       1
I__524/O                       Span4Mux_h                   302              2011  RISE       1
I__534/I                       LocalMux                       0              2011  RISE       1
I__534/O                       LocalMux                     330              2341  RISE       1
I__541/I                       ClkMux                         0              2341  RISE       1
I__541/O                       ClkMux                       309              2651  RISE       1
bit_cnt_i0_LC_3_10_0/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt_i0_LC_3_10_0/lcout  LogicCell40_SEQ_MODE_1000    541              3192   1069  FALL       6
I__550/I                    Odrv4                          0              3192   1688  FALL       1
I__550/O                    Odrv4                        373              3565   1688  FALL       1
I__556/I                    LocalMux                       0              3565   1688  FALL       1
I__556/O                    LocalMux                     309              3874   1688  FALL       1
I__560/I                    InMux                          0              3874   1688  FALL       1
I__560/O                    InMux                        218              4092   1688  FALL       1
dac_state_i2_LC_3_7_0/in0   LogicCell40_SEQ_MODE_1000      0              4092   1688  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_buf_i10_LC_1_10_3/lcout
Path End         : dac_buf_i11_LC_1_9_2/in1
Capture Clock    : dac_buf_i11_LC_1_9_2/clk
Hold Constraint  : 0p
Path slack       : 1723p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     3002
+ Clock To Q                                   541
+ Data Path Delay                              527
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4071
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i10_LC_1_10_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_buf_i10_LC_1_10_3/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1723  FALL       1
I__246/I                     LocalMux                       0              3544   1723  FALL       1
I__246/O                     LocalMux                     309              3853   1723  FALL       1
I__247/I                     InMux                          0              3853   1723  FALL       1
I__247/O                     InMux                        218              4071   1723  FALL       1
dac_buf_i11_LC_1_9_2/in1     LogicCell40_SEQ_MODE_1000      0              4071   1723  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i11_LC_1_9_2/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_state_i0_LC_2_6_5/in3
Capture Clock    : dac_state_i0_LC_2_6_5/clk
Hold Constraint  : 0p
Path slack       : 1750p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2602
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2602

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1406
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4352
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout    LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__642/I                       LocalMux                       0              2946   1378  FALL       1
I__642/O                       LocalMux                     309              3256   1378  FALL       1
I__649/I                       InMux                          0              3256   1751  FALL       1
I__649/O                       InMux                        218              3474   1751  FALL       1
I__660/I                       CascadeMux                     0              3474   1751  FALL       1
I__660/O                       CascadeMux                     0              3474   1751  FALL       1
i1_2_lut_4_lut_LC_2_7_1/in2    LogicCell40_SEQ_MODE_0000      0              3474   1751  FALL       1
i1_2_lut_4_lut_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_0000    352              3825   1751  FALL       3
I__425/I                       LocalMux                       0              3825   1751  FALL       1
I__425/O                       LocalMux                     309              4134   1751  FALL       1
I__427/I                       InMux                          0              4134   1751  FALL       1
I__427/O                       InMux                        218              4352   1751  FALL       1
dac_state_i0_LC_2_6_5/in3      LogicCell40_SEQ_MODE_1000      0              4352   1751  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__518/I                       Span4Mux_h                     0              1659  RISE       1
I__518/O                       Span4Mux_h                   302              1962  RISE       1
I__527/I                       LocalMux                       0              1962  RISE       1
I__527/O                       LocalMux                     330              2292  RISE       1
I__535/I                       ClkMux                         0              2292  RISE       1
I__535/O                       ClkMux                       309              2602  RISE       1
dac_state_i0_LC_2_6_5/clk      LogicCell40_SEQ_MODE_1000      0              2602  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_data_i13_LC_2_8_3/in1
Capture Clock    : dac_data_i13_LC_2_8_3/clk
Hold Constraint  : 0p
Path slack       : 1758p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1814
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4760
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout     LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__641/I                        LocalMux                       0              2946    872  FALL       1
I__641/O                        LocalMux                     309              3256    872  FALL       1
I__647/I                        InMux                          0              3256   1758  FALL       1
I__647/O                        InMux                        218              3474   1758  FALL       1
i93_2_lut_3_lut_LC_2_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3474   1758  FALL       1
i93_2_lut_3_lut_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    387              3860   1758  FALL      17
I__332/I                        Odrv4                          0              3860   1758  FALL       1
I__332/O                        Odrv4                        373              4233   1758  FALL       1
I__342/I                        LocalMux                       0              4233   1758  FALL       1
I__342/O                        LocalMux                     309              4542   1758  FALL       1
I__350/I                        InMux                          0              4542   1758  FALL       1
I__350/O                        InMux                        218              4760   1758  FALL       1
dac_data_i13_LC_2_8_3/in1       LogicCell40_SEQ_MODE_1000      0              4760   1758  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_data_i3_LC_2_8_0/in3
Capture Clock    : dac_data_i3_LC_2_8_0/clk
Hold Constraint  : 0p
Path slack       : 1758p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1814
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4760
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout     LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__641/I                        LocalMux                       0              2946    872  FALL       1
I__641/O                        LocalMux                     309              3256    872  FALL       1
I__647/I                        InMux                          0              3256   1758  FALL       1
I__647/O                        InMux                        218              3474   1758  FALL       1
i93_2_lut_3_lut_LC_2_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3474   1758  FALL       1
i93_2_lut_3_lut_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    387              3860   1758  FALL      17
I__332/I                        Odrv4                          0              3860   1758  FALL       1
I__332/O                        Odrv4                        373              4233   1758  FALL       1
I__343/I                        LocalMux                       0              4233   1758  FALL       1
I__343/O                        LocalMux                     309              4542   1758  FALL       1
I__351/I                        InMux                          0              4542   1758  FALL       1
I__351/O                        InMux                        218              4760   1758  FALL       1
dac_data_i3_LC_2_8_0/in3        LogicCell40_SEQ_MODE_1000      0              4760   1758  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i3_LC_2_8_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_data_i15_LC_1_8_0/in0
Capture Clock    : dac_data_i15_LC_1_8_0/clk
Hold Constraint  : 0p
Path slack       : 1758p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1814
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4760
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout     LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__641/I                        LocalMux                       0              2946    872  FALL       1
I__641/O                        LocalMux                     309              3256    872  FALL       1
I__647/I                        InMux                          0              3256   1758  FALL       1
I__647/O                        InMux                        218              3474   1758  FALL       1
i93_2_lut_3_lut_LC_2_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3474   1758  FALL       1
i93_2_lut_3_lut_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    387              3860   1758  FALL      17
I__332/I                        Odrv4                          0              3860   1758  FALL       1
I__332/O                        Odrv4                        373              4233   1758  FALL       1
I__344/I                        LocalMux                       0              4233   1758  FALL       1
I__344/O                        LocalMux                     309              4542   1758  FALL       1
I__353/I                        InMux                          0              4542   1758  FALL       1
I__353/O                        InMux                        218              4760   1758  FALL       1
dac_data_i15_LC_1_8_0/in0       LogicCell40_SEQ_MODE_1000      0              4760   1758  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__536/I                       LocalMux                       0              2363  RISE       1
I__536/O                       LocalMux                     330              2693  RISE       1
I__542/I                       ClkMux                         0              2693  RISE       1
I__542/O                       ClkMux                       309              3002  RISE       1
dac_data_i15_LC_1_8_0/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_data_i5_LC_2_8_7/in0
Capture Clock    : dac_data_i5_LC_2_8_7/clk
Hold Constraint  : 0p
Path slack       : 1758p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1814
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4760
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout     LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__641/I                        LocalMux                       0              2946    872  FALL       1
I__641/O                        LocalMux                     309              3256    872  FALL       1
I__647/I                        InMux                          0              3256   1758  FALL       1
I__647/O                        InMux                        218              3474   1758  FALL       1
i93_2_lut_3_lut_LC_2_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3474   1758  FALL       1
i93_2_lut_3_lut_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    387              3860   1758  FALL      17
I__332/I                        Odrv4                          0              3860   1758  FALL       1
I__332/O                        Odrv4                        373              4233   1758  FALL       1
I__343/I                        LocalMux                       0              4233   1758  FALL       1
I__343/O                        LocalMux                     309              4542   1758  FALL       1
I__352/I                        InMux                          0              4542   1758  FALL       1
I__352/O                        InMux                        218              4760   1758  FALL       1
dac_data_i5_LC_2_8_7/in0        LogicCell40_SEQ_MODE_1000      0              4760   1758  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i5_LC_2_8_7/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_data_i1_LC_1_8_2/in2
Capture Clock    : dac_data_i1_LC_1_8_2/clk
Hold Constraint  : 0p
Path slack       : 1758p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1814
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4760
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout     LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__641/I                        LocalMux                       0              2946    872  FALL       1
I__641/O                        LocalMux                     309              3256    872  FALL       1
I__647/I                        InMux                          0              3256   1758  FALL       1
I__647/O                        InMux                        218              3474   1758  FALL       1
i93_2_lut_3_lut_LC_2_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3474   1758  FALL       1
i93_2_lut_3_lut_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    387              3860   1758  FALL      17
I__332/I                        Odrv4                          0              3860   1758  FALL       1
I__332/O                        Odrv4                        373              4233   1758  FALL       1
I__344/I                        LocalMux                       0              4233   1758  FALL       1
I__344/O                        LocalMux                     309              4542   1758  FALL       1
I__354/I                        InMux                          0              4542   1758  FALL       1
I__354/O                        InMux                        218              4760   1758  FALL       1
I__356/I                        CascadeMux                     0              4760   1758  FALL       1
I__356/O                        CascadeMux                     0              4760   1758  FALL       1
dac_data_i1_LC_1_8_2/in2        LogicCell40_SEQ_MODE_1000      0              4760   1758  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__536/I                       LocalMux                       0              2363  RISE       1
I__536/O                       LocalMux                     330              2693  RISE       1
I__542/I                       ClkMux                         0              2693  RISE       1
I__542/O                       ClkMux                       309              3002  RISE       1
dac_data_i1_LC_1_8_2/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_data_i4_LC_1_8_3/in1
Capture Clock    : dac_data_i4_LC_1_8_3/clk
Hold Constraint  : 0p
Path slack       : 1758p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1814
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4760
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout     LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__641/I                        LocalMux                       0              2946    872  FALL       1
I__641/O                        LocalMux                     309              3256    872  FALL       1
I__647/I                        InMux                          0              3256   1758  FALL       1
I__647/O                        InMux                        218              3474   1758  FALL       1
i93_2_lut_3_lut_LC_2_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3474   1758  FALL       1
i93_2_lut_3_lut_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    387              3860   1758  FALL      17
I__332/I                        Odrv4                          0              3860   1758  FALL       1
I__332/O                        Odrv4                        373              4233   1758  FALL       1
I__344/I                        LocalMux                       0              4233   1758  FALL       1
I__344/O                        LocalMux                     309              4542   1758  FALL       1
I__355/I                        InMux                          0              4542   1758  FALL       1
I__355/O                        InMux                        218              4760   1758  FALL       1
dac_data_i4_LC_1_8_3/in1        LogicCell40_SEQ_MODE_1000      0              4760   1758  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__536/I                       LocalMux                       0              2363  RISE       1
I__536/O                       LocalMux                     330              2693  RISE       1
I__542/I                       ClkMux                         0              2693  RISE       1
I__542/O                       ClkMux                       309              3002  RISE       1
dac_data_i4_LC_1_8_3/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_buf_i1_LC_2_10_7/in0
Capture Clock    : dac_buf_i1_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 1765p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1272
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4767
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495   1069  FALL      29
I__598/I                     Odrv4                          0              3495   1765  FALL       1
I__598/O                     Odrv4                        373              3867   1765  FALL       1
I__607/I                     Span4Mux_v                     0              3867   1765  FALL       1
I__607/O                     Span4Mux_v                   373              4240   1765  FALL       1
I__620/I                     LocalMux                       0              4240   1765  FALL       1
I__620/O                     LocalMux                     309              4549   1765  FALL       1
I__630/I                     InMux                          0              4549   1765  FALL       1
I__630/O                     InMux                        218              4767   1765  FALL       1
dac_buf_i1_LC_2_10_7/in0     LogicCell40_SEQ_MODE_1000      0              4767   1765  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__539/I                       LocalMux                       0              2363  RISE       1
I__539/O                       LocalMux                     330              2693  RISE       1
I__545/I                       ClkMux                         0              2693  RISE       1
I__545/O                       ClkMux                       309              3002  RISE       1
dac_buf_i1_LC_2_10_7/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i0_LC_2_6_5/lcout
Path End         : bit_cnt_i0_LC_3_10_0/in3
Capture Clock    : bit_cnt_i0_LC_3_10_0/clk
Hold Constraint  : 0p
Path slack       : 1765p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2651
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2651

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2602
+ Clock To Q                                   541
+ Data Path Delay                             1273
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4416
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__518/I                       Span4Mux_h                     0              1659  RISE       1
I__518/O                       Span4Mux_h                   302              1962  RISE       1
I__527/I                       LocalMux                       0              1962  RISE       1
I__527/O                       LocalMux                     330              2292  RISE       1
I__535/I                       ClkMux                         0              2292  RISE       1
I__535/O                       ClkMux                       309              2602  RISE       1
dac_state_i0_LC_2_6_5/clk      LogicCell40_SEQ_MODE_1000      0              2602  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i0_LC_2_6_5/lcout  LogicCell40_SEQ_MODE_1000    541              3143    717  FALL      16
I__565/I                     Odrv4                          0              3143   1765  FALL       1
I__565/O                     Odrv4                        373              3516   1765  FALL       1
I__579/I                     Span4Mux_v                     0              3516   1765  FALL       1
I__579/O                     Span4Mux_v                   373              3888   1765  FALL       1
I__590/I                     LocalMux                       0              3888   1765  FALL       1
I__590/O                     LocalMux                     309              4198   1765  FALL       1
I__592/I                     InMux                          0              4198   1765  FALL       1
I__592/O                     InMux                        218              4416   1765  FALL       1
bit_cnt_i0_LC_3_10_0/in3     LogicCell40_SEQ_MODE_1000      0              4416   1765  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__524/I                       Span4Mux_h                     0              1709  RISE       1
I__524/O                       Span4Mux_h                   302              2011  RISE       1
I__534/I                       LocalMux                       0              2011  RISE       1
I__534/O                       LocalMux                     330              2341  RISE       1
I__541/I                       ClkMux                         0              2341  RISE       1
I__541/O                       ClkMux                       309              2651  RISE       1
bit_cnt_i0_LC_3_10_0/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_buf_i0_LC_1_10_6/in3
Capture Clock    : dac_buf_i0_LC_1_10_6/clk
Hold Constraint  : 0p
Path slack       : 1765p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1272
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4767
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495   1069  FALL      29
I__598/I                     Odrv4                          0              3495   1765  FALL       1
I__598/O                     Odrv4                        373              3867   1765  FALL       1
I__607/I                     Span4Mux_v                     0              3867   1765  FALL       1
I__607/O                     Span4Mux_v                   373              4240   1765  FALL       1
I__621/I                     LocalMux                       0              4240   1765  FALL       1
I__621/O                     LocalMux                     309              4549   1765  FALL       1
I__633/I                     InMux                          0              4549   1765  FALL       1
I__633/O                     InMux                        218              4767   1765  FALL       1
dac_buf_i0_LC_1_10_6/in3     LogicCell40_SEQ_MODE_1000      0              4767   1765  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i0_LC_1_10_6/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_buf_i2_LC_2_10_3/in0
Capture Clock    : dac_buf_i2_LC_2_10_3/clk
Hold Constraint  : 0p
Path slack       : 1765p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1272
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4767
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495   1069  FALL      29
I__598/I                     Odrv4                          0              3495   1765  FALL       1
I__598/O                     Odrv4                        373              3867   1765  FALL       1
I__607/I                     Span4Mux_v                     0              3867   1765  FALL       1
I__607/O                     Span4Mux_v                   373              4240   1765  FALL       1
I__620/I                     LocalMux                       0              4240   1765  FALL       1
I__620/O                     LocalMux                     309              4549   1765  FALL       1
I__631/I                     InMux                          0              4549   1765  FALL       1
I__631/O                     InMux                        218              4767   1765  FALL       1
dac_buf_i2_LC_2_10_3/in0     LogicCell40_SEQ_MODE_1000      0              4767   1765  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__539/I                       LocalMux                       0              2363  RISE       1
I__539/O                       LocalMux                     330              2693  RISE       1
I__545/I                       ClkMux                         0              2693  RISE       1
I__545/O                       ClkMux                       309              3002  RISE       1
dac_buf_i2_LC_2_10_3/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_buf_i3_LC_2_10_0/in3
Capture Clock    : dac_buf_i3_LC_2_10_0/clk
Hold Constraint  : 0p
Path slack       : 1765p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1272
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4767
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495   1069  FALL      29
I__598/I                     Odrv4                          0              3495   1765  FALL       1
I__598/O                     Odrv4                        373              3867   1765  FALL       1
I__607/I                     Span4Mux_v                     0              3867   1765  FALL       1
I__607/O                     Span4Mux_v                   373              4240   1765  FALL       1
I__620/I                     LocalMux                       0              4240   1765  FALL       1
I__620/O                     LocalMux                     309              4549   1765  FALL       1
I__632/I                     InMux                          0              4549   1765  FALL       1
I__632/O                     InMux                        218              4767   1765  FALL       1
dac_buf_i3_LC_2_10_0/in3     LogicCell40_SEQ_MODE_1000      0              4767   1765  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__539/I                       LocalMux                       0              2363  RISE       1
I__539/O                       LocalMux                     330              2693  RISE       1
I__545/I                       ClkMux                         0              2693  RISE       1
I__545/O                       ClkMux                       309              3002  RISE       1
dac_buf_i3_LC_2_10_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_buf_i10_LC_1_10_3/in0
Capture Clock    : dac_buf_i10_LC_1_10_3/clk
Hold Constraint  : 0p
Path slack       : 1765p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1272
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4767
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495   1069  FALL      29
I__598/I                     Odrv4                          0              3495   1765  FALL       1
I__598/O                     Odrv4                        373              3867   1765  FALL       1
I__607/I                     Span4Mux_v                     0              3867   1765  FALL       1
I__607/O                     Span4Mux_v                   373              4240   1765  FALL       1
I__621/I                     LocalMux                       0              4240   1765  FALL       1
I__621/O                     LocalMux                     309              4549   1765  FALL       1
I__634/I                     InMux                          0              4549   1765  FALL       1
I__634/O                     InMux                        218              4767   1765  FALL       1
dac_buf_i10_LC_1_10_3/in0    LogicCell40_SEQ_MODE_1000      0              4767   1765  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i10_LC_1_10_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_buf_i4_LC_1_10_1/in0
Capture Clock    : dac_buf_i4_LC_1_10_1/clk
Hold Constraint  : 0p
Path slack       : 1765p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1272
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4767
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495   1069  FALL      29
I__598/I                     Odrv4                          0              3495   1765  FALL       1
I__598/O                     Odrv4                        373              3867   1765  FALL       1
I__607/I                     Span4Mux_v                     0              3867   1765  FALL       1
I__607/O                     Span4Mux_v                   373              4240   1765  FALL       1
I__621/I                     LocalMux                       0              4240   1765  FALL       1
I__621/O                     LocalMux                     309              4549   1765  FALL       1
I__635/I                     InMux                          0              4549   1765  FALL       1
I__635/O                     InMux                        218              4767   1765  FALL       1
dac_buf_i4_LC_1_10_1/in0     LogicCell40_SEQ_MODE_1000      0              4767   1765  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i4_LC_1_10_1/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_buf_i5_LC_1_10_7/in0
Capture Clock    : dac_buf_i5_LC_1_10_7/clk
Hold Constraint  : 0p
Path slack       : 1765p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1272
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4767
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495   1069  FALL      29
I__598/I                     Odrv4                          0              3495   1765  FALL       1
I__598/O                     Odrv4                        373              3867   1765  FALL       1
I__607/I                     Span4Mux_v                     0              3867   1765  FALL       1
I__607/O                     Span4Mux_v                   373              4240   1765  FALL       1
I__621/I                     LocalMux                       0              4240   1765  FALL       1
I__621/O                     LocalMux                     309              4549   1765  FALL       1
I__636/I                     InMux                          0              4549   1765  FALL       1
I__636/O                     InMux                        218              4767   1765  FALL       1
dac_buf_i5_LC_1_10_7/in0     LogicCell40_SEQ_MODE_1000      0              4767   1765  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i5_LC_1_10_7/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_buf_i6_LC_1_10_5/in0
Capture Clock    : dac_buf_i6_LC_1_10_5/clk
Hold Constraint  : 0p
Path slack       : 1765p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1272
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4767
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495   1069  FALL      29
I__598/I                     Odrv4                          0              3495   1765  FALL       1
I__598/O                     Odrv4                        373              3867   1765  FALL       1
I__607/I                     Span4Mux_v                     0              3867   1765  FALL       1
I__607/O                     Span4Mux_v                   373              4240   1765  FALL       1
I__621/I                     LocalMux                       0              4240   1765  FALL       1
I__621/O                     LocalMux                     309              4549   1765  FALL       1
I__637/I                     InMux                          0              4549   1765  FALL       1
I__637/O                     InMux                        218              4767   1765  FALL       1
dac_buf_i6_LC_1_10_5/in0     LogicCell40_SEQ_MODE_1000      0              4767   1765  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i6_LC_1_10_5/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_buf_i7_LC_1_10_4/in3
Capture Clock    : dac_buf_i7_LC_1_10_4/clk
Hold Constraint  : 0p
Path slack       : 1765p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1272
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4767
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495   1069  FALL      29
I__598/I                     Odrv4                          0              3495   1765  FALL       1
I__598/O                     Odrv4                        373              3867   1765  FALL       1
I__607/I                     Span4Mux_v                     0              3867   1765  FALL       1
I__607/O                     Span4Mux_v                   373              4240   1765  FALL       1
I__621/I                     LocalMux                       0              4240   1765  FALL       1
I__621/O                     LocalMux                     309              4549   1765  FALL       1
I__638/I                     InMux                          0              4549   1765  FALL       1
I__638/O                     InMux                        218              4767   1765  FALL       1
dac_buf_i7_LC_1_10_4/in3     LogicCell40_SEQ_MODE_1000      0              4767   1765  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i7_LC_1_10_4/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_buf_i8_LC_1_10_2/in3
Capture Clock    : dac_buf_i8_LC_1_10_2/clk
Hold Constraint  : 0p
Path slack       : 1765p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1272
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4767
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495   1069  FALL      29
I__598/I                     Odrv4                          0              3495   1765  FALL       1
I__598/O                     Odrv4                        373              3867   1765  FALL       1
I__607/I                     Span4Mux_v                     0              3867   1765  FALL       1
I__607/O                     Span4Mux_v                   373              4240   1765  FALL       1
I__621/I                     LocalMux                       0              4240   1765  FALL       1
I__621/O                     LocalMux                     309              4549   1765  FALL       1
I__639/I                     InMux                          0              4549   1765  FALL       1
I__639/O                     InMux                        218              4767   1765  FALL       1
dac_buf_i8_LC_1_10_2/in3     LogicCell40_SEQ_MODE_1000      0              4767   1765  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i8_LC_1_10_2/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_buf_i9_LC_1_10_0/in3
Capture Clock    : dac_buf_i9_LC_1_10_0/clk
Hold Constraint  : 0p
Path slack       : 1765p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1272
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4767
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495   1069  FALL      29
I__598/I                     Odrv4                          0              3495   1765  FALL       1
I__598/O                     Odrv4                        373              3867   1765  FALL       1
I__607/I                     Span4Mux_v                     0              3867   1765  FALL       1
I__607/O                     Span4Mux_v                   373              4240   1765  FALL       1
I__621/I                     LocalMux                       0              4240   1765  FALL       1
I__621/O                     LocalMux                     309              4549   1765  FALL       1
I__640/I                     InMux                          0              4549   1765  FALL       1
I__640/O                     InMux                        218              4767   1765  FALL       1
dac_buf_i9_LC_1_10_0/in3     LogicCell40_SEQ_MODE_1000      0              4767   1765  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i9_LC_1_10_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : SCLK_33_LC_2_8_5/in1
Capture Clock    : SCLK_33_LC_2_8_5/clk
Hold Constraint  : 0p
Path slack       : 1927p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1983
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4929
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__644/I                     LocalMux                       0              2946   1927  FALL       1
I__644/O                     LocalMux                     309              3256   1927  FALL       1
I__654/I                     InMux                          0              3256   1927  FALL       1
I__654/O                     InMux                        218              3474   1927  FALL       1
i750_2_lut_LC_3_8_1/in0      LogicCell40_SEQ_MODE_0000      0              3474   1927  FALL       1
i750_2_lut_LC_3_8_1/lcout    LogicCell40_SEQ_MODE_0000    387              3860   1927  FALL       1
I__706/I                     Odrv12                         0              3860   1927  FALL       1
I__706/O                     Odrv12                       541              4402   1927  FALL       1
I__707/I                     LocalMux                       0              4402   1927  FALL       1
I__707/O                     LocalMux                     309              4711   1927  FALL       1
I__708/I                     InMux                          0              4711   1927  FALL       1
I__708/O                     InMux                        218              4929   1927  FALL       1
SCLK_33_LC_2_8_5/in1         LogicCell40_SEQ_MODE_1000      0              4929   1927  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
SCLK_33_LC_2_8_5/clk           LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_data_i10_LC_2_7_7/in3
Capture Clock    : dac_data_i10_LC_2_7_7/clk
Hold Constraint  : 0p
Path slack       : 2033p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1435
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4381
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout    LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__642/I                       LocalMux                       0              2946   1378  FALL       1
I__642/O                       LocalMux                     309              3256   1378  FALL       1
I__650/I                       InMux                          0              3256   1378  FALL       1
I__650/O                       InMux                        218              3474   1378  FALL       1
i1_4_lut_adj_1_LC_2_7_4/in1    LogicCell40_SEQ_MODE_0000      0              3474   1378  FALL       1
i1_4_lut_adj_1_LC_2_7_4/lcout  LogicCell40_SEQ_MODE_0000    380              3853   1378  FALL      15
I__298/I                       LocalMux                       0              3853   2032  FALL       1
I__298/O                       LocalMux                     309              4163   2032  FALL       1
I__303/I                       InMux                          0              4163   2032  FALL       1
I__303/O                       InMux                        218              4381   2032  FALL       1
dac_data_i10_LC_2_7_7/in3      LogicCell40_SEQ_MODE_1000      0              4381   2032  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__521/I                       LocalMux                       0              1709  RISE       1
I__521/O                       LocalMux                     330              2039  RISE       1
I__531/I                       ClkMux                         0              2039  RISE       1
I__531/O                       ClkMux                       309              2348  RISE       1
dac_data_i10_LC_2_7_7/clk      LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_data_i8_LC_2_7_6/in0
Capture Clock    : dac_data_i8_LC_2_7_6/clk
Hold Constraint  : 0p
Path slack       : 2033p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1435
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4381
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout    LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__642/I                       LocalMux                       0              2946   1378  FALL       1
I__642/O                       LocalMux                     309              3256   1378  FALL       1
I__650/I                       InMux                          0              3256   1378  FALL       1
I__650/O                       InMux                        218              3474   1378  FALL       1
i1_4_lut_adj_1_LC_2_7_4/in1    LogicCell40_SEQ_MODE_0000      0              3474   1378  FALL       1
i1_4_lut_adj_1_LC_2_7_4/lcout  LogicCell40_SEQ_MODE_0000    380              3853   1378  FALL      15
I__298/I                       LocalMux                       0              3853   2032  FALL       1
I__298/O                       LocalMux                     309              4163   2032  FALL       1
I__304/I                       InMux                          0              4163   2032  FALL       1
I__304/O                       InMux                        218              4381   2032  FALL       1
dac_data_i8_LC_2_7_6/in0       LogicCell40_SEQ_MODE_1000      0              4381   2032  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__521/I                       LocalMux                       0              1709  RISE       1
I__521/O                       LocalMux                     330              2039  RISE       1
I__531/I                       ClkMux                         0              2039  RISE       1
I__531/O                       ClkMux                       309              2348  RISE       1
dac_data_i8_LC_2_7_6/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_data_i0_LC_1_7_5/in3
Capture Clock    : dac_data_i0_LC_1_7_5/clk
Hold Constraint  : 0p
Path slack       : 2033p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1435
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4381
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout    LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__642/I                       LocalMux                       0              2946   1378  FALL       1
I__642/O                       LocalMux                     309              3256   1378  FALL       1
I__650/I                       InMux                          0              3256   1378  FALL       1
I__650/O                       InMux                        218              3474   1378  FALL       1
i1_4_lut_adj_1_LC_2_7_4/in1    LogicCell40_SEQ_MODE_0000      0              3474   1378  FALL       1
i1_4_lut_adj_1_LC_2_7_4/lcout  LogicCell40_SEQ_MODE_0000    380              3853   1378  FALL      15
I__299/I                       LocalMux                       0              3853   2032  FALL       1
I__299/O                       LocalMux                     309              4163   2032  FALL       1
I__305/I                       InMux                          0              4163   2032  FALL       1
I__305/O                       InMux                        218              4381   2032  FALL       1
dac_data_i0_LC_1_7_5/in3       LogicCell40_SEQ_MODE_1000      0              4381   2032  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i0_LC_1_7_5/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_data_i2_LC_1_7_1/in3
Capture Clock    : dac_data_i2_LC_1_7_1/clk
Hold Constraint  : 0p
Path slack       : 2033p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1435
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4381
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout    LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__642/I                       LocalMux                       0              2946   1378  FALL       1
I__642/O                       LocalMux                     309              3256   1378  FALL       1
I__650/I                       InMux                          0              3256   1378  FALL       1
I__650/O                       InMux                        218              3474   1378  FALL       1
i1_4_lut_adj_1_LC_2_7_4/in1    LogicCell40_SEQ_MODE_0000      0              3474   1378  FALL       1
i1_4_lut_adj_1_LC_2_7_4/lcout  LogicCell40_SEQ_MODE_0000    380              3853   1378  FALL      15
I__299/I                       LocalMux                       0              3853   2032  FALL       1
I__299/O                       LocalMux                     309              4163   2032  FALL       1
I__306/I                       InMux                          0              4163   2032  FALL       1
I__306/O                       InMux                        218              4381   2032  FALL       1
dac_data_i2_LC_1_7_1/in3       LogicCell40_SEQ_MODE_1000      0              4381   2032  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i2_LC_1_7_1/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_data_i7_LC_1_7_4/in0
Capture Clock    : dac_data_i7_LC_1_7_4/clk
Hold Constraint  : 0p
Path slack       : 2033p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1435
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4381
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout    LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__642/I                       LocalMux                       0              2946   1378  FALL       1
I__642/O                       LocalMux                     309              3256   1378  FALL       1
I__650/I                       InMux                          0              3256   1378  FALL       1
I__650/O                       InMux                        218              3474   1378  FALL       1
i1_4_lut_adj_1_LC_2_7_4/in1    LogicCell40_SEQ_MODE_0000      0              3474   1378  FALL       1
i1_4_lut_adj_1_LC_2_7_4/lcout  LogicCell40_SEQ_MODE_0000    380              3853   1378  FALL      15
I__299/I                       LocalMux                       0              3853   2032  FALL       1
I__299/O                       LocalMux                     309              4163   2032  FALL       1
I__307/I                       InMux                          0              4163   2032  FALL       1
I__307/O                       InMux                        218              4381   2032  FALL       1
dac_data_i7_LC_1_7_4/in0       LogicCell40_SEQ_MODE_1000      0              4381   2032  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i7_LC_1_7_4/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_data_i9_LC_1_7_3/in3
Capture Clock    : dac_data_i9_LC_1_7_3/clk
Hold Constraint  : 0p
Path slack       : 2033p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1435
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4381
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout    LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__642/I                       LocalMux                       0              2946   1378  FALL       1
I__642/O                       LocalMux                     309              3256   1378  FALL       1
I__650/I                       InMux                          0              3256   1378  FALL       1
I__650/O                       InMux                        218              3474   1378  FALL       1
i1_4_lut_adj_1_LC_2_7_4/in1    LogicCell40_SEQ_MODE_0000      0              3474   1378  FALL       1
i1_4_lut_adj_1_LC_2_7_4/lcout  LogicCell40_SEQ_MODE_0000    380              3853   1378  FALL      15
I__299/I                       LocalMux                       0              3853   2032  FALL       1
I__299/O                       LocalMux                     309              4163   2032  FALL       1
I__308/I                       InMux                          0              4163   2032  FALL       1
I__308/O                       InMux                        218              4381   2032  FALL       1
dac_data_i9_LC_1_7_3/in3       LogicCell40_SEQ_MODE_1000      0              4381   2032  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i9_LC_1_7_3/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_data_i10_LC_2_7_7/in2
Capture Clock    : dac_data_i10_LC_2_7_7/clk
Hold Constraint  : 0p
Path slack       : 2040p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1442
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4388
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout     LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__641/I                        LocalMux                       0              2946    872  FALL       1
I__641/O                        LocalMux                     309              3256    872  FALL       1
I__647/I                        InMux                          0              3256   1758  FALL       1
I__647/O                        InMux                        218              3474   1758  FALL       1
i93_2_lut_3_lut_LC_2_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3474   1758  FALL       1
i93_2_lut_3_lut_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    387              3860   1758  FALL      17
I__329/I                        LocalMux                       0              3860   2039  FALL       1
I__329/O                        LocalMux                     309              4170   2039  FALL       1
I__336/I                        InMux                          0              4170   2039  FALL       1
I__336/O                        InMux                        218              4388   2039  FALL       1
I__349/I                        CascadeMux                     0              4388   2039  FALL       1
I__349/O                        CascadeMux                     0              4388   2039  FALL       1
dac_data_i10_LC_2_7_7/in2       LogicCell40_SEQ_MODE_1000      0              4388   2039  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__521/I                       LocalMux                       0              1709  RISE       1
I__521/O                       LocalMux                     330              2039  RISE       1
I__531/I                       ClkMux                         0              2039  RISE       1
I__531/O                       ClkMux                       309              2348  RISE       1
dac_data_i10_LC_2_7_7/clk      LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_data_i8_LC_2_7_6/in1
Capture Clock    : dac_data_i8_LC_2_7_6/clk
Hold Constraint  : 0p
Path slack       : 2040p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1442
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4388
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout     LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__641/I                        LocalMux                       0              2946    872  FALL       1
I__641/O                        LocalMux                     309              3256    872  FALL       1
I__647/I                        InMux                          0              3256   1758  FALL       1
I__647/O                        InMux                        218              3474   1758  FALL       1
i93_2_lut_3_lut_LC_2_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3474   1758  FALL       1
i93_2_lut_3_lut_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    387              3860   1758  FALL      17
I__329/I                        LocalMux                       0              3860   2039  FALL       1
I__329/O                        LocalMux                     309              4170   2039  FALL       1
I__337/I                        InMux                          0              4170   2039  FALL       1
I__337/O                        InMux                        218              4388   2039  FALL       1
dac_data_i8_LC_2_7_6/in1        LogicCell40_SEQ_MODE_1000      0              4388   2039  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__521/I                       LocalMux                       0              1709  RISE       1
I__521/O                       LocalMux                     330              2039  RISE       1
I__531/I                       ClkMux                         0              2039  RISE       1
I__531/O                       ClkMux                       309              2348  RISE       1
dac_data_i8_LC_2_7_6/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_data_i12_LC_2_7_5/in1
Capture Clock    : dac_data_i12_LC_2_7_5/clk
Hold Constraint  : 0p
Path slack       : 2040p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1442
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4388
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout     LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__641/I                        LocalMux                       0              2946    872  FALL       1
I__641/O                        LocalMux                     309              3256    872  FALL       1
I__647/I                        InMux                          0              3256   1758  FALL       1
I__647/O                        InMux                        218              3474   1758  FALL       1
i93_2_lut_3_lut_LC_2_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3474   1758  FALL       1
i93_2_lut_3_lut_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    387              3860   1758  FALL      17
I__331/I                        LocalMux                       0              3860   2039  FALL       1
I__331/O                        LocalMux                     309              4170   2039  FALL       1
I__341/I                        InMux                          0              4170   2039  FALL       1
I__341/O                        InMux                        218              4388   2039  FALL       1
dac_data_i12_LC_2_7_5/in1       LogicCell40_SEQ_MODE_1000      0              4388   2039  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__521/I                       LocalMux                       0              1709  RISE       1
I__521/O                       LocalMux                     330              2039  RISE       1
I__531/I                       ClkMux                         0              2039  RISE       1
I__531/O                       ClkMux                       309              2348  RISE       1
dac_data_i12_LC_2_7_5/clk      LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_data_i0_LC_1_7_5/in1
Capture Clock    : dac_data_i0_LC_1_7_5/clk
Hold Constraint  : 0p
Path slack       : 2040p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1442
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4388
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout     LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__641/I                        LocalMux                       0              2946    872  FALL       1
I__641/O                        LocalMux                     309              3256    872  FALL       1
I__647/I                        InMux                          0              3256   1758  FALL       1
I__647/O                        InMux                        218              3474   1758  FALL       1
i93_2_lut_3_lut_LC_2_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3474   1758  FALL       1
i93_2_lut_3_lut_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    387              3860   1758  FALL      17
I__333/I                        LocalMux                       0              3860   2039  FALL       1
I__333/O                        LocalMux                     309              4170   2039  FALL       1
I__345/I                        InMux                          0              4170   2039  FALL       1
I__345/O                        InMux                        218              4388   2039  FALL       1
dac_data_i0_LC_1_7_5/in1        LogicCell40_SEQ_MODE_1000      0              4388   2039  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i0_LC_1_7_5/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_data_i2_LC_1_7_1/in1
Capture Clock    : dac_data_i2_LC_1_7_1/clk
Hold Constraint  : 0p
Path slack       : 2040p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1442
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4388
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout     LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__641/I                        LocalMux                       0              2946    872  FALL       1
I__641/O                        LocalMux                     309              3256    872  FALL       1
I__647/I                        InMux                          0              3256   1758  FALL       1
I__647/O                        InMux                        218              3474   1758  FALL       1
i93_2_lut_3_lut_LC_2_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3474   1758  FALL       1
i93_2_lut_3_lut_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    387              3860   1758  FALL      17
I__333/I                        LocalMux                       0              3860   2039  FALL       1
I__333/O                        LocalMux                     309              4170   2039  FALL       1
I__346/I                        InMux                          0              4170   2039  FALL       1
I__346/O                        InMux                        218              4388   2039  FALL       1
dac_data_i2_LC_1_7_1/in1        LogicCell40_SEQ_MODE_1000      0              4388   2039  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i2_LC_1_7_1/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_data_i7_LC_1_7_4/in1
Capture Clock    : dac_data_i7_LC_1_7_4/clk
Hold Constraint  : 0p
Path slack       : 2040p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1442
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4388
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout     LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__641/I                        LocalMux                       0              2946    872  FALL       1
I__641/O                        LocalMux                     309              3256    872  FALL       1
I__647/I                        InMux                          0              3256   1758  FALL       1
I__647/O                        InMux                        218              3474   1758  FALL       1
i93_2_lut_3_lut_LC_2_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3474   1758  FALL       1
i93_2_lut_3_lut_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    387              3860   1758  FALL      17
I__334/I                        LocalMux                       0              3860   2039  FALL       1
I__334/O                        LocalMux                     309              4170   2039  FALL       1
I__347/I                        InMux                          0              4170   2039  FALL       1
I__347/O                        InMux                        218              4388   2039  FALL       1
dac_data_i7_LC_1_7_4/in1        LogicCell40_SEQ_MODE_1000      0              4388   2039  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i7_LC_1_7_4/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_data_i9_LC_1_7_3/in0
Capture Clock    : dac_data_i9_LC_1_7_3/clk
Hold Constraint  : 0p
Path slack       : 2040p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1442
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4388
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout     LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__641/I                        LocalMux                       0              2946    872  FALL       1
I__641/O                        LocalMux                     309              3256    872  FALL       1
I__647/I                        InMux                          0              3256   1758  FALL       1
I__647/O                        InMux                        218              3474   1758  FALL       1
i93_2_lut_3_lut_LC_2_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3474   1758  FALL       1
i93_2_lut_3_lut_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    387              3860   1758  FALL      17
I__334/I                        LocalMux                       0              3860   2039  FALL       1
I__334/O                        LocalMux                     309              4170   2039  FALL       1
I__348/I                        InMux                          0              4170   2039  FALL       1
I__348/O                        InMux                        218              4388   2039  FALL       1
dac_data_i9_LC_1_7_3/in0        LogicCell40_SEQ_MODE_1000      0              4388   2039  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i9_LC_1_7_3/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_data_i11_LC_1_6_7/in1
Capture Clock    : dac_data_i11_LC_1_6_7/clk
Hold Constraint  : 0p
Path slack       : 2082p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2299
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2299

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1435
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4381
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout    LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__642/I                       LocalMux                       0              2946   1378  FALL       1
I__642/O                       LocalMux                     309              3256   1378  FALL       1
I__650/I                       InMux                          0              3256   1378  FALL       1
I__650/O                       InMux                        218              3474   1378  FALL       1
i1_4_lut_adj_1_LC_2_7_4/in1    LogicCell40_SEQ_MODE_0000      0              3474   1378  FALL       1
i1_4_lut_adj_1_LC_2_7_4/lcout  LogicCell40_SEQ_MODE_0000    380              3853   1378  FALL      15
I__301/I                       LocalMux                       0              3853   2081  FALL       1
I__301/O                       LocalMux                     309              4163   2081  FALL       1
I__312/I                       InMux                          0              4163   2081  FALL       1
I__312/O                       InMux                        218              4381   2081  FALL       1
dac_data_i11_LC_1_6_7/in1      LogicCell40_SEQ_MODE_1000      0              4381   2081  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__517/I                       LocalMux                       0              1659  RISE       1
I__517/O                       LocalMux                     330              1990  RISE       1
I__526/I                       ClkMux                         0              1990  RISE       1
I__526/O                       ClkMux                       309              2299  RISE       1
dac_data_i11_LC_1_6_7/clk      LogicCell40_SEQ_MODE_1000      0              2299  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_data_i14_LC_1_6_6/in0
Capture Clock    : dac_data_i14_LC_1_6_6/clk
Hold Constraint  : 0p
Path slack       : 2082p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2299
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2299

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1435
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4381
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout    LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__642/I                       LocalMux                       0              2946   1378  FALL       1
I__642/O                       LocalMux                     309              3256   1378  FALL       1
I__650/I                       InMux                          0              3256   1378  FALL       1
I__650/O                       InMux                        218              3474   1378  FALL       1
i1_4_lut_adj_1_LC_2_7_4/in1    LogicCell40_SEQ_MODE_0000      0              3474   1378  FALL       1
i1_4_lut_adj_1_LC_2_7_4/lcout  LogicCell40_SEQ_MODE_0000    380              3853   1378  FALL      15
I__301/I                       LocalMux                       0              3853   2081  FALL       1
I__301/O                       LocalMux                     309              4163   2081  FALL       1
I__313/I                       InMux                          0              4163   2081  FALL       1
I__313/O                       InMux                        218              4381   2081  FALL       1
dac_data_i14_LC_1_6_6/in0      LogicCell40_SEQ_MODE_1000      0              4381   2081  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__517/I                       LocalMux                       0              1659  RISE       1
I__517/O                       LocalMux                     330              1990  RISE       1
I__526/I                       ClkMux                         0              1990  RISE       1
I__526/O                       ClkMux                       309              2299  RISE       1
dac_data_i14_LC_1_6_6/clk      LogicCell40_SEQ_MODE_1000      0              2299  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_data_i6_LC_1_6_5/in3
Capture Clock    : dac_data_i6_LC_1_6_5/clk
Hold Constraint  : 0p
Path slack       : 2082p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2299
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2299

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1435
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4381
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout    LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__642/I                       LocalMux                       0              2946   1378  FALL       1
I__642/O                       LocalMux                     309              3256   1378  FALL       1
I__650/I                       InMux                          0              3256   1378  FALL       1
I__650/O                       InMux                        218              3474   1378  FALL       1
i1_4_lut_adj_1_LC_2_7_4/in1    LogicCell40_SEQ_MODE_0000      0              3474   1378  FALL       1
i1_4_lut_adj_1_LC_2_7_4/lcout  LogicCell40_SEQ_MODE_0000    380              3853   1378  FALL      15
I__301/I                       LocalMux                       0              3853   2081  FALL       1
I__301/O                       LocalMux                     309              4163   2081  FALL       1
I__314/I                       InMux                          0              4163   2081  FALL       1
I__314/O                       InMux                        218              4381   2081  FALL       1
dac_data_i6_LC_1_6_5/in3       LogicCell40_SEQ_MODE_1000      0              4381   2081  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__517/I                       LocalMux                       0              1659  RISE       1
I__517/O                       LocalMux                     330              1990  RISE       1
I__526/I                       ClkMux                         0              1990  RISE       1
I__526/O                       ClkMux                       309              2299  RISE       1
dac_data_i6_LC_1_6_5/clk       LogicCell40_SEQ_MODE_1000      0              2299  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_data_i11_LC_1_6_7/in0
Capture Clock    : dac_data_i11_LC_1_6_7/clk
Hold Constraint  : 0p
Path slack       : 2089p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2299
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2299

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1442
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4388
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout     LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__641/I                        LocalMux                       0              2946    872  FALL       1
I__641/O                        LocalMux                     309              3256    872  FALL       1
I__647/I                        InMux                          0              3256   1758  FALL       1
I__647/O                        InMux                        218              3474   1758  FALL       1
i93_2_lut_3_lut_LC_2_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3474   1758  FALL       1
i93_2_lut_3_lut_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    387              3860   1758  FALL      17
I__330/I                        LocalMux                       0              3860   2088  FALL       1
I__330/O                        LocalMux                     309              4170   2088  FALL       1
I__338/I                        InMux                          0              4170   2088  FALL       1
I__338/O                        InMux                        218              4388   2088  FALL       1
dac_data_i11_LC_1_6_7/in0       LogicCell40_SEQ_MODE_1000      0              4388   2088  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__517/I                       LocalMux                       0              1659  RISE       1
I__517/O                       LocalMux                     330              1990  RISE       1
I__526/I                       ClkMux                         0              1990  RISE       1
I__526/O                       ClkMux                       309              2299  RISE       1
dac_data_i11_LC_1_6_7/clk      LogicCell40_SEQ_MODE_1000      0              2299  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_data_i14_LC_1_6_6/in1
Capture Clock    : dac_data_i14_LC_1_6_6/clk
Hold Constraint  : 0p
Path slack       : 2089p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2299
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2299

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1442
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4388
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout     LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__641/I                        LocalMux                       0              2946    872  FALL       1
I__641/O                        LocalMux                     309              3256    872  FALL       1
I__647/I                        InMux                          0              3256   1758  FALL       1
I__647/O                        InMux                        218              3474   1758  FALL       1
i93_2_lut_3_lut_LC_2_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3474   1758  FALL       1
i93_2_lut_3_lut_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    387              3860   1758  FALL      17
I__330/I                        LocalMux                       0              3860   2088  FALL       1
I__330/O                        LocalMux                     309              4170   2088  FALL       1
I__339/I                        InMux                          0              4170   2088  FALL       1
I__339/O                        InMux                        218              4388   2088  FALL       1
dac_data_i14_LC_1_6_6/in1       LogicCell40_SEQ_MODE_1000      0              4388   2088  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__517/I                       LocalMux                       0              1659  RISE       1
I__517/O                       LocalMux                     330              1990  RISE       1
I__526/I                       ClkMux                         0              1990  RISE       1
I__526/O                       ClkMux                       309              2299  RISE       1
dac_data_i14_LC_1_6_6/clk      LogicCell40_SEQ_MODE_1000      0              2299  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_data_i6_LC_1_6_5/in0
Capture Clock    : dac_data_i6_LC_1_6_5/clk
Hold Constraint  : 0p
Path slack       : 2089p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2299
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2299

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1442
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4388
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout     LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__641/I                        LocalMux                       0              2946    872  FALL       1
I__641/O                        LocalMux                     309              3256    872  FALL       1
I__647/I                        InMux                          0              3256   1758  FALL       1
I__647/O                        InMux                        218              3474   1758  FALL       1
i93_2_lut_3_lut_LC_2_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3474   1758  FALL       1
i93_2_lut_3_lut_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    387              3860   1758  FALL      17
I__330/I                        LocalMux                       0              3860   2088  FALL       1
I__330/O                        LocalMux                     309              4170   2088  FALL       1
I__340/I                        InMux                          0              4170   2088  FALL       1
I__340/O                        InMux                        218              4388   2088  FALL       1
dac_data_i6_LC_1_6_5/in0        LogicCell40_SEQ_MODE_1000      0              4388   2088  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__517/I                       LocalMux                       0              1659  RISE       1
I__517/O                       LocalMux                     330              1990  RISE       1
I__526/I                       ClkMux                         0              1990  RISE       1
I__526/O                       ClkMux                       309              2299  RISE       1
dac_data_i6_LC_1_6_5/clk       LogicCell40_SEQ_MODE_1000      0              2299  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_buf_i1_LC_2_10_7/sr
Capture Clock    : dac_buf_i1_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 2090p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                   -198
--------------------------------------------   ---- 
End-of-path required time (ps)                 2804

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1948
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4894
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__645/I                     Odrv4                          0              2946   1232  FALL       1
I__645/O                     Odrv4                        373              3319   1232  FALL       1
I__655/I                     LocalMux                       0              3319   2089  FALL       1
I__655/O                     LocalMux                     309              3628   2089  FALL       1
I__663/I                     InMux                          0              3628   2089  FALL       1
I__663/O                     InMux                        218              3846   2089  FALL       1
i507_2_lut_LC_2_9_5/in1      LogicCell40_SEQ_MODE_0000      0              3846   2089  FALL       1
i507_2_lut_LC_2_9_5/lcout    LogicCell40_SEQ_MODE_0000    380              4226   2089  FALL      16
I__435/I                     LocalMux                       0              4226   2089  FALL       1
I__435/O                     LocalMux                     309              4535   2089  FALL       1
I__438/I                     SRMux                          0              4535   2089  FALL       1
I__438/O                     SRMux                        359              4894   2089  FALL       1
dac_buf_i1_LC_2_10_7/sr      LogicCell40_SEQ_MODE_1000      0              4894   2089  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__539/I                       LocalMux                       0              2363  RISE       1
I__539/O                       LocalMux                     330              2693  RISE       1
I__545/I                       ClkMux                         0              2693  RISE       1
I__545/O                       ClkMux                       309              3002  RISE       1
dac_buf_i1_LC_2_10_7/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_buf_i2_LC_2_10_3/sr
Capture Clock    : dac_buf_i2_LC_2_10_3/clk
Hold Constraint  : 0p
Path slack       : 2090p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                   -198
--------------------------------------------   ---- 
End-of-path required time (ps)                 2804

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1948
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4894
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__645/I                     Odrv4                          0              2946   1232  FALL       1
I__645/O                     Odrv4                        373              3319   1232  FALL       1
I__655/I                     LocalMux                       0              3319   2089  FALL       1
I__655/O                     LocalMux                     309              3628   2089  FALL       1
I__663/I                     InMux                          0              3628   2089  FALL       1
I__663/O                     InMux                        218              3846   2089  FALL       1
i507_2_lut_LC_2_9_5/in1      LogicCell40_SEQ_MODE_0000      0              3846   2089  FALL       1
i507_2_lut_LC_2_9_5/lcout    LogicCell40_SEQ_MODE_0000    380              4226   2089  FALL      16
I__435/I                     LocalMux                       0              4226   2089  FALL       1
I__435/O                     LocalMux                     309              4535   2089  FALL       1
I__438/I                     SRMux                          0              4535   2089  FALL       1
I__438/O                     SRMux                        359              4894   2089  FALL       1
dac_buf_i2_LC_2_10_3/sr      LogicCell40_SEQ_MODE_1000      0              4894   2089  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__539/I                       LocalMux                       0              2363  RISE       1
I__539/O                       LocalMux                     330              2693  RISE       1
I__545/I                       ClkMux                         0              2693  RISE       1
I__545/O                       ClkMux                       309              3002  RISE       1
dac_buf_i2_LC_2_10_3/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_buf_i3_LC_2_10_0/sr
Capture Clock    : dac_buf_i3_LC_2_10_0/clk
Hold Constraint  : 0p
Path slack       : 2090p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                   -198
--------------------------------------------   ---- 
End-of-path required time (ps)                 2804

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1948
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4894
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__645/I                     Odrv4                          0              2946   1232  FALL       1
I__645/O                     Odrv4                        373              3319   1232  FALL       1
I__655/I                     LocalMux                       0              3319   2089  FALL       1
I__655/O                     LocalMux                     309              3628   2089  FALL       1
I__663/I                     InMux                          0              3628   2089  FALL       1
I__663/O                     InMux                        218              3846   2089  FALL       1
i507_2_lut_LC_2_9_5/in1      LogicCell40_SEQ_MODE_0000      0              3846   2089  FALL       1
i507_2_lut_LC_2_9_5/lcout    LogicCell40_SEQ_MODE_0000    380              4226   2089  FALL      16
I__435/I                     LocalMux                       0              4226   2089  FALL       1
I__435/O                     LocalMux                     309              4535   2089  FALL       1
I__438/I                     SRMux                          0              4535   2089  FALL       1
I__438/O                     SRMux                        359              4894   2089  FALL       1
dac_buf_i3_LC_2_10_0/sr      LogicCell40_SEQ_MODE_1000      0              4894   2089  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__539/I                       LocalMux                       0              2363  RISE       1
I__539/O                       LocalMux                     330              2693  RISE       1
I__545/I                       ClkMux                         0              2693  RISE       1
I__545/O                       ClkMux                       309              3002  RISE       1
dac_buf_i3_LC_2_10_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_buf_i5_LC_1_10_7/sr
Capture Clock    : dac_buf_i5_LC_1_10_7/clk
Hold Constraint  : 0p
Path slack       : 2090p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                   -198
--------------------------------------------   ---- 
End-of-path required time (ps)                 2804

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1948
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4894
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__645/I                     Odrv4                          0              2946   1232  FALL       1
I__645/O                     Odrv4                        373              3319   1232  FALL       1
I__655/I                     LocalMux                       0              3319   2089  FALL       1
I__655/O                     LocalMux                     309              3628   2089  FALL       1
I__663/I                     InMux                          0              3628   2089  FALL       1
I__663/O                     InMux                        218              3846   2089  FALL       1
i507_2_lut_LC_2_9_5/in1      LogicCell40_SEQ_MODE_0000      0              3846   2089  FALL       1
i507_2_lut_LC_2_9_5/lcout    LogicCell40_SEQ_MODE_0000    380              4226   2089  FALL      16
I__436/I                     LocalMux                       0              4226   2089  FALL       1
I__436/O                     LocalMux                     309              4535   2089  FALL       1
I__439/I                     SRMux                          0              4535   2089  FALL       1
I__439/O                     SRMux                        359              4894   2089  FALL       1
dac_buf_i5_LC_1_10_7/sr      LogicCell40_SEQ_MODE_1000      0              4894   2089  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i5_LC_1_10_7/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_buf_i0_LC_1_10_6/sr
Capture Clock    : dac_buf_i0_LC_1_10_6/clk
Hold Constraint  : 0p
Path slack       : 2090p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                   -198
--------------------------------------------   ---- 
End-of-path required time (ps)                 2804

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1948
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4894
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__645/I                     Odrv4                          0              2946   1232  FALL       1
I__645/O                     Odrv4                        373              3319   1232  FALL       1
I__655/I                     LocalMux                       0              3319   2089  FALL       1
I__655/O                     LocalMux                     309              3628   2089  FALL       1
I__663/I                     InMux                          0              3628   2089  FALL       1
I__663/O                     InMux                        218              3846   2089  FALL       1
i507_2_lut_LC_2_9_5/in1      LogicCell40_SEQ_MODE_0000      0              3846   2089  FALL       1
i507_2_lut_LC_2_9_5/lcout    LogicCell40_SEQ_MODE_0000    380              4226   2089  FALL      16
I__436/I                     LocalMux                       0              4226   2089  FALL       1
I__436/O                     LocalMux                     309              4535   2089  FALL       1
I__439/I                     SRMux                          0              4535   2089  FALL       1
I__439/O                     SRMux                        359              4894   2089  FALL       1
dac_buf_i0_LC_1_10_6/sr      LogicCell40_SEQ_MODE_1000      0              4894   2089  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i0_LC_1_10_6/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_buf_i6_LC_1_10_5/sr
Capture Clock    : dac_buf_i6_LC_1_10_5/clk
Hold Constraint  : 0p
Path slack       : 2090p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                   -198
--------------------------------------------   ---- 
End-of-path required time (ps)                 2804

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1948
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4894
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__645/I                     Odrv4                          0              2946   1232  FALL       1
I__645/O                     Odrv4                        373              3319   1232  FALL       1
I__655/I                     LocalMux                       0              3319   2089  FALL       1
I__655/O                     LocalMux                     309              3628   2089  FALL       1
I__663/I                     InMux                          0              3628   2089  FALL       1
I__663/O                     InMux                        218              3846   2089  FALL       1
i507_2_lut_LC_2_9_5/in1      LogicCell40_SEQ_MODE_0000      0              3846   2089  FALL       1
i507_2_lut_LC_2_9_5/lcout    LogicCell40_SEQ_MODE_0000    380              4226   2089  FALL      16
I__436/I                     LocalMux                       0              4226   2089  FALL       1
I__436/O                     LocalMux                     309              4535   2089  FALL       1
I__439/I                     SRMux                          0              4535   2089  FALL       1
I__439/O                     SRMux                        359              4894   2089  FALL       1
dac_buf_i6_LC_1_10_5/sr      LogicCell40_SEQ_MODE_1000      0              4894   2089  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i6_LC_1_10_5/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_buf_i7_LC_1_10_4/sr
Capture Clock    : dac_buf_i7_LC_1_10_4/clk
Hold Constraint  : 0p
Path slack       : 2090p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                   -198
--------------------------------------------   ---- 
End-of-path required time (ps)                 2804

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1948
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4894
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__645/I                     Odrv4                          0              2946   1232  FALL       1
I__645/O                     Odrv4                        373              3319   1232  FALL       1
I__655/I                     LocalMux                       0              3319   2089  FALL       1
I__655/O                     LocalMux                     309              3628   2089  FALL       1
I__663/I                     InMux                          0              3628   2089  FALL       1
I__663/O                     InMux                        218              3846   2089  FALL       1
i507_2_lut_LC_2_9_5/in1      LogicCell40_SEQ_MODE_0000      0              3846   2089  FALL       1
i507_2_lut_LC_2_9_5/lcout    LogicCell40_SEQ_MODE_0000    380              4226   2089  FALL      16
I__436/I                     LocalMux                       0              4226   2089  FALL       1
I__436/O                     LocalMux                     309              4535   2089  FALL       1
I__439/I                     SRMux                          0              4535   2089  FALL       1
I__439/O                     SRMux                        359              4894   2089  FALL       1
dac_buf_i7_LC_1_10_4/sr      LogicCell40_SEQ_MODE_1000      0              4894   2089  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i7_LC_1_10_4/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_buf_i10_LC_1_10_3/sr
Capture Clock    : dac_buf_i10_LC_1_10_3/clk
Hold Constraint  : 0p
Path slack       : 2090p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                   -198
--------------------------------------------   ---- 
End-of-path required time (ps)                 2804

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1948
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4894
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__645/I                     Odrv4                          0              2946   1232  FALL       1
I__645/O                     Odrv4                        373              3319   1232  FALL       1
I__655/I                     LocalMux                       0              3319   2089  FALL       1
I__655/O                     LocalMux                     309              3628   2089  FALL       1
I__663/I                     InMux                          0              3628   2089  FALL       1
I__663/O                     InMux                        218              3846   2089  FALL       1
i507_2_lut_LC_2_9_5/in1      LogicCell40_SEQ_MODE_0000      0              3846   2089  FALL       1
i507_2_lut_LC_2_9_5/lcout    LogicCell40_SEQ_MODE_0000    380              4226   2089  FALL      16
I__436/I                     LocalMux                       0              4226   2089  FALL       1
I__436/O                     LocalMux                     309              4535   2089  FALL       1
I__439/I                     SRMux                          0              4535   2089  FALL       1
I__439/O                     SRMux                        359              4894   2089  FALL       1
dac_buf_i10_LC_1_10_3/sr     LogicCell40_SEQ_MODE_1000      0              4894   2089  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i10_LC_1_10_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_buf_i8_LC_1_10_2/sr
Capture Clock    : dac_buf_i8_LC_1_10_2/clk
Hold Constraint  : 0p
Path slack       : 2090p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                   -198
--------------------------------------------   ---- 
End-of-path required time (ps)                 2804

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1948
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4894
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__645/I                     Odrv4                          0              2946   1232  FALL       1
I__645/O                     Odrv4                        373              3319   1232  FALL       1
I__655/I                     LocalMux                       0              3319   2089  FALL       1
I__655/O                     LocalMux                     309              3628   2089  FALL       1
I__663/I                     InMux                          0              3628   2089  FALL       1
I__663/O                     InMux                        218              3846   2089  FALL       1
i507_2_lut_LC_2_9_5/in1      LogicCell40_SEQ_MODE_0000      0              3846   2089  FALL       1
i507_2_lut_LC_2_9_5/lcout    LogicCell40_SEQ_MODE_0000    380              4226   2089  FALL      16
I__436/I                     LocalMux                       0              4226   2089  FALL       1
I__436/O                     LocalMux                     309              4535   2089  FALL       1
I__439/I                     SRMux                          0              4535   2089  FALL       1
I__439/O                     SRMux                        359              4894   2089  FALL       1
dac_buf_i8_LC_1_10_2/sr      LogicCell40_SEQ_MODE_1000      0              4894   2089  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i8_LC_1_10_2/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_buf_i4_LC_1_10_1/sr
Capture Clock    : dac_buf_i4_LC_1_10_1/clk
Hold Constraint  : 0p
Path slack       : 2090p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                   -198
--------------------------------------------   ---- 
End-of-path required time (ps)                 2804

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1948
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4894
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__645/I                     Odrv4                          0              2946   1232  FALL       1
I__645/O                     Odrv4                        373              3319   1232  FALL       1
I__655/I                     LocalMux                       0              3319   2089  FALL       1
I__655/O                     LocalMux                     309              3628   2089  FALL       1
I__663/I                     InMux                          0              3628   2089  FALL       1
I__663/O                     InMux                        218              3846   2089  FALL       1
i507_2_lut_LC_2_9_5/in1      LogicCell40_SEQ_MODE_0000      0              3846   2089  FALL       1
i507_2_lut_LC_2_9_5/lcout    LogicCell40_SEQ_MODE_0000    380              4226   2089  FALL      16
I__436/I                     LocalMux                       0              4226   2089  FALL       1
I__436/O                     LocalMux                     309              4535   2089  FALL       1
I__439/I                     SRMux                          0              4535   2089  FALL       1
I__439/O                     SRMux                        359              4894   2089  FALL       1
dac_buf_i4_LC_1_10_1/sr      LogicCell40_SEQ_MODE_1000      0              4894   2089  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i4_LC_1_10_1/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_buf_i9_LC_1_10_0/sr
Capture Clock    : dac_buf_i9_LC_1_10_0/clk
Hold Constraint  : 0p
Path slack       : 2090p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                   -198
--------------------------------------------   ---- 
End-of-path required time (ps)                 2804

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1948
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4894
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__645/I                     Odrv4                          0              2946   1232  FALL       1
I__645/O                     Odrv4                        373              3319   1232  FALL       1
I__655/I                     LocalMux                       0              3319   2089  FALL       1
I__655/O                     LocalMux                     309              3628   2089  FALL       1
I__663/I                     InMux                          0              3628   2089  FALL       1
I__663/O                     InMux                        218              3846   2089  FALL       1
i507_2_lut_LC_2_9_5/in1      LogicCell40_SEQ_MODE_0000      0              3846   2089  FALL       1
i507_2_lut_LC_2_9_5/lcout    LogicCell40_SEQ_MODE_0000    380              4226   2089  FALL      16
I__436/I                     LocalMux                       0              4226   2089  FALL       1
I__436/O                     LocalMux                     309              4535   2089  FALL       1
I__439/I                     SRMux                          0              4535   2089  FALL       1
I__439/O                     SRMux                        359              4894   2089  FALL       1
dac_buf_i9_LC_1_10_0/sr      LogicCell40_SEQ_MODE_1000      0              4894   2089  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i9_LC_1_10_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : CS_32_LC_1_5_2/in2
Capture Clock    : CS_32_LC_1_5_2/clk
Hold Constraint  : 0p
Path slack       : 2166p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1997
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 1997

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1217
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4163
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__645/I                     Odrv4                          0              2946   1232  FALL       1
I__645/O                     Odrv4                        373              3319   1232  FALL       1
I__657/I                     Span4Mux_h                     0              3319   2166  FALL       1
I__657/O                     Span4Mux_h                   316              3635   2166  FALL       1
I__666/I                     LocalMux                       0              3635   2166  FALL       1
I__666/O                     LocalMux                     309              3945   2166  FALL       1
I__671/I                     InMux                          0              3945   2166  FALL       1
I__671/O                     InMux                        218              4163   2166  FALL       1
I__672/I                     CascadeMux                     0              4163   2166  FALL       1
I__672/O                     CascadeMux                     0              4163   2166  FALL       1
CS_32_LC_1_5_2/in2           LogicCell40_SEQ_MODE_1000      0              4163   2166  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__512/I                       LocalMux                       0              1357  RISE       1
I__512/O                       LocalMux                     330              1688  RISE       1
I__516/I                       ClkMux                         0              1688  RISE       1
I__516/O                       ClkMux                       309              1997  RISE       1
CS_32_LC_1_5_2/clk             LogicCell40_SEQ_MODE_1000      0              1997  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_buf_i11_LC_1_9_2/in3
Capture Clock    : dac_buf_i11_LC_1_9_2/clk
Hold Constraint  : 0p
Path slack       : 2419p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1272
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4767
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495   1069  FALL      29
I__598/I                     Odrv4                          0              3495   1765  FALL       1
I__598/O                     Odrv4                        373              3867   1765  FALL       1
I__607/I                     Span4Mux_v                     0              3867   1765  FALL       1
I__607/O                     Span4Mux_v                   373              4240   1765  FALL       1
I__619/I                     LocalMux                       0              4240   2419  FALL       1
I__619/O                     LocalMux                     309              4549   2419  FALL       1
I__625/I                     InMux                          0              4549   2419  FALL       1
I__625/O                     InMux                        218              4767   2419  FALL       1
dac_buf_i11_LC_1_9_2/in3     LogicCell40_SEQ_MODE_1000      0              4767   2419  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i11_LC_1_9_2/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_buf_i12_LC_1_9_0/in3
Capture Clock    : dac_buf_i12_LC_1_9_0/clk
Hold Constraint  : 0p
Path slack       : 2419p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1272
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4767
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495   1069  FALL      29
I__598/I                     Odrv4                          0              3495   1765  FALL       1
I__598/O                     Odrv4                        373              3867   1765  FALL       1
I__607/I                     Span4Mux_v                     0              3867   1765  FALL       1
I__607/O                     Span4Mux_v                   373              4240   1765  FALL       1
I__619/I                     LocalMux                       0              4240   2419  FALL       1
I__619/O                     LocalMux                     309              4549   2419  FALL       1
I__626/I                     InMux                          0              4549   2419  FALL       1
I__626/O                     InMux                        218              4767   2419  FALL       1
dac_buf_i12_LC_1_9_0/in3     LogicCell40_SEQ_MODE_1000      0              4767   2419  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i12_LC_1_9_0/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_buf_i13_LC_1_9_6/in3
Capture Clock    : dac_buf_i13_LC_1_9_6/clk
Hold Constraint  : 0p
Path slack       : 2419p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1272
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4767
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495   1069  FALL      29
I__598/I                     Odrv4                          0              3495   1765  FALL       1
I__598/O                     Odrv4                        373              3867   1765  FALL       1
I__607/I                     Span4Mux_v                     0              3867   1765  FALL       1
I__607/O                     Span4Mux_v                   373              4240   1765  FALL       1
I__619/I                     LocalMux                       0              4240   2419  FALL       1
I__619/O                     LocalMux                     309              4549   2419  FALL       1
I__627/I                     InMux                          0              4549   2419  FALL       1
I__627/O                     InMux                        218              4767   2419  FALL       1
dac_buf_i13_LC_1_9_6/in3     LogicCell40_SEQ_MODE_1000      0              4767   2419  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i13_LC_1_9_6/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_buf_i14_LC_1_9_3/in0
Capture Clock    : dac_buf_i14_LC_1_9_3/clk
Hold Constraint  : 0p
Path slack       : 2419p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1272
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4767
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495   1069  FALL      29
I__598/I                     Odrv4                          0              3495   1765  FALL       1
I__598/O                     Odrv4                        373              3867   1765  FALL       1
I__607/I                     Span4Mux_v                     0              3867   1765  FALL       1
I__607/O                     Span4Mux_v                   373              4240   1765  FALL       1
I__619/I                     LocalMux                       0              4240   2419  FALL       1
I__619/O                     LocalMux                     309              4549   2419  FALL       1
I__628/I                     InMux                          0              4549   2419  FALL       1
I__628/O                     InMux                        218              4767   2419  FALL       1
dac_buf_i14_LC_1_9_3/in0     LogicCell40_SEQ_MODE_1000      0              4767   2419  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i14_LC_1_9_3/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : dac_buf_i15_LC_1_9_7/in0
Capture Clock    : dac_buf_i15_LC_1_9_7/clk
Hold Constraint  : 0p
Path slack       : 2419p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1272
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4767
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495   1069  FALL      29
I__598/I                     Odrv4                          0              3495   1765  FALL       1
I__598/O                     Odrv4                        373              3867   1765  FALL       1
I__607/I                     Span4Mux_v                     0              3867   1765  FALL       1
I__607/O                     Span4Mux_v                   373              4240   1765  FALL       1
I__619/I                     LocalMux                       0              4240   2419  FALL       1
I__619/O                     LocalMux                     309              4549   2419  FALL       1
I__629/I                     InMux                          0              4549   2419  FALL       1
I__629/O                     InMux                        218              4767   2419  FALL       1
dac_buf_i15_LC_1_9_7/in0     LogicCell40_SEQ_MODE_1000      0              4767   2419  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i15_LC_1_9_7/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i0_LC_2_6_5/lcout
Path End         : bit_cnt_i0_LC_3_10_0/ce
Capture Clock    : bit_cnt_i0_LC_3_10_0/clk
Hold Constraint  : 0p
Path slack       : 2637p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2651
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2651

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2602
+ Clock To Q                                   541
+ Data Path Delay                             2145
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5288
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__518/I                       Span4Mux_h                     0              1659  RISE       1
I__518/O                       Span4Mux_h                   302              1962  RISE       1
I__527/I                       LocalMux                       0              1962  RISE       1
I__527/O                       LocalMux                     330              2292  RISE       1
I__535/I                       ClkMux                         0              2292  RISE       1
I__535/O                       ClkMux                       309              2602  RISE       1
dac_state_i0_LC_2_6_5/clk      LogicCell40_SEQ_MODE_1000      0              2602  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i0_LC_2_6_5/lcout                LogicCell40_SEQ_MODE_1000    541              3143    717  FALL      16
I__565/I                                   Odrv4                          0              3143   1765  FALL       1
I__565/O                                   Odrv4                        373              3516   1765  FALL       1
I__577/I                                   LocalMux                       0              3516   2637  FALL       1
I__577/O                                   LocalMux                     309              3825   2637  FALL       1
I__588/I                                   InMux                          0              3825   2637  FALL       1
I__588/O                                   InMux                        218              4043   2637  FALL       1
i1_2_lut_3_lut_4_lut_3_lut_LC_3_9_3/in1    LogicCell40_SEQ_MODE_0000      0              4043   2637  FALL       1
i1_2_lut_3_lut_4_lut_3_lut_LC_3_9_3/lcout  LogicCell40_SEQ_MODE_0000    380              4423   2637  FALL       1
I__502/I                                   LocalMux                       0              4423   2637  FALL       1
I__502/O                                   LocalMux                     309              4732   2637  FALL       1
I__503/I                                   CEMux                          0              4732   2637  FALL       1
I__503/O                                   CEMux                        555              5288   2637  FALL       1
bit_cnt_i0_LC_3_10_0/ce                    LogicCell40_SEQ_MODE_1000      0              5288   2637  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__524/I                       Span4Mux_h                     0              1709  RISE       1
I__524/O                       Span4Mux_h                   302              2011  RISE       1
I__534/I                       LocalMux                       0              2011  RISE       1
I__534/O                       LocalMux                     330              2341  RISE       1
I__541/I                       ClkMux                         0              2341  RISE       1
I__541/O                       ClkMux                       309              2651  RISE       1
bit_cnt_i0_LC_3_10_0/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_state_i2_LC_3_7_0/ce
Capture Clock    : dac_state_i2_LC_3_7_0/clk
Hold Constraint  : 0p
Path slack       : 2658p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2405
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2405

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             2117
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5063
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout    LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__642/I                       LocalMux                       0              2946   1378  FALL       1
I__642/O                       LocalMux                     309              3256   1378  FALL       1
I__649/I                       InMux                          0              3256   1751  FALL       1
I__649/O                       InMux                        218              3474   1751  FALL       1
I__660/I                       CascadeMux                     0              3474   1751  FALL       1
I__660/O                       CascadeMux                     0              3474   1751  FALL       1
i1_2_lut_4_lut_LC_2_7_1/in2    LogicCell40_SEQ_MODE_0000      0              3474   1751  FALL       1
i1_2_lut_4_lut_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_0000    352              3825   1751  FALL       3
I__426/I                       Odrv4                          0              3825   2658  FALL       1
I__426/O                       Odrv4                        373              4198   2658  FALL       1
I__428/I                       LocalMux                       0              4198   2658  FALL       1
I__428/O                       LocalMux                     309              4507   2658  FALL       1
I__430/I                       CEMux                          0              4507   2658  FALL       1
I__430/O                       CEMux                        555              5063   2658  FALL       1
dac_state_i2_LC_3_7_0/ce       LogicCell40_SEQ_MODE_1000      0              5063   2658  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_state_i2_LC_3_7_0/sr
Capture Clock    : dac_state_i2_LC_3_7_0/clk
Hold Constraint  : 0p
Path slack       : 2687p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2405
- Setup Time                                   -198
--------------------------------------------   ---- 
End-of-path required time (ps)                 2207

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1948
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4894
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__642/I                     LocalMux                       0              2946   1378  FALL       1
I__642/O                     LocalMux                     309              3256   1378  FALL       1
I__651/I                     InMux                          0              3256   2687  FALL       1
I__651/O                     InMux                        218              3474   2687  FALL       1
i489_4_lut_LC_2_7_2/in1      LogicCell40_SEQ_MODE_0000      0              3474   2687  FALL       1
i489_4_lut_LC_2_7_2/lcout    LogicCell40_SEQ_MODE_0000    380              3853   2687  FALL       1
I__709/I                     Odrv4                          0              3853   2687  FALL       1
I__709/O                     Odrv4                        373              4226   2687  FALL       1
I__710/I                     LocalMux                       0              4226   2687  FALL       1
I__710/O                     LocalMux                     309              4535   2687  FALL       1
I__711/I                     SRMux                          0              4535   2687  FALL       1
I__711/O                     SRMux                        359              4894   2687  FALL       1
dac_state_i2_LC_3_7_0/sr     LogicCell40_SEQ_MODE_1000      0              4894   2687  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_buf_i15_LC_1_9_7/sr
Capture Clock    : dac_buf_i15_LC_1_9_7/clk
Hold Constraint  : 0p
Path slack       : 2743p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                   -198
--------------------------------------------   ---- 
End-of-path required time (ps)                 2151

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1948
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4894
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__645/I                     Odrv4                          0              2946   1232  FALL       1
I__645/O                     Odrv4                        373              3319   1232  FALL       1
I__655/I                     LocalMux                       0              3319   2089  FALL       1
I__655/O                     LocalMux                     309              3628   2089  FALL       1
I__663/I                     InMux                          0              3628   2089  FALL       1
I__663/O                     InMux                        218              3846   2089  FALL       1
i507_2_lut_LC_2_9_5/in1      LogicCell40_SEQ_MODE_0000      0              3846   2089  FALL       1
i507_2_lut_LC_2_9_5/lcout    LogicCell40_SEQ_MODE_0000    380              4226   2089  FALL      16
I__434/I                     LocalMux                       0              4226   2743  FALL       1
I__434/O                     LocalMux                     309              4535   2743  FALL       1
I__437/I                     SRMux                          0              4535   2743  FALL       1
I__437/O                     SRMux                        359              4894   2743  FALL       1
dac_buf_i15_LC_1_9_7/sr      LogicCell40_SEQ_MODE_1000      0              4894   2743  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i15_LC_1_9_7/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_buf_i13_LC_1_9_6/sr
Capture Clock    : dac_buf_i13_LC_1_9_6/clk
Hold Constraint  : 0p
Path slack       : 2743p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                   -198
--------------------------------------------   ---- 
End-of-path required time (ps)                 2151

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1948
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4894
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__645/I                     Odrv4                          0              2946   1232  FALL       1
I__645/O                     Odrv4                        373              3319   1232  FALL       1
I__655/I                     LocalMux                       0              3319   2089  FALL       1
I__655/O                     LocalMux                     309              3628   2089  FALL       1
I__663/I                     InMux                          0              3628   2089  FALL       1
I__663/O                     InMux                        218              3846   2089  FALL       1
i507_2_lut_LC_2_9_5/in1      LogicCell40_SEQ_MODE_0000      0              3846   2089  FALL       1
i507_2_lut_LC_2_9_5/lcout    LogicCell40_SEQ_MODE_0000    380              4226   2089  FALL      16
I__434/I                     LocalMux                       0              4226   2743  FALL       1
I__434/O                     LocalMux                     309              4535   2743  FALL       1
I__437/I                     SRMux                          0              4535   2743  FALL       1
I__437/O                     SRMux                        359              4894   2743  FALL       1
dac_buf_i13_LC_1_9_6/sr      LogicCell40_SEQ_MODE_1000      0              4894   2743  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i13_LC_1_9_6/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_buf_i14_LC_1_9_3/sr
Capture Clock    : dac_buf_i14_LC_1_9_3/clk
Hold Constraint  : 0p
Path slack       : 2743p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                   -198
--------------------------------------------   ---- 
End-of-path required time (ps)                 2151

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1948
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4894
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__645/I                     Odrv4                          0              2946   1232  FALL       1
I__645/O                     Odrv4                        373              3319   1232  FALL       1
I__655/I                     LocalMux                       0              3319   2089  FALL       1
I__655/O                     LocalMux                     309              3628   2089  FALL       1
I__663/I                     InMux                          0              3628   2089  FALL       1
I__663/O                     InMux                        218              3846   2089  FALL       1
i507_2_lut_LC_2_9_5/in1      LogicCell40_SEQ_MODE_0000      0              3846   2089  FALL       1
i507_2_lut_LC_2_9_5/lcout    LogicCell40_SEQ_MODE_0000    380              4226   2089  FALL      16
I__434/I                     LocalMux                       0              4226   2743  FALL       1
I__434/O                     LocalMux                     309              4535   2743  FALL       1
I__437/I                     SRMux                          0              4535   2743  FALL       1
I__437/O                     SRMux                        359              4894   2743  FALL       1
dac_buf_i14_LC_1_9_3/sr      LogicCell40_SEQ_MODE_1000      0              4894   2743  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i14_LC_1_9_3/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_buf_i11_LC_1_9_2/sr
Capture Clock    : dac_buf_i11_LC_1_9_2/clk
Hold Constraint  : 0p
Path slack       : 2743p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                   -198
--------------------------------------------   ---- 
End-of-path required time (ps)                 2151

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1948
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4894
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__645/I                     Odrv4                          0              2946   1232  FALL       1
I__645/O                     Odrv4                        373              3319   1232  FALL       1
I__655/I                     LocalMux                       0              3319   2089  FALL       1
I__655/O                     LocalMux                     309              3628   2089  FALL       1
I__663/I                     InMux                          0              3628   2089  FALL       1
I__663/O                     InMux                        218              3846   2089  FALL       1
i507_2_lut_LC_2_9_5/in1      LogicCell40_SEQ_MODE_0000      0              3846   2089  FALL       1
i507_2_lut_LC_2_9_5/lcout    LogicCell40_SEQ_MODE_0000    380              4226   2089  FALL      16
I__434/I                     LocalMux                       0              4226   2743  FALL       1
I__434/O                     LocalMux                     309              4535   2743  FALL       1
I__437/I                     SRMux                          0              4535   2743  FALL       1
I__437/O                     SRMux                        359              4894   2743  FALL       1
dac_buf_i11_LC_1_9_2/sr      LogicCell40_SEQ_MODE_1000      0              4894   2743  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i11_LC_1_9_2/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_buf_i12_LC_1_9_0/sr
Capture Clock    : dac_buf_i12_LC_1_9_0/clk
Hold Constraint  : 0p
Path slack       : 2743p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                   -198
--------------------------------------------   ---- 
End-of-path required time (ps)                 2151

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             1948
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4894
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__645/I                     Odrv4                          0              2946   1232  FALL       1
I__645/O                     Odrv4                        373              3319   1232  FALL       1
I__655/I                     LocalMux                       0              3319   2089  FALL       1
I__655/O                     LocalMux                     309              3628   2089  FALL       1
I__663/I                     InMux                          0              3628   2089  FALL       1
I__663/O                     InMux                        218              3846   2089  FALL       1
i507_2_lut_LC_2_9_5/in1      LogicCell40_SEQ_MODE_0000      0              3846   2089  FALL       1
i507_2_lut_LC_2_9_5/lcout    LogicCell40_SEQ_MODE_0000    380              4226   2089  FALL      16
I__434/I                     LocalMux                       0              4226   2743  FALL       1
I__434/O                     LocalMux                     309              4535   2743  FALL       1
I__437/I                     SRMux                          0              4535   2743  FALL       1
I__437/O                     SRMux                        359              4894   2743  FALL       1
dac_buf_i12_LC_1_9_0/sr      LogicCell40_SEQ_MODE_1000      0              4894   2743  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i12_LC_1_9_0/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i1_LC_3_6_0/lcout
Path End         : CS_32_LC_1_5_2/in1
Capture Clock    : CS_32_LC_1_5_2/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1997
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 1997

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2953
+ Clock To Q                                   541
+ Data Path Delay                             1272
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4767
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i1_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    541              3495   1069  FALL      29
I__598/I                     Odrv4                          0              3495   1765  FALL       1
I__598/O                     Odrv4                        373              3867   1765  FALL       1
I__606/I                     Span4Mux_v                     0              3867   2770  FALL       1
I__606/O                     Span4Mux_v                   373              4240   2770  FALL       1
I__618/I                     LocalMux                       0              4240   2770  FALL       1
I__618/O                     LocalMux                     309              4549   2770  FALL       1
I__624/I                     InMux                          0              4549   2770  FALL       1
I__624/O                     InMux                        218              4767   2770  FALL       1
CS_32_LC_1_5_2/in1           LogicCell40_SEQ_MODE_1000      0              4767   2770  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__512/I                       LocalMux                       0              1357  RISE       1
I__512/O                       LocalMux                     330              1688  RISE       1
I__516/I                       ClkMux                         0              1688  RISE       1
I__516/O                       ClkMux                       309              1997  RISE       1
CS_32_LC_1_5_2/clk             LogicCell40_SEQ_MODE_1000      0              1997  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_state_i1_LC_3_6_0/ce
Capture Clock    : dac_state_i1_LC_3_6_0/clk
Hold Constraint  : 0p
Path slack       : 2855p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2953
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2953

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             2862
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5808
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout    LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__642/I                       LocalMux                       0              2946   1378  FALL       1
I__642/O                       LocalMux                     309              3256   1378  FALL       1
I__649/I                       InMux                          0              3256   1751  FALL       1
I__649/O                       InMux                        218              3474   1751  FALL       1
I__660/I                       CascadeMux                     0              3474   1751  FALL       1
I__660/O                       CascadeMux                     0              3474   1751  FALL       1
i1_2_lut_4_lut_LC_2_7_1/in2    LogicCell40_SEQ_MODE_0000      0              3474   1751  FALL       1
i1_2_lut_4_lut_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_0000    352              3825   1751  FALL       3
I__426/I                       Odrv4                          0              3825   2658  FALL       1
I__426/O                       Odrv4                        373              4198   2658  FALL       1
I__429/I                       Span4Mux_v                     0              4198   2855  FALL       1
I__429/O                       Span4Mux_v                   373              4570   2855  FALL       1
I__431/I                       Span4Mux_v                     0              4570   2855  FALL       1
I__431/O                       Span4Mux_v                   373              4943   2855  FALL       1
I__432/I                       LocalMux                       0              4943   2855  FALL       1
I__432/O                       LocalMux                     309              5252   2855  FALL       1
I__433/I                       CEMux                          0              5252   2855  FALL       1
I__433/O                       CEMux                        555              5808   2855  FALL       1
dac_state_i1_LC_3_6_0/ce       LogicCell40_SEQ_MODE_1000      0              5808   2855  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__529/I                       Span4Mux_h                     0              2011  RISE       1
I__529/O                       Span4Mux_h                   302              2313  RISE       1
I__540/I                       LocalMux                       0              2313  RISE       1
I__540/O                       LocalMux                     330              2644  RISE       1
I__546/I                       ClkMux                         0              2644  RISE       1
I__546/O                       ClkMux                       309              2953  RISE       1
dac_state_i1_LC_3_6_0/clk      LogicCell40_SEQ_MODE_1000      0              2953  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_buf_i5_LC_1_10_7/ce
Capture Clock    : dac_buf_i5_LC_1_10_7/clk
Hold Constraint  : 0p
Path slack       : 2954p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             3010
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5956
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout                LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__643/I                                   Odrv4                          0              2946   1153  FALL       1
I__643/O                                   Odrv4                        373              3319   1153  FALL       1
I__652/I                                   Span4Mux_h                     0              3319   2953  FALL       1
I__652/O                                   Span4Mux_h                   316              3635   2953  FALL       1
I__661/I                                   LocalMux                       0              3635   2953  FALL       1
I__661/O                                   LocalMux                     309              3945   2953  FALL       1
I__669/I                                   InMux                          0              3945   2953  FALL       1
I__669/O                                   InMux                        218              4163   2953  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in0    LogicCell40_SEQ_MODE_0000      0              4163   2953  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    387              4549   2953  FALL      17
I__442/I                                   Odrv12                         0              4549   2953  FALL       1
I__442/O                                   Odrv12                       541              5091   2953  FALL       1
I__446/I                                   LocalMux                       0              5091   2953  FALL       1
I__446/O                                   LocalMux                     309              5400   2953  FALL       1
I__449/I                                   CEMux                          0              5400   2953  FALL       1
I__449/O                                   CEMux                        555              5956   2953  FALL       1
dac_buf_i5_LC_1_10_7/ce                    LogicCell40_SEQ_MODE_1000      0              5956   2953  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i5_LC_1_10_7/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_buf_i0_LC_1_10_6/ce
Capture Clock    : dac_buf_i0_LC_1_10_6/clk
Hold Constraint  : 0p
Path slack       : 2954p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             3010
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5956
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout                LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__643/I                                   Odrv4                          0              2946   1153  FALL       1
I__643/O                                   Odrv4                        373              3319   1153  FALL       1
I__652/I                                   Span4Mux_h                     0              3319   2953  FALL       1
I__652/O                                   Span4Mux_h                   316              3635   2953  FALL       1
I__661/I                                   LocalMux                       0              3635   2953  FALL       1
I__661/O                                   LocalMux                     309              3945   2953  FALL       1
I__669/I                                   InMux                          0              3945   2953  FALL       1
I__669/O                                   InMux                        218              4163   2953  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in0    LogicCell40_SEQ_MODE_0000      0              4163   2953  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    387              4549   2953  FALL      17
I__442/I                                   Odrv12                         0              4549   2953  FALL       1
I__442/O                                   Odrv12                       541              5091   2953  FALL       1
I__446/I                                   LocalMux                       0              5091   2953  FALL       1
I__446/O                                   LocalMux                     309              5400   2953  FALL       1
I__449/I                                   CEMux                          0              5400   2953  FALL       1
I__449/O                                   CEMux                        555              5956   2953  FALL       1
dac_buf_i0_LC_1_10_6/ce                    LogicCell40_SEQ_MODE_1000      0              5956   2953  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i0_LC_1_10_6/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_buf_i6_LC_1_10_5/ce
Capture Clock    : dac_buf_i6_LC_1_10_5/clk
Hold Constraint  : 0p
Path slack       : 2954p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             3010
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5956
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout                LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__643/I                                   Odrv4                          0              2946   1153  FALL       1
I__643/O                                   Odrv4                        373              3319   1153  FALL       1
I__652/I                                   Span4Mux_h                     0              3319   2953  FALL       1
I__652/O                                   Span4Mux_h                   316              3635   2953  FALL       1
I__661/I                                   LocalMux                       0              3635   2953  FALL       1
I__661/O                                   LocalMux                     309              3945   2953  FALL       1
I__669/I                                   InMux                          0              3945   2953  FALL       1
I__669/O                                   InMux                        218              4163   2953  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in0    LogicCell40_SEQ_MODE_0000      0              4163   2953  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    387              4549   2953  FALL      17
I__442/I                                   Odrv12                         0              4549   2953  FALL       1
I__442/O                                   Odrv12                       541              5091   2953  FALL       1
I__446/I                                   LocalMux                       0              5091   2953  FALL       1
I__446/O                                   LocalMux                     309              5400   2953  FALL       1
I__449/I                                   CEMux                          0              5400   2953  FALL       1
I__449/O                                   CEMux                        555              5956   2953  FALL       1
dac_buf_i6_LC_1_10_5/ce                    LogicCell40_SEQ_MODE_1000      0              5956   2953  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i6_LC_1_10_5/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_buf_i7_LC_1_10_4/ce
Capture Clock    : dac_buf_i7_LC_1_10_4/clk
Hold Constraint  : 0p
Path slack       : 2954p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             3010
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5956
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout                LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__643/I                                   Odrv4                          0              2946   1153  FALL       1
I__643/O                                   Odrv4                        373              3319   1153  FALL       1
I__652/I                                   Span4Mux_h                     0              3319   2953  FALL       1
I__652/O                                   Span4Mux_h                   316              3635   2953  FALL       1
I__661/I                                   LocalMux                       0              3635   2953  FALL       1
I__661/O                                   LocalMux                     309              3945   2953  FALL       1
I__669/I                                   InMux                          0              3945   2953  FALL       1
I__669/O                                   InMux                        218              4163   2953  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in0    LogicCell40_SEQ_MODE_0000      0              4163   2953  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    387              4549   2953  FALL      17
I__442/I                                   Odrv12                         0              4549   2953  FALL       1
I__442/O                                   Odrv12                       541              5091   2953  FALL       1
I__446/I                                   LocalMux                       0              5091   2953  FALL       1
I__446/O                                   LocalMux                     309              5400   2953  FALL       1
I__449/I                                   CEMux                          0              5400   2953  FALL       1
I__449/O                                   CEMux                        555              5956   2953  FALL       1
dac_buf_i7_LC_1_10_4/ce                    LogicCell40_SEQ_MODE_1000      0              5956   2953  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i7_LC_1_10_4/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_buf_i10_LC_1_10_3/ce
Capture Clock    : dac_buf_i10_LC_1_10_3/clk
Hold Constraint  : 0p
Path slack       : 2954p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             3010
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5956
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout                LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__643/I                                   Odrv4                          0              2946   1153  FALL       1
I__643/O                                   Odrv4                        373              3319   1153  FALL       1
I__652/I                                   Span4Mux_h                     0              3319   2953  FALL       1
I__652/O                                   Span4Mux_h                   316              3635   2953  FALL       1
I__661/I                                   LocalMux                       0              3635   2953  FALL       1
I__661/O                                   LocalMux                     309              3945   2953  FALL       1
I__669/I                                   InMux                          0              3945   2953  FALL       1
I__669/O                                   InMux                        218              4163   2953  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in0    LogicCell40_SEQ_MODE_0000      0              4163   2953  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    387              4549   2953  FALL      17
I__442/I                                   Odrv12                         0              4549   2953  FALL       1
I__442/O                                   Odrv12                       541              5091   2953  FALL       1
I__446/I                                   LocalMux                       0              5091   2953  FALL       1
I__446/O                                   LocalMux                     309              5400   2953  FALL       1
I__449/I                                   CEMux                          0              5400   2953  FALL       1
I__449/O                                   CEMux                        555              5956   2953  FALL       1
dac_buf_i10_LC_1_10_3/ce                   LogicCell40_SEQ_MODE_1000      0              5956   2953  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i10_LC_1_10_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_buf_i8_LC_1_10_2/ce
Capture Clock    : dac_buf_i8_LC_1_10_2/clk
Hold Constraint  : 0p
Path slack       : 2954p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             3010
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5956
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout                LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__643/I                                   Odrv4                          0              2946   1153  FALL       1
I__643/O                                   Odrv4                        373              3319   1153  FALL       1
I__652/I                                   Span4Mux_h                     0              3319   2953  FALL       1
I__652/O                                   Span4Mux_h                   316              3635   2953  FALL       1
I__661/I                                   LocalMux                       0              3635   2953  FALL       1
I__661/O                                   LocalMux                     309              3945   2953  FALL       1
I__669/I                                   InMux                          0              3945   2953  FALL       1
I__669/O                                   InMux                        218              4163   2953  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in0    LogicCell40_SEQ_MODE_0000      0              4163   2953  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    387              4549   2953  FALL      17
I__442/I                                   Odrv12                         0              4549   2953  FALL       1
I__442/O                                   Odrv12                       541              5091   2953  FALL       1
I__446/I                                   LocalMux                       0              5091   2953  FALL       1
I__446/O                                   LocalMux                     309              5400   2953  FALL       1
I__449/I                                   CEMux                          0              5400   2953  FALL       1
I__449/O                                   CEMux                        555              5956   2953  FALL       1
dac_buf_i8_LC_1_10_2/ce                    LogicCell40_SEQ_MODE_1000      0              5956   2953  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i8_LC_1_10_2/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_buf_i4_LC_1_10_1/ce
Capture Clock    : dac_buf_i4_LC_1_10_1/clk
Hold Constraint  : 0p
Path slack       : 2954p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             3010
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5956
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout                LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__643/I                                   Odrv4                          0              2946   1153  FALL       1
I__643/O                                   Odrv4                        373              3319   1153  FALL       1
I__652/I                                   Span4Mux_h                     0              3319   2953  FALL       1
I__652/O                                   Span4Mux_h                   316              3635   2953  FALL       1
I__661/I                                   LocalMux                       0              3635   2953  FALL       1
I__661/O                                   LocalMux                     309              3945   2953  FALL       1
I__669/I                                   InMux                          0              3945   2953  FALL       1
I__669/O                                   InMux                        218              4163   2953  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in0    LogicCell40_SEQ_MODE_0000      0              4163   2953  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    387              4549   2953  FALL      17
I__442/I                                   Odrv12                         0              4549   2953  FALL       1
I__442/O                                   Odrv12                       541              5091   2953  FALL       1
I__446/I                                   LocalMux                       0              5091   2953  FALL       1
I__446/O                                   LocalMux                     309              5400   2953  FALL       1
I__449/I                                   CEMux                          0              5400   2953  FALL       1
I__449/O                                   CEMux                        555              5956   2953  FALL       1
dac_buf_i4_LC_1_10_1/ce                    LogicCell40_SEQ_MODE_1000      0              5956   2953  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i4_LC_1_10_1/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_buf_i9_LC_1_10_0/ce
Capture Clock    : dac_buf_i9_LC_1_10_0/clk
Hold Constraint  : 0p
Path slack       : 2954p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             3010
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5956
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout                LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__643/I                                   Odrv4                          0              2946   1153  FALL       1
I__643/O                                   Odrv4                        373              3319   1153  FALL       1
I__652/I                                   Span4Mux_h                     0              3319   2953  FALL       1
I__652/O                                   Span4Mux_h                   316              3635   2953  FALL       1
I__661/I                                   LocalMux                       0              3635   2953  FALL       1
I__661/O                                   LocalMux                     309              3945   2953  FALL       1
I__669/I                                   InMux                          0              3945   2953  FALL       1
I__669/O                                   InMux                        218              4163   2953  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in0    LogicCell40_SEQ_MODE_0000      0              4163   2953  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    387              4549   2953  FALL      17
I__442/I                                   Odrv12                         0              4549   2953  FALL       1
I__442/O                                   Odrv12                       541              5091   2953  FALL       1
I__446/I                                   LocalMux                       0              5091   2953  FALL       1
I__446/O                                   LocalMux                     309              5400   2953  FALL       1
I__449/I                                   CEMux                          0              5400   2953  FALL       1
I__449/O                                   CEMux                        555              5956   2953  FALL       1
dac_buf_i9_LC_1_10_0/ce                    LogicCell40_SEQ_MODE_1000      0              5956   2953  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i9_LC_1_10_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : bit_cnt_i0_LC_3_10_0/sr
Capture Clock    : bit_cnt_i0_LC_3_10_0/clk
Hold Constraint  : 0p
Path slack       : 2989p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2651
- Setup Time                                   -198
--------------------------------------------   ---- 
End-of-path required time (ps)                 2453

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             2496
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5442
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout          LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__645/I                             Odrv4                          0              2946   1232  FALL       1
I__645/O                             Odrv4                        373              3319   1232  FALL       1
I__656/I                             LocalMux                       0              3319   2989  FALL       1
I__656/O                             LocalMux                     309              3628   2989  FALL       1
I__664/I                             InMux                          0              3628   2989  FALL       1
I__664/O                             InMux                        218              3846   2989  FALL       1
i1_4_lut_4_lut_3_lut_LC_3_9_7/in0    LogicCell40_SEQ_MODE_0000      0              3846   2989  FALL       1
i1_4_lut_4_lut_3_lut_LC_3_9_7/lcout  LogicCell40_SEQ_MODE_0000    387              4233   2989  FALL       4
I__497/I                             Odrv12                         0              4233   2989  FALL       1
I__497/O                             Odrv12                       541              4774   2989  FALL       1
I__499/I                             LocalMux                       0              4774   2989  FALL       1
I__499/O                             LocalMux                     309              5084   2989  FALL       1
I__501/I                             SRMux                          0              5084   2989  FALL       1
I__501/O                             SRMux                        359              5442   2989  FALL       1
bit_cnt_i0_LC_3_10_0/sr              LogicCell40_SEQ_MODE_1000      0              5442   2989  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__524/I                       Span4Mux_h                     0              1709  RISE       1
I__524/O                       Span4Mux_h                   302              2011  RISE       1
I__534/I                       LocalMux                       0              2011  RISE       1
I__534/O                       LocalMux                     330              2341  RISE       1
I__541/I                       ClkMux                         0              2341  RISE       1
I__541/O                       ClkMux                       309              2651  RISE       1
bit_cnt_i0_LC_3_10_0/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_buf_i1_LC_2_10_7/ce
Capture Clock    : dac_buf_i1_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 3101p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             3157
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6103
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout                LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__643/I                                   Odrv4                          0              2946   1153  FALL       1
I__643/O                                   Odrv4                        373              3319   1153  FALL       1
I__652/I                                   Span4Mux_h                     0              3319   2953  FALL       1
I__652/O                                   Span4Mux_h                   316              3635   2953  FALL       1
I__661/I                                   LocalMux                       0              3635   2953  FALL       1
I__661/O                                   LocalMux                     309              3945   2953  FALL       1
I__669/I                                   InMux                          0              3945   2953  FALL       1
I__669/O                                   InMux                        218              4163   2953  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in0    LogicCell40_SEQ_MODE_0000      0              4163   2953  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    387              4549   2953  FALL      17
I__443/I                                   Odrv4                          0              4549   3101  FALL       1
I__443/O                                   Odrv4                        373              4922   3101  FALL       1
I__447/I                                   Span4Mux_h                     0              4922   3101  FALL       1
I__447/O                                   Span4Mux_h                   316              5238   3101  FALL       1
I__450/I                                   LocalMux                       0              5238   3101  FALL       1
I__450/O                                   LocalMux                     309              5548   3101  FALL       1
I__451/I                                   CEMux                          0              5548   3101  FALL       1
I__451/O                                   CEMux                        555              6103   3101  FALL       1
dac_buf_i1_LC_2_10_7/ce                    LogicCell40_SEQ_MODE_1000      0              6103   3101  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__539/I                       LocalMux                       0              2363  RISE       1
I__539/O                       LocalMux                     330              2693  RISE       1
I__545/I                       ClkMux                         0              2693  RISE       1
I__545/O                       ClkMux                       309              3002  RISE       1
dac_buf_i1_LC_2_10_7/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_buf_i2_LC_2_10_3/ce
Capture Clock    : dac_buf_i2_LC_2_10_3/clk
Hold Constraint  : 0p
Path slack       : 3101p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             3157
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6103
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout                LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__643/I                                   Odrv4                          0              2946   1153  FALL       1
I__643/O                                   Odrv4                        373              3319   1153  FALL       1
I__652/I                                   Span4Mux_h                     0              3319   2953  FALL       1
I__652/O                                   Span4Mux_h                   316              3635   2953  FALL       1
I__661/I                                   LocalMux                       0              3635   2953  FALL       1
I__661/O                                   LocalMux                     309              3945   2953  FALL       1
I__669/I                                   InMux                          0              3945   2953  FALL       1
I__669/O                                   InMux                        218              4163   2953  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in0    LogicCell40_SEQ_MODE_0000      0              4163   2953  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    387              4549   2953  FALL      17
I__443/I                                   Odrv4                          0              4549   3101  FALL       1
I__443/O                                   Odrv4                        373              4922   3101  FALL       1
I__447/I                                   Span4Mux_h                     0              4922   3101  FALL       1
I__447/O                                   Span4Mux_h                   316              5238   3101  FALL       1
I__450/I                                   LocalMux                       0              5238   3101  FALL       1
I__450/O                                   LocalMux                     309              5548   3101  FALL       1
I__451/I                                   CEMux                          0              5548   3101  FALL       1
I__451/O                                   CEMux                        555              6103   3101  FALL       1
dac_buf_i2_LC_2_10_3/ce                    LogicCell40_SEQ_MODE_1000      0              6103   3101  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__539/I                       LocalMux                       0              2363  RISE       1
I__539/O                       LocalMux                     330              2693  RISE       1
I__545/I                       ClkMux                         0              2693  RISE       1
I__545/O                       ClkMux                       309              3002  RISE       1
dac_buf_i2_LC_2_10_3/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_buf_i3_LC_2_10_0/ce
Capture Clock    : dac_buf_i3_LC_2_10_0/clk
Hold Constraint  : 0p
Path slack       : 3101p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     3002
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 3002

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             3157
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6103
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout                LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__643/I                                   Odrv4                          0              2946   1153  FALL       1
I__643/O                                   Odrv4                        373              3319   1153  FALL       1
I__652/I                                   Span4Mux_h                     0              3319   2953  FALL       1
I__652/O                                   Span4Mux_h                   316              3635   2953  FALL       1
I__661/I                                   LocalMux                       0              3635   2953  FALL       1
I__661/O                                   LocalMux                     309              3945   2953  FALL       1
I__669/I                                   InMux                          0              3945   2953  FALL       1
I__669/O                                   InMux                        218              4163   2953  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in0    LogicCell40_SEQ_MODE_0000      0              4163   2953  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    387              4549   2953  FALL      17
I__443/I                                   Odrv4                          0              4549   3101  FALL       1
I__443/O                                   Odrv4                        373              4922   3101  FALL       1
I__447/I                                   Span4Mux_h                     0              4922   3101  FALL       1
I__447/O                                   Span4Mux_h                   316              5238   3101  FALL       1
I__450/I                                   LocalMux                       0              5238   3101  FALL       1
I__450/O                                   LocalMux                     309              5548   3101  FALL       1
I__451/I                                   CEMux                          0              5548   3101  FALL       1
I__451/O                                   CEMux                        555              6103   3101  FALL       1
dac_buf_i3_LC_2_10_0/ce                    LogicCell40_SEQ_MODE_1000      0              6103   3101  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__539/I                       LocalMux                       0              2363  RISE       1
I__539/O                       LocalMux                     330              2693  RISE       1
I__545/I                       ClkMux                         0              2693  RISE       1
I__545/O                       ClkMux                       309              3002  RISE       1
dac_buf_i3_LC_2_10_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : bit_cnt_i2_LC_2_9_3/sr
Capture Clock    : bit_cnt_i2_LC_2_9_3/clk
Hold Constraint  : 0p
Path slack       : 3291p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                   -198
--------------------------------------------   ---- 
End-of-path required time (ps)                 2151

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             2496
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5442
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout          LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__645/I                             Odrv4                          0              2946   1232  FALL       1
I__645/O                             Odrv4                        373              3319   1232  FALL       1
I__656/I                             LocalMux                       0              3319   2989  FALL       1
I__656/O                             LocalMux                     309              3628   2989  FALL       1
I__664/I                             InMux                          0              3628   2989  FALL       1
I__664/O                             InMux                        218              3846   2989  FALL       1
i1_4_lut_4_lut_3_lut_LC_3_9_7/in0    LogicCell40_SEQ_MODE_0000      0              3846   2989  FALL       1
i1_4_lut_4_lut_3_lut_LC_3_9_7/lcout  LogicCell40_SEQ_MODE_0000    387              4233   2989  FALL       4
I__496/I                             Odrv12                         0              4233   3292  FALL       1
I__496/O                             Odrv12                       541              4774   3292  FALL       1
I__498/I                             LocalMux                       0              4774   3292  FALL       1
I__498/O                             LocalMux                     309              5084   3292  FALL       1
I__500/I                             SRMux                          0              5084   3292  FALL       1
I__500/O                             SRMux                        359              5442   3292  FALL       1
bit_cnt_i2_LC_2_9_3/sr               LogicCell40_SEQ_MODE_1000      0              5442   3292  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i2_LC_2_9_3/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : bit_cnt_i1_LC_2_9_2/sr
Capture Clock    : bit_cnt_i1_LC_2_9_2/clk
Hold Constraint  : 0p
Path slack       : 3291p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                   -198
--------------------------------------------   ---- 
End-of-path required time (ps)                 2151

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             2496
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5442
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout          LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__645/I                             Odrv4                          0              2946   1232  FALL       1
I__645/O                             Odrv4                        373              3319   1232  FALL       1
I__656/I                             LocalMux                       0              3319   2989  FALL       1
I__656/O                             LocalMux                     309              3628   2989  FALL       1
I__664/I                             InMux                          0              3628   2989  FALL       1
I__664/O                             InMux                        218              3846   2989  FALL       1
i1_4_lut_4_lut_3_lut_LC_3_9_7/in0    LogicCell40_SEQ_MODE_0000      0              3846   2989  FALL       1
i1_4_lut_4_lut_3_lut_LC_3_9_7/lcout  LogicCell40_SEQ_MODE_0000    387              4233   2989  FALL       4
I__496/I                             Odrv12                         0              4233   3292  FALL       1
I__496/O                             Odrv12                       541              4774   3292  FALL       1
I__498/I                             LocalMux                       0              4774   3292  FALL       1
I__498/O                             LocalMux                     309              5084   3292  FALL       1
I__500/I                             SRMux                          0              5084   3292  FALL       1
I__500/O                             SRMux                        359              5442   3292  FALL       1
bit_cnt_i1_LC_2_9_2/sr               LogicCell40_SEQ_MODE_1000      0              5442   3292  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i1_LC_2_9_2/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : bit_cnt_i3_LC_2_9_1/sr
Capture Clock    : bit_cnt_i3_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 3291p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                   -198
--------------------------------------------   ---- 
End-of-path required time (ps)                 2151

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             2496
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5442
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout          LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__645/I                             Odrv4                          0              2946   1232  FALL       1
I__645/O                             Odrv4                        373              3319   1232  FALL       1
I__656/I                             LocalMux                       0              3319   2989  FALL       1
I__656/O                             LocalMux                     309              3628   2989  FALL       1
I__664/I                             InMux                          0              3628   2989  FALL       1
I__664/O                             InMux                        218              3846   2989  FALL       1
i1_4_lut_4_lut_3_lut_LC_3_9_7/in0    LogicCell40_SEQ_MODE_0000      0              3846   2989  FALL       1
i1_4_lut_4_lut_3_lut_LC_3_9_7/lcout  LogicCell40_SEQ_MODE_0000    387              4233   2989  FALL       4
I__496/I                             Odrv12                         0              4233   3292  FALL       1
I__496/O                             Odrv12                       541              4774   3292  FALL       1
I__498/I                             LocalMux                       0              4774   3292  FALL       1
I__498/O                             LocalMux                     309              5084   3292  FALL       1
I__500/I                             SRMux                          0              5084   3292  FALL       1
I__500/O                             SRMux                        359              5442   3292  FALL       1
bit_cnt_i3_LC_2_9_1/sr               LogicCell40_SEQ_MODE_1000      0              5442   3292  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i3_LC_2_9_1/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_data_i9_LC_1_7_3/lcout
Path End         : CS_32_LC_1_5_2/in3
Capture Clock    : CS_32_LC_1_5_2/clk
Hold Constraint  : 0p
Path slack       : 3417p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1997
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 1997

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                             2524
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5414
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i9_LC_1_7_3/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_data_i9_LC_1_7_3/lcout  LogicCell40_SEQ_MODE_1000    541              2890   1069  FALL       2
I__187/I                    LocalMux                       0              2890   2138  FALL       1
I__187/O                    LocalMux                     309              3199   2138  FALL       1
I__189/I                    InMux                          0              3199   2138  FALL       1
I__189/O                    InMux                        218              3417   2138  FALL       1
i8_4_lut_LC_1_8_4/in3       LogicCell40_SEQ_MODE_0000      0              3417   2138  FALL       1
i8_4_lut_LC_1_8_4/ltout     LogicCell40_SEQ_MODE_0000    267              3684   2138  RISE       1
I__184/I                    CascadeMux                     0              3684   2138  RISE       1
I__184/O                    CascadeMux                     0              3684   2138  RISE       1
i14_4_lut_LC_1_8_5/in2      LogicCell40_SEQ_MODE_0000      0              3684   2138  RISE       1
i14_4_lut_LC_1_8_5/ltout    LogicCell40_SEQ_MODE_0000    309              3994   2138  RISE       1
I__177/I                    CascadeMux                     0              3994   2138  RISE       1
I__177/O                    CascadeMux                     0              3994   2138  RISE       1
i15_4_lut_LC_1_8_6/in2      LogicCell40_SEQ_MODE_0000      0              3994   2138  RISE       1
i15_4_lut_LC_1_8_6/lcout    LogicCell40_SEQ_MODE_0000    352              4345   2138  FALL       4
I__386/I                    Odrv12                         0              4345   3417  FALL       1
I__386/O                    Odrv12                       541              4887   3417  FALL       1
I__390/I                    LocalMux                       0              4887   3417  FALL       1
I__390/O                    LocalMux                     309              5196   3417  FALL       1
I__391/I                    InMux                          0              5196   3417  FALL       1
I__391/O                    InMux                        218              5414   3417  FALL       1
CS_32_LC_1_5_2/in3          LogicCell40_SEQ_MODE_1000      0              5414   3417  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__512/I                       LocalMux                       0              1357  RISE       1
I__512/O                       LocalMux                     330              1688  RISE       1
I__516/I                       ClkMux                         0              1688  RISE       1
I__516/O                       ClkMux                       309              1997  RISE       1
CS_32_LC_1_5_2/clk             LogicCell40_SEQ_MODE_1000      0              1997  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_buf_i15_LC_1_9_7/ce
Capture Clock    : dac_buf_i15_LC_1_9_7/clk
Hold Constraint  : 0p
Path slack       : 3439p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             2841
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5787
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout                LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__643/I                                   Odrv4                          0              2946   1153  FALL       1
I__643/O                                   Odrv4                        373              3319   1153  FALL       1
I__652/I                                   Span4Mux_h                     0              3319   2953  FALL       1
I__652/O                                   Span4Mux_h                   316              3635   2953  FALL       1
I__661/I                                   LocalMux                       0              3635   2953  FALL       1
I__661/O                                   LocalMux                     309              3945   2953  FALL       1
I__669/I                                   InMux                          0              3945   2953  FALL       1
I__669/O                                   InMux                        218              4163   2953  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in0    LogicCell40_SEQ_MODE_0000      0              4163   2953  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    387              4549   2953  FALL      17
I__441/I                                   Odrv4                          0              4549   3438  FALL       1
I__441/O                                   Odrv4                        373              4922   3438  FALL       1
I__445/I                                   LocalMux                       0              4922   3438  FALL       1
I__445/O                                   LocalMux                     309              5231   3438  FALL       1
I__448/I                                   CEMux                          0              5231   3438  FALL       1
I__448/O                                   CEMux                        555              5787   3438  FALL       1
dac_buf_i15_LC_1_9_7/ce                    LogicCell40_SEQ_MODE_1000      0              5787   3438  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i15_LC_1_9_7/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_buf_i13_LC_1_9_6/ce
Capture Clock    : dac_buf_i13_LC_1_9_6/clk
Hold Constraint  : 0p
Path slack       : 3439p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             2841
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5787
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout                LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__643/I                                   Odrv4                          0              2946   1153  FALL       1
I__643/O                                   Odrv4                        373              3319   1153  FALL       1
I__652/I                                   Span4Mux_h                     0              3319   2953  FALL       1
I__652/O                                   Span4Mux_h                   316              3635   2953  FALL       1
I__661/I                                   LocalMux                       0              3635   2953  FALL       1
I__661/O                                   LocalMux                     309              3945   2953  FALL       1
I__669/I                                   InMux                          0              3945   2953  FALL       1
I__669/O                                   InMux                        218              4163   2953  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in0    LogicCell40_SEQ_MODE_0000      0              4163   2953  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    387              4549   2953  FALL      17
I__441/I                                   Odrv4                          0              4549   3438  FALL       1
I__441/O                                   Odrv4                        373              4922   3438  FALL       1
I__445/I                                   LocalMux                       0              4922   3438  FALL       1
I__445/O                                   LocalMux                     309              5231   3438  FALL       1
I__448/I                                   CEMux                          0              5231   3438  FALL       1
I__448/O                                   CEMux                        555              5787   3438  FALL       1
dac_buf_i13_LC_1_9_6/ce                    LogicCell40_SEQ_MODE_1000      0              5787   3438  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i13_LC_1_9_6/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_buf_i14_LC_1_9_3/ce
Capture Clock    : dac_buf_i14_LC_1_9_3/clk
Hold Constraint  : 0p
Path slack       : 3439p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             2841
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5787
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout                LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__643/I                                   Odrv4                          0              2946   1153  FALL       1
I__643/O                                   Odrv4                        373              3319   1153  FALL       1
I__652/I                                   Span4Mux_h                     0              3319   2953  FALL       1
I__652/O                                   Span4Mux_h                   316              3635   2953  FALL       1
I__661/I                                   LocalMux                       0              3635   2953  FALL       1
I__661/O                                   LocalMux                     309              3945   2953  FALL       1
I__669/I                                   InMux                          0              3945   2953  FALL       1
I__669/O                                   InMux                        218              4163   2953  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in0    LogicCell40_SEQ_MODE_0000      0              4163   2953  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    387              4549   2953  FALL      17
I__441/I                                   Odrv4                          0              4549   3438  FALL       1
I__441/O                                   Odrv4                        373              4922   3438  FALL       1
I__445/I                                   LocalMux                       0              4922   3438  FALL       1
I__445/O                                   LocalMux                     309              5231   3438  FALL       1
I__448/I                                   CEMux                          0              5231   3438  FALL       1
I__448/O                                   CEMux                        555              5787   3438  FALL       1
dac_buf_i14_LC_1_9_3/ce                    LogicCell40_SEQ_MODE_1000      0              5787   3438  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i14_LC_1_9_3/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_buf_i11_LC_1_9_2/ce
Capture Clock    : dac_buf_i11_LC_1_9_2/clk
Hold Constraint  : 0p
Path slack       : 3439p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             2841
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5787
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout                LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__643/I                                   Odrv4                          0              2946   1153  FALL       1
I__643/O                                   Odrv4                        373              3319   1153  FALL       1
I__652/I                                   Span4Mux_h                     0              3319   2953  FALL       1
I__652/O                                   Span4Mux_h                   316              3635   2953  FALL       1
I__661/I                                   LocalMux                       0              3635   2953  FALL       1
I__661/O                                   LocalMux                     309              3945   2953  FALL       1
I__669/I                                   InMux                          0              3945   2953  FALL       1
I__669/O                                   InMux                        218              4163   2953  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in0    LogicCell40_SEQ_MODE_0000      0              4163   2953  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    387              4549   2953  FALL      17
I__441/I                                   Odrv4                          0              4549   3438  FALL       1
I__441/O                                   Odrv4                        373              4922   3438  FALL       1
I__445/I                                   LocalMux                       0              4922   3438  FALL       1
I__445/O                                   LocalMux                     309              5231   3438  FALL       1
I__448/I                                   CEMux                          0              5231   3438  FALL       1
I__448/O                                   CEMux                        555              5787   3438  FALL       1
dac_buf_i11_LC_1_9_2/ce                    LogicCell40_SEQ_MODE_1000      0              5787   3438  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i11_LC_1_9_2/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : dac_buf_i12_LC_1_9_0/ce
Capture Clock    : dac_buf_i12_LC_1_9_0/clk
Hold Constraint  : 0p
Path slack       : 3439p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             2841
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5787
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout                LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__643/I                                   Odrv4                          0              2946   1153  FALL       1
I__643/O                                   Odrv4                        373              3319   1153  FALL       1
I__652/I                                   Span4Mux_h                     0              3319   2953  FALL       1
I__652/O                                   Span4Mux_h                   316              3635   2953  FALL       1
I__661/I                                   LocalMux                       0              3635   2953  FALL       1
I__661/O                                   LocalMux                     309              3945   2953  FALL       1
I__669/I                                   InMux                          0              3945   2953  FALL       1
I__669/O                                   InMux                        218              4163   2953  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/in0    LogicCell40_SEQ_MODE_0000      0              4163   2953  FALL       1
i1_4_lut_4_lut_4_lut_4_lut_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    387              4549   2953  FALL      17
I__441/I                                   Odrv4                          0              4549   3438  FALL       1
I__441/O                                   Odrv4                        373              4922   3438  FALL       1
I__445/I                                   LocalMux                       0              4922   3438  FALL       1
I__445/O                                   LocalMux                     309              5231   3438  FALL       1
I__448/I                                   CEMux                          0              5231   3438  FALL       1
I__448/O                                   CEMux                        555              5787   3438  FALL       1
dac_buf_i12_LC_1_9_0/ce                    LogicCell40_SEQ_MODE_1000      0              5787   3438  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i12_LC_1_9_0/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : bit_cnt_i2_LC_2_9_3/ce
Capture Clock    : bit_cnt_i2_LC_2_9_3/clk
Hold Constraint  : 0p
Path slack       : 3488p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             2890
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5836
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout          LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__645/I                             Odrv4                          0              2946   1232  FALL       1
I__645/O                             Odrv4                        373              3319   1232  FALL       1
I__656/I                             LocalMux                       0              3319   2989  FALL       1
I__656/O                             LocalMux                     309              3628   2989  FALL       1
I__665/I                             InMux                          0              3628   3488  FALL       1
I__665/O                             InMux                        218              3846   3488  FALL       1
i1_3_lut_3_lut_3_lut_LC_3_9_0/in1    LogicCell40_SEQ_MODE_0000      0              3846   3488  FALL       1
i1_3_lut_3_lut_3_lut_LC_3_9_0/lcout  LogicCell40_SEQ_MODE_0000    380              4226   3488  FALL       3
I__673/I                             Odrv4                          0              4226   3488  FALL       1
I__673/O                             Odrv4                        373              4599   3488  FALL       1
I__674/I                             Span4Mux_v                     0              4599   3488  FALL       1
I__674/O                             Span4Mux_v                   373              4971   3488  FALL       1
I__675/I                             LocalMux                       0              4971   3488  FALL       1
I__675/O                             LocalMux                     309              5281   3488  FALL       1
I__676/I                             CEMux                          0              5281   3488  FALL       1
I__676/O                             CEMux                        555              5836   3488  FALL       1
bit_cnt_i2_LC_2_9_3/ce               LogicCell40_SEQ_MODE_1000      0              5836   3488  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i2_LC_2_9_3/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : bit_cnt_i1_LC_2_9_2/ce
Capture Clock    : bit_cnt_i1_LC_2_9_2/clk
Hold Constraint  : 0p
Path slack       : 3488p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             2890
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5836
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout          LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__645/I                             Odrv4                          0              2946   1232  FALL       1
I__645/O                             Odrv4                        373              3319   1232  FALL       1
I__656/I                             LocalMux                       0              3319   2989  FALL       1
I__656/O                             LocalMux                     309              3628   2989  FALL       1
I__665/I                             InMux                          0              3628   3488  FALL       1
I__665/O                             InMux                        218              3846   3488  FALL       1
i1_3_lut_3_lut_3_lut_LC_3_9_0/in1    LogicCell40_SEQ_MODE_0000      0              3846   3488  FALL       1
i1_3_lut_3_lut_3_lut_LC_3_9_0/lcout  LogicCell40_SEQ_MODE_0000    380              4226   3488  FALL       3
I__673/I                             Odrv4                          0              4226   3488  FALL       1
I__673/O                             Odrv4                        373              4599   3488  FALL       1
I__674/I                             Span4Mux_v                     0              4599   3488  FALL       1
I__674/O                             Span4Mux_v                   373              4971   3488  FALL       1
I__675/I                             LocalMux                       0              4971   3488  FALL       1
I__675/O                             LocalMux                     309              5281   3488  FALL       1
I__676/I                             CEMux                          0              5281   3488  FALL       1
I__676/O                             CEMux                        555              5836   3488  FALL       1
bit_cnt_i1_LC_2_9_2/ce               LogicCell40_SEQ_MODE_1000      0              5836   3488  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i1_LC_2_9_2/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i2_LC_3_7_0/lcout
Path End         : bit_cnt_i3_LC_2_9_1/ce
Capture Clock    : bit_cnt_i3_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 3488p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2348
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2348

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2405
+ Clock To Q                                   541
+ Data Path Delay                             2890
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5836
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__505/I                       Odrv12                         0                 0  RISE       1
I__505/O                       Odrv12                       492               492  RISE       1
I__507/I                       Span12Mux_v                    0               492  RISE       1
I__507/O                       Span12Mux_v                  492               984  RISE       1
I__509/I                       Sp12to4                        0               984  RISE       1
I__509/O                       Sp12to4                      429              1413  RISE       1
I__511/I                       Span4Mux_v                     0              1413  RISE       1
I__511/O                       Span4Mux_v                   352              1765  RISE       1
I__515/I                       LocalMux                       0              1765  RISE       1
I__515/O                       LocalMux                     330              2095  RISE       1
I__525/I                       ClkMux                         0              2095  RISE       1
I__525/O                       ClkMux                       309              2405  RISE       1
dac_state_i2_LC_3_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2405  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i2_LC_3_7_0/lcout          LogicCell40_SEQ_MODE_1000    541              2946    872  FALL      14
I__645/I                             Odrv4                          0              2946   1232  FALL       1
I__645/O                             Odrv4                        373              3319   1232  FALL       1
I__656/I                             LocalMux                       0              3319   2989  FALL       1
I__656/O                             LocalMux                     309              3628   2989  FALL       1
I__665/I                             InMux                          0              3628   3488  FALL       1
I__665/O                             InMux                        218              3846   3488  FALL       1
i1_3_lut_3_lut_3_lut_LC_3_9_0/in1    LogicCell40_SEQ_MODE_0000      0              3846   3488  FALL       1
i1_3_lut_3_lut_3_lut_LC_3_9_0/lcout  LogicCell40_SEQ_MODE_0000    380              4226   3488  FALL       3
I__673/I                             Odrv4                          0              4226   3488  FALL       1
I__673/O                             Odrv4                        373              4599   3488  FALL       1
I__674/I                             Span4Mux_v                     0              4599   3488  FALL       1
I__674/O                             Span4Mux_v                   373              4971   3488  FALL       1
I__675/I                             LocalMux                       0              4971   3488  FALL       1
I__675/O                             LocalMux                     309              5281   3488  FALL       1
I__676/I                             CEMux                          0              5281   3488  FALL       1
I__676/O                             CEMux                        555              5836   3488  FALL       1
bit_cnt_i3_LC_2_9_1/ce               LogicCell40_SEQ_MODE_1000      0              5836   3488  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__523/I                       LocalMux                       0              1709  RISE       1
I__523/O                       LocalMux                     330              2039  RISE       1
I__533/I                       ClkMux                         0              2039  RISE       1
I__533/O                       ClkMux                       309              2348  RISE       1
bit_cnt_i3_LC_2_9_1/clk        LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_state_i0_LC_2_6_5/lcout
Path End         : CS_32_LC_1_5_2/ce
Capture Clock    : CS_32_LC_1_5_2/clk
Hold Constraint  : 0p
Path slack       : 3663p

Capture Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1997
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 1997

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2602
+ Clock To Q                                   541
+ Data Path Delay                             2517
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5660
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__518/I                       Span4Mux_h                     0              1659  RISE       1
I__518/O                       Span4Mux_h                   302              1962  RISE       1
I__527/I                       LocalMux                       0              1962  RISE       1
I__527/O                       LocalMux                     330              2292  RISE       1
I__535/I                       ClkMux                         0              2292  RISE       1
I__535/O                       ClkMux                       309              2602  RISE       1
dac_state_i0_LC_2_6_5/clk      LogicCell40_SEQ_MODE_1000      0              2602  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
dac_state_i0_LC_2_6_5/lcout    LogicCell40_SEQ_MODE_1000    541              3143    717  FALL      16
I__566/I                       LocalMux                       0              3143   3663  FALL       1
I__566/O                       LocalMux                     309              3452   3663  FALL       1
I__580/I                       InMux                          0              3452   3663  FALL       1
I__580/O                       InMux                        218              3670   3663  FALL       1
i1_2_lut_3_lut_LC_2_5_0/in1    LogicCell40_SEQ_MODE_0000      0              3670   3663  FALL       1
i1_2_lut_3_lut_LC_2_5_0/lcout  LogicCell40_SEQ_MODE_0000    380              4050   3663  FALL       1
I__194/I                       Odrv4                          0              4050   3663  FALL       1
I__194/O                       Odrv4                        373              4423   3663  FALL       1
I__195/I                       Span4Mux_v                     0              4423   3663  FALL       1
I__195/O                       Span4Mux_v                   373              4795   3663  FALL       1
I__196/I                       LocalMux                       0              4795   3663  FALL       1
I__196/O                       LocalMux                     309              5105   3663  FALL       1
I__197/I                       CEMux                          0              5105   3663  FALL       1
I__197/O                       CEMux                        555              5660   3663  FALL       1
CS_32_LC_1_5_2/ce              LogicCell40_SEQ_MODE_1000      0              5660   3663  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__512/I                       LocalMux                       0              1357  RISE       1
I__512/O                       LocalMux                     330              1688  RISE       1
I__516/I                       ClkMux                         0              1688  RISE       1
I__516/O                       ClkMux                       309              1997  RISE       1
CS_32_LC_1_5_2/clk             LogicCell40_SEQ_MODE_1000      0              1997  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[15]
Path End         : dac_data_i15_LC_1_8_0/in2
Capture Clock    : dac_data_i15_LC_1_8_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3002
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2563
---------------------------------------   ---- 
End-of-path arrival time (ps)             2563
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[15]                                    DAC8830                        0                 0   +INF  RISE       1
ipInertedIOPad_DATA_15_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DATA_15_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DATA_15_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DATA_15_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__134/I                                    Odrv4                          0               974   +INF  FALL       1
I__134/O                                    Odrv4                        373              1347   +INF  FALL       1
I__135/I                                    Span4Mux_h                     0              1347   +INF  FALL       1
I__135/O                                    Span4Mux_h                   316              1663   +INF  FALL       1
I__136/I                                    Span4Mux_v                     0              1663   +INF  FALL       1
I__136/O                                    Span4Mux_v                   373              2036   +INF  FALL       1
I__137/I                                    LocalMux                       0              2036   +INF  FALL       1
I__137/O                                    LocalMux                     309              2345   +INF  FALL       1
I__139/I                                    InMux                          0              2345   +INF  FALL       1
I__139/O                                    InMux                        218              2563   +INF  FALL       1
I__142/I                                    CascadeMux                     0              2563   +INF  FALL       1
I__142/O                                    CascadeMux                     0              2563   +INF  FALL       1
dac_data_i15_LC_1_8_0/in2                   LogicCell40_SEQ_MODE_1000      0              2563   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__536/I                       LocalMux                       0              2363  RISE       1
I__536/O                       LocalMux                     330              2693  RISE       1
I__542/I                       ClkMux                         0              2693  RISE       1
I__542/O                       ClkMux                       309              3002  RISE       1
dac_data_i15_LC_1_8_0/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[15]
Path End         : dac_buf_i15_LC_1_9_7/in1
Capture Clock    : dac_buf_i15_LC_1_9_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2348
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2513
---------------------------------------   ---- 
End-of-path arrival time (ps)             2513
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[15]                                    DAC8830                        0                 0   +INF  FALL       1
ipInertedIOPad_DATA_15_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DATA_15_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DATA_15_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DATA_15_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__134/I                                    Odrv4                          0               924   +INF  FALL       1
I__134/O                                    Odrv4                        373              1297   +INF  FALL       1
I__135/I                                    Span4Mux_h                     0              1297   +INF  FALL       1
I__135/O                                    Span4Mux_h                   316              1613   +INF  FALL       1
I__136/I                                    Span4Mux_v                     0              1613   +INF  FALL       1
I__136/O                                    Span4Mux_v                   373              1986   +INF  FALL       1
I__138/I                                    LocalMux                       0              1986   +INF  FALL       1
I__138/O                                    LocalMux                     309              2295   +INF  FALL       1
I__141/I                                    InMux                          0              2295   +INF  FALL       1
I__141/O                                    InMux                        218              2513   +INF  FALL       1
dac_buf_i15_LC_1_9_7/in1                    LogicCell40_SEQ_MODE_1000      0              2513   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i15_LC_1_9_7/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[14]
Path End         : dac_data_i14_LC_1_6_6/in2
Capture Clock    : dac_data_i14_LC_1_6_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2299
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3034
---------------------------------------   ---- 
End-of-path arrival time (ps)             3034
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[14]                                    DAC8830                        0                 0   +INF  RISE       1
ipInertedIOPad_DATA_14_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DATA_14_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DATA_14_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DATA_14_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__148/I                                    Odrv12                         0               974   +INF  FALL       1
I__148/O                                    Odrv12                       541              1515   +INF  FALL       1
I__149/I                                    Span12Mux_v                    0              1515   +INF  FALL       1
I__149/O                                    Span12Mux_v                  541              2057   +INF  FALL       1
I__151/I                                    Sp12to4                        0              2057   +INF  FALL       1
I__151/O                                    Sp12to4                      450              2507   +INF  FALL       1
I__153/I                                    LocalMux                       0              2507   +INF  FALL       1
I__153/O                                    LocalMux                     309              2816   +INF  FALL       1
I__155/I                                    InMux                          0              2816   +INF  FALL       1
I__155/O                                    InMux                        218              3034   +INF  FALL       1
I__158/I                                    CascadeMux                     0              3034   +INF  FALL       1
I__158/O                                    CascadeMux                     0              3034   +INF  FALL       1
dac_data_i14_LC_1_6_6/in2                   LogicCell40_SEQ_MODE_1000      0              3034   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__517/I                       LocalMux                       0              1659  RISE       1
I__517/O                       LocalMux                     330              1990  RISE       1
I__526/I                       ClkMux                         0              1990  RISE       1
I__526/O                       ClkMux                       309              2299  RISE       1
dac_data_i14_LC_1_6_6/clk      LogicCell40_SEQ_MODE_1000      0              2299  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[14]
Path End         : dac_buf_i14_LC_1_9_3/in1
Capture Clock    : dac_buf_i14_LC_1_9_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2348
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3561
---------------------------------------   ---- 
End-of-path arrival time (ps)             3561
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[14]                                    DAC8830                        0                 0   +INF  FALL       1
ipInertedIOPad_DATA_14_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DATA_14_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DATA_14_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DATA_14_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__148/I                                    Odrv12                         0               924   +INF  FALL       1
I__148/O                                    Odrv12                       541              1465   +INF  FALL       1
I__150/I                                    Sp12to4                        0              1465   +INF  FALL       1
I__150/O                                    Sp12to4                      450              1915   +INF  FALL       1
I__152/I                                    Span4Mux_v                     0              1915   +INF  FALL       1
I__152/O                                    Span4Mux_v                   373              2288   +INF  FALL       1
I__154/I                                    Span4Mux_v                     0              2288   +INF  FALL       1
I__154/O                                    Span4Mux_v                   373              2661   +INF  FALL       1
I__157/I                                    Span4Mux_v                     0              2661   +INF  FALL       1
I__157/O                                    Span4Mux_v                   373              3033   +INF  FALL       1
I__160/I                                    LocalMux                       0              3033   +INF  FALL       1
I__160/O                                    LocalMux                     309              3343   +INF  FALL       1
I__162/I                                    InMux                          0              3343   +INF  FALL       1
I__162/O                                    InMux                        218              3561   +INF  FALL       1
dac_buf_i14_LC_1_9_3/in1                    LogicCell40_SEQ_MODE_1000      0              3561   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i14_LC_1_9_3/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[13]
Path End         : dac_buf_i13_LC_1_9_6/in0
Capture Clock    : dac_buf_i13_LC_1_9_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2348
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2563
---------------------------------------   ---- 
End-of-path arrival time (ps)             2563
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[13]                                    DAC8830                        0                 0   +INF  RISE       1
ipInertedIOPad_DATA_13_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DATA_13_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DATA_13_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DATA_13_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__362/I                                    Odrv4                          0               974   +INF  FALL       1
I__362/O                                    Odrv4                        373              1347   +INF  FALL       1
I__364/I                                    Span4Mux_h                     0              1347   +INF  FALL       1
I__364/O                                    Span4Mux_h                   316              1663   +INF  FALL       1
I__366/I                                    Span4Mux_v                     0              1663   +INF  FALL       1
I__366/O                                    Span4Mux_v                   373              2036   +INF  FALL       1
I__368/I                                    LocalMux                       0              2036   +INF  FALL       1
I__368/O                                    LocalMux                     309              2345   +INF  FALL       1
I__370/I                                    InMux                          0              2345   +INF  FALL       1
I__370/O                                    InMux                        218              2563   +INF  FALL       1
dac_buf_i13_LC_1_9_6/in0                    LogicCell40_SEQ_MODE_1000      0              2563   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i13_LC_1_9_6/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[13]
Path End         : dac_data_i13_LC_2_8_3/in2
Capture Clock    : dac_data_i13_LC_2_8_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3002
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2513
---------------------------------------   ---- 
End-of-path arrival time (ps)             2513
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[13]                                    DAC8830                        0                 0   +INF  FALL       1
ipInertedIOPad_DATA_13_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DATA_13_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DATA_13_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DATA_13_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__363/I                                    Odrv4                          0               924   +INF  FALL       1
I__363/O                                    Odrv4                        373              1297   +INF  FALL       1
I__365/I                                    Span4Mux_h                     0              1297   +INF  FALL       1
I__365/O                                    Span4Mux_h                   316              1613   +INF  FALL       1
I__367/I                                    Span4Mux_v                     0              1613   +INF  FALL       1
I__367/O                                    Span4Mux_v                   373              1986   +INF  FALL       1
I__369/I                                    LocalMux                       0              1986   +INF  FALL       1
I__369/O                                    LocalMux                     309              2295   +INF  FALL       1
I__372/I                                    InMux                          0              2295   +INF  FALL       1
I__372/O                                    InMux                        218              2513   +INF  FALL       1
I__373/I                                    CascadeMux                     0              2513   +INF  FALL       1
I__373/O                                    CascadeMux                     0              2513   +INF  FALL       1
dac_data_i13_LC_2_8_3/in2                   LogicCell40_SEQ_MODE_1000      0              2513   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i13_LC_2_8_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[12]
Path End         : dac_data_i12_LC_2_7_5/in3
Capture Clock    : dac_data_i12_LC_2_7_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2348
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2936
---------------------------------------   ---- 
End-of-path arrival time (ps)             2936
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[12]                                    DAC8830                        0                 0   +INF  RISE       1
ipInertedIOPad_DATA_12_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DATA_12_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DATA_12_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DATA_12_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__278/I                                    Odrv4                          0               974   +INF  FALL       1
I__278/O                                    Odrv4                        373              1347   +INF  FALL       1
I__279/I                                    Span4Mux_v                     0              1347   +INF  FALL       1
I__279/O                                    Span4Mux_v                   373              1719   +INF  FALL       1
I__280/I                                    Span4Mux_h                     0              1719   +INF  FALL       1
I__280/O                                    Span4Mux_h                   316              2036   +INF  FALL       1
I__281/I                                    Span4Mux_v                     0              2036   +INF  FALL       1
I__281/O                                    Span4Mux_v                   373              2408   +INF  FALL       1
I__282/I                                    LocalMux                       0              2408   +INF  FALL       1
I__282/O                                    LocalMux                     309              2718   +INF  FALL       1
I__284/I                                    InMux                          0              2718   +INF  FALL       1
I__284/O                                    InMux                        218              2936   +INF  FALL       1
dac_data_i12_LC_2_7_5/in3                   LogicCell40_SEQ_MODE_1000      0              2936   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__521/I                       LocalMux                       0              1709  RISE       1
I__521/O                       LocalMux                     330              2039  RISE       1
I__531/I                       ClkMux                         0              2039  RISE       1
I__531/O                       ClkMux                       309              2348  RISE       1
dac_data_i12_LC_2_7_5/clk      LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[12]
Path End         : dac_buf_i12_LC_1_9_0/in0
Capture Clock    : dac_buf_i12_LC_1_9_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2348
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3575
---------------------------------------   ---- 
End-of-path arrival time (ps)             3575
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[12]                                    DAC8830                        0                 0   +INF  FALL       1
ipInertedIOPad_DATA_12_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DATA_12_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DATA_12_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DATA_12_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__278/I                                    Odrv4                          0               924   +INF  FALL       1
I__278/O                                    Odrv4                        373              1297   +INF  FALL       1
I__279/I                                    Span4Mux_v                     0              1297   +INF  FALL       1
I__279/O                                    Span4Mux_v                   373              1669   +INF  FALL       1
I__280/I                                    Span4Mux_h                     0              1669   +INF  FALL       1
I__280/O                                    Span4Mux_h                   316              1986   +INF  FALL       1
I__281/I                                    Span4Mux_v                     0              1986   +INF  FALL       1
I__281/O                                    Span4Mux_v                   373              2358   +INF  FALL       1
I__283/I                                    Span4Mux_h                     0              2358   +INF  FALL       1
I__283/O                                    Span4Mux_h                   316              2675   +INF  FALL       1
I__286/I                                    Span4Mux_v                     0              2675   +INF  FALL       1
I__286/O                                    Span4Mux_v                   373              3048   +INF  FALL       1
I__288/I                                    LocalMux                       0              3048   +INF  FALL       1
I__288/O                                    LocalMux                     309              3357   +INF  FALL       1
I__289/I                                    InMux                          0              3357   +INF  FALL       1
I__289/O                                    InMux                        218              3575   +INF  FALL       1
dac_buf_i12_LC_1_9_0/in0                    LogicCell40_SEQ_MODE_1000      0              3575   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i12_LC_1_9_0/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[11]
Path End         : dac_data_i11_LC_1_6_7/in2
Capture Clock    : dac_data_i11_LC_1_6_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2299
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3034
---------------------------------------   ---- 
End-of-path arrival time (ps)             3034
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[11]                                    DAC8830                        0                 0   +INF  RISE       1
ipInertedIOPad_DATA_11_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DATA_11_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DATA_11_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DATA_11_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__165/I                                    Odrv12                         0               974   +INF  FALL       1
I__165/O                                    Odrv12                       541              1515   +INF  FALL       1
I__166/I                                    Span12Mux_v                    0              1515   +INF  FALL       1
I__166/O                                    Span12Mux_v                  541              2057   +INF  FALL       1
I__167/I                                    Sp12to4                        0              2057   +INF  FALL       1
I__167/O                                    Sp12to4                      450              2507   +INF  FALL       1
I__168/I                                    LocalMux                       0              2507   +INF  FALL       1
I__168/O                                    LocalMux                     309              2816   +INF  FALL       1
I__171/I                                    InMux                          0              2816   +INF  FALL       1
I__171/O                                    InMux                        218              3034   +INF  FALL       1
I__174/I                                    CascadeMux                     0              3034   +INF  FALL       1
I__174/O                                    CascadeMux                     0              3034   +INF  FALL       1
dac_data_i11_LC_1_6_7/in2                   LogicCell40_SEQ_MODE_1000      0              3034   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__517/I                       LocalMux                       0              1659  RISE       1
I__517/O                       LocalMux                     330              1990  RISE       1
I__526/I                       ClkMux                         0              1990  RISE       1
I__526/O                       ClkMux                       309              2299  RISE       1
dac_data_i11_LC_1_6_7/clk      LogicCell40_SEQ_MODE_1000      0              2299  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[11]
Path End         : dac_buf_i11_LC_1_9_2/in0
Capture Clock    : dac_buf_i11_LC_1_9_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2348
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3301
---------------------------------------   ---- 
End-of-path arrival time (ps)             3301
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[11]                                    DAC8830                        0                 0   +INF  FALL       1
ipInertedIOPad_DATA_11_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DATA_11_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DATA_11_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DATA_11_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__165/I                                    Odrv12                         0               924   +INF  FALL       1
I__165/O                                    Odrv12                       541              1465   +INF  FALL       1
I__166/I                                    Span12Mux_v                    0              1465   +INF  FALL       1
I__166/O                                    Span12Mux_v                  541              2007   +INF  FALL       1
I__167/I                                    Sp12to4                        0              2007   +INF  FALL       1
I__167/O                                    Sp12to4                      450              2457   +INF  FALL       1
I__170/I                                    Span4Mux_h                     0              2457   +INF  FALL       1
I__170/O                                    Span4Mux_h                   316              2773   +INF  FALL       1
I__173/I                                    LocalMux                       0              2773   +INF  FALL       1
I__173/O                                    LocalMux                     309              3083   +INF  FALL       1
I__175/I                                    InMux                          0              3083   +INF  FALL       1
I__175/O                                    InMux                        218              3301   +INF  FALL       1
dac_buf_i11_LC_1_9_2/in0                    LogicCell40_SEQ_MODE_1000      0              3301   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__522/I                       LocalMux                       0              1709  RISE       1
I__522/O                       LocalMux                     330              2039  RISE       1
I__532/I                       ClkMux                         0              2039  RISE       1
I__532/O                       ClkMux                       309              2348  RISE       1
dac_buf_i11_LC_1_9_2/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[10]
Path End         : dac_buf_i10_LC_1_10_3/in1
Capture Clock    : dac_buf_i10_LC_1_10_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3002
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2043
---------------------------------------   ---- 
End-of-path arrival time (ps)             2043
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[10]                                    DAC8830                        0                 0   +INF  RISE       1
ipInertedIOPad_DATA_10_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DATA_10_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DATA_10_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DATA_10_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__416/I                                    Odrv12                         0               974   +INF  FALL       1
I__416/O                                    Odrv12                       541              1515   +INF  FALL       1
I__418/I                                    LocalMux                       0              1515   +INF  FALL       1
I__418/O                                    LocalMux                     309              1825   +INF  FALL       1
I__420/I                                    InMux                          0              1825   +INF  FALL       1
I__420/O                                    InMux                        218              2043   +INF  FALL       1
dac_buf_i10_LC_1_10_3/in1                   LogicCell40_SEQ_MODE_1000      0              2043   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i10_LC_1_10_3/clk      LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[10]
Path End         : dac_data_i10_LC_2_7_7/in1
Capture Clock    : dac_data_i10_LC_2_7_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2348
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2513
---------------------------------------   ---- 
End-of-path arrival time (ps)             2513
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[10]                                    DAC8830                        0                 0   +INF  FALL       1
ipInertedIOPad_DATA_10_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DATA_10_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DATA_10_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DATA_10_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__417/I                                    Odrv4                          0               924   +INF  FALL       1
I__417/O                                    Odrv4                        373              1297   +INF  FALL       1
I__419/I                                    Span4Mux_h                     0              1297   +INF  FALL       1
I__419/O                                    Span4Mux_h                   316              1613   +INF  FALL       1
I__421/I                                    Span4Mux_v                     0              1613   +INF  FALL       1
I__421/O                                    Span4Mux_v                   373              1986   +INF  FALL       1
I__422/I                                    LocalMux                       0              1986   +INF  FALL       1
I__422/O                                    LocalMux                     309              2295   +INF  FALL       1
I__423/I                                    InMux                          0              2295   +INF  FALL       1
I__423/O                                    InMux                        218              2513   +INF  FALL       1
dac_data_i10_LC_2_7_7/in1                   LogicCell40_SEQ_MODE_1000      0              2513   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__521/I                       LocalMux                       0              1709  RISE       1
I__521/O                       LocalMux                     330              2039  RISE       1
I__531/I                       ClkMux                         0              2039  RISE       1
I__531/O                       ClkMux                       309              2348  RISE       1
dac_data_i10_LC_2_7_7/clk      LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[9]
Path End         : dac_data_i9_LC_1_7_3/in2
Capture Clock    : dac_data_i9_LC_1_7_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2348
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2563
---------------------------------------   ---- 
End-of-path arrival time (ps)             2563
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[9]                                    DAC8830                        0                 0   +INF  RISE       1
ipInertedIOPad_DATA_9_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DATA_9_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DATA_9_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DATA_9_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__262/I                                   Odrv4                          0               974   +INF  FALL       1
I__262/O                                   Odrv4                        373              1347   +INF  FALL       1
I__263/I                                   Span4Mux_h                     0              1347   +INF  FALL       1
I__263/O                                   Span4Mux_h                   316              1663   +INF  FALL       1
I__265/I                                   Span4Mux_v                     0              1663   +INF  FALL       1
I__265/O                                   Span4Mux_v                   373              2036   +INF  FALL       1
I__267/I                                   LocalMux                       0              2036   +INF  FALL       1
I__267/O                                   LocalMux                     309              2345   +INF  FALL       1
I__270/I                                   InMux                          0              2345   +INF  FALL       1
I__270/O                                   InMux                        218              2563   +INF  FALL       1
I__273/I                                   CascadeMux                     0              2563   +INF  FALL       1
I__273/O                                   CascadeMux                     0              2563   +INF  FALL       1
dac_data_i9_LC_1_7_3/in2                   LogicCell40_SEQ_MODE_1000      0              2563   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i9_LC_1_7_3/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[9]
Path End         : dac_buf_i9_LC_1_10_0/in0
Capture Clock    : dac_buf_i9_LC_1_10_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3002
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2830
---------------------------------------   ---- 
End-of-path arrival time (ps)             2830
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[9]                                    DAC8830                        0                 0   +INF  FALL       1
ipInertedIOPad_DATA_9_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DATA_9_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DATA_9_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DATA_9_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__262/I                                   Odrv4                          0               924   +INF  FALL       1
I__262/O                                   Odrv4                        373              1297   +INF  FALL       1
I__263/I                                   Span4Mux_h                     0              1297   +INF  FALL       1
I__263/O                                   Span4Mux_h                   316              1613   +INF  FALL       1
I__265/I                                   Span4Mux_v                     0              1613   +INF  FALL       1
I__265/O                                   Span4Mux_v                   373              1986   +INF  FALL       1
I__268/I                                   Span4Mux_h                     0              1986   +INF  FALL       1
I__268/O                                   Span4Mux_h                   316              2302   +INF  FALL       1
I__271/I                                   LocalMux                       0              2302   +INF  FALL       1
I__271/O                                   LocalMux                     309              2612   +INF  FALL       1
I__274/I                                   InMux                          0              2612   +INF  FALL       1
I__274/O                                   InMux                        218              2830   +INF  FALL       1
dac_buf_i9_LC_1_10_0/in0                   LogicCell40_SEQ_MODE_1000      0              2830   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i9_LC_1_10_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[8]
Path End         : dac_data_i8_LC_2_7_6/in3
Capture Clock    : dac_data_i8_LC_2_7_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2348
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2584
---------------------------------------   ---- 
End-of-path arrival time (ps)             2584
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[8]                                    DAC8830                        0                 0   +INF  RISE       1
ipInertedIOPad_DATA_8_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DATA_8_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DATA_8_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DATA_8_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__395/I                                   Odrv12                         0               974   +INF  FALL       1
I__395/O                                   Odrv12                       541              1515   +INF  FALL       1
I__396/I                                   Span12Mux_v                    0              1515   +INF  FALL       1
I__396/O                                   Span12Mux_v                  541              2057   +INF  FALL       1
I__397/I                                   LocalMux                       0              2057   +INF  FALL       1
I__397/O                                   LocalMux                     309              2366   +INF  FALL       1
I__400/I                                   InMux                          0              2366   +INF  FALL       1
I__400/O                                   InMux                        218              2584   +INF  FALL       1
dac_data_i8_LC_2_7_6/in3                   LogicCell40_SEQ_MODE_1000      0              2584   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__521/I                       LocalMux                       0              1709  RISE       1
I__521/O                       LocalMux                     330              2039  RISE       1
I__531/I                       ClkMux                         0              2039  RISE       1
I__531/O                       ClkMux                       309              2348  RISE       1
dac_data_i8_LC_2_7_6/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[8]
Path End         : dac_buf_i8_LC_1_10_2/in0
Capture Clock    : dac_buf_i8_LC_1_10_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3002
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2984
---------------------------------------   ---- 
End-of-path arrival time (ps)             2984
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[8]                                    DAC8830                        0                 0   +INF  FALL       1
ipInertedIOPad_DATA_8_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DATA_8_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DATA_8_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DATA_8_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__395/I                                   Odrv12                         0               924   +INF  FALL       1
I__395/O                                   Odrv12                       541              1465   +INF  FALL       1
I__396/I                                   Span12Mux_v                    0              1465   +INF  FALL       1
I__396/O                                   Span12Mux_v                  541              2007   +INF  FALL       1
I__399/I                                   Sp12to4                        0              2007   +INF  FALL       1
I__399/O                                   Sp12to4                      450              2457   +INF  FALL       1
I__402/I                                   LocalMux                       0              2457   +INF  FALL       1
I__402/O                                   LocalMux                     309              2766   +INF  FALL       1
I__403/I                                   InMux                          0              2766   +INF  FALL       1
I__403/O                                   InMux                        218              2984   +INF  FALL       1
dac_buf_i8_LC_1_10_2/in0                   LogicCell40_SEQ_MODE_1000      0              2984   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i8_LC_1_10_2/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[7]
Path End         : dac_buf_i7_LC_1_10_4/in0
Capture Clock    : dac_buf_i7_LC_1_10_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3002
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2563
---------------------------------------   ---- 
End-of-path arrival time (ps)             2563
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[7]                                    DAC8830                        0                 0   +INF  RISE       1
ipInertedIOPad_DATA_7_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DATA_7_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DATA_7_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DATA_7_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__236/I                                   Odrv4                          0               974   +INF  FALL       1
I__236/O                                   Odrv4                        373              1347   +INF  FALL       1
I__237/I                                   Span4Mux_h                     0              1347   +INF  FALL       1
I__237/O                                   Span4Mux_h                   316              1663   +INF  FALL       1
I__238/I                                   Span4Mux_v                     0              1663   +INF  FALL       1
I__238/O                                   Span4Mux_v                   373              2036   +INF  FALL       1
I__239/I                                   LocalMux                       0              2036   +INF  FALL       1
I__239/O                                   LocalMux                     309              2345   +INF  FALL       1
I__241/I                                   InMux                          0              2345   +INF  FALL       1
I__241/O                                   InMux                        218              2563   +INF  FALL       1
dac_buf_i7_LC_1_10_4/in0                   LogicCell40_SEQ_MODE_1000      0              2563   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i7_LC_1_10_4/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[7]
Path End         : dac_data_i7_LC_1_7_4/in2
Capture Clock    : dac_data_i7_LC_1_7_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2348
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2886
---------------------------------------   ---- 
End-of-path arrival time (ps)             2886
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[7]                                    DAC8830                        0                 0   +INF  FALL       1
ipInertedIOPad_DATA_7_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DATA_7_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DATA_7_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DATA_7_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__236/I                                   Odrv4                          0               924   +INF  FALL       1
I__236/O                                   Odrv4                        373              1297   +INF  FALL       1
I__237/I                                   Span4Mux_h                     0              1297   +INF  FALL       1
I__237/O                                   Span4Mux_h                   316              1613   +INF  FALL       1
I__238/I                                   Span4Mux_v                     0              1613   +INF  FALL       1
I__238/O                                   Span4Mux_v                   373              1986   +INF  FALL       1
I__240/I                                   Span4Mux_v                     0              1986   +INF  FALL       1
I__240/O                                   Span4Mux_v                   373              2358   +INF  FALL       1
I__242/I                                   LocalMux                       0              2358   +INF  FALL       1
I__242/O                                   LocalMux                     309              2668   +INF  FALL       1
I__243/I                                   InMux                          0              2668   +INF  FALL       1
I__243/O                                   InMux                        218              2886   +INF  FALL       1
I__245/I                                   CascadeMux                     0              2886   +INF  FALL       1
I__245/O                                   CascadeMux                     0              2886   +INF  FALL       1
dac_data_i7_LC_1_7_4/in2                   LogicCell40_SEQ_MODE_1000      0              2886   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i7_LC_1_7_4/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[6]
Path End         : dac_buf_i6_LC_1_10_5/in1
Capture Clock    : dac_buf_i6_LC_1_10_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3002
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2563
---------------------------------------   ---- 
End-of-path arrival time (ps)             2563
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[6]                                    DAC8830                        0                 0   +INF  RISE       1
ipInertedIOPad_DATA_6_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DATA_6_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DATA_6_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DATA_6_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__222/I                                   Odrv4                          0               974   +INF  FALL       1
I__222/O                                   Odrv4                        373              1347   +INF  FALL       1
I__223/I                                   Span4Mux_h                     0              1347   +INF  FALL       1
I__223/O                                   Span4Mux_h                   316              1663   +INF  FALL       1
I__224/I                                   Span4Mux_v                     0              1663   +INF  FALL       1
I__224/O                                   Span4Mux_v                   373              2036   +INF  FALL       1
I__225/I                                   LocalMux                       0              2036   +INF  FALL       1
I__225/O                                   LocalMux                     309              2345   +INF  FALL       1
I__228/I                                   InMux                          0              2345   +INF  FALL       1
I__228/O                                   InMux                        218              2563   +INF  FALL       1
dac_buf_i6_LC_1_10_5/in1                   LogicCell40_SEQ_MODE_1000      0              2563   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i6_LC_1_10_5/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[6]
Path End         : dac_data_i6_LC_1_6_5/in2
Capture Clock    : dac_data_i6_LC_1_6_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2299
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2886
---------------------------------------   ---- 
End-of-path arrival time (ps)             2886
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[6]                                    DAC8830                        0                 0   +INF  FALL       1
ipInertedIOPad_DATA_6_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DATA_6_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DATA_6_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DATA_6_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__222/I                                   Odrv4                          0               924   +INF  FALL       1
I__222/O                                   Odrv4                        373              1297   +INF  FALL       1
I__223/I                                   Span4Mux_h                     0              1297   +INF  FALL       1
I__223/O                                   Span4Mux_h                   316              1613   +INF  FALL       1
I__224/I                                   Span4Mux_v                     0              1613   +INF  FALL       1
I__224/O                                   Span4Mux_v                   373              1986   +INF  FALL       1
I__227/I                                   Span4Mux_v                     0              1986   +INF  FALL       1
I__227/O                                   Span4Mux_v                   373              2358   +INF  FALL       1
I__230/I                                   LocalMux                       0              2358   +INF  FALL       1
I__230/O                                   LocalMux                     309              2668   +INF  FALL       1
I__232/I                                   InMux                          0              2668   +INF  FALL       1
I__232/O                                   InMux                        218              2886   +INF  FALL       1
I__233/I                                   CascadeMux                     0              2886   +INF  FALL       1
I__233/O                                   CascadeMux                     0              2886   +INF  FALL       1
dac_data_i6_LC_1_6_5/in2                   LogicCell40_SEQ_MODE_1000      0              2886   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__517/I                       LocalMux                       0              1659  RISE       1
I__517/O                       LocalMux                     330              1990  RISE       1
I__526/I                       ClkMux                         0              1990  RISE       1
I__526/O                       ClkMux                       309              2299  RISE       1
dac_data_i6_LC_1_6_5/clk       LogicCell40_SEQ_MODE_1000      0              2299  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[5]
Path End         : dac_buf_i5_LC_1_10_7/in1
Capture Clock    : dac_buf_i5_LC_1_10_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3002
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3016
---------------------------------------   ---- 
End-of-path arrival time (ps)             3016
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[5]                                    DAC8830                        0                 0   +INF  RISE       1
ipInertedIOPad_DATA_5_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DATA_5_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DATA_5_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DATA_5_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__318/I                                   Odrv4                          0              1054   +INF  FALL       1
I__318/O                                   Odrv4                        373              1427   +INF  FALL       1
I__319/I                                   Span4Mux_h                     0              1427   +INF  FALL       1
I__319/O                                   Span4Mux_h                   316              1743   +INF  FALL       1
I__320/I                                   Span4Mux_v                     0              1743   +INF  FALL       1
I__320/O                                   Span4Mux_v                   373              2116   +INF  FALL       1
I__321/I                                   Span4Mux_v                     0              2116   +INF  FALL       1
I__321/O                                   Span4Mux_v                   373              2488   +INF  FALL       1
I__322/I                                   LocalMux                       0              2488   +INF  FALL       1
I__322/O                                   LocalMux                     309              2798   +INF  FALL       1
I__324/I                                   InMux                          0              2798   +INF  FALL       1
I__324/O                                   InMux                        218              3016   +INF  FALL       1
dac_buf_i5_LC_1_10_7/in1                   LogicCell40_SEQ_MODE_1000      0              3016   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i5_LC_1_10_7/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[5]
Path End         : dac_data_i5_LC_2_8_7/in2
Capture Clock    : dac_data_i5_LC_2_8_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3002
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3282
---------------------------------------   ---- 
End-of-path arrival time (ps)             3282
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[5]                                    DAC8830                        0                 0   +INF  FALL       1
ipInertedIOPad_DATA_5_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DATA_5_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_DATA_5_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_DATA_5_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__318/I                                   Odrv4                          0              1004   +INF  FALL       1
I__318/O                                   Odrv4                        373              1377   +INF  FALL       1
I__319/I                                   Span4Mux_h                     0              1377   +INF  FALL       1
I__319/O                                   Span4Mux_h                   316              1693   +INF  FALL       1
I__320/I                                   Span4Mux_v                     0              1693   +INF  FALL       1
I__320/O                                   Span4Mux_v                   373              2066   +INF  FALL       1
I__321/I                                   Span4Mux_v                     0              2066   +INF  FALL       1
I__321/O                                   Span4Mux_v                   373              2438   +INF  FALL       1
I__323/I                                   Span4Mux_h                     0              2438   +INF  FALL       1
I__323/O                                   Span4Mux_h                   316              2755   +INF  FALL       1
I__325/I                                   LocalMux                       0              2755   +INF  FALL       1
I__325/O                                   LocalMux                     309              3064   +INF  FALL       1
I__326/I                                   InMux                          0              3064   +INF  FALL       1
I__326/O                                   InMux                        218              3282   +INF  FALL       1
I__328/I                                   CascadeMux                     0              3282   +INF  FALL       1
I__328/O                                   CascadeMux                     0              3282   +INF  FALL       1
dac_data_i5_LC_2_8_7/in2                   LogicCell40_SEQ_MODE_1000      0              3282   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i5_LC_2_8_7/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[4]
Path End         : dac_buf_i4_LC_1_10_1/in3
Capture Clock    : dac_buf_i4_LC_1_10_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3002
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2866
---------------------------------------   ---- 
End-of-path arrival time (ps)             2866
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[4]                                    DAC8830                        0                 0   +INF  RISE       1
ipInertedIOPad_DATA_4_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DATA_4_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DATA_4_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DATA_4_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__252/I                                   Odrv12                         0               974   +INF  FALL       1
I__252/O                                   Odrv12                       541              1515   +INF  FALL       1
I__253/I                                   Sp12to4                        0              1515   +INF  FALL       1
I__253/O                                   Sp12to4                      450              1965   +INF  FALL       1
I__254/I                                   Span4Mux_v                     0              1965   +INF  FALL       1
I__254/O                                   Span4Mux_v                   373              2338   +INF  FALL       1
I__255/I                                   LocalMux                       0              2338   +INF  FALL       1
I__255/O                                   LocalMux                     309              2648   +INF  FALL       1
I__257/I                                   InMux                          0              2648   +INF  FALL       1
I__257/O                                   InMux                        218              2866   +INF  FALL       1
dac_buf_i4_LC_1_10_1/in3                   LogicCell40_SEQ_MODE_1000      0              2866   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i4_LC_1_10_1/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[4]
Path End         : dac_data_i4_LC_1_8_3/in2
Capture Clock    : dac_data_i4_LC_1_8_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3002
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3132
---------------------------------------   ---- 
End-of-path arrival time (ps)             3132
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[4]                                    DAC8830                        0                 0   +INF  FALL       1
ipInertedIOPad_DATA_4_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DATA_4_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DATA_4_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DATA_4_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__252/I                                   Odrv12                         0               924   +INF  FALL       1
I__252/O                                   Odrv12                       541              1465   +INF  FALL       1
I__253/I                                   Sp12to4                        0              1465   +INF  FALL       1
I__253/O                                   Sp12to4                      450              1915   +INF  FALL       1
I__254/I                                   Span4Mux_v                     0              1915   +INF  FALL       1
I__254/O                                   Span4Mux_v                   373              2288   +INF  FALL       1
I__256/I                                   Span4Mux_h                     0              2288   +INF  FALL       1
I__256/O                                   Span4Mux_h                   316              2605   +INF  FALL       1
I__258/I                                   LocalMux                       0              2605   +INF  FALL       1
I__258/O                                   LocalMux                     309              2914   +INF  FALL       1
I__259/I                                   InMux                          0              2914   +INF  FALL       1
I__259/O                                   InMux                        218              3132   +INF  FALL       1
I__261/I                                   CascadeMux                     0              3132   +INF  FALL       1
I__261/O                                   CascadeMux                     0              3132   +INF  FALL       1
dac_data_i4_LC_1_8_3/in2                   LogicCell40_SEQ_MODE_1000      0              3132   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__536/I                       LocalMux                       0              2363  RISE       1
I__536/O                       LocalMux                     330              2693  RISE       1
I__542/I                       ClkMux                         0              2693  RISE       1
I__542/O                       ClkMux                       309              3002  RISE       1
dac_data_i4_LC_1_8_3/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[3]
Path End         : dac_buf_i3_LC_2_10_0/in0
Capture Clock    : dac_buf_i3_LC_2_10_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3002
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2584
---------------------------------------   ---- 
End-of-path arrival time (ps)             2584
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[3]                                    DAC8830                        0                 0   +INF  RISE       1
ipInertedIOPad_DATA_3_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DATA_3_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DATA_3_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DATA_3_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__488/I                                   Odrv12                         0               974   +INF  FALL       1
I__488/O                                   Odrv12                       541              1515   +INF  FALL       1
I__489/I                                   Span12Mux_v                    0              1515   +INF  FALL       1
I__489/O                                   Span12Mux_v                  541              2057   +INF  FALL       1
I__490/I                                   LocalMux                       0              2057   +INF  FALL       1
I__490/O                                   LocalMux                     309              2366   +INF  FALL       1
I__492/I                                   InMux                          0              2366   +INF  FALL       1
I__492/O                                   InMux                        218              2584   +INF  FALL       1
dac_buf_i3_LC_2_10_0/in0                   LogicCell40_SEQ_MODE_1000      0              2584   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__539/I                       LocalMux                       0              2363  RISE       1
I__539/O                       LocalMux                     330              2693  RISE       1
I__545/I                       ClkMux                         0              2693  RISE       1
I__545/O                       ClkMux                       309              3002  RISE       1
dac_buf_i3_LC_2_10_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[3]
Path End         : dac_data_i3_LC_2_8_0/in1
Capture Clock    : dac_data_i3_LC_2_8_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3002
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2534
---------------------------------------   ---- 
End-of-path arrival time (ps)             2534
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[3]                                    DAC8830                        0                 0   +INF  FALL       1
ipInertedIOPad_DATA_3_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DATA_3_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DATA_3_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DATA_3_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__488/I                                   Odrv12                         0               924   +INF  FALL       1
I__488/O                                   Odrv12                       541              1465   +INF  FALL       1
I__489/I                                   Span12Mux_v                    0              1465   +INF  FALL       1
I__489/O                                   Span12Mux_v                  541              2007   +INF  FALL       1
I__491/I                                   LocalMux                       0              2007   +INF  FALL       1
I__491/O                                   LocalMux                     309              2316   +INF  FALL       1
I__493/I                                   InMux                          0              2316   +INF  FALL       1
I__493/O                                   InMux                        218              2534   +INF  FALL       1
dac_data_i3_LC_2_8_0/in1                   LogicCell40_SEQ_MODE_1000      0              2534   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
dac_data_i3_LC_2_8_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[2]
Path End         : dac_buf_i2_LC_2_10_3/in1
Capture Clock    : dac_buf_i2_LC_2_10_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3002
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2563
---------------------------------------   ---- 
End-of-path arrival time (ps)             2563
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[2]                                    DAC8830                        0                 0   +INF  RISE       1
ipInertedIOPad_DATA_2_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DATA_2_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DATA_2_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DATA_2_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__470/I                                   Odrv4                          0               974   +INF  FALL       1
I__470/O                                   Odrv4                        373              1347   +INF  FALL       1
I__472/I                                   Span4Mux_v                     0              1347   +INF  FALL       1
I__472/O                                   Span4Mux_v                   373              1719   +INF  FALL       1
I__474/I                                   Span4Mux_h                     0              1719   +INF  FALL       1
I__474/O                                   Span4Mux_h                   316              2036   +INF  FALL       1
I__476/I                                   LocalMux                       0              2036   +INF  FALL       1
I__476/O                                   LocalMux                     309              2345   +INF  FALL       1
I__478/I                                   InMux                          0              2345   +INF  FALL       1
I__478/O                                   InMux                        218              2563   +INF  FALL       1
dac_buf_i2_LC_2_10_3/in1                   LogicCell40_SEQ_MODE_1000      0              2563   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__539/I                       LocalMux                       0              2363  RISE       1
I__539/O                       LocalMux                     330              2693  RISE       1
I__545/I                       ClkMux                         0              2693  RISE       1
I__545/O                       ClkMux                       309              3002  RISE       1
dac_buf_i2_LC_2_10_3/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[2]
Path End         : dac_data_i2_LC_1_7_1/in2
Capture Clock    : dac_data_i2_LC_1_7_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2348
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3188
---------------------------------------   ---- 
End-of-path arrival time (ps)             3188
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[2]                                    DAC8830                        0                 0   +INF  FALL       1
ipInertedIOPad_DATA_2_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DATA_2_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DATA_2_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DATA_2_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__471/I                                   Odrv12                         0               924   +INF  FALL       1
I__471/O                                   Odrv12                       541              1465   +INF  FALL       1
I__473/I                                   Sp12to4                        0              1465   +INF  FALL       1
I__473/O                                   Sp12to4                      450              1915   +INF  FALL       1
I__475/I                                   Span4Mux_v                     0              1915   +INF  FALL       1
I__475/O                                   Span4Mux_v                   373              2288   +INF  FALL       1
I__477/I                                   Span4Mux_v                     0              2288   +INF  FALL       1
I__477/O                                   Span4Mux_v                   373              2661   +INF  FALL       1
I__479/I                                   LocalMux                       0              2661   +INF  FALL       1
I__479/O                                   LocalMux                     309              2970   +INF  FALL       1
I__481/I                                   InMux                          0              2970   +INF  FALL       1
I__481/O                                   InMux                        218              3188   +INF  FALL       1
I__483/I                                   CascadeMux                     0              3188   +INF  FALL       1
I__483/O                                   CascadeMux                     0              3188   +INF  FALL       1
dac_data_i2_LC_1_7_1/in2                   LogicCell40_SEQ_MODE_1000      0              3188   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i2_LC_1_7_1/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[1]
Path End         : dac_buf_i1_LC_2_10_7/in1
Capture Clock    : dac_buf_i1_LC_2_10_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3002
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2563
---------------------------------------   ---- 
End-of-path arrival time (ps)             2563
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[1]                                    DAC8830                        0                 0   +INF  RISE       1
ipInertedIOPad_DATA_1_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DATA_1_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DATA_1_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DATA_1_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__456/I                                   Odrv4                          0               974   +INF  FALL       1
I__456/O                                   Odrv4                        373              1347   +INF  FALL       1
I__457/I                                   Span4Mux_h                     0              1347   +INF  FALL       1
I__457/O                                   Span4Mux_h                   316              1663   +INF  FALL       1
I__459/I                                   Span4Mux_v                     0              1663   +INF  FALL       1
I__459/O                                   Span4Mux_v                   373              2036   +INF  FALL       1
I__461/I                                   LocalMux                       0              2036   +INF  FALL       1
I__461/O                                   LocalMux                     309              2345   +INF  FALL       1
I__463/I                                   InMux                          0              2345   +INF  FALL       1
I__463/O                                   InMux                        218              2563   +INF  FALL       1
dac_buf_i1_LC_2_10_7/in1                   LogicCell40_SEQ_MODE_1000      0              2563   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__539/I                       LocalMux                       0              2363  RISE       1
I__539/O                       LocalMux                     330              2693  RISE       1
I__545/I                       ClkMux                         0              2693  RISE       1
I__545/O                       ClkMux                       309              3002  RISE       1
dac_buf_i1_LC_2_10_7/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[1]
Path End         : dac_data_i1_LC_1_8_2/in1
Capture Clock    : dac_data_i1_LC_1_8_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3002
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2886
---------------------------------------   ---- 
End-of-path arrival time (ps)             2886
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[1]                                    DAC8830                        0                 0   +INF  FALL       1
ipInertedIOPad_DATA_1_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DATA_1_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DATA_1_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DATA_1_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__456/I                                   Odrv4                          0               924   +INF  FALL       1
I__456/O                                   Odrv4                        373              1297   +INF  FALL       1
I__458/I                                   Span4Mux_v                     0              1297   +INF  FALL       1
I__458/O                                   Span4Mux_v                   373              1669   +INF  FALL       1
I__460/I                                   Span4Mux_h                     0              1669   +INF  FALL       1
I__460/O                                   Span4Mux_h                   316              1986   +INF  FALL       1
I__462/I                                   Span4Mux_v                     0              1986   +INF  FALL       1
I__462/O                                   Span4Mux_v                   373              2358   +INF  FALL       1
I__464/I                                   LocalMux                       0              2358   +INF  FALL       1
I__464/O                                   LocalMux                     309              2668   +INF  FALL       1
I__465/I                                   InMux                          0              2668   +INF  FALL       1
I__465/O                                   InMux                        218              2886   +INF  FALL       1
dac_data_i1_LC_1_8_2/in1                   LogicCell40_SEQ_MODE_1000      0              2886   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__536/I                       LocalMux                       0              2363  RISE       1
I__536/O                       LocalMux                     330              2693  RISE       1
I__542/I                       ClkMux                         0              2693  RISE       1
I__542/O                       ClkMux                       309              3002  RISE       1
dac_data_i1_LC_1_8_2/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[0]
Path End         : dac_buf_i0_LC_1_10_6/in0
Capture Clock    : dac_buf_i0_LC_1_10_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      3002
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2493
---------------------------------------   ---- 
End-of-path arrival time (ps)             2493
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[0]                                    DAC8830                        0                 0   +INF  RISE       1
ipInertedIOPad_DATA_0_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DATA_0_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DATA_0_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DATA_0_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__207/I                                   Odrv12                         0               974   +INF  FALL       1
I__207/O                                   Odrv12                       541              1515   +INF  FALL       1
I__208/I                                   Sp12to4                        0              1515   +INF  FALL       1
I__208/O                                   Sp12to4                      450              1965   +INF  FALL       1
I__210/I                                   LocalMux                       0              1965   +INF  FALL       1
I__210/O                                   LocalMux                     309              2275   +INF  FALL       1
I__213/I                                   InMux                          0              2275   +INF  FALL       1
I__213/O                                   InMux                        218              2493   +INF  FALL       1
dac_buf_i0_LC_1_10_6/in0                   LogicCell40_SEQ_MODE_1000      0              2493   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__538/I                       LocalMux                       0              2363  RISE       1
I__538/O                       LocalMux                     330              2693  RISE       1
I__544/I                       ClkMux                         0              2693  RISE       1
I__544/O                       ClkMux                       309              3002  RISE       1
dac_buf_i0_LC_1_10_6/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DATA[0]
Path End         : dac_data_i0_LC_1_7_5/in2
Capture Clock    : dac_data_i0_LC_1_7_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (DAC8830|CLK:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2348
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2816
---------------------------------------   ---- 
End-of-path arrival time (ps)             2816
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DATA[0]                                    DAC8830                        0                 0   +INF  FALL       1
ipInertedIOPad_DATA_0_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DATA_0_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
ipInertedIOPad_DATA_0_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
ipInertedIOPad_DATA_0_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               924   +INF  FALL       1
I__207/I                                   Odrv12                         0               924   +INF  FALL       1
I__207/O                                   Odrv12                       541              1465   +INF  FALL       1
I__209/I                                   Sp12to4                        0              1465   +INF  FALL       1
I__209/O                                   Sp12to4                      450              1915   +INF  FALL       1
I__211/I                                   Span4Mux_v                     0              1915   +INF  FALL       1
I__211/O                                   Span4Mux_v                   373              2288   +INF  FALL       1
I__214/I                                   LocalMux                       0              2288   +INF  FALL       1
I__214/O                                   LocalMux                     309              2598   +INF  FALL       1
I__216/I                                   InMux                          0              2598   +INF  FALL       1
I__216/O                                   InMux                        218              2816   +INF  FALL       1
I__218/I                                   CascadeMux                     0              2816   +INF  FALL       1
I__218/O                                   CascadeMux                     0              2816   +INF  FALL       1
dac_data_i0_LC_1_7_5/in2                   LogicCell40_SEQ_MODE_1000      0              2816   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
dac_data_i0_LC_1_7_5/clk       LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SCLK_33_LC_2_8_5/lcout
Path End         : SCLK
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DAC8830|CLK:R#1)       0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      3002
+ Clock To Q                                    541
+ Data Path Delay                              7050
-------------------------------------------   ----- 
End-of-path arrival time (ps)                 10594
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__513/I                       Span4Mux_h                     0              1357  RISE       1
I__513/O                       Span4Mux_h                   302              1659  RISE       1
I__519/I                       Span4Mux_v                     0              1659  RISE       1
I__519/O                       Span4Mux_v                   352              2011  RISE       1
I__528/I                       Span4Mux_v                     0              2011  RISE       1
I__528/O                       Span4Mux_v                   352              2363  RISE       1
I__537/I                       LocalMux                       0              2363  RISE       1
I__537/O                       LocalMux                     330              2693  RISE       1
I__543/I                       ClkMux                         0              2693  RISE       1
I__543/O                       ClkMux                       309              3002  RISE       1
SCLK_33_LC_2_8_5/clk           LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SCLK_33_LC_2_8_5/lcout                    LogicCell40_SEQ_MODE_1000    541              3544   +INF  RISE       2
I__375/I                                  Odrv12                         0              3544   +INF  RISE       1
I__375/O                                  Odrv12                       492              4036   +INF  RISE       1
I__377/I                                  Span12Mux_v                    0              4036   +INF  RISE       1
I__377/O                                  Span12Mux_v                  492              4528   +INF  RISE       1
I__378/I                                  Sp12to4                        0              4528   +INF  RISE       1
I__378/O                                  Sp12to4                      429              4957   +INF  RISE       1
I__379/I                                  Span4Mux_h                     0              4957   +INF  RISE       1
I__379/O                                  Span4Mux_h                   302              5259   +INF  RISE       1
I__380/I                                  Span4Mux_s0_h                  0              5259   +INF  RISE       1
I__380/O                                  Span4Mux_s0_h                148              5407   +INF  RISE       1
I__381/I                                  LocalMux                       0              5407   +INF  RISE       1
I__381/O                                  LocalMux                     330              5738   +INF  RISE       1
I__382/I                                  IoInMux                        0              5738   +INF  RISE       1
I__382/O                                  IoInMux                      260              5998   +INF  RISE       1
ipInertedIOPad_SCLK_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5998   +INF  RISE       1
ipInertedIOPad_SCLK_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              8241   +INF  FALL       1
ipInertedIOPad_SCLK_iopad/DIN             IO_PAD                         0              8241   +INF  FALL       1
ipInertedIOPad_SCLK_iopad/PACKAGEPIN:out  IO_PAD                      2353             10594   +INF  FALL       1
SCLK                                      DAC8830                        0             10594   +INF  FALL       1


++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOSI_35_LC_1_7_6/lcout
Path End         : MOSI
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2348
+ Clock To Q                                   541
+ Data Path Delay                             6762
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 9652
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__514/I                       Span4Mux_v                     0              1357  RISE       1
I__514/O                       Span4Mux_v                   352              1709  RISE       1
I__520/I                       LocalMux                       0              1709  RISE       1
I__520/O                       LocalMux                     330              2039  RISE       1
I__530/I                       ClkMux                         0              2039  RISE       1
I__530/O                       ClkMux                       309              2348  RISE       1
MOSI_35_LC_1_7_6/clk           LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
MOSI_35_LC_1_7_6/lcout                    LogicCell40_SEQ_MODE_1000    541              2890   +INF  RISE       2
I__118/I                                  Odrv4                          0              2890   +INF  RISE       1
I__118/O                                  Odrv4                        352              3241   +INF  RISE       1
I__120/I                                  Span4Mux_v                     0              3241   +INF  RISE       1
I__120/O                                  Span4Mux_v                   352              3593   +INF  RISE       1
I__121/I                                  Span4Mux_v                     0              3593   +INF  RISE       1
I__121/O                                  Span4Mux_v                   352              3945   +INF  RISE       1
I__122/I                                  Span4Mux_s3_h                  0              3945   +INF  RISE       1
I__122/O                                  Span4Mux_s3_h                232              4177   +INF  RISE       1
I__123/I                                  IoSpan4Mux                     0              4177   +INF  RISE       1
I__123/O                                  IoSpan4Mux                   288              4465   +INF  RISE       1
I__124/I                                  LocalMux                       0              4465   +INF  RISE       1
I__124/O                                  LocalMux                     330              4795   +INF  RISE       1
I__125/I                                  IoInMux                        0              4795   +INF  RISE       1
I__125/O                                  IoInMux                      260              5056   +INF  RISE       1
ipInertedIOPad_MOSI_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5056   +INF  RISE       1
ipInertedIOPad_MOSI_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              7299   +INF  FALL       1
ipInertedIOPad_MOSI_iopad/DIN             IO_PAD                         0              7299   +INF  FALL       1
ipInertedIOPad_MOSI_iopad/PACKAGEPIN:out  IO_PAD                      2353              9652   +INF  FALL       1
MOSI                                      DAC8830                        0              9652   +INF  FALL       1


++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CS_32_LC_1_5_2/lcout
Path End         : CS
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DAC8830|CLK:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1997
+ Clock To Q                                   541
+ Data Path Delay                             6026
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8564
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__504/I                       Odrv4                          0                 0  RISE       1
I__504/O                       Odrv4                        352               352  RISE       1
I__506/I                       Span4Mux_v                     0               352  RISE       1
I__506/O                       Span4Mux_v                   352               703  RISE       1
I__508/I                       Span4Mux_h                     0               703  RISE       1
I__508/O                       Span4Mux_h                   302              1005  RISE       1
I__510/I                       Span4Mux_v                     0              1005  RISE       1
I__510/O                       Span4Mux_v                   352              1357  RISE       1
I__512/I                       LocalMux                       0              1357  RISE       1
I__512/O                       LocalMux                     330              1688  RISE       1
I__516/I                       ClkMux                         0              1688  RISE       1
I__516/O                       ClkMux                       309              1997  RISE       1
CS_32_LC_1_5_2/clk             LogicCell40_SEQ_MODE_1000      0              1997  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CS_32_LC_1_5_2/lcout                    LogicCell40_SEQ_MODE_1000    541              2538   +INF  RISE       1
I__97/I                                 Odrv4                          0              2538   +INF  RISE       1
I__97/O                                 Odrv4                        352              2890   +INF  RISE       1
I__98/I                                 Span4Mux_s1_h                  0              2890   +INF  RISE       1
I__98/O                                 Span4Mux_s1_h                176              3066   +INF  RISE       1
I__99/I                                 IoSpan4Mux                     0              3066   +INF  RISE       1
I__99/O                                 IoSpan4Mux                   288              3354   +INF  RISE       1
I__100/I                                IoSpan4Mux                     0              3354   +INF  RISE       1
I__100/O                                IoSpan4Mux                   288              3642   +INF  RISE       1
I__101/I                                LocalMux                       0              3642   +INF  RISE       1
I__101/O                                LocalMux                     330              3973   +INF  RISE       1
I__102/I                                IoInMux                        0              3973   +INF  RISE       1
I__102/O                                IoInMux                      260              4233   +INF  RISE       1
ipInertedIOPad_CS_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4233   +INF  RISE       1
ipInertedIOPad_CS_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              6476   +INF  FALL       1
ipInertedIOPad_CS_iopad/DIN             IO_PAD                         0              6476   +INF  FALL       1
ipInertedIOPad_CS_iopad/PACKAGEPIN:out  IO_PAD                      2088              8564   +INF  FALL       1
CS                                      DAC8830                        0              8564   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

