

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Thu Apr  6 00:00:47 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fir
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.420 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1004|     1004|  5.020 us|  5.020 us|  1005|  1005|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- For_Loop  |     1002|     1002|         4|          1|          1|  1000|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     90|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     147|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     147|    164|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln7_fu_97_p2   |         +|   0|  0|  17|          10|           1|
    |tmp_1_fu_131_p2    |         +|   0|  0|  39|          32|          32|
    |sub_ln8_fu_108_p2  |         -|   0|  0|  17|           6|          10|
    |ap_condition_106   |       and|   0|  0|   2|           1|           1|
    |ap_condition_107   |       and|   0|  0|   2|           1|           1|
    |icmp_ln7_fu_91_p2  |      icmp|   0|  0|  11|          10|           6|
    |ap_enable_pp0      |       xor|   0|  0|   2|           1|           2|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  90|          61|          53|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done_int                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1        |   9|          2|   10|         20|
    |ap_sig_allocacmp_tmp_load3  |   9|          2|   32|         64|
    |i_fu_48                     |   9|          2|   10|         20|
    |tmp_fu_44                   |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  54|         12|   86|        172|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |d_i_load_reg_178                  |  32|   0|   32|          0|
    |i_fu_48                           |  10|   0|   10|          0|
    |icmp_ln7_reg_159                  |   1|   0|    1|          0|
    |icmp_ln7_reg_159_pp0_iter1_reg    |   1|   0|    1|          0|
    |idx_load_reg_173                  |  32|   0|   32|          0|
    |mul_ln8_reg_183                   |  32|   0|   32|          0|
    |tmp_fu_44                         |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 147|   0|  147|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_return     |  out|   32|  ap_ctrl_hs|           fir|  return value|
|d_i_address0  |  out|   10|   ap_memory|           d_i|         array|
|d_i_ce0       |  out|    1|   ap_memory|           d_i|         array|
|d_i_q0        |   in|   32|   ap_memory|           d_i|         array|
|idx_address0  |  out|   10|   ap_memory|           idx|         array|
|idx_ce0       |  out|    1|   ap_memory|           idx|         array|
|idx_q0        |   in|   32|   ap_memory|           idx|         array|
+--------------+-----+-----+------------+--------------+--------------+

