{
 "Files" : [
  {
   "Path" : "C:/kitahard/Tang_Nano_4K/dk_test/src/dvi_tx/dvi_tx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/kitahard/Tang_Nano_4K/dk_test/src/gowin_empu/gowin_empu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/kitahard/Tang_Nano_4K/dk_test/src/gowin_pllvr/GW_PLLVR.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/kitahard/Tang_Nano_4K/dk_test/src/gowin_pllvr/TMDS_PLLVR.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/kitahard/Tang_Nano_4K/dk_test/src/gowin_sdpb/gowin_sdpb_32x16.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/kitahard/Tang_Nano_4K/dk_test/src/hyperram_memory_interface/hyperram_memory_interface.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/kitahard/Tang_Nano_4K/dk_test/src/syn_code/syn_gen.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/kitahard/Tang_Nano_4K/dk_test/src/video_top.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/kitahard/Tang_Nano_4K/dk_test/impl/temp/rtl_parser.result",
 "Top" : "video_top",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}