/***************************************************************************
 *     Copyright (c) 1999-2008, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_px3d_l2.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/9/08 11:23a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jan  9 09:00:35 2008
 *                 MD5 Checksum         847dc12a9d71c4c68a648bbf19a883e3
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7400/rdb/e0/bchp_px3d_l2.h $
 * 
 * Hydra_Software_Devel/1   1/9/08 11:23a rpan
 * PR38572: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_PX3D_L2_H__
#define BCHP_PX3D_L2_H__

/***************************************************************************
 *PX3D_L2 - PX3D Level 2 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_PX3D_L2_CPU_STATUS                  0x01200000 /* CPU interrupt Status Register */
#define BCHP_PX3D_L2_CPU_SET                     0x01200004 /* CPU interrupt Set Register */
#define BCHP_PX3D_L2_CPU_CLEAR                   0x01200008 /* CPU interrupt Clear Register */
#define BCHP_PX3D_L2_CPU_MASK_STATUS             0x0120000c /* CPU interrupt Mask Status Register */
#define BCHP_PX3D_L2_CPU_MASK_SET                0x01200010 /* CPU interrupt Mask Set Register */
#define BCHP_PX3D_L2_CPU_MASK_CLEAR              0x01200014 /* CPU interrupt Mask Clear Register */
#define BCHP_PX3D_L2_PCI_STATUS                  0x01200018 /* PCI interrupt Status Register */
#define BCHP_PX3D_L2_PCI_SET                     0x0120001c /* PCI interrupt Set Register */
#define BCHP_PX3D_L2_PCI_CLEAR                   0x01200020 /* PCI interrupt Clear Register */
#define BCHP_PX3D_L2_PCI_MASK_STATUS             0x01200024 /* PCI interrupt Mask Status Register */
#define BCHP_PX3D_L2_PCI_MASK_SET                0x01200028 /* PCI interrupt Mask Set Register */
#define BCHP_PX3D_L2_PCI_MASK_CLEAR              0x0120002c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* PX3D_L2 :: CPU_STATUS :: reserved0 [31:06] */
#define BCHP_PX3D_L2_CPU_STATUS_reserved0_MASK                     0xffffffc0
#define BCHP_PX3D_L2_CPU_STATUS_reserved0_SHIFT                    6

/* PX3D_L2 :: CPU_STATUS :: PX3D_4_INTR [05:05] */
#define BCHP_PX3D_L2_CPU_STATUS_PX3D_4_INTR_MASK                   0x00000020
#define BCHP_PX3D_L2_CPU_STATUS_PX3D_4_INTR_SHIFT                  5

/* PX3D_L2 :: CPU_STATUS :: PX3D_3_INTR [04:04] */
#define BCHP_PX3D_L2_CPU_STATUS_PX3D_3_INTR_MASK                   0x00000010
#define BCHP_PX3D_L2_CPU_STATUS_PX3D_3_INTR_SHIFT                  4

/* PX3D_L2 :: CPU_STATUS :: PX3D_2_INTR [03:03] */
#define BCHP_PX3D_L2_CPU_STATUS_PX3D_2_INTR_MASK                   0x00000008
#define BCHP_PX3D_L2_CPU_STATUS_PX3D_2_INTR_SHIFT                  3

/* PX3D_L2 :: CPU_STATUS :: PX3D_1_INTR [02:02] */
#define BCHP_PX3D_L2_CPU_STATUS_PX3D_1_INTR_MASK                   0x00000004
#define BCHP_PX3D_L2_CPU_STATUS_PX3D_1_INTR_SHIFT                  2

/* PX3D_L2 :: CPU_STATUS :: PX3D_0_INTR [01:01] */
#define BCHP_PX3D_L2_CPU_STATUS_PX3D_0_INTR_MASK                   0x00000002
#define BCHP_PX3D_L2_CPU_STATUS_PX3D_0_INTR_SHIFT                  1

/* PX3D_L2 :: CPU_STATUS :: GR_BRIDGE_INTR [00:00] */
#define BCHP_PX3D_L2_CPU_STATUS_GR_BRIDGE_INTR_MASK                0x00000001
#define BCHP_PX3D_L2_CPU_STATUS_GR_BRIDGE_INTR_SHIFT               0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* PX3D_L2 :: CPU_SET :: reserved0 [31:06] */
#define BCHP_PX3D_L2_CPU_SET_reserved0_MASK                        0xffffffc0
#define BCHP_PX3D_L2_CPU_SET_reserved0_SHIFT                       6

/* PX3D_L2 :: CPU_SET :: PX3D_4_INTR [05:05] */
#define BCHP_PX3D_L2_CPU_SET_PX3D_4_INTR_MASK                      0x00000020
#define BCHP_PX3D_L2_CPU_SET_PX3D_4_INTR_SHIFT                     5

/* PX3D_L2 :: CPU_SET :: PX3D_3_INTR [04:04] */
#define BCHP_PX3D_L2_CPU_SET_PX3D_3_INTR_MASK                      0x00000010
#define BCHP_PX3D_L2_CPU_SET_PX3D_3_INTR_SHIFT                     4

/* PX3D_L2 :: CPU_SET :: PX3D_2_INTR [03:03] */
#define BCHP_PX3D_L2_CPU_SET_PX3D_2_INTR_MASK                      0x00000008
#define BCHP_PX3D_L2_CPU_SET_PX3D_2_INTR_SHIFT                     3

/* PX3D_L2 :: CPU_SET :: PX3D_1_INTR [02:02] */
#define BCHP_PX3D_L2_CPU_SET_PX3D_1_INTR_MASK                      0x00000004
#define BCHP_PX3D_L2_CPU_SET_PX3D_1_INTR_SHIFT                     2

/* PX3D_L2 :: CPU_SET :: PX3D_0_INTR [01:01] */
#define BCHP_PX3D_L2_CPU_SET_PX3D_0_INTR_MASK                      0x00000002
#define BCHP_PX3D_L2_CPU_SET_PX3D_0_INTR_SHIFT                     1

/* PX3D_L2 :: CPU_SET :: GR_BRIDGE_INTR [00:00] */
#define BCHP_PX3D_L2_CPU_SET_GR_BRIDGE_INTR_MASK                   0x00000001
#define BCHP_PX3D_L2_CPU_SET_GR_BRIDGE_INTR_SHIFT                  0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* PX3D_L2 :: CPU_CLEAR :: reserved0 [31:06] */
#define BCHP_PX3D_L2_CPU_CLEAR_reserved0_MASK                      0xffffffc0
#define BCHP_PX3D_L2_CPU_CLEAR_reserved0_SHIFT                     6

/* PX3D_L2 :: CPU_CLEAR :: PX3D_4_INTR [05:05] */
#define BCHP_PX3D_L2_CPU_CLEAR_PX3D_4_INTR_MASK                    0x00000020
#define BCHP_PX3D_L2_CPU_CLEAR_PX3D_4_INTR_SHIFT                   5

/* PX3D_L2 :: CPU_CLEAR :: PX3D_3_INTR [04:04] */
#define BCHP_PX3D_L2_CPU_CLEAR_PX3D_3_INTR_MASK                    0x00000010
#define BCHP_PX3D_L2_CPU_CLEAR_PX3D_3_INTR_SHIFT                   4

/* PX3D_L2 :: CPU_CLEAR :: PX3D_2_INTR [03:03] */
#define BCHP_PX3D_L2_CPU_CLEAR_PX3D_2_INTR_MASK                    0x00000008
#define BCHP_PX3D_L2_CPU_CLEAR_PX3D_2_INTR_SHIFT                   3

/* PX3D_L2 :: CPU_CLEAR :: PX3D_1_INTR [02:02] */
#define BCHP_PX3D_L2_CPU_CLEAR_PX3D_1_INTR_MASK                    0x00000004
#define BCHP_PX3D_L2_CPU_CLEAR_PX3D_1_INTR_SHIFT                   2

/* PX3D_L2 :: CPU_CLEAR :: PX3D_0_INTR [01:01] */
#define BCHP_PX3D_L2_CPU_CLEAR_PX3D_0_INTR_MASK                    0x00000002
#define BCHP_PX3D_L2_CPU_CLEAR_PX3D_0_INTR_SHIFT                   1

/* PX3D_L2 :: CPU_CLEAR :: GR_BRIDGE_INTR [00:00] */
#define BCHP_PX3D_L2_CPU_CLEAR_GR_BRIDGE_INTR_MASK                 0x00000001
#define BCHP_PX3D_L2_CPU_CLEAR_GR_BRIDGE_INTR_SHIFT                0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* PX3D_L2 :: CPU_MASK_STATUS :: reserved0 [31:06] */
#define BCHP_PX3D_L2_CPU_MASK_STATUS_reserved0_MASK                0xffffffc0
#define BCHP_PX3D_L2_CPU_MASK_STATUS_reserved0_SHIFT               6

/* PX3D_L2 :: CPU_MASK_STATUS :: PX3D_4_MASK [05:05] */
#define BCHP_PX3D_L2_CPU_MASK_STATUS_PX3D_4_MASK_MASK              0x00000020
#define BCHP_PX3D_L2_CPU_MASK_STATUS_PX3D_4_MASK_SHIFT             5

/* PX3D_L2 :: CPU_MASK_STATUS :: PX3D_3_MASK [04:04] */
#define BCHP_PX3D_L2_CPU_MASK_STATUS_PX3D_3_MASK_MASK              0x00000010
#define BCHP_PX3D_L2_CPU_MASK_STATUS_PX3D_3_MASK_SHIFT             4

/* PX3D_L2 :: CPU_MASK_STATUS :: PX3D_2_MASK [03:03] */
#define BCHP_PX3D_L2_CPU_MASK_STATUS_PX3D_2_MASK_MASK              0x00000008
#define BCHP_PX3D_L2_CPU_MASK_STATUS_PX3D_2_MASK_SHIFT             3

/* PX3D_L2 :: CPU_MASK_STATUS :: PX3D_1_MASK [02:02] */
#define BCHP_PX3D_L2_CPU_MASK_STATUS_PX3D_1_MASK_MASK              0x00000004
#define BCHP_PX3D_L2_CPU_MASK_STATUS_PX3D_1_MASK_SHIFT             2

/* PX3D_L2 :: CPU_MASK_STATUS :: PX3D_0_MASK [01:01] */
#define BCHP_PX3D_L2_CPU_MASK_STATUS_PX3D_0_MASK_MASK              0x00000002
#define BCHP_PX3D_L2_CPU_MASK_STATUS_PX3D_0_MASK_SHIFT             1

/* PX3D_L2 :: CPU_MASK_STATUS :: GR_BRIDGE_MASK [00:00] */
#define BCHP_PX3D_L2_CPU_MASK_STATUS_GR_BRIDGE_MASK_MASK           0x00000001
#define BCHP_PX3D_L2_CPU_MASK_STATUS_GR_BRIDGE_MASK_SHIFT          0

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* PX3D_L2 :: CPU_MASK_SET :: reserved0 [31:06] */
#define BCHP_PX3D_L2_CPU_MASK_SET_reserved0_MASK                   0xffffffc0
#define BCHP_PX3D_L2_CPU_MASK_SET_reserved0_SHIFT                  6

/* PX3D_L2 :: CPU_MASK_SET :: PX3D_4_MASK [05:05] */
#define BCHP_PX3D_L2_CPU_MASK_SET_PX3D_4_MASK_MASK                 0x00000020
#define BCHP_PX3D_L2_CPU_MASK_SET_PX3D_4_MASK_SHIFT                5

/* PX3D_L2 :: CPU_MASK_SET :: PX3D_3_MASK [04:04] */
#define BCHP_PX3D_L2_CPU_MASK_SET_PX3D_3_MASK_MASK                 0x00000010
#define BCHP_PX3D_L2_CPU_MASK_SET_PX3D_3_MASK_SHIFT                4

/* PX3D_L2 :: CPU_MASK_SET :: PX3D_2_MASK [03:03] */
#define BCHP_PX3D_L2_CPU_MASK_SET_PX3D_2_MASK_MASK                 0x00000008
#define BCHP_PX3D_L2_CPU_MASK_SET_PX3D_2_MASK_SHIFT                3

/* PX3D_L2 :: CPU_MASK_SET :: PX3D_1_MASK [02:02] */
#define BCHP_PX3D_L2_CPU_MASK_SET_PX3D_1_MASK_MASK                 0x00000004
#define BCHP_PX3D_L2_CPU_MASK_SET_PX3D_1_MASK_SHIFT                2

/* PX3D_L2 :: CPU_MASK_SET :: PX3D_0_MASK [01:01] */
#define BCHP_PX3D_L2_CPU_MASK_SET_PX3D_0_MASK_MASK                 0x00000002
#define BCHP_PX3D_L2_CPU_MASK_SET_PX3D_0_MASK_SHIFT                1

/* PX3D_L2 :: CPU_MASK_SET :: GR_BRIDGE_MASK [00:00] */
#define BCHP_PX3D_L2_CPU_MASK_SET_GR_BRIDGE_MASK_MASK              0x00000001
#define BCHP_PX3D_L2_CPU_MASK_SET_GR_BRIDGE_MASK_SHIFT             0

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* PX3D_L2 :: CPU_MASK_CLEAR :: reserved0 [31:06] */
#define BCHP_PX3D_L2_CPU_MASK_CLEAR_reserved0_MASK                 0xffffffc0
#define BCHP_PX3D_L2_CPU_MASK_CLEAR_reserved0_SHIFT                6

/* PX3D_L2 :: CPU_MASK_CLEAR :: PX3D_4_MASK [05:05] */
#define BCHP_PX3D_L2_CPU_MASK_CLEAR_PX3D_4_MASK_MASK               0x00000020
#define BCHP_PX3D_L2_CPU_MASK_CLEAR_PX3D_4_MASK_SHIFT              5

/* PX3D_L2 :: CPU_MASK_CLEAR :: PX3D_3_MASK [04:04] */
#define BCHP_PX3D_L2_CPU_MASK_CLEAR_PX3D_3_MASK_MASK               0x00000010
#define BCHP_PX3D_L2_CPU_MASK_CLEAR_PX3D_3_MASK_SHIFT              4

/* PX3D_L2 :: CPU_MASK_CLEAR :: PX3D_2_MASK [03:03] */
#define BCHP_PX3D_L2_CPU_MASK_CLEAR_PX3D_2_MASK_MASK               0x00000008
#define BCHP_PX3D_L2_CPU_MASK_CLEAR_PX3D_2_MASK_SHIFT              3

/* PX3D_L2 :: CPU_MASK_CLEAR :: PX3D_1_MASK [02:02] */
#define BCHP_PX3D_L2_CPU_MASK_CLEAR_PX3D_1_MASK_MASK               0x00000004
#define BCHP_PX3D_L2_CPU_MASK_CLEAR_PX3D_1_MASK_SHIFT              2

/* PX3D_L2 :: CPU_MASK_CLEAR :: PX3D_0_MASK [01:01] */
#define BCHP_PX3D_L2_CPU_MASK_CLEAR_PX3D_0_MASK_MASK               0x00000002
#define BCHP_PX3D_L2_CPU_MASK_CLEAR_PX3D_0_MASK_SHIFT              1

/* PX3D_L2 :: CPU_MASK_CLEAR :: GR_BRIDGE_MASK [00:00] */
#define BCHP_PX3D_L2_CPU_MASK_CLEAR_GR_BRIDGE_MASK_MASK            0x00000001
#define BCHP_PX3D_L2_CPU_MASK_CLEAR_GR_BRIDGE_MASK_SHIFT           0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* PX3D_L2 :: PCI_STATUS :: reserved0 [31:06] */
#define BCHP_PX3D_L2_PCI_STATUS_reserved0_MASK                     0xffffffc0
#define BCHP_PX3D_L2_PCI_STATUS_reserved0_SHIFT                    6

/* PX3D_L2 :: PCI_STATUS :: PX3D_4_INTR [05:05] */
#define BCHP_PX3D_L2_PCI_STATUS_PX3D_4_INTR_MASK                   0x00000020
#define BCHP_PX3D_L2_PCI_STATUS_PX3D_4_INTR_SHIFT                  5

/* PX3D_L2 :: PCI_STATUS :: PX3D_3_INTR [04:04] */
#define BCHP_PX3D_L2_PCI_STATUS_PX3D_3_INTR_MASK                   0x00000010
#define BCHP_PX3D_L2_PCI_STATUS_PX3D_3_INTR_SHIFT                  4

/* PX3D_L2 :: PCI_STATUS :: PX3D_2_INTR [03:03] */
#define BCHP_PX3D_L2_PCI_STATUS_PX3D_2_INTR_MASK                   0x00000008
#define BCHP_PX3D_L2_PCI_STATUS_PX3D_2_INTR_SHIFT                  3

/* PX3D_L2 :: PCI_STATUS :: PX3D_1_INTR [02:02] */
#define BCHP_PX3D_L2_PCI_STATUS_PX3D_1_INTR_MASK                   0x00000004
#define BCHP_PX3D_L2_PCI_STATUS_PX3D_1_INTR_SHIFT                  2

/* PX3D_L2 :: PCI_STATUS :: PX3D_0_INTR [01:01] */
#define BCHP_PX3D_L2_PCI_STATUS_PX3D_0_INTR_MASK                   0x00000002
#define BCHP_PX3D_L2_PCI_STATUS_PX3D_0_INTR_SHIFT                  1

/* PX3D_L2 :: PCI_STATUS :: GR_BRIDGE_INTR [00:00] */
#define BCHP_PX3D_L2_PCI_STATUS_GR_BRIDGE_INTR_MASK                0x00000001
#define BCHP_PX3D_L2_PCI_STATUS_GR_BRIDGE_INTR_SHIFT               0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* PX3D_L2 :: PCI_SET :: reserved0 [31:06] */
#define BCHP_PX3D_L2_PCI_SET_reserved0_MASK                        0xffffffc0
#define BCHP_PX3D_L2_PCI_SET_reserved0_SHIFT                       6

/* PX3D_L2 :: PCI_SET :: PX3D_4_INTR [05:05] */
#define BCHP_PX3D_L2_PCI_SET_PX3D_4_INTR_MASK                      0x00000020
#define BCHP_PX3D_L2_PCI_SET_PX3D_4_INTR_SHIFT                     5

/* PX3D_L2 :: PCI_SET :: PX3D_3_INTR [04:04] */
#define BCHP_PX3D_L2_PCI_SET_PX3D_3_INTR_MASK                      0x00000010
#define BCHP_PX3D_L2_PCI_SET_PX3D_3_INTR_SHIFT                     4

/* PX3D_L2 :: PCI_SET :: PX3D_2_INTR [03:03] */
#define BCHP_PX3D_L2_PCI_SET_PX3D_2_INTR_MASK                      0x00000008
#define BCHP_PX3D_L2_PCI_SET_PX3D_2_INTR_SHIFT                     3

/* PX3D_L2 :: PCI_SET :: PX3D_1_INTR [02:02] */
#define BCHP_PX3D_L2_PCI_SET_PX3D_1_INTR_MASK                      0x00000004
#define BCHP_PX3D_L2_PCI_SET_PX3D_1_INTR_SHIFT                     2

/* PX3D_L2 :: PCI_SET :: PX3D_0_INTR [01:01] */
#define BCHP_PX3D_L2_PCI_SET_PX3D_0_INTR_MASK                      0x00000002
#define BCHP_PX3D_L2_PCI_SET_PX3D_0_INTR_SHIFT                     1

/* PX3D_L2 :: PCI_SET :: GR_BRIDGE_INTR [00:00] */
#define BCHP_PX3D_L2_PCI_SET_GR_BRIDGE_INTR_MASK                   0x00000001
#define BCHP_PX3D_L2_PCI_SET_GR_BRIDGE_INTR_SHIFT                  0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* PX3D_L2 :: PCI_CLEAR :: reserved0 [31:06] */
#define BCHP_PX3D_L2_PCI_CLEAR_reserved0_MASK                      0xffffffc0
#define BCHP_PX3D_L2_PCI_CLEAR_reserved0_SHIFT                     6

/* PX3D_L2 :: PCI_CLEAR :: PX3D_4_INTR [05:05] */
#define BCHP_PX3D_L2_PCI_CLEAR_PX3D_4_INTR_MASK                    0x00000020
#define BCHP_PX3D_L2_PCI_CLEAR_PX3D_4_INTR_SHIFT                   5

/* PX3D_L2 :: PCI_CLEAR :: PX3D_3_INTR [04:04] */
#define BCHP_PX3D_L2_PCI_CLEAR_PX3D_3_INTR_MASK                    0x00000010
#define BCHP_PX3D_L2_PCI_CLEAR_PX3D_3_INTR_SHIFT                   4

/* PX3D_L2 :: PCI_CLEAR :: PX3D_2_INTR [03:03] */
#define BCHP_PX3D_L2_PCI_CLEAR_PX3D_2_INTR_MASK                    0x00000008
#define BCHP_PX3D_L2_PCI_CLEAR_PX3D_2_INTR_SHIFT                   3

/* PX3D_L2 :: PCI_CLEAR :: PX3D_1_INTR [02:02] */
#define BCHP_PX3D_L2_PCI_CLEAR_PX3D_1_INTR_MASK                    0x00000004
#define BCHP_PX3D_L2_PCI_CLEAR_PX3D_1_INTR_SHIFT                   2

/* PX3D_L2 :: PCI_CLEAR :: PX3D_0_INTR [01:01] */
#define BCHP_PX3D_L2_PCI_CLEAR_PX3D_0_INTR_MASK                    0x00000002
#define BCHP_PX3D_L2_PCI_CLEAR_PX3D_0_INTR_SHIFT                   1

/* PX3D_L2 :: PCI_CLEAR :: GR_BRIDGE_INTR [00:00] */
#define BCHP_PX3D_L2_PCI_CLEAR_GR_BRIDGE_INTR_MASK                 0x00000001
#define BCHP_PX3D_L2_PCI_CLEAR_GR_BRIDGE_INTR_SHIFT                0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* PX3D_L2 :: PCI_MASK_STATUS :: reserved0 [31:06] */
#define BCHP_PX3D_L2_PCI_MASK_STATUS_reserved0_MASK                0xffffffc0
#define BCHP_PX3D_L2_PCI_MASK_STATUS_reserved0_SHIFT               6

/* PX3D_L2 :: PCI_MASK_STATUS :: PX3D_4_MASK [05:05] */
#define BCHP_PX3D_L2_PCI_MASK_STATUS_PX3D_4_MASK_MASK              0x00000020
#define BCHP_PX3D_L2_PCI_MASK_STATUS_PX3D_4_MASK_SHIFT             5

/* PX3D_L2 :: PCI_MASK_STATUS :: PX3D_3_MASK [04:04] */
#define BCHP_PX3D_L2_PCI_MASK_STATUS_PX3D_3_MASK_MASK              0x00000010
#define BCHP_PX3D_L2_PCI_MASK_STATUS_PX3D_3_MASK_SHIFT             4

/* PX3D_L2 :: PCI_MASK_STATUS :: PX3D_2_MASK [03:03] */
#define BCHP_PX3D_L2_PCI_MASK_STATUS_PX3D_2_MASK_MASK              0x00000008
#define BCHP_PX3D_L2_PCI_MASK_STATUS_PX3D_2_MASK_SHIFT             3

/* PX3D_L2 :: PCI_MASK_STATUS :: PX3D_1_MASK [02:02] */
#define BCHP_PX3D_L2_PCI_MASK_STATUS_PX3D_1_MASK_MASK              0x00000004
#define BCHP_PX3D_L2_PCI_MASK_STATUS_PX3D_1_MASK_SHIFT             2

/* PX3D_L2 :: PCI_MASK_STATUS :: PX3D_0_MASK [01:01] */
#define BCHP_PX3D_L2_PCI_MASK_STATUS_PX3D_0_MASK_MASK              0x00000002
#define BCHP_PX3D_L2_PCI_MASK_STATUS_PX3D_0_MASK_SHIFT             1

/* PX3D_L2 :: PCI_MASK_STATUS :: GR_BRIDGE_MASK [00:00] */
#define BCHP_PX3D_L2_PCI_MASK_STATUS_GR_BRIDGE_MASK_MASK           0x00000001
#define BCHP_PX3D_L2_PCI_MASK_STATUS_GR_BRIDGE_MASK_SHIFT          0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* PX3D_L2 :: PCI_MASK_SET :: reserved0 [31:06] */
#define BCHP_PX3D_L2_PCI_MASK_SET_reserved0_MASK                   0xffffffc0
#define BCHP_PX3D_L2_PCI_MASK_SET_reserved0_SHIFT                  6

/* PX3D_L2 :: PCI_MASK_SET :: PX3D_4_MASK [05:05] */
#define BCHP_PX3D_L2_PCI_MASK_SET_PX3D_4_MASK_MASK                 0x00000020
#define BCHP_PX3D_L2_PCI_MASK_SET_PX3D_4_MASK_SHIFT                5

/* PX3D_L2 :: PCI_MASK_SET :: PX3D_3_MASK [04:04] */
#define BCHP_PX3D_L2_PCI_MASK_SET_PX3D_3_MASK_MASK                 0x00000010
#define BCHP_PX3D_L2_PCI_MASK_SET_PX3D_3_MASK_SHIFT                4

/* PX3D_L2 :: PCI_MASK_SET :: PX3D_2_MASK [03:03] */
#define BCHP_PX3D_L2_PCI_MASK_SET_PX3D_2_MASK_MASK                 0x00000008
#define BCHP_PX3D_L2_PCI_MASK_SET_PX3D_2_MASK_SHIFT                3

/* PX3D_L2 :: PCI_MASK_SET :: PX3D_1_MASK [02:02] */
#define BCHP_PX3D_L2_PCI_MASK_SET_PX3D_1_MASK_MASK                 0x00000004
#define BCHP_PX3D_L2_PCI_MASK_SET_PX3D_1_MASK_SHIFT                2

/* PX3D_L2 :: PCI_MASK_SET :: PX3D_0_MASK [01:01] */
#define BCHP_PX3D_L2_PCI_MASK_SET_PX3D_0_MASK_MASK                 0x00000002
#define BCHP_PX3D_L2_PCI_MASK_SET_PX3D_0_MASK_SHIFT                1

/* PX3D_L2 :: PCI_MASK_SET :: GR_BRIDGE_MASK [00:00] */
#define BCHP_PX3D_L2_PCI_MASK_SET_GR_BRIDGE_MASK_MASK              0x00000001
#define BCHP_PX3D_L2_PCI_MASK_SET_GR_BRIDGE_MASK_SHIFT             0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* PX3D_L2 :: PCI_MASK_CLEAR :: reserved0 [31:06] */
#define BCHP_PX3D_L2_PCI_MASK_CLEAR_reserved0_MASK                 0xffffffc0
#define BCHP_PX3D_L2_PCI_MASK_CLEAR_reserved0_SHIFT                6

/* PX3D_L2 :: PCI_MASK_CLEAR :: PX3D_4_MASK [05:05] */
#define BCHP_PX3D_L2_PCI_MASK_CLEAR_PX3D_4_MASK_MASK               0x00000020
#define BCHP_PX3D_L2_PCI_MASK_CLEAR_PX3D_4_MASK_SHIFT              5

/* PX3D_L2 :: PCI_MASK_CLEAR :: PX3D_3_MASK [04:04] */
#define BCHP_PX3D_L2_PCI_MASK_CLEAR_PX3D_3_MASK_MASK               0x00000010
#define BCHP_PX3D_L2_PCI_MASK_CLEAR_PX3D_3_MASK_SHIFT              4

/* PX3D_L2 :: PCI_MASK_CLEAR :: PX3D_2_MASK [03:03] */
#define BCHP_PX3D_L2_PCI_MASK_CLEAR_PX3D_2_MASK_MASK               0x00000008
#define BCHP_PX3D_L2_PCI_MASK_CLEAR_PX3D_2_MASK_SHIFT              3

/* PX3D_L2 :: PCI_MASK_CLEAR :: PX3D_1_MASK [02:02] */
#define BCHP_PX3D_L2_PCI_MASK_CLEAR_PX3D_1_MASK_MASK               0x00000004
#define BCHP_PX3D_L2_PCI_MASK_CLEAR_PX3D_1_MASK_SHIFT              2

/* PX3D_L2 :: PCI_MASK_CLEAR :: PX3D_0_MASK [01:01] */
#define BCHP_PX3D_L2_PCI_MASK_CLEAR_PX3D_0_MASK_MASK               0x00000002
#define BCHP_PX3D_L2_PCI_MASK_CLEAR_PX3D_0_MASK_SHIFT              1

/* PX3D_L2 :: PCI_MASK_CLEAR :: GR_BRIDGE_MASK [00:00] */
#define BCHP_PX3D_L2_PCI_MASK_CLEAR_GR_BRIDGE_MASK_MASK            0x00000001
#define BCHP_PX3D_L2_PCI_MASK_CLEAR_GR_BRIDGE_MASK_SHIFT           0

#endif /* #ifndef BCHP_PX3D_L2_H__ */

/* End of File */
