#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024674777c80 .scope module, "testbench_divisor" "testbench_divisor" 2 37;
 .timescale 0 0;
v00000246747741c0_0 .var "divOp", 0 0;
v0000024674774260_0 .var "dividend", 31 0;
v0000024674774300_0 .var "divisor", 31 0;
v00000246747743a0_0 .net "hi", 31 0, v0000024674774080_0;  1 drivers
v0000024674774440_0 .net "lo", 31 0, v0000024674774120_0;  1 drivers
S_0000024674777e10 .scope module, "dut" "divisor" 2 45, 2 1 0, S_0000024674777c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "divOp";
    .port_info 1 /INPUT 32 "dividend";
    .port_info 2 /INPUT 32 "divisor";
    .port_info 3 /OUTPUT 32 "hi";
    .port_info 4 /OUTPUT 32 "lo";
v0000024674742b70_0 .var/i "baixo", 31 0;
v000002467472b9a0_0 .var/i "cima", 31 0;
v000002467472ba40_0 .net "divOp", 0 0, v00000246747741c0_0;  1 drivers
v0000024674773f40_0 .net "dividend", 31 0, v0000024674774260_0;  1 drivers
v0000024674773fe0_0 .net "divisor", 31 0, v0000024674774300_0;  1 drivers
v0000024674774080_0 .var "hi", 31 0;
v0000024674774120_0 .var "lo", 31 0;
E_0000024674766c10 .event posedge, v000002467472ba40_0;
S_0000024674777fa0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 19, 2 19 0, S_0000024674777e10;
 .timescale 0 0;
v0000024674742f70_0 .var/i "i", 31 0;
    .scope S_0000024674777e10;
T_0 ;
    %wait E_0000024674766c10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024674774080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024674774120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002467472b9a0_0, 0, 32;
    %load/vec4 v0000024674773fe0_0;
    %store/vec4 v0000024674742b70_0, 0, 32;
    %fork t_1, S_0000024674777fa0;
    %jmp t_0;
    .scope S_0000024674777fa0;
t_1 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000024674742f70_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000024674742f70_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000024674774080_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000024674774080_0, 0, 32;
    %load/vec4 v000002467472b9a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002467472b9a0_0, 0, 32;
    %load/vec4 v0000024674773f40_0;
    %load/vec4 v0000024674742f70_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002467472b9a0_0, 4, 1;
T_0.2 ;
    %load/vec4 v0000024674742b70_0;
    %load/vec4 v000002467472b9a0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_0.4, 5;
    %load/vec4 v0000024674774080_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024674774080_0, 0, 32;
    %load/vec4 v000002467472b9a0_0;
    %load/vec4 v0000024674742b70_0;
    %sub;
    %store/vec4 v000002467472b9a0_0, 0, 32;
T_0.4 ;
    %load/vec4 v0000024674742f70_0;
    %subi 1, 0, 32;
    %store/vec4 v0000024674742f70_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0000024674777e10;
t_0 %join;
    %load/vec4 v000002467472b9a0_0;
    %store/vec4 v0000024674774120_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_0000024674777c80;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246747741c0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000024674774260_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000024674774300_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 59 "$display", "Resultado (sb): %b", v00000246747743a0_0, " ", v0000024674774440_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246747741c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246747741c0_0, 0, 1;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000024674774260_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000024674774300_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 68 "$display", "Resultado (sb): %b", v00000246747743a0_0, " ", v0000024674774440_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246747741c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246747741c0_0, 0, 1;
    %pushi/vec4 101, 0, 32;
    %store/vec4 v0000024674774260_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000024674774300_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 77 "$display", "Resultado (sb): %b", v00000246747743a0_0, " ", v0000024674774440_0 {0 0 0};
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "tb_divisor.v";
