{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613769027925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613769027994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 19 18:10:27 2021 " "Processing started: Fri Feb 19 18:10:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613769027994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613769027994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP_FINAL -c TP_FINAL " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP_FINAL -c TP_FINAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613769027994 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "PLL.qip " "Tcl Script File PLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE PLL.qip " "set_global_assignment -name QIP_FILE PLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1613769031872 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1613769031872 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613769034610 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613769034611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/github/dsp-fpgay/tp final/audio effects/hdlsrc/delay/delay_module_var.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/github/dsp-fpgay/tp final/audio effects/hdlsrc/delay/delay_module_var.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay_mod-rtl " "Found design unit 1: delay_mod-rtl" {  } { { "../audio effects/hdlsrc/delay/delay_module_var.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/audio effects/hdlsrc/delay/delay_module_var.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613769091245 ""} { "Info" "ISGN_ENTITY_NAME" "1 delay_mod " "Found entity 1: delay_mod" {  } { { "../audio effects/hdlsrc/delay/delay_module_var.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/audio effects/hdlsrc/delay/delay_module_var.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613769091245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613769091245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/github/dsp-fpgay/tp final/audio effects/hdlsrc/delay/delay_module_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/manuel/documents/github/dsp-fpgay/tp final/audio effects/hdlsrc/delay/delay_module_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay_module_pkg " "Found design unit 1: delay_module_pkg" {  } { { "../audio effects/hdlsrc/delay/delay_module_pkg.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/audio effects/hdlsrc/delay/delay_module_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613769091269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613769091269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/github/dsp-fpgay/tp final/audio effects/hdlsrc/delay/delay_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/github/dsp-fpgay/tp final/audio effects/hdlsrc/delay/delay_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay_module-rtl " "Found design unit 1: delay_module-rtl" {  } { { "../audio effects/hdlsrc/delay/delay_module.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/audio effects/hdlsrc/delay/delay_module.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613769091296 ""} { "Info" "ISGN_ENTITY_NAME" "1 delay_module " "Found entity 1: delay_module" {  } { { "../audio effects/hdlsrc/delay/delay_module.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/audio effects/hdlsrc/delay/delay_module.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613769091296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613769091296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_transceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s_transceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_transceiver-logic " "Found design unit 1: i2s_transceiver-logic" {  } { { "i2s_transceiver.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/i2s_transceiver.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613769091328 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_transceiver " "Found entity 1: i2s_transceiver" {  } { { "i2s_transceiver.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/i2s_transceiver.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613769091328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613769091328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga-i2c-slave-master/txt_util.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fpga-i2c-slave-master/txt_util.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 txt_util " "Found design unit 1: txt_util" {  } { { "FPGA-I2C-Slave-master/txt_util.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/FPGA-I2C-Slave-master/txt_util.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613769091353 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 txt_util-body " "Found design unit 2: txt_util-body" {  } { { "FPGA-I2C-Slave-master/txt_util.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/FPGA-I2C-Slave-master/txt_util.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613769091353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613769091353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga-i2c-slave-master/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga-i2c-slave-master/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-arch " "Found design unit 1: debounce-arch" {  } { { "FPGA-I2C-Slave-master/debounce.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/FPGA-I2C-Slave-master/debounce.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613769091371 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "FPGA-I2C-Slave-master/debounce.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/FPGA-I2C-Slave-master/debounce.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613769091371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613769091371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga-i2c-slave-master/i2c_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga-i2c-slave-master/i2c_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_slave-arch " "Found design unit 1: I2C_slave-arch" {  } { { "FPGA-I2C-Slave-master/I2C_slave.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/FPGA-I2C-Slave-master/I2C_slave.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613769091386 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_slave " "Found entity 1: I2C_slave" {  } { { "FPGA-I2C-Slave-master/I2C_slave.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/FPGA-I2C-Slave-master/I2C_slave.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613769091386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613769091386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2C/i2c_master.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/i2C/i2c_master.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613769091407 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2C/i2c_master.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/i2C/i2c_master.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613769091407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613769091407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tp_final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TP_FINAL " "Found entity 1: TP_FINAL" {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613769091437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613769091437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp.v 1 1 " "Found 1 design units, including 1 entities, in source file temp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Temp " "Found entity 1: Temp" {  } { { "Temp.v" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/Temp.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613769091461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613769091461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rst_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rst_delay-logic " "Found design unit 1: rst_delay-logic" {  } { { "rst_delay.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/rst_delay.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613769091480 ""} { "Info" "ISGN_ENTITY_NAME" "1 rst_delay " "Found entity 1: rst_delay" {  } { { "rst_delay.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/rst_delay.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613769091480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613769091480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_cntrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_cntrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_cntrl-logic " "Found design unit 1: i2c_cntrl-logic" {  } { { "i2c_cntrl.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/i2c_cntrl.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613769091503 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_cntrl " "Found entity 1: i2c_cntrl" {  } { { "i2c_cntrl.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/i2c_cntrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613769091503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613769091503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_I2C " "Found entity 1: PLL_I2C" {  } { { "PLL_I2C.v" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/PLL_I2C.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613769091531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613769091531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_wrd_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_wrd_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_wrd_gen-logic " "Found design unit 1: i2c_wrd_gen-logic" {  } { { "i2c_wrd_gen.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/i2c_wrd_gen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613769091562 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_wrd_gen " "Found entity 1: i2c_wrd_gen" {  } { { "i2c_wrd_gen.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/i2c_wrd_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613769091562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613769091562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2.v 1 1 " "Found 1 design units, including 1 entities, in source file pll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL2 " "Found entity 1: PLL2" {  } { { "PLL2.v" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/PLL2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613769091586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613769091586 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TP_FINAL " "Elaborating entity \"TP_FINAL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1613769092577 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "d_wr2\[7..0\] d_wr " "Bus \"d_wr2\[7..0\]\" found using same base name as \"d_wr\", which might lead to a name conflict." {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1613769092584 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "d_wr3\[7..0\] d_wr " "Bus \"d_wr3\[7..0\]\" found using same base name as \"d_wr\", which might lead to a name conflict." {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1613769092585 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "d_wr " "Converted elements in bus name \"d_wr\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_wr\[7..0\] d_wr7..0 " "Converted element name(s) from \"d_wr\[7..0\]\" to \"d_wr7..0\"" {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 320 -200 -8 464 "inst2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1613769092586 ""}  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 320 -200 -8 464 "inst2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1613769092586 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "d_wr2 " "Converted elements in bus name \"d_wr2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_wr2\[7..0\] d_wr27..0 " "Converted element name(s) from \"d_wr2\[7..0\]\" to \"d_wr27..0\"" {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 320 -200 -8 464 "inst2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1613769092587 ""}  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 320 -200 -8 464 "inst2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1613769092587 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "d_wr3 " "Converted elements in bus name \"d_wr3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_wr3\[7..0\] d_wr37..0 " "Converted element name(s) from \"d_wr3\[7..0\]\" to \"d_wr37..0\"" {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 320 -200 -8 464 "inst2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1613769092587 ""}  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 320 -200 -8 464 "inst2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1613769092587 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "d_wr2\[7..0\] d_wr " "Bus \"d_wr2\[7..0\]\" found using same base name as \"d_wr\", which might lead to a name conflict." {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1613769092587 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "d_wr3\[7..0\] d_wr " "Bus \"d_wr3\[7..0\]\" found using same base name as \"d_wr\", which might lead to a name conflict." {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1613769092587 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "d_wr " "Converted elements in bus name \"d_wr\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_wr\[7..0\] d_wr7..0 " "Converted element name(s) from \"d_wr\[7..0\]\" to \"d_wr7..0\"" {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 288 64 264 464 "inst3" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1613769092587 ""}  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 288 64 264 464 "inst3" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1613769092587 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "d_wr2 " "Converted elements in bus name \"d_wr2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_wr2\[7..0\] d_wr27..0 " "Converted element name(s) from \"d_wr2\[7..0\]\" to \"d_wr27..0\"" {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 288 64 264 464 "inst3" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1613769092588 ""}  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 288 64 264 464 "inst3" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1613769092588 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "d_wr3 " "Converted elements in bus name \"d_wr3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_wr3\[7..0\] d_wr37..0 " "Converted element name(s) from \"d_wr3\[7..0\]\" to \"d_wr37..0\"" {  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 288 64 264 464 "inst3" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1613769092588 ""}  } { { "TP_FINAL.bdf" "" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 288 64 264 464 "inst3" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1613769092588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_master:inst " "Elaborating entity \"i2c_master\" for hierarchy \"i2c_master:inst\"" {  } { { "TP_FINAL.bdf" "inst" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 240 424 624 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613769092647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_cntrl i2c_cntrl:inst3 " "Elaborating entity \"i2c_cntrl\" for hierarchy \"i2c_cntrl:inst3\"" {  } { { "TP_FINAL.bdf" "inst3" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 288 64 264 464 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613769092692 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "adrs i2c_cntrl.vhd(25) " "VHDL Signal Declaration warning at i2c_cntrl.vhd(25): used explicit default value for signal \"adrs\" because signal was never assigned a value" {  } { { "i2c_cntrl.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/i2c_cntrl.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1613769092711 "|TP_FINAL|i2c_cntrl:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_word2 i2c_cntrl.vhd(26) " "Verilog HDL or VHDL warning at i2c_cntrl.vhd(26): object \"d_word2\" assigned a value but never read" {  } { { "i2c_cntrl.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/i2c_cntrl.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613769092711 "|TP_FINAL|i2c_cntrl:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_word3 i2c_cntrl.vhd(27) " "Verilog HDL or VHDL warning at i2c_cntrl.vhd(27): object \"d_word3\" assigned a value but never read" {  } { { "i2c_cntrl.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/i2c_cntrl.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613769092711 "|TP_FINAL|i2c_cntrl:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_tmp i2c_cntrl.vhd(55) " "VHDL Process Statement warning at i2c_cntrl.vhd(55): signal \"reset_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_cntrl.vhd" "" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/i2c_cntrl.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613769092711 "|TP_FINAL|i2c_cntrl:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_wrd_gen i2c_wrd_gen:inst2 " "Elaborating entity \"i2c_wrd_gen\" for hierarchy \"i2c_wrd_gen:inst2\"" {  } { { "TP_FINAL.bdf" "inst2" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 320 -200 -8 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613769092723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_transceiver i2s_transceiver:inst1 " "Elaborating entity \"i2s_transceiver\" for hierarchy \"i2s_transceiver:inst1\"" {  } { { "TP_FINAL.bdf" "inst1" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 520 368 648 664 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613769092747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_mod delay_mod:inst43 " "Elaborating entity \"delay_mod\" for hierarchy \"delay_mod:inst43\"" {  } { { "TP_FINAL.bdf" "inst43" { Schematic "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/TP Final/TP_FINAL.bdf" { { 720 -696 -496 864 "inst43" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613769092775 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "D\[9\] delay_mod:inst4\|delay_sel\[9\] " "Net \"D\[9\]\", which fans out to \"delay_mod:inst4\|delay_sel\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096475 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096475 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096475 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096475 ""}  } { { "../audio effects/hdlsrc/delay/delay_module_var.vhd" "delay_sel\[9\]" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/audio effects/hdlsrc/delay/delay_module_var.vhd" 47 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1613769096475 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "D\[8\] delay_mod:inst4\|delay_sel\[8\] " "Net \"D\[8\]\", which fans out to \"delay_mod:inst4\|delay_sel\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096475 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096475 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096475 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096475 ""}  } { { "../audio effects/hdlsrc/delay/delay_module_var.vhd" "delay_sel\[8\]" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/audio effects/hdlsrc/delay/delay_module_var.vhd" 47 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1613769096475 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "D\[7\] delay_mod:inst4\|delay_sel\[7\] " "Net \"D\[7\]\", which fans out to \"delay_mod:inst4\|delay_sel\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096475 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096475 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096475 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096475 ""}  } { { "../audio effects/hdlsrc/delay/delay_module_var.vhd" "delay_sel\[7\]" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/audio effects/hdlsrc/delay/delay_module_var.vhd" 47 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1613769096475 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "D\[6\] delay_mod:inst4\|delay_sel\[6\] " "Net \"D\[6\]\", which fans out to \"delay_mod:inst4\|delay_sel\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096476 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096476 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096476 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096476 ""}  } { { "../audio effects/hdlsrc/delay/delay_module_var.vhd" "delay_sel\[6\]" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/audio effects/hdlsrc/delay/delay_module_var.vhd" 47 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1613769096476 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "D\[5\] delay_mod:inst4\|delay_sel\[5\] " "Net \"D\[5\]\", which fans out to \"delay_mod:inst4\|delay_sel\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096476 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096476 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096476 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096476 ""}  } { { "../audio effects/hdlsrc/delay/delay_module_var.vhd" "delay_sel\[5\]" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/audio effects/hdlsrc/delay/delay_module_var.vhd" 47 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1613769096476 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "D\[4\] delay_mod:inst4\|delay_sel\[4\] " "Net \"D\[4\]\", which fans out to \"delay_mod:inst4\|delay_sel\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096476 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096476 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096476 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096476 ""}  } { { "../audio effects/hdlsrc/delay/delay_module_var.vhd" "delay_sel\[4\]" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/audio effects/hdlsrc/delay/delay_module_var.vhd" 47 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1613769096476 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "D\[3\] delay_mod:inst4\|delay_sel\[3\] " "Net \"D\[3\]\", which fans out to \"delay_mod:inst4\|delay_sel\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096476 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096476 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096476 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096476 ""}  } { { "../audio effects/hdlsrc/delay/delay_module_var.vhd" "delay_sel\[3\]" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/audio effects/hdlsrc/delay/delay_module_var.vhd" 47 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1613769096476 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "D\[2\] delay_mod:inst4\|delay_sel\[2\] " "Net \"D\[2\]\", which fans out to \"delay_mod:inst4\|delay_sel\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096476 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096476 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096476 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096476 ""}  } { { "../audio effects/hdlsrc/delay/delay_module_var.vhd" "delay_sel\[2\]" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/audio effects/hdlsrc/delay/delay_module_var.vhd" 47 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1613769096476 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "D\[1\] delay_mod:inst4\|delay_sel\[1\] " "Net \"D\[1\]\", which fans out to \"delay_mod:inst4\|delay_sel\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096476 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096476 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096476 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096476 ""}  } { { "../audio effects/hdlsrc/delay/delay_module_var.vhd" "delay_sel\[1\]" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/audio effects/hdlsrc/delay/delay_module_var.vhd" 47 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1613769096476 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "D\[0\] delay_mod:inst4\|delay_sel\[0\] " "Net \"D\[0\]\", which fans out to \"delay_mod:inst4\|delay_sel\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096476 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096476 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096476 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1613769096476 ""}  } { { "../audio effects/hdlsrc/delay/delay_module_var.vhd" "delay_sel\[0\]" { Text "C:/Users/Manuel/Documents/GitHub/dsp-fpgay/TP FINAL/audio effects/hdlsrc/delay/delay_module_var.vhd" 47 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1613769096476 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 50 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 50 errors, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613769097544 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 19 18:11:37 2021 " "Processing ended: Fri Feb 19 18:11:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613769097544 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:10 " "Elapsed time: 00:01:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613769097544 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613769097544 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613769097544 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 52 s 22 s " "Quartus Prime Full Compilation was unsuccessful. 52 errors, 22 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613769098315 ""}
