/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_aud_fmm_pll0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 9/14/09 3:57p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Sep 11 19:48:11 2009
 *                 MD5 Checksum         957f01e03a68c1766fd2e8ad6484f5f9
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7468/rdb/a0/bchp_aud_fmm_pll0.h $
 * 
 * Hydra_Software_Devel/1   9/14/09 3:57p albertl
 * SW7468-3: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_AUD_FMM_PLL0_H__
#define BCHP_AUD_FMM_PLL0_H__

/***************************************************************************
 *AUD_FMM_PLL0 - Audio FMM PLL 0
 ***************************************************************************/
#define BCHP_AUD_FMM_PLL0_MACRO                  0x0039a800 /* Audio PLL Sample Rate Macro Select */
#define BCHP_AUD_FMM_PLL0_CONTROL                0x0039a804 /* Audio PLL Control */
#define BCHP_AUD_FMM_PLL0_USER_DIV1              0x0039a808 /* Audio PLL User Divider Settings 1 */
#define BCHP_AUD_FMM_PLL0_USER_DIV2              0x0039a80c /* Audio PLL User Divider Settings 2 */
#define BCHP_AUD_FMM_PLL0_USER_CTLBUS_LO         0x0039a810 /* Audio PLL User PLL_CTRL bus lower */
#define BCHP_AUD_FMM_PLL0_ACTIVE_DIV1            0x0039a814 /* Audio PLL Active Divider Settings 1 */
#define BCHP_AUD_FMM_PLL0_ACTIVE_DIV2            0x0039a818 /* Audio PLL Active Divider Settings 2 */
#define BCHP_AUD_FMM_PLL0_ACTIVE_CTLBUS_LO       0x0039a81c /* Audio PLL Active PLL_CTRL bus lower */

/***************************************************************************
 *MACRO - Audio PLL Sample Rate Macro Select
 ***************************************************************************/
/* AUD_FMM_PLL0 :: MACRO :: reserved0 [31:03] */
#define BCHP_AUD_FMM_PLL0_MACRO_reserved0_MASK                     0xfffffff8
#define BCHP_AUD_FMM_PLL0_MACRO_reserved0_SHIFT                    3

/* AUD_FMM_PLL0 :: MACRO :: MACRO_SELECT [02:00] */
#define BCHP_AUD_FMM_PLL0_MACRO_MACRO_SELECT_MASK                  0x00000007
#define BCHP_AUD_FMM_PLL0_MACRO_MACRO_SELECT_SHIFT                 0
#define BCHP_AUD_FMM_PLL0_MACRO_MACRO_SELECT_Mult_of_32000         0
#define BCHP_AUD_FMM_PLL0_MACRO_MACRO_SELECT_Mult_of_44100         1
#define BCHP_AUD_FMM_PLL0_MACRO_MACRO_SELECT_Mult_of_48000         2
#define BCHP_AUD_FMM_PLL0_MACRO_MACRO_SELECT_Mult_of_96000         3
#define BCHP_AUD_FMM_PLL0_MACRO_MACRO_SELECT_Mult_of_192000        4
#define BCHP_AUD_FMM_PLL0_MACRO_MACRO_SELECT_User                  7

/***************************************************************************
 *CONTROL - Audio PLL Control
 ***************************************************************************/
/* AUD_FMM_PLL0 :: CONTROL :: reserved0 [31:06] */
#define BCHP_AUD_FMM_PLL0_CONTROL_reserved0_MASK                   0xffffffc0
#define BCHP_AUD_FMM_PLL0_CONTROL_reserved0_SHIFT                  6

/* AUD_FMM_PLL0 :: CONTROL :: REFERENCE_SELECT [05:04] */
#define BCHP_AUD_FMM_PLL0_CONTROL_REFERENCE_SELECT_MASK            0x00000030
#define BCHP_AUD_FMM_PLL0_CONTROL_REFERENCE_SELECT_SHIFT           4
#define BCHP_AUD_FMM_PLL0_CONTROL_REFERENCE_SELECT_VCXO_0          0
#define BCHP_AUD_FMM_PLL0_CONTROL_REFERENCE_SELECT_VCX0_1          1
#define BCHP_AUD_FMM_PLL0_CONTROL_REFERENCE_SELECT_CLKGEN          2

/* AUD_FMM_PLL0 :: CONTROL :: reserved1 [03:01] */
#define BCHP_AUD_FMM_PLL0_CONTROL_reserved1_MASK                   0x0000000e
#define BCHP_AUD_FMM_PLL0_CONTROL_reserved1_SHIFT                  1

/* AUD_FMM_PLL0 :: CONTROL :: USER_UPDATE_DIVIDERS [00:00] */
#define BCHP_AUD_FMM_PLL0_CONTROL_USER_UPDATE_DIVIDERS_MASK        0x00000001
#define BCHP_AUD_FMM_PLL0_CONTROL_USER_UPDATE_DIVIDERS_SHIFT       0
#define BCHP_AUD_FMM_PLL0_CONTROL_USER_UPDATE_DIVIDERS_Update_now  1
#define BCHP_AUD_FMM_PLL0_CONTROL_USER_UPDATE_DIVIDERS_Dont_update 0

/***************************************************************************
 *USER_DIV1 - Audio PLL User Divider Settings 1
 ***************************************************************************/
/* AUD_FMM_PLL0 :: USER_DIV1 :: reserved0 [31:24] */
#define BCHP_AUD_FMM_PLL0_USER_DIV1_reserved0_MASK                 0xff000000
#define BCHP_AUD_FMM_PLL0_USER_DIV1_reserved0_SHIFT                24

/* AUD_FMM_PLL0 :: USER_DIV1 :: M3DIV [23:16] */
#define BCHP_AUD_FMM_PLL0_USER_DIV1_M3DIV_MASK                     0x00ff0000
#define BCHP_AUD_FMM_PLL0_USER_DIV1_M3DIV_SHIFT                    16

/* AUD_FMM_PLL0 :: USER_DIV1 :: M2DIV [15:08] */
#define BCHP_AUD_FMM_PLL0_USER_DIV1_M2DIV_MASK                     0x0000ff00
#define BCHP_AUD_FMM_PLL0_USER_DIV1_M2DIV_SHIFT                    8

/* AUD_FMM_PLL0 :: USER_DIV1 :: M1DIV [07:00] */
#define BCHP_AUD_FMM_PLL0_USER_DIV1_M1DIV_MASK                     0x000000ff
#define BCHP_AUD_FMM_PLL0_USER_DIV1_M1DIV_SHIFT                    0

/***************************************************************************
 *USER_DIV2 - Audio PLL User Divider Settings 2
 ***************************************************************************/
/* AUD_FMM_PLL0 :: USER_DIV2 :: CTL_BITS_37_32 [31:26] */
#define BCHP_AUD_FMM_PLL0_USER_DIV2_CTL_BITS_37_32_MASK            0xfc000000
#define BCHP_AUD_FMM_PLL0_USER_DIV2_CTL_BITS_37_32_SHIFT           26

/* AUD_FMM_PLL0 :: USER_DIV2 :: reserved0 [25:14] */
#define BCHP_AUD_FMM_PLL0_USER_DIV2_reserved0_MASK                 0x03ffc000
#define BCHP_AUD_FMM_PLL0_USER_DIV2_reserved0_SHIFT                14

/* AUD_FMM_PLL0 :: USER_DIV2 :: VCORNG [13:12] */
#define BCHP_AUD_FMM_PLL0_USER_DIV2_VCORNG_MASK                    0x00003000
#define BCHP_AUD_FMM_PLL0_USER_DIV2_VCORNG_SHIFT                   12

/* AUD_FMM_PLL0 :: USER_DIV2 :: reserved1 [11:09] */
#define BCHP_AUD_FMM_PLL0_USER_DIV2_reserved1_MASK                 0x00000e00
#define BCHP_AUD_FMM_PLL0_USER_DIV2_reserved1_SHIFT                9

/* AUD_FMM_PLL0 :: USER_DIV2 :: NDIV_INT [08:00] */
#define BCHP_AUD_FMM_PLL0_USER_DIV2_NDIV_INT_MASK                  0x000001ff
#define BCHP_AUD_FMM_PLL0_USER_DIV2_NDIV_INT_SHIFT                 0

/***************************************************************************
 *USER_CTLBUS_LO - Audio PLL User PLL_CTRL bus lower
 ***************************************************************************/
/* AUD_FMM_PLL0 :: USER_CTLBUS_LO :: CTL_BITS_31_0 [31:00] */
#define BCHP_AUD_FMM_PLL0_USER_CTLBUS_LO_CTL_BITS_31_0_MASK        0xffffffff
#define BCHP_AUD_FMM_PLL0_USER_CTLBUS_LO_CTL_BITS_31_0_SHIFT       0
#define BCHP_AUD_FMM_PLL0_USER_CTLBUS_LO_CTL_BITS_31_0_Below_1p6GHz 536872384
#define BCHP_AUD_FMM_PLL0_USER_CTLBUS_LO_CTL_BITS_31_0_Above_1p6GHz 939525568

/***************************************************************************
 *ACTIVE_DIV1 - Audio PLL Active Divider Settings 1
 ***************************************************************************/
/* AUD_FMM_PLL0 :: ACTIVE_DIV1 :: reserved0 [31:24] */
#define BCHP_AUD_FMM_PLL0_ACTIVE_DIV1_reserved0_MASK               0xff000000
#define BCHP_AUD_FMM_PLL0_ACTIVE_DIV1_reserved0_SHIFT              24

/* AUD_FMM_PLL0 :: ACTIVE_DIV1 :: M3DIV [23:16] */
#define BCHP_AUD_FMM_PLL0_ACTIVE_DIV1_M3DIV_MASK                   0x00ff0000
#define BCHP_AUD_FMM_PLL0_ACTIVE_DIV1_M3DIV_SHIFT                  16

/* AUD_FMM_PLL0 :: ACTIVE_DIV1 :: M2DIV [15:08] */
#define BCHP_AUD_FMM_PLL0_ACTIVE_DIV1_M2DIV_MASK                   0x0000ff00
#define BCHP_AUD_FMM_PLL0_ACTIVE_DIV1_M2DIV_SHIFT                  8

/* AUD_FMM_PLL0 :: ACTIVE_DIV1 :: M1DIV [07:00] */
#define BCHP_AUD_FMM_PLL0_ACTIVE_DIV1_M1DIV_MASK                   0x000000ff
#define BCHP_AUD_FMM_PLL0_ACTIVE_DIV1_M1DIV_SHIFT                  0

/***************************************************************************
 *ACTIVE_DIV2 - Audio PLL Active Divider Settings 2
 ***************************************************************************/
/* AUD_FMM_PLL0 :: ACTIVE_DIV2 :: CTL_BITS_37_32 [31:26] */
#define BCHP_AUD_FMM_PLL0_ACTIVE_DIV2_CTL_BITS_37_32_MASK          0xfc000000
#define BCHP_AUD_FMM_PLL0_ACTIVE_DIV2_CTL_BITS_37_32_SHIFT         26

/* AUD_FMM_PLL0 :: ACTIVE_DIV2 :: reserved0 [25:17] */
#define BCHP_AUD_FMM_PLL0_ACTIVE_DIV2_reserved0_MASK               0x03fe0000
#define BCHP_AUD_FMM_PLL0_ACTIVE_DIV2_reserved0_SHIFT              17

/* AUD_FMM_PLL0 :: ACTIVE_DIV2 :: LOCK [16:16] */
#define BCHP_AUD_FMM_PLL0_ACTIVE_DIV2_LOCK_MASK                    0x00010000
#define BCHP_AUD_FMM_PLL0_ACTIVE_DIV2_LOCK_SHIFT                   16
#define BCHP_AUD_FMM_PLL0_ACTIVE_DIV2_LOCK_Unlocked                0
#define BCHP_AUD_FMM_PLL0_ACTIVE_DIV2_LOCK_Locked                  1

/* AUD_FMM_PLL0 :: ACTIVE_DIV2 :: reserved1 [15:14] */
#define BCHP_AUD_FMM_PLL0_ACTIVE_DIV2_reserved1_MASK               0x0000c000
#define BCHP_AUD_FMM_PLL0_ACTIVE_DIV2_reserved1_SHIFT              14

/* AUD_FMM_PLL0 :: ACTIVE_DIV2 :: VCORNG [13:12] */
#define BCHP_AUD_FMM_PLL0_ACTIVE_DIV2_VCORNG_MASK                  0x00003000
#define BCHP_AUD_FMM_PLL0_ACTIVE_DIV2_VCORNG_SHIFT                 12

/* AUD_FMM_PLL0 :: ACTIVE_DIV2 :: reserved2 [11:09] */
#define BCHP_AUD_FMM_PLL0_ACTIVE_DIV2_reserved2_MASK               0x00000e00
#define BCHP_AUD_FMM_PLL0_ACTIVE_DIV2_reserved2_SHIFT              9

/* AUD_FMM_PLL0 :: ACTIVE_DIV2 :: NDIV_INT [08:00] */
#define BCHP_AUD_FMM_PLL0_ACTIVE_DIV2_NDIV_INT_MASK                0x000001ff
#define BCHP_AUD_FMM_PLL0_ACTIVE_DIV2_NDIV_INT_SHIFT               0

/***************************************************************************
 *ACTIVE_CTLBUS_LO - Audio PLL Active PLL_CTRL bus lower
 ***************************************************************************/
/* AUD_FMM_PLL0 :: ACTIVE_CTLBUS_LO :: CTL_BITS_31_0 [31:00] */
#define BCHP_AUD_FMM_PLL0_ACTIVE_CTLBUS_LO_CTL_BITS_31_0_MASK      0xffffffff
#define BCHP_AUD_FMM_PLL0_ACTIVE_CTLBUS_LO_CTL_BITS_31_0_SHIFT     0
#define BCHP_AUD_FMM_PLL0_ACTIVE_CTLBUS_LO_CTL_BITS_31_0_Below_1p6GHz 536872384
#define BCHP_AUD_FMM_PLL0_ACTIVE_CTLBUS_LO_CTL_BITS_31_0_Above_1p6GHz 939525568

#endif /* #ifndef BCHP_AUD_FMM_PLL0_H__ */

/* End of File */
