{"branch": {"attack": ["x86_get_event_constraints", "perf_event_groups_insert", "psi_group_change", "x86_pmu_enable"], "normal": ["perf_event_groups_first", "update_load_avg", "x86_get_event_constraints", "_raw_spin_lock_irqsave", "___perf_sw_event", "x86_pmu_enable", "rb_next", "psi_group_change", "__update_load_avg_cfs_rq", "update_sg_wakeup_stats", "event_sched_in", "perf_pmu_nop_int"]}, "cycles": {"attack": ["memset_erms", "native_write_msr"], "normal": ["native_sched_clock", "perf_event_update_userpage", "perf_event_alloc", "entry_SYSCALL_64_after_hwframe", "inherit_event.constprop.0", "__hrtimer_init", "native_write_msr", "psi_group_change", "do_syscall_64", "merge_sched_in", "perf_swevent_add", "event_sched_in", "sched_clock_cpu", "syscall_exit_to_user_mode", "syscall_return_via_sysret", "rb_next", "kmem_cache_alloc_trace", "memset_erms", "visit_groups_merge.constprop.0.is"]}, "instructions": {"attack": ["perf_event_alloc", "inherit_task_group.isra.0", "psi_group_change", "kfree"], "normal": ["intel_pmu_event_map", "perf_event_alloc", "__hrtimer_init", "memcg_slab_free_hook", "merge_sched_in", "ctx_sched_in", "rb_next", "psi_group_change", "arch_perf_update_userpage", "perf_event_update_time"]}}