module DFF(CLK, Load, Data, D, Q);
  input CLK;
  input Load;
  input [2:0]D;
  input [2:0]Data;
  output reg [2:0]Q;

always @(Load or Data) begin
	if (Load == 1)
    Q = Data; 
	else
	 Q = D;
 end
 

always @(posedge CLK) begin
  $monitor('tr');
	if (Load != 1)
    Q = D; 
 end
 

endmodule


