INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'sam-admin' on host 'sampaths-lappie' (Linux_x86_64 version 5.19.0-42-generic) on Wed May 24 16:24:28 IST 2023
INFO: [HLS 200-10] On os Ubuntu 22.04.2 LTS
INFO: [HLS 200-10] In directory '/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1'
Sourcing Tcl script '/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/csim.tcl'
INFO: [HLS 200-1510] Running: source /home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen/csim.tcl
INFO: [HLS 200-1510] Running: open_project a81 
INFO: [HLS 200-10] Opening project '/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81'.
INFO: [HLS 200-1510] Running: set_top gen 
INFO: [HLS 200-1510] Running: add_files ../../meth1/cpr.cpp 
INFO: [HLS 200-10] Adding design file '../../meth1/cpr.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ../../meth1/datagen.cpp 
INFO: [HLS 200-10] Adding design file '../../meth1/datagen.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../../meth1/cpt_tb.cpp -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '../../meth1/cpt_tb.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../../puschTxAfterChannelImag.txt -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '../../puschTxAfterChannelImag.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../../puschTxAfterChannelReal.txt -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '../../puschTxAfterChannelReal.txt' to the project
INFO: [HLS 200-1510] Running: open_solution solution_gen -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth1/a81/solution_gen'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/sam-admin/git/Training/HLS_Vivado/A8/meth1/gen_ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/sam-admin/git/Training/HLS_Vivado/A8/meth1/gen_ip -rtl verilog 
INFO: [HLS 200-1510] Running: source ./a81/solution_gen/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name gen gen 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Running Dispatch Server on port: 39303
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../../../meth1/cpt_tb.cpp in debug mode
   Generating csim.exe
!PASS! OUTPUT IS TOLERABLE BASED ON GIVEN PRECISION
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 8800
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.83 seconds. CPU system time: 0.28 seconds. Elapsed time: 2.75 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3.82 seconds. Total CPU system time: 0.51 seconds. Total elapsed time: 14.7 seconds; peak allocated memory: 213.887 MB.
