// Seed: 2046001874
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  assign id_2[1] = id_3;
  assign id_2 = id_2;
  logic id_3;
  logic id_4 = id_3;
  always @(1 or posedge id_3) begin
    id_1#(.id_3(1)) <= 1;
  end
endmodule
