#type; CSIC_PARSER
#base; CSIC_PARSER0 0x05820000
#base; CSIC_PARSER1 0x05821000
#base; CSIC_PARSER2 0x05822000
#irq; CSIC_PARSER0 132
#irq; CSIC_PARSER1 133
#irq; CSIC_PARSER2 134
#irqrv; CSIC_PARSER0 116
#irqrv; CSIC_PARSER1 117
#irqrv; CSIC_PARSER2 118
#regdef; CSIC_PRS_EN_REG; 0x0000; CSIC Parser Enable Register
#regdef; CSIC_PRS_NCSIC_IF_CFG_REG; 0x0004; CSIC Parser NCSIC Interface Configuration Register
#regdef; CSIC_PRS_CAP_REG; 0x000C; CSIC Parser Capture Register
#regdef; CSIC_PRS_SIGNAL_STA_REG; 0x0010; CSIC Parser Signal Status Register
#regdef; CSIC_PRS_NCSIC_BT656_HEAD_CFG_REG; 0x0014; CSIC Parser NCSIC BT656 Header Configuration Register
#regdef; CSIC_PRS_CH0_INFMT_REG; 0x0024; CSIC Parser Channel_0 Input Format Register
#regdef; CSIC_PRS_CH0_OUTPUT_HSIZE_REG; 0x0028; CSIC Parser Channel_0 Output Horizontal Size Register
#regdef; CSIC_PRS_CH0_OUTPUT_VSIZE_REG; 0x002C; CSIC Parser Channel_0 Output Vertical Size Register
#regdef; CSIC_PRS_CH0_INPUT_PARA0_REG; 0x0030; CSIC Parser Channel_0 Input Parameter0 Register
#regdef; CSIC_PRS_CH0_INPUT_PARA1_REG; 0x0034; CSIC Parser Channel_0 Input Parameter1 Register
#regdef; CSIC_PRS_CH0_INPUT_PARA2_REG; 0x0038; CSIC Parser Channel_0 Input Parameter2 Register
#regdef; CSIC_PRS_CH0_INPUT_PARA3_REG; 0x003C; CSIC Parser Channel_0 Input Parameter3 Register
#regdef; CSIC_PRS_CH0_INT_EN_REG; 0x0040; CSIC Parser Channel_0 Interrupt Enable Register
#regdef; CSIC_PRS_CH0_INT_STA_REG; 0x0044; CSIC Parser Channel_0 Interrupt Status Register
#regdef; CSIC_PRS_CH0_LINE_TIME_REG; 0x0048; CSIC Parser Channel_0 Line Time Register
#regdef; CSIC_PRS_CH1_INFMT_REG; 0x0124; CSIC Parser Channel_1 Input Format Register
#regdef; CSIC_PRS_CH1_OUTPUT_HSIZE_REG; 0x0128; CSIC Parser Channel_1 Output Horizontal Size Register
#regdef; CSIC_PRS_CH1_OUTPUT_VSIZE_REG; 0x012C; CSIC Parser Channel_1 Output Vertical Size Register
#regdef; CSIC_PRS_CH1_INPUT_PARA0_REG; 0x0130; CSIC Parser Channel_1 Input Parameter0 Register
#regdef; CSIC_PRS_CH1_INPUT_PARA1_REG; 0x0134; CSIC Parser Channel_1 Input Parameter1 Register
#regdef; CSIC_PRS_CH1_INPUT_PARA2_REG; 0x0138; CSIC Parser Channel_1 Input Parameter2 Register
#regdef; CSIC_PRS_CH1_INPUT_PARA3_REG; 0x013C; CSIC Parser Channel_1 Input Parameter3 Register
#regdef; CSIC_PRS_CH1_INT_EN_REG; 0x0140; CSIC Parser Channel_1 Interrupt Enable Register
#regdef; CSIC_PRS_CH1_INT_STA_REG; 0x0144; CSIC Parser Channel_1 Interrupt Status Register
#regdef; CSIC_PRS_CH1_LINE_TIME_REG; 0x0148; CSIC Parser Channel_1 Line Time Register
#regdef; CSIC_PRS_CH2_INFMT_REG; 0x0224; CSIC Parser Channel_2 Input Format Register
#regdef; CSIC_PRS_CH2_OUTPUT_HSIZE_REG; 0x0228; CSIC Parser Channel_2 Output Horizontal Size Register
#regdef; CSIC_PRS_CH2_OUTPUT_VSIZE_REG; 0x022C; CSIC Parser Channel_2 Output Vertical Size Register
#regdef; CSIC_PRS_CH2_INPUT_PARA0_REG; 0x0230; CSIC Parser Channel_2 Input Parameter0 Register
#regdef; CSIC_PRS_CH2_INPUT_PARA1_REG; 0x0234; CSIC Parser Channel_2 Input Parameter1 Register
#regdef; CSIC_PRS_CH2_INPUT_PARA2_REG; 0x0238; CSIC Parser Channel_2 Input Parameter2 Register
#regdef; CSIC_PRS_CH2_INPUT_PARA3_REG; 0x023C; CSIC Parser Channel_2 Input Parameter3 Register
#regdef; CSIC_PRS_CH2_INT_EN_REG; 0x0240; CSIC Parser Channel_2 Interrupt Enable Register
#regdef; CSIC_PRS_CH2_INT_STA_REG; 0x0244; CSIC Parser Channel_2 Interrupt Status Register
#regdef; CSIC_PRS_CH2_LINE_TIME_REG; 0x0248; CSIC Parser Channel_2 Line Time Register
#regdef; CSIC_PRS_CH3_INFMT_REG; 0x0324; CSIC Parser Channel_3 Input Format Register
#regdef; CSIC_PRS_CH3_OUTPUT_HSIZE_REG; 0x0328; CSIC Parser Channel_3 Output Horizontal Size Register
#regdef; CSIC_PRS_CH3_OUTPUT_VSIZE_REG; 0x032C; CSIC Parser Channel_3 Output Vertical Size Register
#regdef; CSIC_PRS_CH3_INPUT_PARA0_REG; 0x0330; CSIC Parser Channel_3 Input Parameter0 Register
#regdef; CSIC_PRS_CH3_INPUT_PARA1_REG; 0x0334; CSIC Parser Channel_3 Input Parameter1 Register
#regdef; CSIC_PRS_CH3_INPUT_PARA2_REG; 0x0338; CSIC Parser Channel_3 Input Parameter2 Register
#regdef; CSIC_PRS_CH3_INPUT_PARA3_REG; 0x033C; CSIC Parser Channel_3 Input Parameter3 Register
#regdef; CSIC_PRS_CH3_INT_EN_REG; 0x0340; CSIC Parser Channel_3 Interrupt Enable Register
#regdef; CSIC_PRS_CH3_INT_STA_REG; 0x0344; CSIC Parser Channel_3 Interrupt Status Register
#regdef; CSIC_PRS_CH3_LINE_TIME_REG; 0x0348; CSIC Parser Channel_3 Line Time Register
#regdef; CSIC_PRS_NCSIC_RX_SIGNAL0_DLY_ADJ_REG; 0x0500; CSIC Parser NCSIC RX Signal0 Delay Adjust Register
#regdef; CSIC_PRS_NCSIC_RX_SIGNAL5_DLY_ADJ_REG; 0x0514; CSIC Parser NCSIC RX Signal5 Delay Adjust Register
#regdef; CSIC_PRS_NCSIC_RX_SIGNAL6_DLY_ADJ_REG; 0x0518; CSIC Parser NCSIC RX Signal6 Delay Adjust Register
#regdef; CSIC_PRS_SYNC_EN_REG; 0x0520; CSIC Parser SYNC EN Register
#regdef; CSIC_PRS_SYNC_CFG_REG; 0x0524; CSIC Parser SYNC CFG Register
#regdef; CSIC_PRS_VS_WAIT_N_REG; 0x0528; CSIC Parser VS WAIT N Register
#regdef; CSIC_PRS_VS_WAIT_M_REG; 0x052C; CSIC Parser VS WAIT M Register
#regdef; CSIC_PRS_XSYNC_ENABLE_REG; 0x0540; CSIC Parser XSYNC ENABLE Register
#regdef; CSIC_PRS_XVS_PERIOD_REG; 0x0544; CSIC Parser XVS Period Register
#regdef; CSIC_PRS_XHS_PERIOD_REG; 0x0548; CSIC Parser XHS Period Register
#regdef; CSIC_PRS_XVS_LENGTH_REG; 0x054C; CSIC Parser XVS LENGTH Register
#regdef; CSIC_PRS_XHS_LENGTH_REG; 0x0550; CSIC Parser XHS LENGTH Register
#regdef; CSIC_PRS_SYNC_DLY_REG0x0554; CSIC Parser SYNC DELAY Register
