<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/14.7/ISE_DS/ISE/xbr/data/xmlReportxbr.dtd">
<document><ascFile>closy3_cbm.rpt</ascFile><devFile>C:/Xilinx/14.7/ISE_DS/ISE/xbr/data/xc2c32a.chp</devFile><mfdFile>closy3_cbm.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="coolrunnerII_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 7-30-2015" design="closy3_cbm" device="XC2C32A" eqnType="1" pkg="VQ44" speed="-4" status="1" statusStr="Successful" swVersion="P.20131013" time="  4:24PM" version="1.0"/><inputs id="clk2_i"/><inputs id="sync_n_i" userloc="P3"/><inputs id="syncclk_i" userloc="P8"/><global_inputs id="clk1_i" use="GCK"/><pin id="FB1_MC1_PIN38" pinnum="38" signal="counter4_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC2_PIN37" iostd="LVTTL" pinnum="37" signal="synced_p_o" use="O"/><pin id="FB1_MC3_PIN36" iostd="LVTTL" pinnum="36" signal="synced_led_o" use="O"/><pin id="FB1_MC4_PIN34" pinnum="34" signal="counter7_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC5_PIN33" pinnum="33" signal="counter8_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC6_PIN32" pinnum="32" signal="counter9_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC7_PIN31" pinnum="31" signal="counter10_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC8_PIN30" pinnum="30" signal="counter1_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC9_PIN29" pinnum="29" signal="counter6_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC10_PIN28" iostd="LVTTL" pinnum="28" signal="sync_n_o" use="O"/><pin id="FB1_MC11_PIN27" iostd="LVTTL" pinnum="27" signal="clkdbg1_o" use="O"/><pin id="FB1_MC12_PIN23" iostd="LVTTL" pinnum="23" signal="clkdbg2_o" use="O"/><pin id="FB1_MC13_PIN22" pinnum="22" signal="counter5_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC14_PIN21" pinnum="21" signal="counter3_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC15_PIN20" pinnum="20" signal="counter12_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC16_PIN19" pinnum="19" signal="counter11_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC1_PIN39" pinnum="39"/><pin id="FB2_MC2_PIN40" pinnum="40"/><pin id="FB2_MC3_PIN41" pinnum="41"/><pin id="FB2_MC4_PIN42" pinnum="42"/><pin id="FB2_MC5_PIN43" iostd="LVTTL" iostyle="PU" pinnum="43" signal="clk1_i" use="GCKI_SPECSIG"/><pin id="FB2_MC6_PIN44" iostd="LVTTL" iostyle="PU" pinnum="44" signal="clk2_i" use="I"/><pin id="FB2_MC7_PIN1" pinnum="1"/><pin id="FB2_MC8_PIN2" pinnum="2"/><pin id="FB2_MC9_PIN3" iostd="LVTTL" iostyle="PU" pinnum="3" signal="sync_n_i" use="I"/><pin id="FB2_MC10_PIN5" pinnum="5"/><pin id="FB2_MC11_PIN6" pinnum="6"/><pin id="FB2_MC12_PIN8" iostd="LVTTL" iostyle="PU" pinnum="8" signal="syncclk_i" use="I"/><pin id="FB2_MC13_PIN12" pinnum="12" signal="state_FSM_FFd1" use="b_SPECSIG"/><pin id="FB2_MC14_PIN13" pinnum="13" signal="counter_rst" use="b_SPECSIG"/><pin id="FB2_MC15_PIN14" pinnum="14" signal="counter2_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC16_PIN16" pinnum="16" signal="counter0_SPECSIG" use="b_SPECSIG"/><pin id="FB_PIN35" pinnum="35" use="VCCAUX"/><pin id="FB_PIN7" pinnum="7" use="VCCIO-3.3"/><pin id="FB_PIN15" pinnum="15" use="VCC"/><pin id="FB_PIN26" pinnum="26" use="VCCIO-3.3"/><fblock id="FB1" pinUse="5"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN38" sigUse="5" signal="counter4_SPECSIG"><eq_pterm ptindx="FB1_10"/></macrocell><macrocell id="FB1_MC2" pin="FB1_MC2_PIN37" sigUse="16" signal="synced_p_o"><eq_pterm ptindx="FB1_6"/><eq_pterm ptindx="FB1_3"/></macrocell><macrocell id="FB1_MC3" pin="FB1_MC3_PIN36" sigUse="18" signal="synced_led_o"><eq_pterm ptindx="FB1_0"/><eq_pterm ptindx="FB1_1"/><eq_pterm ptindx="FB1_2"/><eq_pterm ptindx="FB1_14"/></macrocell><macrocell id="FB1_MC4" pin="FB1_MC4_PIN34" sigUse="8" signal="counter7_SPECSIG"><eq_pterm ptindx="FB1_19"/></macrocell><macrocell id="FB1_MC5" pin="FB1_MC5_PIN33" sigUse="9" signal="counter8_SPECSIG"><eq_pterm ptindx="FB1_22"/></macrocell><macrocell id="FB1_MC6" pin="FB1_MC6_PIN32" sigUse="10" signal="counter9_SPECSIG"><eq_pterm ptindx="FB1_25"/></macrocell><macrocell id="FB1_MC7" pin="FB1_MC7_PIN31" sigUse="11" signal="counter10_SPECSIG"><eq_pterm ptindx="FB1_28"/></macrocell><macrocell id="FB1_MC8" pin="FB1_MC8_PIN30" sigUse="14" signal="counter1_SPECSIG"><eq_pterm ptindx="FB1_17"/><eq_pterm ptindx="FB1_18"/></macrocell><macrocell id="FB1_MC9" pin="FB1_MC9_PIN29" sigUse="14" signal="counter6_SPECSIG"><eq_pterm ptindx="FB1_16"/><eq_pterm ptindx="FB1_11"/></macrocell><macrocell id="FB1_MC10" pin="FB1_MC10_PIN28" sigUse="6" signal="sync_n_o"><eq_pterm ptindx="FB1_8"/><eq_pterm ptindx="FB1_7"/></macrocell><macrocell id="FB1_MC11" pin="FB1_MC11_PIN27" sigUse="1" signal="clkdbg1_o"><eq_pterm ptindx="FB1_40"/></macrocell><macrocell id="FB1_MC12" pin="FB1_MC12_PIN23" sigUse="1" signal="clkdbg2_o"><eq_pterm ptindx="FB1_43"/></macrocell><macrocell id="FB1_MC13" pin="FB1_MC13_PIN22" sigUse="14" signal="counter5_SPECSIG"><eq_pterm ptindx="FB1_15"/><eq_pterm ptindx="FB1_11"/></macrocell><macrocell id="FB1_MC14" pin="FB1_MC14_PIN21" sigUse="14" signal="counter3_SPECSIG"><eq_pterm ptindx="FB1_13"/><eq_pterm ptindx="FB1_11"/></macrocell><macrocell id="FB1_MC15" pin="FB1_MC15_PIN20" sigUse="14" signal="counter12_SPECSIG"><eq_pterm ptindx="FB1_12"/><eq_pterm ptindx="FB1_11"/></macrocell><macrocell id="FB1_MC16" pin="FB1_MC16_PIN19" sigUse="14" signal="counter11_SPECSIG"><eq_pterm ptindx="FB1_9"/><eq_pterm ptindx="FB1_11"/></macrocell><fbinput id="FB1_I1" signal="clk1_i"/><fbinput id="FB1_I2" signal="clk2_i"/><fbinput id="FB1_I3" signal="counter0_SPECSIG"/><fbinput id="FB1_I4" signal="counter10_SPECSIG"/><fbinput id="FB1_I5" signal="counter11_SPECSIG"/><fbinput id="FB1_I6" signal="counter12_SPECSIG"/><fbinput id="FB1_I7" signal="counter1_SPECSIG"/><fbinput id="FB1_I8" signal="counter2_SPECSIG"/><fbinput id="FB1_I9" signal="counter3_SPECSIG"/><fbinput id="FB1_I10" signal="counter4_SPECSIG"/><fbinput id="FB1_I11" signal="counter5_SPECSIG"/><fbinput id="FB1_I12" signal="counter6_SPECSIG"/><fbinput id="FB1_I13" signal="counter7_SPECSIG"/><fbinput id="FB1_I14" signal="counter8_SPECSIG"/><fbinput id="FB1_I15" signal="counter9_SPECSIG"/><fbinput id="FB1_I16" signal="counter_rst"/><fbinput id="FB1_I17" signal="state_FSM_FFd1"/><fbinput id="FB1_I18" signal="state_FSM_FFd2"/><fbinput id="FB1_I19" signal="sync_n_i"/><fbinput id="FB1_I20" signal="sync_n_o"/><fbinput id="FB1_I21" signal="syncclk_i"/><fbinput id="FB1_I22" signal="synced_led_o"/><fbinput id="FB1_I23" signal="synced_p_o"/><PAL><pterm id="FB1_0"><signal id="synced_led_o"/><signal id="state_FSM_FFd1" negated="ON"/></pterm><pterm id="FB1_1"><signal id="synced_led_o"/><signal id="state_FSM_FFd2" negated="ON"/></pterm><pterm id="FB1_2"><signal id="state_FSM_FFd1"/><signal id="state_FSM_FFd2"/><signal id="counter0_SPECSIG" negated="ON"/><signal id="counter10_SPECSIG" negated="ON"/><signal id="counter1_SPECSIG" negated="ON"/><signal id="counter11_SPECSIG" negated="ON"/><signal id="counter2_SPECSIG" negated="ON"/><signal id="counter3_SPECSIG" negated="ON"/><signal id="counter4_SPECSIG" negated="ON"/><signal id="counter5_SPECSIG" negated="ON"/><signal id="counter6_SPECSIG" negated="ON"/><signal id="counter7_SPECSIG" negated="ON"/><signal id="counter8_SPECSIG" negated="ON"/><signal id="counter9_SPECSIG" negated="ON"/><signal id="counter12_SPECSIG" negated="ON"/></pterm><pterm id="FB1_3"><signal id="synced_led_o"/><signal id="counter0_SPECSIG"/><signal id="counter_rst" negated="ON"/><signal id="counter10_SPECSIG"/><signal id="counter1_SPECSIG"/><signal id="counter11_SPECSIG"/><signal id="counter2_SPECSIG"/><signal id="counter3_SPECSIG"/><signal id="counter4_SPECSIG"/><signal id="counter5_SPECSIG"/><signal id="counter6_SPECSIG"/><signal id="counter7_SPECSIG"/><signal id="counter8_SPECSIG"/><signal id="counter9_SPECSIG"/><signal id="counter12_SPECSIG" negated="ON"/></pterm><pterm id="FB1_4"><signal id="syncclk_i"/></pterm><pterm id="FB1_5"><signal id="counter_rst"/></pterm><pterm id="FB1_6"><signal id="counter_rst"/><signal id="synced_p_o"/></pterm><pterm id="FB1_7"><signal id="synced_led_o" negated="ON"/><signal id="state_FSM_FFd1" negated="ON"/><signal id="state_FSM_FFd2"/><signal id="sync_n_i"/><signal id="sync_n_o"/></pterm><pterm id="FB1_8"><signal id="state_FSM_FFd1" negated="ON"/><signal id="state_FSM_FFd2" negated="ON"/><signal id="sync_n_i"/><signal id="sync_n_o" negated="ON"/></pterm><pterm id="FB1_9"><signal id="counter0_SPECSIG"/><signal id="counter10_SPECSIG"/><signal id="counter1_SPECSIG"/><signal id="counter2_SPECSIG"/><signal id="counter3_SPECSIG"/><signal id="counter4_SPECSIG"/><signal id="counter5_SPECSIG"/><signal id="counter6_SPECSIG"/><signal id="counter7_SPECSIG"/><signal id="counter8_SPECSIG"/><signal id="counter9_SPECSIG"/></pterm><pterm id="FB1_10"><signal id="counter0_SPECSIG"/><signal id="counter1_SPECSIG"/><signal id="counter2_SPECSIG"/><signal id="counter3_SPECSIG"/></pterm><pterm id="FB1_11"><signal id="counter0_SPECSIG"/><signal id="counter10_SPECSIG" negated="ON"/><signal id="counter1_SPECSIG" negated="ON"/><signal id="counter11_SPECSIG"/><signal id="counter2_SPECSIG" negated="ON"/><signal id="counter3_SPECSIG"/><signal id="counter4_SPECSIG" negated="ON"/><signal id="counter5_SPECSIG"/><signal id="counter6_SPECSIG"/><signal id="counter7_SPECSIG" negated="ON"/><signal id="counter8_SPECSIG" negated="ON"/><signal id="counter9_SPECSIG" negated="ON"/><signal id="counter12_SPECSIG"/></pterm><pterm id="FB1_12"><signal id="counter0_SPECSIG"/><signal id="counter10_SPECSIG"/><signal id="counter1_SPECSIG"/><signal id="counter11_SPECSIG"/><signal id="counter2_SPECSIG"/><signal id="counter3_SPECSIG"/><signal id="counter4_SPECSIG"/><signal id="counter5_SPECSIG"/><signal id="counter6_SPECSIG"/><signal id="counter7_SPECSIG"/><signal id="counter8_SPECSIG"/><signal id="counter9_SPECSIG"/></pterm><pterm id="FB1_13"><signal id="counter0_SPECSIG"/><signal id="counter1_SPECSIG"/><signal id="counter2_SPECSIG"/></pterm><pterm id="FB1_14"><signal id="sync_n_i" negated="ON"/></pterm><pterm id="FB1_15"><signal id="counter0_SPECSIG"/><signal id="counter1_SPECSIG"/><signal id="counter2_SPECSIG"/><signal id="counter3_SPECSIG"/><signal id="counter4_SPECSIG"/></pterm><pterm id="FB1_16"><signal id="counter0_SPECSIG"/><signal id="counter1_SPECSIG"/><signal id="counter2_SPECSIG"/><signal id="counter3_SPECSIG"/><signal id="counter4_SPECSIG"/><signal id="counter5_SPECSIG"/></pterm><pterm id="FB1_17"><signal id="counter0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_18"><signal id="counter10_SPECSIG" negated="ON"/><signal id="counter1_SPECSIG" negated="ON"/><signal id="counter11_SPECSIG"/><signal id="counter2_SPECSIG" negated="ON"/><signal id="counter3_SPECSIG"/><signal id="counter4_SPECSIG" negated="ON"/><signal id="counter5_SPECSIG"/><signal id="counter6_SPECSIG"/><signal id="counter7_SPECSIG" negated="ON"/><signal id="counter8_SPECSIG" negated="ON"/><signal id="counter9_SPECSIG" negated="ON"/><signal id="counter12_SPECSIG"/></pterm><pterm id="FB1_19"><signal id="counter0_SPECSIG"/><signal id="counter1_SPECSIG"/><signal id="counter2_SPECSIG"/><signal id="counter3_SPECSIG"/><signal id="counter4_SPECSIG"/><signal id="counter5_SPECSIG"/><signal id="counter6_SPECSIG"/></pterm><pterm id="FB1_22"><signal id="counter0_SPECSIG"/><signal id="counter1_SPECSIG"/><signal id="counter2_SPECSIG"/><signal id="counter3_SPECSIG"/><signal id="counter4_SPECSIG"/><signal id="counter5_SPECSIG"/><signal id="counter6_SPECSIG"/><signal id="counter7_SPECSIG"/></pterm><pterm id="FB1_25"><signal id="counter0_SPECSIG"/><signal id="counter1_SPECSIG"/><signal id="counter2_SPECSIG"/><signal id="counter3_SPECSIG"/><signal id="counter4_SPECSIG"/><signal id="counter5_SPECSIG"/><signal id="counter6_SPECSIG"/><signal id="counter7_SPECSIG"/><signal id="counter8_SPECSIG"/></pterm><pterm id="FB1_28"><signal id="counter0_SPECSIG"/><signal id="counter1_SPECSIG"/><signal id="counter2_SPECSIG"/><signal id="counter3_SPECSIG"/><signal id="counter4_SPECSIG"/><signal id="counter5_SPECSIG"/><signal id="counter6_SPECSIG"/><signal id="counter7_SPECSIG"/><signal id="counter8_SPECSIG"/><signal id="counter9_SPECSIG"/></pterm><pterm id="FB1_40"><signal id="clk1_i"/></pterm><pterm id="FB1_43"><signal id="clk2_i"/></pterm></PAL><bct id="FB1_bct4" use="CTC"><eq_pterm ptindx="FB1_4"/></bct><bct id="FB1_bct5" use="CTR"><eq_pterm ptindx="FB1_5"/></bct><equation id="counter4_SPECSIG" regUse="TFF"><d1><eq_pterm ptindx="FB1_10"/></d1><clk><fastsig signal="clk1_i"/></clk><reset><eq_pterm ptindx="FB1_5"/></reset><prld ptindx="GND"/></equation><equation id="synced_p_o" regUse="DFF"><d2><eq_pterm ptindx="FB1_6"/><eq_pterm ptindx="FB1_3"/></d2><clk><fastsig signal="clk1_i"/></clk><prld ptindx="GND"/></equation><equation id="synced_led_o" regUse="DFF"><d2><eq_pterm ptindx="FB1_0"/><eq_pterm ptindx="FB1_1"/><eq_pterm ptindx="FB1_2"/></d2><clk><eq_pterm ptindx="FB1_4"/></clk><reset><eq_pterm ptindx="FB1_14"/></reset><prld ptindx="GND"/></equation><equation id="counter7_SPECSIG" regUse="TFF"><d1><eq_pterm ptindx="FB1_19"/></d1><clk><fastsig signal="clk1_i"/></clk><reset><eq_pterm ptindx="FB1_5"/></reset><prld ptindx="GND"/></equation><equation id="counter8_SPECSIG" regUse="TFF"><d1><eq_pterm ptindx="FB1_22"/></d1><clk><fastsig signal="clk1_i"/></clk><reset><eq_pterm ptindx="FB1_5"/></reset><prld ptindx="GND"/></equation><equation id="counter9_SPECSIG" regUse="TFF"><d1><eq_pterm ptindx="FB1_25"/></d1><clk><fastsig signal="clk1_i"/></clk><reset><eq_pterm ptindx="FB1_5"/></reset><prld ptindx="GND"/></equation><equation id="counter10_SPECSIG" regUse="TFF"><d1><eq_pterm ptindx="FB1_28"/></d1><clk><fastsig signal="clk1_i"/></clk><reset><eq_pterm ptindx="FB1_5"/></reset><prld ptindx="GND"/></equation><equation id="counter1_SPECSIG" negated="ON" regUse="TFF"><d2><eq_pterm ptindx="FB1_17"/><eq_pterm ptindx="FB1_18"/></d2><clk><fastsig signal="clk1_i"/></clk><reset><eq_pterm ptindx="FB1_5"/></reset><prld ptindx="GND"/></equation><equation id="counter6_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB1_16"/><eq_pterm ptindx="FB1_11"/></d2><clk><fastsig signal="clk1_i"/></clk><reset><eq_pterm ptindx="FB1_5"/></reset><prld ptindx="GND"/></equation><equation id="sync_n_o" regUse="TFF"><d2><eq_pterm ptindx="FB1_8"/><eq_pterm ptindx="FB1_7"/></d2><clk><eq_pterm ptindx="FB1_4"/></clk><prld ptindx="GND"/></equation><equation id="clkdbg1_o"><d1><eq_pterm ptindx="FB1_40"/></d1></equation><equation id="clkdbg2_o"><d1><eq_pterm ptindx="FB1_43"/></d1></equation><equation id="counter5_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB1_15"/><eq_pterm ptindx="FB1_11"/></d2><clk><fastsig signal="clk1_i"/></clk><reset><eq_pterm ptindx="FB1_5"/></reset><prld ptindx="GND"/></equation><equation id="counter3_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB1_13"/><eq_pterm ptindx="FB1_11"/></d2><clk><fastsig signal="clk1_i"/></clk><reset><eq_pterm ptindx="FB1_5"/></reset><prld ptindx="GND"/></equation><equation id="counter12_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB1_12"/><eq_pterm ptindx="FB1_11"/></d2><clk><fastsig signal="clk1_i"/></clk><reset><eq_pterm ptindx="FB1_5"/></reset><prld ptindx="GND"/></equation><equation id="counter11_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB1_9"/><eq_pterm ptindx="FB1_11"/></d2><clk><fastsig signal="clk1_i"/></clk><reset><eq_pterm ptindx="FB1_5"/></reset><prld ptindx="GND"/></equation></fblock><fblock id="FB2" pinUse="4"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN39"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN40"/><macrocell id="FB2_MC3" pin="FB2_MC3_PIN41"/><macrocell id="FB2_MC4" pin="FB2_MC4_PIN42"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN43"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN44"/><macrocell id="FB2_MC7" pin="FB2_MC7_PIN1"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN2"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN3"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN5"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN6"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN8" sigUse="3" signal="state_FSM_FFd2"><eq_pterm ptindx="FB2_43"/></macrocell><macrocell id="FB2_MC13" pin="FB2_MC13_PIN12" sigUse="3" signal="state_FSM_FFd1"><eq_pterm ptindx="FB2_46"/></macrocell><macrocell id="FB2_MC14" pin="FB2_MC14_PIN13" sigUse="6" signal="counter_rst"><eq_pterm ptindx="FB2_1"/><eq_pterm ptindx="FB2_0"/></macrocell><macrocell id="FB2_MC15" pin="FB2_MC15_PIN14" sigUse="3" signal="counter2_SPECSIG"><eq_pterm ptindx="FB2_52"/><eq_pterm ptindx="FB2_50"/></macrocell><macrocell id="FB2_MC16" pin="FB2_MC16_PIN16" sigUse="1" signal="counter0_SPECSIG"><eq_pterm ptindx="FB2_50"/></macrocell><fbinput id="FB2_I1" signal="counter0_SPECSIG"/><fbinput id="FB2_I2" signal="counter1_SPECSIG"/><fbinput id="FB2_I3" signal="counter_rst"/><fbinput id="FB2_I4" signal="state_FSM_FFd1"/><fbinput id="FB2_I5" signal="state_FSM_FFd2"/><fbinput id="FB2_I6" signal="sync_n_i"/><fbinput id="FB2_I7" signal="syncclk_i"/><fbinput id="FB2_I8" signal="synced_led_o"/><PAL><pterm id="FB2_0"><signal id="synced_led_o" negated="ON"/><signal id="state_FSM_FFd1" negated="ON"/><signal id="state_FSM_FFd2"/><signal id="sync_n_i"/><signal id="counter_rst" negated="ON"/></pterm><pterm id="FB2_1"><signal id="state_FSM_FFd1"/><signal id="state_FSM_FFd2" negated="ON"/><signal id="sync_n_i"/><signal id="counter_rst"/></pterm><pterm id="FB2_4"><signal id="syncclk_i"/></pterm><pterm id="FB2_5"><signal id="sync_n_i" negated="ON"/></pterm><pterm id="FB2_43"><signal id="state_FSM_FFd1"/></pterm><pterm id="FB2_46"><signal id="state_FSM_FFd2" negated="ON"/></pterm><pterm id="FB2_50"><signal id="counter_rst"/></pterm><pterm id="FB2_52"><signal id="counter0_SPECSIG"/><signal id="counter1_SPECSIG"/></pterm><pterm id="FB2_53"><signal id="counter_rst"/></pterm></PAL><bct id="FB2_bct4" use="CTC"><eq_pterm ptindx="FB2_4"/></bct><bct id="FB2_bct5" use="CTR"><eq_pterm ptindx="FB2_5"/></bct><equation id="state_FSM_FFd2" regUse="DFF"><d1><eq_pterm ptindx="FB2_43"/></d1><clk><eq_pterm ptindx="FB2_4"/></clk><reset><eq_pterm ptindx="FB2_5"/></reset><prld ptindx="GND"/></equation><equation id="state_FSM_FFd1" regUse="DFF"><d1><eq_pterm ptindx="FB2_46"/></d1><clk><eq_pterm ptindx="FB2_4"/></clk><reset><eq_pterm ptindx="FB2_5"/></reset><prld ptindx="GND"/></equation><equation id="counter_rst" regUse="TFF"><d2><eq_pterm ptindx="FB2_1"/><eq_pterm ptindx="FB2_0"/></d2><clk><eq_pterm ptindx="FB2_4"/></clk><prld ptindx="GND"/></equation><equation id="counter2_SPECSIG" regUse="TFF"><d1><eq_pterm ptindx="FB2_52"/></d1><clk><fastsig signal="clk1_i"/></clk><reset><eq_pterm ptindx="FB2_50"/></reset><prld ptindx="GND"/></equation><equation id="counter0_SPECSIG" negated="ON" regUse="TFF"><d2><eq_pterm ptindx="GND"/></d2><clk><fastsig signal="clk1_i"/></clk><reset><eq_pterm ptindx="FB2_50"/></reset><prld ptindx="GND"/></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'closy3_cbm.ise'.INFO:Cpld - Inferring BUFG constraint for signal 'clk1_i' based upon the LOC   constraint 'P43'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.INFO:Cpld - Inferring BUFG constraint for signal 'clk2_i' based upon the LOC   constraint 'P44'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.</warning><warning>Cpld:1239 - The global clock designation (BUFG) on signal   'clkdbg2_o_OBUF' is ignored. Most likely the signal is gated and therefore   cannot be used as a global control signal.</warning><warning>Cpld:310 - Cannot apply TIMESPEC TSCLK2 =   PERIOD:clk2_i:4.000nS:HIGH:2.000nS because of one of the following: (a) a   signal name was not found; (b) a signal was removed or renamed due to   optimization; (c) there is no path between the FROM node and TO node in the   TIMESPEC.</warning></messages><compOpts blkfanin="38" datagate="ON" exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignoredg="OFF" ignorets="OFF" inputs="32" inreg="ON" iostd="LVCMOS18" keepio="OFF" loc="ON" mlopt="ON" optimize="DENSITY" part="xc2c32a-4-VQ44" prld="LOW" pterms="28" slew="FAST" terminate="PULLUP" unused="PULLUP" wysiwyg="OFF"/><specSig signal="b_SPECSIG" value="(b)"/><specSig signal="counter4_SPECSIG" value="counter&lt;4&gt;"/><specSig signal="counter7_SPECSIG" value="counter&lt;7&gt;"/><specSig signal="counter8_SPECSIG" value="counter&lt;8&gt;"/><specSig signal="counter9_SPECSIG" value="counter&lt;9&gt;"/><specSig signal="counter10_SPECSIG" value="counter&lt;10&gt;"/><specSig signal="counter1_SPECSIG" value="counter&lt;1&gt;"/><specSig signal="counter6_SPECSIG" value="counter&lt;6&gt;"/><specSig signal="counter5_SPECSIG" value="counter&lt;5&gt;"/><specSig signal="counter3_SPECSIG" value="counter&lt;3&gt;"/><specSig signal="counter12_SPECSIG" value="counter&lt;12&gt;"/><specSig signal="counter11_SPECSIG" value="counter&lt;11&gt;"/><specSig signal="GCKI_SPECSIG" value="GCK/I"/><specSig signal="counter2_SPECSIG" value="counter&lt;2&gt;"/><specSig signal="counter0_SPECSIG" value="counter&lt;0&gt;"/></document>
