Implemenation of a UDP packet parser on an FPGA. Winter 2024/2025 Northwestern COMP_ENG_387 Real time design and verification with FPGAs. Professor David Zaretsky.
