Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Nov 14 11:10:37 2018
| Host         : lin12-418cvlb.ece.tamu.edu running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file combination_lock_timing_summary_routed.rpt -rpx combination_lock_timing_summary_routed.rpx
| Design       : combination_lock
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: U1/FSM_sequential_state_reg[0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/FSM_sequential_state_reg[1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/FSM_sequential_state_reg[2]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.498        0.000                      0                    9        0.197        0.000                      0                    9        7.500        0.000                       0                    13  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 8.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        18.498        0.000                      0                    9        0.197        0.000                      0                    9        7.500        0.000                       0                    13  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       18.498ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.498ns  (required time - arrival time)
  Source:                 syncC/buff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            U1/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.642ns (43.648%)  route 0.829ns (56.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 24.764 - 20.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.749     5.201    syncC/Clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  syncC/buff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.518     5.719 f  syncC/buff2_reg/Q
                         net (fo=4, routed)           0.829     6.548    U1/ResetSync
    SLICE_X43Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.672 r  U1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.672    U1/FSM_sequential_state[0]_i_1_n_0
    SLICE_X43Y18         FDRE                                         r  U1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.569    24.764    U1/Clk_IBUF_BUFG
    SLICE_X43Y18         FDRE                                         r  U1/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.410    25.174    
                         clock uncertainty           -0.035    25.139    
    SLICE_X43Y18         FDRE (Setup_fdre_C_D)        0.031    25.170    U1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         25.170    
                         arrival time                          -6.672    
  -------------------------------------------------------------------
                         slack                                 18.498    

Slack (MET) :             18.498ns  (required time - arrival time)
  Source:                 syncC/buff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            U1/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.642ns (43.708%)  route 0.827ns (56.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 24.764 - 20.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.749     5.201    syncC/Clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  syncC/buff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.518     5.719 f  syncC/buff2_reg/Q
                         net (fo=4, routed)           0.827     6.546    U1/ResetSync
    SLICE_X43Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.670 r  U1/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.670    U1/FSM_sequential_state[1]_i_1_n_0
    SLICE_X43Y18         FDRE                                         r  U1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.569    24.764    U1/Clk_IBUF_BUFG
    SLICE_X43Y18         FDRE                                         r  U1/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.410    25.174    
                         clock uncertainty           -0.035    25.139    
    SLICE_X43Y18         FDRE (Setup_fdre_C_D)        0.029    25.168    U1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         25.168    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                 18.498    

Slack (MET) :             18.516ns  (required time - arrival time)
  Source:                 syncC/buff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            U1/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 0.670ns (44.761%)  route 0.827ns (55.239%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 24.764 - 20.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.749     5.201    syncC/Clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  syncC/buff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.518     5.719 f  syncC/buff2_reg/Q
                         net (fo=4, routed)           0.827     6.546    U1/ResetSync
    SLICE_X43Y18         LUT2 (Prop_lut2_I1_O)        0.152     6.698 r  U1/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.698    U1/FSM_sequential_state[2]_i_1_n_0
    SLICE_X43Y18         FDRE                                         r  U1/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.569    24.764    U1/Clk_IBUF_BUFG
    SLICE_X43Y18         FDRE                                         r  U1/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.410    25.174    
                         clock uncertainty           -0.035    25.139    
    SLICE_X43Y18         FDRE (Setup_fdre_C_D)        0.075    25.214    U1/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         25.214    
                         arrival time                          -6.698    
  -------------------------------------------------------------------
                         slack                                 18.516    

Slack (MET) :             18.702ns  (required time - arrival time)
  Source:                 syncB/buff0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncB/buff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.518ns (44.110%)  route 0.656ns (55.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 24.767 - 20.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.752     5.204    syncB/Clk_IBUF_BUFG
    SLICE_X42Y14         FDRE                                         r  syncB/buff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.518     5.722 r  syncB/buff0_reg/Q
                         net (fo=1, routed)           0.656     6.379    syncB/buff0_reg_n_0
    SLICE_X43Y16         FDRE                                         r  syncB/buff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.572    24.767    syncB/Clk_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  syncB/buff1_reg/C
                         clock pessimism              0.410    25.177    
                         clock uncertainty           -0.035    25.142    
    SLICE_X43Y16         FDRE (Setup_fdre_C_D)       -0.061    25.081    syncB/buff1_reg
  -------------------------------------------------------------------
                         required time                         25.081    
                         arrival time                          -6.379    
  -------------------------------------------------------------------
                         slack                                 18.702    

Slack (MET) :             18.809ns  (required time - arrival time)
  Source:                 syncC/buff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncC/buff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.518ns (45.921%)  route 0.610ns (54.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 24.767 - 20.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.749     5.201    syncC/Clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  syncC/buff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.518     5.719 r  syncC/buff1_reg/Q
                         net (fo=1, routed)           0.610     6.329    syncC/buff1_reg_n_0
    SLICE_X42Y16         FDRE                                         r  syncC/buff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.572    24.767    syncC/Clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  syncC/buff2_reg/C
                         clock pessimism              0.434    25.201    
                         clock uncertainty           -0.035    25.166    
    SLICE_X42Y16         FDRE (Setup_fdre_C_D)       -0.028    25.138    syncC/buff2_reg
  -------------------------------------------------------------------
                         required time                         25.138    
                         arrival time                          -6.329    
  -------------------------------------------------------------------
                         slack                                 18.809    

Slack (MET) :             18.887ns  (required time - arrival time)
  Source:                 syncB/buff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncB/buff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.456ns (44.512%)  route 0.568ns (55.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 24.767 - 20.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.749     5.201    syncB/Clk_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  syncB/buff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  syncB/buff1_reg/Q
                         net (fo=1, routed)           0.568     6.226    syncB/buff1_reg_n_0
    SLICE_X42Y16         FDRE                                         r  syncB/buff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.572    24.767    syncB/Clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  syncB/buff2_reg/C
                         clock pessimism              0.412    25.179    
                         clock uncertainty           -0.035    25.144    
    SLICE_X42Y16         FDRE (Setup_fdre_C_D)       -0.031    25.113    syncB/buff2_reg
  -------------------------------------------------------------------
                         required time                         25.113    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                 18.887    

Slack (MET) :             18.899ns  (required time - arrival time)
  Source:                 syncC/buff0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncC/buff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.939%)  route 0.519ns (50.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 24.767 - 20.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.749     5.201    syncC/Clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  syncC/buff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.518     5.719 r  syncC/buff0_reg/Q
                         net (fo=1, routed)           0.519     6.239    syncC/buff0_reg_n_0
    SLICE_X42Y16         FDRE                                         r  syncC/buff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.572    24.767    syncC/Clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  syncC/buff1_reg/C
                         clock pessimism              0.434    25.201    
                         clock uncertainty           -0.035    25.166    
    SLICE_X42Y16         FDRE (Setup_fdre_C_D)       -0.028    25.138    syncC/buff1_reg
  -------------------------------------------------------------------
                         required time                         25.138    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                 18.899    

Slack (MET) :             18.907ns  (required time - arrival time)
  Source:                 syncA/buff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncA/buff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 24.767 - 20.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.749     5.201    syncA/Clk_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  syncA/buff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  syncA/buff1_reg/Q
                         net (fo=1, routed)           0.520     6.178    syncA/buff1
    SLICE_X43Y16         FDRE                                         r  syncA/buff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.572    24.767    syncA/Clk_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  syncA/buff2_reg/C
                         clock pessimism              0.434    25.201    
                         clock uncertainty           -0.035    25.166    
    SLICE_X43Y16         FDRE (Setup_fdre_C_D)       -0.081    25.085    syncA/buff2_reg
  -------------------------------------------------------------------
                         required time                         25.085    
                         arrival time                          -6.178    
  -------------------------------------------------------------------
                         slack                                 18.907    

Slack (MET) :             19.020ns  (required time - arrival time)
  Source:                 syncA/buff0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncA/buff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.518ns (60.924%)  route 0.332ns (39.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 24.767 - 20.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.752     5.204    syncA/Clk_IBUF_BUFG
    SLICE_X42Y14         FDRE                                         r  syncA/buff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.518     5.722 r  syncA/buff0_reg/Q
                         net (fo=1, routed)           0.332     6.055    syncA/buff0
    SLICE_X43Y16         FDRE                                         r  syncA/buff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.572    24.767    syncA/Clk_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  syncA/buff1_reg/C
                         clock pessimism              0.410    25.177    
                         clock uncertainty           -0.035    25.142    
    SLICE_X43Y16         FDRE (Setup_fdre_C_D)       -0.067    25.075    syncA/buff1_reg
  -------------------------------------------------------------------
                         required time                         25.075    
                         arrival time                          -6.055    
  -------------------------------------------------------------------
                         slack                                 19.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 syncA/buff0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncA/buff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.590     1.433    syncA/Clk_IBUF_BUFG
    SLICE_X42Y14         FDRE                                         r  syncA/buff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  syncA/buff0_reg/Q
                         net (fo=1, routed)           0.116     1.713    syncA/buff0
    SLICE_X43Y16         FDRE                                         r  syncA/buff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.856     1.934    syncA/Clk_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  syncA/buff1_reg/C
                         clock pessimism             -0.488     1.446    
    SLICE_X43Y16         FDRE (Hold_fdre_C_D)         0.070     1.516    syncA/buff1_reg
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 syncA/buff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncA/buff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.589     1.432    syncA/Clk_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  syncA/buff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  syncA/buff1_reg/Q
                         net (fo=1, routed)           0.170     1.743    syncA/buff1
    SLICE_X43Y16         FDRE                                         r  syncA/buff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.856     1.934    syncA/Clk_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  syncA/buff2_reg/C
                         clock pessimism             -0.502     1.432    
    SLICE_X43Y16         FDRE (Hold_fdre_C_D)         0.066     1.498    syncA/buff2_reg
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 syncB/buff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncB/buff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.589     1.432    syncB/Clk_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  syncB/buff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  syncB/buff1_reg/Q
                         net (fo=1, routed)           0.176     1.749    syncB/buff1_reg_n_0
    SLICE_X42Y16         FDRE                                         r  syncB/buff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.856     1.934    syncB/Clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  syncB/buff2_reg/C
                         clock pessimism             -0.489     1.445    
    SLICE_X42Y16         FDRE (Hold_fdre_C_D)         0.059     1.504    syncB/buff2_reg
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 syncC/buff0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncC/buff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.589     1.432    syncC/Clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  syncC/buff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  syncC/buff0_reg/Q
                         net (fo=1, routed)           0.170     1.766    syncC/buff0_reg_n_0
    SLICE_X42Y16         FDRE                                         r  syncC/buff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.856     1.934    syncC/Clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  syncC/buff1_reg/C
                         clock pessimism             -0.502     1.432    
    SLICE_X42Y16         FDRE (Hold_fdre_C_D)         0.063     1.495    syncC/buff1_reg
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 syncC/buff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncC/buff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.930%)  route 0.201ns (55.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.589     1.432    syncC/Clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  syncC/buff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  syncC/buff1_reg/Q
                         net (fo=1, routed)           0.201     1.797    syncC/buff1_reg_n_0
    SLICE_X42Y16         FDRE                                         r  syncC/buff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.856     1.934    syncC/Clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  syncC/buff2_reg/C
                         clock pessimism             -0.502     1.432    
    SLICE_X42Y16         FDRE (Hold_fdre_C_D)         0.063     1.495    syncC/buff2_reg
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 syncB/buff0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncB/buff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.662%)  route 0.239ns (59.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.590     1.433    syncB/Clk_IBUF_BUFG
    SLICE_X42Y14         FDRE                                         r  syncB/buff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  syncB/buff0_reg/Q
                         net (fo=1, routed)           0.239     1.836    syncB/buff0_reg_n_0
    SLICE_X43Y16         FDRE                                         r  syncB/buff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.856     1.934    syncB/Clk_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  syncB/buff1_reg/C
                         clock pessimism             -0.488     1.446    
    SLICE_X43Y16         FDRE (Hold_fdre_C_D)         0.070     1.516    syncB/buff1_reg
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 syncC/buff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            U1/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.208ns (40.957%)  route 0.300ns (59.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.589     1.432    syncC/Clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  syncC/buff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164     1.596 f  syncC/buff2_reg/Q
                         net (fo=4, routed)           0.300     1.896    U1/ResetSync
    SLICE_X43Y18         LUT2 (Prop_lut2_I1_O)        0.044     1.940 r  U1/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.940    U1/FSM_sequential_state[2]_i_1_n_0
    SLICE_X43Y18         FDRE                                         r  U1/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.854     1.932    U1/Clk_IBUF_BUFG
    SLICE_X43Y18         FDRE                                         r  U1/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.488     1.444    
    SLICE_X43Y18         FDRE (Hold_fdre_C_D)         0.107     1.551    U1/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 syncC/buff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            U1/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.209ns (41.154%)  route 0.299ns (58.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.589     1.432    syncC/Clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  syncC/buff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164     1.596 f  syncC/buff2_reg/Q
                         net (fo=4, routed)           0.299     1.895    U1/ResetSync
    SLICE_X43Y18         LUT2 (Prop_lut2_I1_O)        0.045     1.940 r  U1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.940    U1/FSM_sequential_state[0]_i_1_n_0
    SLICE_X43Y18         FDRE                                         r  U1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.854     1.932    U1/Clk_IBUF_BUFG
    SLICE_X43Y18         FDRE                                         r  U1/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.488     1.444    
    SLICE_X43Y18         FDRE (Hold_fdre_C_D)         0.092     1.536    U1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 syncC/buff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            U1/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.209ns (41.073%)  route 0.300ns (58.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.589     1.432    syncC/Clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  syncC/buff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164     1.596 f  syncC/buff2_reg/Q
                         net (fo=4, routed)           0.300     1.896    U1/ResetSync
    SLICE_X43Y18         LUT2 (Prop_lut2_I1_O)        0.045     1.941 r  U1/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.941    U1/FSM_sequential_state[1]_i_1_n_0
    SLICE_X43Y18         FDRE                                         r  U1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.854     1.932    U1/Clk_IBUF_BUFG
    SLICE_X43Y18         FDRE                                         r  U1/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.488     1.444    
    SLICE_X43Y18         FDRE (Hold_fdre_C_D)         0.091     1.535    U1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.406    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 8.000 }
Period(ns):         20.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y18    U1/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y18    U1/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y18    U1/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y14    syncA/buff0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y16    syncA/buff1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y16    syncA/buff2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y14    syncB/buff0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y16    syncB/buff1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y16    syncB/buff2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X43Y18    U1/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X43Y18    U1/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X43Y18    U1/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X43Y18    U1/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X43Y18    U1/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X43Y18    U1/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X42Y14    syncA/buff0_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X42Y14    syncB/buff0_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X42Y14    syncA/buff0_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X43Y16    syncA/buff1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X43Y18    U1/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X43Y18    U1/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X43Y18    U1/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X42Y14    syncA/buff0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X43Y16    syncA/buff1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X43Y16    syncA/buff1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X43Y16    syncA/buff2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X43Y16    syncA/buff2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X42Y14    syncB/buff0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X43Y16    syncB/buff1_reg/C



