Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May 24 10:03:00 2023
| Host         : BIPIN-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mux_4_2_timing_summary_routed.rpt -pb mux_4_2_timing_summary_routed.pb -rpx mux_4_2_timing_summary_routed.rpx -warn_on_violation
| Design       : mux_4_2
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.141ns  (logic 5.101ns (50.296%)  route 5.041ns (49.704%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           2.445     3.901    btn_IBUF[0]
    SLICE_X65Y32         LUT6 (Prop_lut6_I4_O)        0.124     4.025 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.596     6.621    led_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         3.520    10.141 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.141    led[0]
    G1                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.000ns  (logic 5.101ns (51.004%)  route 4.900ns (48.996%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           2.447     3.903    btn_IBUF[0]
    SLICE_X65Y32         LUT6 (Prop_lut6_I4_O)        0.124     4.027 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.453     6.480    led_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         3.520    10.000 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.000    led[1]
    G2                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.826ns  (logic 5.103ns (51.935%)  route 4.723ns (48.065%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           2.295     3.752    btn_IBUF[0]
    SLICE_X65Y33         LUT6 (Prop_lut6_I4_O)        0.124     3.876 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.427     6.303    led_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         3.523     9.826 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.826    led[2]
    F1                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.498ns  (logic 5.096ns (53.648%)  route 4.403ns (46.352%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    K1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           1.762     3.212    sw_IBUF[15]
    SLICE_X65Y35         LUT6 (Prop_lut6_I2_O)        0.124     3.336 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.641     5.977    led_OBUF[3]
    F2                   OBUF (Prop_obuf_I_O)         3.522     9.498 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.498    led[3]
    F2                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.494ns  (logic 1.488ns (59.662%)  route 1.006ns (40.338%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    N1                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           0.375     0.595    sw_IBUF[10]
    SLICE_X65Y33         LUT6 (Prop_lut6_I5_O)        0.045     0.640 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.631     1.271    led_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         1.223     2.494 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.494    led[2]
    F1                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.576ns  (logic 1.490ns (57.841%)  route 1.086ns (42.159%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    N2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           0.412     0.636    sw_IBUF[9]
    SLICE_X65Y32         LUT6 (Prop_lut6_I5_O)        0.045     0.681 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.674     1.355    led_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         1.221     2.576 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.576    led[1]
    G2                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.627ns  (logic 1.501ns (57.150%)  route 1.126ns (42.850%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    M2                   IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           0.375     0.609    sw_IBUF[11]
    SLICE_X65Y35         LUT6 (Prop_lut6_I5_O)        0.045     0.654 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.751     1.405    led_OBUF[3]
    F2                   OBUF (Prop_obuf_I_O)         1.223     2.627 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.627    led[3]
    F2                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.651ns  (logic 1.484ns (56.003%)  route 1.166ns (43.997%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    M1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           0.435     0.653    sw_IBUF[12]
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.045     0.698 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.731     1.429    led_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         1.221     2.651 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.651    led[0]
    G1                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





