#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001cf24fc0020 .scope module, "tb_writeback" "tb_writeback" 2 4;
 .timescale -9 -12;
P_000001cf24fc47f0 .param/l "AWIDTH" 0 2 6, +C4<00000000000000000000000000000101>;
P_000001cf24fc4828 .param/l "DWIDTH" 0 2 5, +C4<00000000000000000000000000100000>;
P_000001cf24fc4860 .param/l "FUNCT_WIDTH" 0 2 8, +C4<00000000000000000000000000000011>;
P_000001cf24fc4898 .param/l "PC_WIDTH" 0 2 7, +C4<00000000000000000000000000100000>;
v000001cf250369c0_0 .var "wb_clk", 0 0;
v000001cf25036ba0_0 .var "wb_i_ce", 0 0;
v000001cf25037320_0 .var "wb_i_change_pc", 0 0;
v000001cf25036d80_0 .var "wb_i_data_load", 31 0;
v000001cf25037140_0 .var "wb_i_flush", 0 0;
v000001cf250373c0_0 .var "wb_i_funct", 2 0;
v000001cf25036e20_0 .var "wb_i_opcode", 10 0;
v000001cf250375a0_0 .var "wb_i_pc", 31 0;
v000001cf25036f60_0 .var "wb_i_rd_addr", 4 0;
v000001cf25037ca0_0 .var "wb_i_rd_data", 31 0;
v000001cf25038740_0 .var "wb_i_stall", 0 0;
v000001cf25038420_0 .var "wb_i_we_rd", 0 0;
v000001cf250387e0_0 .net "wb_o_ce", 0 0, v000001cf25036c40_0;  1 drivers
v000001cf25038880_0 .net "wb_o_change_pc", 0 0, v000001cf25036ce0_0;  1 drivers
v000001cf250384c0_0 .net "wb_o_flush", 0 0, v000001cf25036920_0;  1 drivers
v000001cf25037d40_0 .net "wb_o_funct", 2 0, v000001cf25036a60_0;  1 drivers
v000001cf25038920_0 .net "wb_o_next_pc", 31 0, v000001cf25036ec0_0;  1 drivers
v000001cf25039780_0 .net "wb_o_opcode", 10 0, v000001cf25037640_0;  1 drivers
v000001cf25039000_0 .net "wb_o_rd_addr", 4 0, v000001cf25037280_0;  1 drivers
v000001cf25039820_0 .net "wb_o_rd_data", 31 0, v000001cf250370a0_0;  1 drivers
v000001cf25037fc0_0 .net "wb_o_stall", 0 0, v000001cf25037000_0;  1 drivers
v000001cf25038560_0 .net "wb_o_we_rd", 0 0, v000001cf250371e0_0;  1 drivers
v000001cf25039140_0 .var "wb_rst", 0 0;
S_000001cf24fc3e80 .scope function.vec4.s11, "opc" "opc" 2 89, 2 89 0, S_000001cf24fc0020;
 .timescale -9 -12;
v000001cf24f934c0_0 .var/i "idx", 31 0;
; Variable opc is vec4 return value of scope S_000001cf24fc3e80
TD_tb_writeback.opc ;
    %pushi/vec4 0, 0, 11;
    %ret/vec4 0, 0, 11;  Assign to opc (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v000001cf24f934c0_0;
    %ret/vec4 0, 4, 1; Assign to opc (store_vec4_to_lval)
    %end;
S_000001cf24fc4010 .scope task, "reset" "reset" 2 81, 2 81 0, S_000001cf24fc0020;
 .timescale -9 -12;
v000001cf24f93330_0 .var/i "cycles", 31 0;
E_000001cf24fb85a0 .event posedge, v000001cf24f92fd0_0;
TD_tb_writeback.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cf25039140_0, 0, 1;
    %load/vec4 v000001cf24f93330_0;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001cf24fb85a0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cf25039140_0, 0, 1;
    %end;
S_000001cf24f92da0 .scope module, "uut" "writeback" 2 43, 3 4 0, S_000001cf24fc0020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wb_clk";
    .port_info 1 /INPUT 1 "wb_rst";
    .port_info 2 /INPUT 11 "wb_i_opcode";
    .port_info 3 /INPUT 3 "wb_i_funct";
    .port_info 4 /INPUT 32 "wb_i_data_load";
    .port_info 5 /INPUT 1 "wb_i_we_rd";
    .port_info 6 /OUTPUT 1 "wb_o_we_rd";
    .port_info 7 /INPUT 5 "wb_i_rd_addr";
    .port_info 8 /OUTPUT 5 "wb_o_rd_addr";
    .port_info 9 /INPUT 32 "wb_i_rd_data";
    .port_info 10 /OUTPUT 32 "wb_o_rd_data";
    .port_info 11 /INPUT 32 "wb_i_pc";
    .port_info 12 /OUTPUT 32 "wb_o_next_pc";
    .port_info 13 /OUTPUT 1 "wb_o_change_pc";
    .port_info 14 /INPUT 1 "wb_i_ce";
    .port_info 15 /OUTPUT 1 "wb_o_stall";
    .port_info 16 /OUTPUT 1 "wb_o_flush";
    .port_info 17 /INPUT 1 "wb_i_flush";
    .port_info 18 /INPUT 1 "wb_i_stall";
    .port_info 19 /OUTPUT 1 "wb_o_ce";
    .port_info 20 /OUTPUT 3 "wb_o_funct";
    .port_info 21 /OUTPUT 11 "wb_o_opcode";
    .port_info 22 /INPUT 1 "wb_i_change_pc";
P_000001cf24fc41a0 .param/l "AWIDTH" 0 3 6, +C4<00000000000000000000000000000101>;
P_000001cf24fc41d8 .param/l "DWIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
P_000001cf24fc4210 .param/l "FUNCT_WIDTH" 0 3 8, +C4<00000000000000000000000000000011>;
P_000001cf24fc4248 .param/l "PC_WIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
L_000001cf24fc2000 .functor OR 1, v000001cf25038740_0, v000001cf25037000_0, C4<0>, C4<0>;
v000001cf24f92f30_0 .net "stall_bit", 0 0, L_000001cf24fc2000;  1 drivers
v000001cf24f92fd0_0 .net "wb_clk", 0 0, v000001cf250369c0_0;  1 drivers
v000001cf24f93070_0 .net "wb_i_ce", 0 0, v000001cf25036ba0_0;  1 drivers
v000001cf24f93110_0 .net "wb_i_change_pc", 0 0, v000001cf25037320_0;  1 drivers
v000001cf24fe1620_0 .net "wb_i_data_load", 31 0, v000001cf25036d80_0;  1 drivers
v000001cf24fe16c0_0 .net "wb_i_flush", 0 0, v000001cf25037140_0;  1 drivers
v000001cf24fe1760_0 .net "wb_i_funct", 2 0, v000001cf250373c0_0;  1 drivers
v000001cf24fe1800_0 .net "wb_i_opcode", 10 0, v000001cf25036e20_0;  1 drivers
v000001cf24fe18a0_0 .net "wb_i_pc", 31 0, v000001cf250375a0_0;  1 drivers
v000001cf25037780_0 .net "wb_i_rd_addr", 4 0, v000001cf25036f60_0;  1 drivers
v000001cf25037460_0 .net "wb_i_rd_data", 31 0, v000001cf25037ca0_0;  1 drivers
v000001cf250376e0_0 .net "wb_i_stall", 0 0, v000001cf25038740_0;  1 drivers
v000001cf25036880_0 .net "wb_i_we_rd", 0 0, v000001cf25038420_0;  1 drivers
v000001cf25036c40_0 .var "wb_o_ce", 0 0;
v000001cf25036ce0_0 .var "wb_o_change_pc", 0 0;
v000001cf25036920_0 .var "wb_o_flush", 0 0;
v000001cf25036a60_0 .var "wb_o_funct", 2 0;
v000001cf25036ec0_0 .var "wb_o_next_pc", 31 0;
v000001cf25037640_0 .var "wb_o_opcode", 10 0;
v000001cf25037280_0 .var "wb_o_rd_addr", 4 0;
v000001cf250370a0_0 .var "wb_o_rd_data", 31 0;
v000001cf25037000_0 .var "wb_o_stall", 0 0;
v000001cf250371e0_0 .var "wb_o_we_rd", 0 0;
v000001cf25036b00_0 .net "wb_opcode_load", 0 0, L_000001cf25038ba0;  1 drivers
v000001cf25037500_0 .net "wb_rst", 0 0, v000001cf25039140_0;  1 drivers
E_000001cf24fb89e0/0 .event negedge, v000001cf25037500_0;
E_000001cf24fb89e0/1 .event posedge, v000001cf24f92fd0_0;
E_000001cf24fb89e0 .event/or E_000001cf24fb89e0/0, E_000001cf24fb89e0/1;
L_000001cf25038ba0 .part v000001cf25036e20_0, 2, 1;
    .scope S_000001cf24f92da0;
T_2 ;
    %wait E_000001cf24fb89e0;
    %load/vec4 v000001cf25037500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cf25036c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cf25036920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cf25037000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cf250371e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cf25036ce0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001cf25037280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001cf250370a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001cf25036ec0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cf25036a60_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001cf25037640_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001cf24fe16c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cf25036c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cf25037000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cf25036920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cf250371e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cf25036ce0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001cf25037280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001cf250370a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cf25036a60_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001cf25037640_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001cf24f93070_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v000001cf24f92f30_0;
    %nor/r;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cf25037000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cf25036920_0, 0;
    %load/vec4 v000001cf24f93070_0;
    %assign/vec4 v000001cf25036c40_0, 0;
    %load/vec4 v000001cf25036880_0;
    %assign/vec4 v000001cf250371e0_0, 0;
    %load/vec4 v000001cf24fe1760_0;
    %assign/vec4 v000001cf25036a60_0, 0;
    %load/vec4 v000001cf24fe1800_0;
    %assign/vec4 v000001cf25037640_0, 0;
    %load/vec4 v000001cf25037780_0;
    %assign/vec4 v000001cf25037280_0, 0;
    %load/vec4 v000001cf24fe18a0_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001cf25036ec0_0, 0;
    %load/vec4 v000001cf24f93110_0;
    %assign/vec4 v000001cf25036ce0_0, 0;
    %load/vec4 v000001cf25036b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %load/vec4 v000001cf24fe1620_0;
    %assign/vec4 v000001cf250370a0_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v000001cf25036880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %load/vec4 v000001cf25037460_0;
    %assign/vec4 v000001cf250370a0_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001cf250370a0_0, 0;
T_2.10 ;
T_2.8 ;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cf25036c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cf250371e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001cf25037280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001cf250370a0_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001cf24fc0020;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cf250369c0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000001cf24fc0020;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v000001cf250369c0_0;
    %inv;
    %store/vec4 v000001cf250369c0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001cf24fc0020;
T_5 ;
    %vpi_call 2 76 "$dumpfile", "./waveform/writeback.vcd" {0 0 0};
    %vpi_call 2 77 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001cf24fc0020 {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001cf24fc0020;
T_6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001cf250373c0_0, 0, 3;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000001cf25036e20_0, 0, 11;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cf25036d80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cf25038420_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001cf25036f60_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cf25037ca0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cf250375a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cf25036ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cf25038740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cf25037140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cf25037320_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001cf24f93330_0, 0, 32;
    %fork TD_tb_writeback.reset, S_000001cf24fc4010;
    %join;
    %wait E_000001cf24fb85a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cf25036ba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cf25038420_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001cf24f934c0_0, 0, 32;
    %callf/vec4 TD_tb_writeback.opc, S_000001cf24fc3e80;
    %store/vec4 v000001cf25036e20_0, 0, 11;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cf25037320_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001cf250373c0_0, 0, 3;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000001cf25036f60_0, 0, 5;
    %wait E_000001cf24fb85a0;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v000001cf25036d80_0, 0, 32;
    %wait E_000001cf24fb85a0;
    %vpi_call 2 128 "$display", "%0t: we_rd=%b, rd_addr=%d, rd_data=0x%h, next_pc=%d, change_pc=%b, stall=%b, flush=%b, ce=%b", $time, v000001cf25038560_0, v000001cf25039000_0, v000001cf25039820_0, v000001cf25038920_0, v000001cf25038880_0, v000001cf25037fc0_0, v000001cf250384c0_0, v000001cf250387e0_0 {0 0 0};
    %vpi_call 2 130 "$display", $time, " ", "wb_o_opcode = %b, wb_o_funct = %b", v000001cf25039780_0, v000001cf25037d40_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cf25036ba0_0, 0, 1;
    %wait E_000001cf24fb85a0;
    %vpi_call 2 135 "$display", "%0t: (after CE=0) stall=%b, flush=%b, change_pc=%b", $time, v000001cf25037fc0_0, v000001cf250384c0_0, v000001cf25038880_0 {0 0 0};
    %delay 50000, 0;
    %vpi_call 2 137 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\test\tb_write_back_stage.v";
    "././source/write_back_stage.v";
