<?xml version='1.0' encoding='utf8'?>
<BaliProject version="3.2" title="DefaultProject" device="LFE5U-12F-6BG256C" default_implementation="impl1">
    <Options />
    <Implementation title="impl1" dir="impl1" description="impl1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="top" /><Source name="../vhd/clocks.entity.vhd" type="VHDL" type_short="VHDL"><Options /></Source><Source name="../vhd/hyperram_ctl.vhd" type="VHDL" type_short="VHDL"><Options /></Source><Source name="../vhd/reset.vhd" type="VHDL" type_short="VHDL"><Options /></Source><Source name="../vhd/simple_memory_check.vhd" type="VHDL" type_short="VHDL"><Options /></Source><Source name="../vhd/uart_tx.vhd" type="VHDL" type_short="VHDL"><Options /></Source><Source name="../diamond/vhd/clocks.vhd" type="VHDL" type_short="VHDL"><Options /></Source><Source name="../diamond/vhd/top.vhd" type="VHDL" type_short="VHDL"><Options top_module="top" /></Source><Source name="hyperram_memtest.lpf" type="Logic Preference" type_short="LPF"><Options /></Source></Implementation>
    <Strategy name="Strategy1" file="DefaultProject1.sty" />
</BaliProject>