

================================================================
== Vivado HLS Report for 'sin_or_cos_float_s'
================================================================
* Date:           Fri Feb 19 21:10:56 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        HLS_CartPole
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.517 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       16| 0.150 us | 0.160 us |   15|   16|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.53>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%t_in_read = call float @_ssdm_op_Read.ap_auto.float(float %t_in) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:238]   --->   Operation 11 'read' 't_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %t_in_read to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:252]   --->   Operation 12 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:316->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:252]   --->   Operation 13 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:252]   --->   Operation 14 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i32 %p_Val2_s to i23" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:252]   --->   Operation 15 'trunc' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.12ns)   --->   "%closepath = icmp ult i8 %tmp_V, 126" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:480->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 16 'icmp' 'closepath' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.39ns)   --->   "%add_ln114_1 = add i8 -62, %tmp_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:405->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 17 'add' 'add_ln114_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.47ns)   --->   "%addr_V = select i1 %closepath, i8 63, i8 %add_ln114_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:405->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 18 'select' 'addr_V' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_1 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %addr_V, i32 4, i32 7)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:407->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 19 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln498_1 = zext i4 %tmp_1 to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:407->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 20 'zext' 'zext_ln498_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ref_4oPi_table_100_V_1 = getelementptr [13 x i100]* @ref_4oPi_table_100_V, i64 0, i64 %zext_ln498_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:407->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 21 'getelementptr' 'ref_4oPi_table_100_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (2.66ns)   --->   "%table_100_V = load i100* %ref_4oPi_table_100_V_1, align 16" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:407->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 22 'load' 'table_100_V' <Predicate = true> <Delay = 2.66> <Core = "ROM_1P_LUTRAM">   --->   Core 60 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 15> <Depth = 256> <ROM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln601 = trunc i8 %addr_V to i4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:408->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 23 'trunc' 'trunc_ln601' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.58>
ST_2 : Operation 24 [1/2] (2.66ns)   --->   "%table_100_V = load i100* %ref_4oPi_table_100_V_1, align 16" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:407->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 24 'load' 'table_100_V' <Predicate = true> <Delay = 2.66> <Core = "ROM_1P_LUTRAM">   --->   Core 60 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 15> <Depth = 256> <ROM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln744 = zext i4 %trunc_ln601 to i100" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:408->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 25 'zext' 'zext_ln744' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.92ns)   --->   "%r_V_9 = shl i100 %table_100_V, %zext_ln744" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:408->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 26 'shl' 'r_V_9' <Predicate = true> <Delay = 2.92> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.33> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%Med_V = call i80 @_ssdm_op_PartSelect.i80.i100.i32.i32(i100 %r_V_9, i32 20, i32 99) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:408->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 27 'partselect' 'Med_V' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.51>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_15 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %tmp_V_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 28 'bitconcatenate' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i80 %Med_V to i104" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:497->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 29 'zext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i24 %p_Result_15 to i104" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:497->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 30 'zext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (8.51ns)   --->   "%ret_V_8 = mul i104 %lhs_V_1, %rhs_V_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:497->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 31 'mul' 'ret_V_8' <Predicate = true> <Delay = 8.51> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (1.48ns)   --->   "%icmp_ln833_1 = icmp eq i23 %tmp_V_1, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:300]   --->   Operation 32 'icmp' 'icmp_ln833_1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 33 [1/2] (8.51ns)   --->   "%ret_V_8 = mul i104 %lhs_V_1, %rhs_V_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:497->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 33 'mul' 'ret_V_8' <Predicate = true> <Delay = 8.51> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%p_Val2_24 = call i58 @_ssdm_op_PartSelect.i58.i104.i32.i32(i104 %ret_V_8, i32 19, i32 76)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:512->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 34 'partselect' 'p_Val2_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln_i = call i3 @_ssdm_op_PartSelect.i3.i104.i32.i32(i104 %ret_V_8, i32 77, i32 79) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:516->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 35 'partselect' 'trunc_ln_i' <Predicate = (!closepath)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.10>
ST_5 : Operation 36 [1/1] (1.39ns)   --->   "%add_ln114 = add i8 -125, %tmp_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:483->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 36 'add' 'add_ln114' <Predicate = (closepath)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node Ex_V)   --->   "%select_ln482 = select i1 %closepath, i8 %add_ln114, i8 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:482->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 37 'select' 'select_ln482' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.65ns)   --->   "%p_Val2_25 = select i1 %closepath, i3 0, i3 %trunc_ln_i" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:480->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 38 'select' 'p_Val2_25' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln745 = trunc i3 %p_Val2_25 to i1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:520->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 39 'trunc' 'trunc_ln745' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (1.91ns)   --->   "%Mx_bits_V_1 = sub i58 0, %p_Val2_24" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:521->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 40 'sub' 'Mx_bits_V_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.70ns)   --->   "%p_Val2_7 = select i1 %trunc_ln745, i58 %Mx_bits_V_1, i58 %p_Val2_24" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:520->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 41 'select' 'p_Val2_7' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_i_i = call i29 @_ssdm_op_PartSelect.i29.i58.i32.i32(i58 %p_Val2_7, i32 29, i32 57) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:101->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 42 'partselect' 'p_Result_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_16 = call i30 @_ssdm_op_BitConcatenate.i30.i29.i1(i29 %p_Result_i_i, i1 true) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:102->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 43 'bitconcatenate' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_8 = call i30 @llvm.part.select.i30(i30 %p_Result_16, i32 29, i32 0) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:104->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 44 'partselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_17 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 -1, i30 %p_Result_8) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:104->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 45 'bitconcatenate' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (2.13ns)   --->   "%val_assign = call i32 @llvm.cttz.i32(i32 %p_Result_17, i1 true) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:104->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 46 'cttz' 'val_assign' <Predicate = true> <Delay = 2.13> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%Mx_zeros_V = trunc i32 %val_assign to i5" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 47 'trunc' 'Mx_zeros_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1253 = zext i5 %Mx_zeros_V to i58" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:533->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 48 'zext' 'zext_ln1253' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (2.88ns)   --->   "%r_V_10 = shl i58 %p_Val2_7, %zext_ln1253" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:533->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 49 'shl' 'r_V_10' <Predicate = true> <Delay = 2.88> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.33> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%Mx_V = call i29 @_ssdm_op_PartSelect.i29.i58.i32.i32(i58 %r_V_10, i32 29, i32 57)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:533->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 50 'partselect' 'Mx_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node Ex_V)   --->   "%zext_ln655 = zext i5 %Mx_zeros_V to i8" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:534->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 51 'zext' 'zext_ln655' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.39ns) (out node of the LUT)   --->   "%Ex_V = sub i8 %select_ln482, %zext_ln655" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:534->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 52 'sub' 'Ex_V' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1334 = sext i8 %Ex_V to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:535->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 53 'sext' 'sext_ln1334' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Ex_V, i32 7)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:535->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 54 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.39ns)   --->   "%sub_ln1311 = sub i9 0, %sext_ln1334" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:535->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 55 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.56ns)   --->   "%ush = select i1 %isNeg, i9 %sub_ln1311, i9 %sext_ln1334" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:535->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 56 'select' 'ush' <Predicate = true> <Delay = 0.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (1.12ns)   --->   "%icmp_ln833 = icmp eq i8 %tmp_V, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:300]   --->   Operation 57 'icmp' 'icmp_ln833' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (1.12ns)   --->   "%icmp_ln833_2 = icmp eq i8 %tmp_V, -1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:311]   --->   Operation 58 'icmp' 'icmp_ln833_2' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.92>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%do_cos_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %do_cos) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:238]   --->   Operation 59 'read' 'do_cos_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln1310)   --->   "%sext_ln1311 = sext i9 %ush to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:535->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 60 'sext' 'sext_ln1311' <Predicate = (!isNeg)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln1310)   --->   "%sext_ln1311_1 = sext i9 %ush to i29" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:535->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 61 'sext' 'sext_ln1311_1' <Predicate = (isNeg)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln1310)   --->   "%zext_ln1287 = zext i29 %Mx_V to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:535->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 62 'zext' 'zext_ln1287' <Predicate = (!isNeg)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln1310)   --->   "%lshr_ln1287 = lshr i29 %Mx_V, %sext_ln1311_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:535->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 63 'lshr' 'lshr_ln1287' <Predicate = (isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.33> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln1310)   --->   "%zext_ln1287_1 = zext i29 %lshr_ln1287 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:535->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 64 'zext' 'zext_ln1287_1' <Predicate = (isNeg)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln1310)   --->   "%shl_ln1253 = shl i32 %zext_ln1287, %sext_ln1311" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:535->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 65 'shl' 'shl_ln1253' <Predicate = (!isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.33> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (2.33ns) (out node of the LUT)   --->   "%select_ln1310 = select i1 %isNeg, i32 %zext_ln1287_1, i32 %shl_ln1253" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:535->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 66 'select' 'select_ln1310' <Predicate = true> <Delay = 2.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (1.45ns)   --->   "%tmp = call i1 @_ssdm_op_Mux.ap_auto.8i1.i3(i1 false, i1 true, i1 true, i1 false, i1 false, i1 true, i1 true, i1 false, i3 %p_Val2_25) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:271]   --->   Operation 67 'mux' 'tmp' <Predicate = true> <Delay = 1.45> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_i = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %select_ln1310, i32 22, i32 28)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:20->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 68 'partselect' 'p_Result_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%B_V = trunc i32 %select_ln1310 to i22" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 69 'trunc' 'B_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%B_trunc_V = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %select_ln1310, i32 7, i32 21)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:22->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 70 'partselect' 'B_trunc_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%r_V = zext i15 %B_trunc_V to i30" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:23->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 71 'zext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (5.59ns) (root node of the DSP)   --->   "%r_V_11 = mul i30 %r_V, %r_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:23->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 72 'mul' 'r_V_11' <Predicate = true> <Delay = 5.59> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%B_squared_V = call i15 @_ssdm_op_PartSelect.i15.i30.i32.i32(i30 %r_V_11, i32 15, i32 29)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:23->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 73 'partselect' 'B_squared_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.61ns)   --->   "%xor_ln25 = xor i1 %do_cos_read, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:25->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 74 'xor' 'xor_ln25' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.61ns)   --->   "%sin_basis = xor i1 %tmp, %xor_ln25" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:25->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 75 'xor' 'sin_basis' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_18 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %sin_basis, i7 %p_Result_i) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:26->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 76 'bitconcatenate' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln498 = zext i8 %p_Result_18 to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:28->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 77 'zext' 'zext_ln498' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%second_order_float_4 = getelementptr [256 x i30]* @second_order_float_2, i64 0, i64 %zext_ln498" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:28->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 78 'getelementptr' 'second_order_float_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [2/2] (2.66ns)   --->   "%p_Val2_13 = load i30* %second_order_float_4, align 4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:28->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 79 'load' 'p_Val2_13' <Predicate = true> <Delay = 2.66> <Core = "ROM_1P_LUTRAM">   --->   Core 60 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 15> <Depth = 256> <ROM>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%second_order_float_5 = getelementptr [256 x i23]* @second_order_float_3, i64 0, i64 %zext_ln498" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:29->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 80 'getelementptr' 'second_order_float_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [2/2] (1.33ns)   --->   "%second_order_float_6 = load i23* %second_order_float_5, align 4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:29->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 81 'load' 'second_order_float_6' <Predicate = true> <Delay = 1.33> <Core = "ROM_1P_LUTRAM">   --->   Core 60 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 15> <Depth = 256> <ROM>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%second_order_float_7 = getelementptr [256 x i15]* @second_order_float_s, i64 0, i64 %zext_ln498" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:30->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 82 'getelementptr' 'second_order_float_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [2/2] (1.33ns)   --->   "%second_order_float_8 = load i15* %second_order_float_7, align 2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:30->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 83 'load' 'second_order_float_8' <Predicate = true> <Delay = 1.33> <Core = "ROM_1P_LUTRAM">   --->   Core 60 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 15> <Depth = 256> <ROM>

State 7 <SV = 6> <Delay = 6.92>
ST_7 : Operation 84 [1/2] (2.66ns)   --->   "%p_Val2_13 = load i30* %second_order_float_4, align 4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:28->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 84 'load' 'p_Val2_13' <Predicate = true> <Delay = 2.66> <Core = "ROM_1P_LUTRAM">   --->   Core 60 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 15> <Depth = 256> <ROM>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%t1_V = call i29 @_ssdm_op_PartSelect.i29.i30.i32.i32(i30 %p_Val2_13, i32 1, i32 29)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:28->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 85 'partselect' 't1_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%r_V_4 = zext i22 %B_V to i45" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:29->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 86 'zext' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/2] (1.33ns)   --->   "%second_order_float_6 = load i23* %second_order_float_5, align 4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:29->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 87 'load' 'second_order_float_6' <Predicate = true> <Delay = 1.33> <Core = "ROM_1P_LUTRAM">   --->   Core 60 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 15> <Depth = 256> <ROM>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln1072 = sext i23 %second_order_float_6 to i45" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:29->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 88 'sext' 'sext_ln1072' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (4.96ns)   --->   "%r_V_12 = mul nsw i45 %sext_ln1072, %r_V_4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:29->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 89 'mul' 'r_V_12' <Predicate = true> <Delay = 4.96> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i22 @_ssdm_op_PartSelect.i22.i45.i32.i32(i45 %r_V_12, i32 23, i32 44)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:29->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 90 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%r_V_6 = zext i15 %B_squared_V to i30" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:30->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 91 'zext' 'r_V_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/2] (1.33ns)   --->   "%second_order_float_8 = load i15* %second_order_float_7, align 2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:30->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 92 'load' 'second_order_float_8' <Predicate = true> <Delay = 1.33> <Core = "ROM_1P_LUTRAM">   --->   Core 60 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 15> <Depth = 256> <ROM>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1072_1 = sext i15 %second_order_float_8 to i30" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:30->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 93 'sext' 'sext_ln1072_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (5.59ns) (root node of the DSP)   --->   "%r_V_13 = mul i30 %r_V_6, %sext_ln1072_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:30->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 94 'mul' 'r_V_13' <Predicate = true> <Delay = 5.59> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln662_2 = call i14 @_ssdm_op_PartSelect.i14.i30.i32.i32(i30 %r_V_13, i32 16, i32 29)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:30->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 95 'partselect' 'trunc_ln662_2' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.74>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%lhs_V = sext i29 %t1_V to i30" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:32->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 96 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i22 %trunc_ln1 to i30" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:32->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 97 'sext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_9 = add nsw i30 %lhs_V, %rhs_V_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:32->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 98 'add' 'ret_V_9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln657 = sext i14 %trunc_ln662_2 to i30" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:32->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 99 'sext' 'sext_ln657' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (2.74ns) (root node of TernaryAdder)   --->   "%ret_V_5 = add i30 %ret_V_9, %sext_ln657" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:32->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 100 'add' 'ret_V_5' <Predicate = true> <Delay = 2.74> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 7.43>
ST_9 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node cos_basis)   --->   "%xor_ln271 = xor i1 %tmp, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:271]   --->   Operation 101 'xor' 'xor_ln271' <Predicate = (do_cos_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.62ns) (out node of the LUT)   --->   "%cos_basis = select i1 %do_cos_read, i1 %xor_ln271, i1 %tmp" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:271]   --->   Operation 102 'select' 'cos_basis' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%select_ln272 = select i1 %cos_basis, i8 0, i8 %Ex_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:272]   --->   Operation 103 'select' 'select_ln272' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.63ns)   --->   "%select_ln272_1 = select i1 %cos_basis, i29 -1, i29 %Mx_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:272]   --->   Operation 104 'select' 'select_ln272_1' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1070 = sext i30 %ret_V_5 to i58" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:32->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 105 'sext' 'sext_ln1070' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln1072 = zext i29 %select_ln272_1 to i58" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:32->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 106 'zext' 'zext_ln1072' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (6.17ns)   --->   "%r_V_14 = mul i58 %sext_ln1070, %zext_ln1072" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:32->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 107 'mul' 'r_V_14' <Predicate = true> <Delay = 6.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%result_V = call i29 @_ssdm_op_PartSelect.i29.i58.i32.i32(i58 %r_V_14, i32 29, i32 57)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:32->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 108 'partselect' 'result_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%rhs_V = sext i8 %select_ln272 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:281]   --->   Operation 109 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (1.39ns) (out node of the LUT)   --->   "%ret_V = sub i9 0, %rhs_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:281]   --->   Operation 110 'sub' 'ret_V' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [2/2] (0.00ns)   --->   "%resultf = call fastcc float @scaled_fixed2ieee(i29 %result_V, i9 %ret_V) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:281]   --->   Operation 111 'call' 'resultf' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 6.07>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([13 x i100]* @ref_4oPi_table_100_V, [1 x i8]* @p_str52, [14 x i8]* @p_str56, [1 x i8]* @p_str52, i32 -1, [1 x i8]* @p_str52, [1 x i8]* @p_str52, [1 x i8]* @p_str52, [1 x i8]* @p_str52, [1 x i8]* @p_str52) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:404->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268]   --->   Operation 112 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x i30]* @second_order_float_2, [1 x i8]* @p_str11951440, [14 x i8]* @p_str11961441, [1 x i8]* @p_str11951440, i32 -1, [1 x i8]* @p_str11951440, [1 x i8]* @p_str11951440, [1 x i8]* @p_str11951440, [1 x i8]* @p_str11951440, [1 x i8]* @p_str11951440) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 113 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x i23]* @second_order_float_3, [1 x i8]* @p_str11951440, [14 x i8]* @p_str11961441, [1 x i8]* @p_str11951440, i32 -1, [1 x i8]* @p_str11951440, [1 x i8]* @p_str11951440, [1 x i8]* @p_str11951440, [1 x i8]* @p_str11951440, [1 x i8]* @p_str11951440) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:17->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 114 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x i15]* @second_order_float_s, [1 x i8]* @p_str11951440, [14 x i8]* @p_str11961441, [1 x i8]* @p_str11951440, i32 -1, [1 x i8]* @p_str11951440, [1 x i8]* @p_str11951440, [1 x i8]* @p_str11951440, [1 x i8]* @p_str11951440, [1 x i8]* @p_str11951440) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279]   --->   Operation 115 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/2] (4.16ns)   --->   "%resultf = call fastcc float @scaled_fixed2ieee(i29 %result_V, i9 %ret_V) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:281]   --->   Operation 116 'call' 'resultf' <Predicate = true> <Delay = 4.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%p_Val2_20 = bitcast float %resultf to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:288]   --->   Operation 117 'bitcast' 'p_Val2_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln311)   --->   "%p_Result_19 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_20, i32 31)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:316->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:288]   --->   Operation 118 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6)   --->   "%tmp_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_20, i32 23, i32 30)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:288]   --->   Operation 119 'partselect' 'tmp_V_2' <Predicate = (!icmp_ln833_2)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node ret_V_7)   --->   "%tmp_V_3 = trunc i32 %p_Val2_20 to i23" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:288]   --->   Operation 120 'trunc' 'tmp_V_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%p_Result_20 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %p_Result_s, i3 %p_Val2_25)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:295]   --->   Operation 121 'bitconcatenate' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln311)   --->   "%tmp_s = call i1 @_ssdm_op_Mux.ap_auto.16i1.i4(i1 false, i1 false, i1 false, i1 true, i1 true, i1 true, i1 true, i1 false, i1 false, i1 true, i1 true, i1 true, i1 true, i1 false, i1 false, i1 false, i4 %p_Result_20) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:296]   --->   Operation 122 'mux' 'tmp_s' <Predicate = (cos_basis)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln311)   --->   "%tmp_2 = call i1 @_ssdm_op_Mux.ap_auto.16i1.i4(i1 false, i1 false, i1 true, i1 false, i1 true, i1 true, i1 false, i1 true, i1 true, i1 false, i1 true, i1 true, i1 false, i1 true, i1 false, i1 false, i4 %p_Result_20) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:296]   --->   Operation 123 'mux' 'tmp_2' <Predicate = (!cos_basis)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln311)   --->   "%select_ln271 = select i1 %cos_basis, i1 %tmp_s, i1 %tmp_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:271]   --->   Operation 124 'select' 'select_ln271' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.61ns)   --->   "%and_ln300 = and i1 %icmp_ln833, %icmp_ln833_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:300]   --->   Operation 125 'and' 'and_ln300' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_3)   --->   "%and_ln307 = and i1 %p_Result_s, %xor_ln25" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:307]   --->   Operation 126 'and' 'and_ln307' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6)   --->   "%select_ln307 = select i1 %do_cos_read, i8 127, i8 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:307]   --->   Operation 127 'select' 'select_ln307' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln311)   --->   "%xor_ln311 = xor i1 %icmp_ln833_2, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:311]   --->   Operation 128 'xor' 'xor_ln311' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln311)   --->   "%or_ln311 = or i1 %icmp_ln833_2, %select_ln271" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:311]   --->   Operation 129 'or' 'or_ln311' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (1.28ns) (out node of the LUT)   --->   "%select_ln311 = select i1 %or_ln311, i1 %xor_ln311, i1 %p_Result_19" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:311]   --->   Operation 130 'select' 'select_ln311' <Predicate = true> <Delay = 1.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6)   --->   "%select_ln311_1 = select i1 %icmp_ln833_2, i8 -1, i8 %tmp_V_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:311]   --->   Operation 131 'select' 'select_ln311_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.62ns) (out node of the LUT)   --->   "%p_Repl2_3 = select i1 %and_ln300, i1 %and_ln307, i1 %select_ln311" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:300]   --->   Operation 132 'select' 'p_Repl2_3' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.47ns) (out node of the LUT)   --->   "%ret_V_6 = select i1 %and_ln300, i8 %select_ln307, i8 %select_ln311_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:300]   --->   Operation 133 'select' 'ret_V_6' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node ret_V_7)   --->   "%and_ln300_1 = and i1 %icmp_ln833, %icmp_ln833_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:300]   --->   Operation 134 'and' 'and_ln300_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node ret_V_7)   --->   "%xor_ln300 = xor i1 %and_ln300_1, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:300]   --->   Operation 135 'xor' 'xor_ln300' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node ret_V_7)   --->   "%select_ln300_2 = select i1 %xor_ln300, i23 -1, i23 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:300]   --->   Operation 136 'select' 'select_ln300_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node ret_V_7)   --->   "%or_ln300 = or i1 %and_ln300, %icmp_ln833_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:300]   --->   Operation 137 'or' 'or_ln300' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [1/1] (0.62ns) (out node of the LUT)   --->   "%ret_V_7 = select i1 %or_ln300, i23 %select_ln300_2, i23 %tmp_V_3" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:300]   --->   Operation 138 'select' 'ret_V_7' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%p_Result_21 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %p_Repl2_3, i8 %ret_V_6, i23 %ret_V_7) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:316]   --->   Operation 139 'bitconcatenate' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%bitcast_ln348 = bitcast i32 %p_Result_21 to float" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:316]   --->   Operation 140 'bitcast' 'bitcast_ln348' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "ret float %bitcast_ln348" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:316]   --->   Operation 141 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.53ns
The critical path consists of the following:
	wire read on port 't_in' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:238) [12]  (0 ns)
	'add' operation ('add_ln114_1', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:405->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268) [22]  (1.39 ns)
	'select' operation ('addr.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:405->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268) [23]  (0.475 ns)
	'getelementptr' operation ('ref_4oPi_table_100_V_1', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:407->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268) [26]  (0 ns)
	'load' operation ('table_100.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:407->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268) on array 'ref_4oPi_table_100_V' [27]  (2.66 ns)

 <State 2>: 5.59ns
The critical path consists of the following:
	'load' operation ('table_100.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:407->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268) on array 'ref_4oPi_table_100_V' [27]  (2.66 ns)
	'shl' operation ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:408->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268) [30]  (2.93 ns)

 <State 3>: 8.52ns
The critical path consists of the following:
	'mul' operation ('ret.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:497->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268) [34]  (8.52 ns)

 <State 4>: 8.52ns
The critical path consists of the following:
	'mul' operation ('ret.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:497->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268) [34]  (8.52 ns)

 <State 5>: 8.11ns
The critical path consists of the following:
	'sub' operation ('Mx_bits.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:521->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268) [39]  (1.91 ns)
	'select' operation ('__Val2__', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:520->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268) [40]  (0.707 ns)
	'cttz' operation ('val', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:104->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268) [45]  (2.13 ns)
	'sub' operation ('Ex.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:534->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268) [51]  (1.39 ns)
	'sub' operation ('sub_ln1311', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:535->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268) [54]  (1.39 ns)
	'select' operation ('sh', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:535->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268) [55]  (0.568 ns)

 <State 6>: 7.92ns
The critical path consists of the following:
	'shl' operation ('shl_ln1253', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:535->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268) [61]  (0 ns)
	'select' operation ('select_ln1310', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:535->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268) [62]  (2.33 ns)
	'mul' operation of DSP[75] ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:23->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279) [75]  (5.59 ns)

 <State 7>: 6.92ns
The critical path consists of the following:
	'load' operation ('second_order_float_8', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:30->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279) on array 'second_order_float_s' [92]  (1.33 ns)
	'mul' operation of DSP[94] ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:30->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279) [94]  (5.59 ns)

 <State 8>: 2.74ns
The critical path consists of the following:
	'add' operation ('ret.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:32->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279) [98]  (0 ns)
	'add' operation ('ret.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:32->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279) [100]  (2.74 ns)

 <State 9>: 7.43ns
The critical path consists of the following:
	'xor' operation ('xor_ln271', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:271) [64]  (0 ns)
	'select' operation ('cos_basis', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:271) [65]  (0.625 ns)
	'select' operation ('Mx.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:272) [67]  (0.634 ns)
	'mul' operation ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:32->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279) [103]  (6.18 ns)

 <State 10>: 6.08ns
The critical path consists of the following:
	'call' operation ('resultf', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:281) to 'scaled_fixed2ieee' [107]  (4.17 ns)
	'select' operation ('select_ln311', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:311) [124]  (1.29 ns)
	'select' operation ('fp_struct<float>.sign.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:300) [126]  (0.625 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
