{"Source Block": ["hdl/library/axi_ad7616/axi_ad7616.v@410:452@HdlStmIf", "\n  end\n\n  endgenerate\n\n  generate if (IF_TYPE == PARALLEL) begin\n\n    assign sclk = 1'h0;\n    assign sdo = 1'h0;\n    assign irq = 1'h0;\n\n    assign up_wack_if_s = 1'h0;\n    assign up_rack_if_s = 1'h0;\n    assign up_rdata_if_s = 1'h0;\n\n    axi_ad7616_pif i_ad7616_parallel_interface (\n      .cs_n(cs_n),\n      .db_o(db_o),\n      .db_i(db_i),\n      .db_t(db_t),\n      .rd_n(rd_n),\n      .wr_n(wr_n),\n      .m_axis_tdata(m_axis_tdata),\n      .m_axis_tvalid(m_axis_tvalid),\n      .m_axis_tready(m_axis_ready_s),\n      .m_axis_xfer_req(m_axis_xfer_req),\n      .end_of_conv(trigger_s),\n      .burst_length(burst_length_s),\n      .clk(up_clk),\n      .rstn(up_rstn),\n      .rd_req(rd_req_s),\n      .wr_req(wr_req_s),\n      .wr_data(wr_data_s),\n      .rd_data(rd_data_s),\n      .rd_dvalid(rd_dvalid_s)\n    );\n\n  end\n  endgenerate\n\n  axi_ad7616_control #(\n    .ID(ID),\n    .IF_TYPE(IF_TYPE)\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[444, "      .rd_dvalid(rd_dvalid_s)\n"]], "Add": [[444, "      .rd_valid(rd_valid_s)\n"]]}}