INFO:sim:172 - Generating IP...
Resolving generics for 'mem48dual'...
Applying external generics to 'mem48dual'...
Delivering associated files for 'mem48dual'...
Delivering EJava files for 'mem48dual'...
Generating implementation netlist for 'mem48dual'...
INFO:sim - Pre-processing HDL files for 'mem48dual'...
Running synthesis for 'mem48dual'
Running ngcbuild...
Writing VHO instantiation template for 'mem48dual'...
Writing VHDL behavioral simulation model for 'mem48dual'...
WARNING:sim - Overwriting existing file
   Z:/ProjetosSistemasDigitaisVHDL/projeto_MATRIX_multiplier/matrix_multiplier_f
   inal/ipcore_dir/tmp/_cg/mem48dual/doc/blk_mem_gen_v7_3_vinfo.html with file
   from view xilinx_documentation
Delivered 1 file into directory
Z:/ProjetosSistemasDigitaisVHDL/projeto_MATRIX_multiplier/matrix_multiplier_fina
l/ipcore_dir/tmp/_cg/mem48dual
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'mem48dual'...
Generating metadata file...
Generating ISE project file for 'mem48dual'...
Generating ISE project...
XCO file found: mem48dual.xco
XMDF file found: mem48dual_xmdf.tcl
Adding
Z:/ProjetosSistemasDigitaisVHDL/projeto_MATRIX_multiplier/matrix_multiplier_fina
l/ipcore_dir/tmp/_cg/mem48dual.asy -view all -origin_type imported
Adding
Z:/ProjetosSistemasDigitaisVHDL/projeto_MATRIX_multiplier/matrix_multiplier_fina
l/ipcore_dir/tmp/_cg/mem48dual.ngc -view all -origin_type created
Checking file
"Z:/ProjetosSistemasDigitaisVHDL/projeto_MATRIX_multiplier/matrix_multiplier_fin
al/ipcore_dir/tmp/_cg/mem48dual.ngc" for project device match ...
File
"Z:/ProjetosSistemasDigitaisVHDL/projeto_MATRIX_multiplier/matrix_multiplier_fin
al/ipcore_dir/tmp/_cg/mem48dual.ngc" device information matches project device.
Adding
Z:/ProjetosSistemasDigitaisVHDL/projeto_MATRIX_multiplier/matrix_multiplier_fina
l/ipcore_dir/tmp/_cg/mem48dual.sym -view all -origin_type imported
Adding
Z:/ProjetosSistemasDigitaisVHDL/projeto_MATRIX_multiplier/matrix_multiplier_fina
l/ipcore_dir/tmp/_cg/mem48dual.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "Z:/ProjetosSistemasDigitaisVHDL/projeto_MATRIX_multiplier/matrix_multiplier_
   final/ipcore_dir/tmp/_cg/mem48dual.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
Z:/ProjetosSistemasDigitaisVHDL/projeto_MATRIX_multiplier/matrix_multiplier_fina
l/ipcore_dir/tmp/_cg/mem48dual.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/mem48dual"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'mem48dual'.
