Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Sat Sep 19 07:32:24 2020
| Host              : uwlogin running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -max_paths 10 -file ./report/sum_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.23 03-18-2019
| Temperature Grade : E
---------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/U0/mat_1_load_4_reg_1785_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.096ns (3.727%)  route 2.480ns (96.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 2.804 - 2.778 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.036     0.036    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X28Y72         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/Q
                         net (fo=616, routed)         2.480     2.612    bd_0_i/hls_inst/U0/ap_CS_fsm_state4
    SLICE_X24Y55         FDRE                                         r  bd_0_i/hls_inst/U0/mat_1_load_4_reg_1785_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=2834, unset)         0.026     2.804    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X24Y55         FDRE                                         r  bd_0_i/hls_inst/U0/mat_1_load_4_reg_1785_reg[1]/C
                         clock pessimism              0.000     2.804    
                         clock uncertainty           -0.035     2.769    
    SLICE_X24Y55         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.043     2.726    bd_0_i/hls_inst/U0/mat_1_load_4_reg_1785_reg[1]
  -------------------------------------------------------------------
                         required time                          2.726    
                         arrival time                          -2.612    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/U0/mat_1_load_4_reg_1785_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.096ns (3.725%)  route 2.481ns (96.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 2.804 - 2.778 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.036     0.036    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X28Y72         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/Q
                         net (fo=616, routed)         2.481     2.613    bd_0_i/hls_inst/U0/ap_CS_fsm_state4
    SLICE_X24Y55         FDRE                                         r  bd_0_i/hls_inst/U0/mat_1_load_4_reg_1785_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=2834, unset)         0.026     2.804    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X24Y55         FDRE                                         r  bd_0_i/hls_inst/U0/mat_1_load_4_reg_1785_reg[2]/C
                         clock pessimism              0.000     2.804    
                         clock uncertainty           -0.035     2.769    
    SLICE_X24Y55         FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042     2.727    bd_0_i/hls_inst/U0/mat_1_load_4_reg_1785_reg[2]
  -------------------------------------------------------------------
                         required time                          2.727    
                         arrival time                          -2.613    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/U0/mat_3_load_5_reg_1835_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.096ns (3.727%)  route 2.480ns (96.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 2.804 - 2.778 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.036     0.036    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X28Y72         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/Q
                         net (fo=616, routed)         2.480     2.612    bd_0_i/hls_inst/U0/ap_CS_fsm_state4
    SLICE_X24Y55         FDRE                                         r  bd_0_i/hls_inst/U0/mat_3_load_5_reg_1835_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=2834, unset)         0.026     2.804    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X24Y55         FDRE                                         r  bd_0_i/hls_inst/U0/mat_3_load_5_reg_1835_reg[4]/C
                         clock pessimism              0.000     2.804    
                         clock uncertainty           -0.035     2.769    
    SLICE_X24Y55         FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.043     2.726    bd_0_i/hls_inst/U0/mat_3_load_5_reg_1835_reg[4]
  -------------------------------------------------------------------
                         required time                          2.726    
                         arrival time                          -2.612    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/U0/mat_3_load_5_reg_1835_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.096ns (3.725%)  route 2.481ns (96.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 2.804 - 2.778 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.036     0.036    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X28Y72         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/Q
                         net (fo=616, routed)         2.481     2.613    bd_0_i/hls_inst/U0/ap_CS_fsm_state4
    SLICE_X24Y55         FDRE                                         r  bd_0_i/hls_inst/U0/mat_3_load_5_reg_1835_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=2834, unset)         0.026     2.804    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X24Y55         FDRE                                         r  bd_0_i/hls_inst/U0/mat_3_load_5_reg_1835_reg[5]/C
                         clock pessimism              0.000     2.804    
                         clock uncertainty           -0.035     2.769    
    SLICE_X24Y55         FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.042     2.727    bd_0_i/hls_inst/U0/mat_3_load_5_reg_1835_reg[5]
  -------------------------------------------------------------------
                         required time                          2.727    
                         arrival time                          -2.613    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/U0/mat_3_load_5_reg_1835_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.096ns (3.727%)  route 2.480ns (96.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 2.804 - 2.778 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.036     0.036    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X28Y72         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/Q
                         net (fo=616, routed)         2.480     2.612    bd_0_i/hls_inst/U0/ap_CS_fsm_state4
    SLICE_X24Y55         FDRE                                         r  bd_0_i/hls_inst/U0/mat_3_load_5_reg_1835_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=2834, unset)         0.026     2.804    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X24Y55         FDRE                                         r  bd_0_i/hls_inst/U0/mat_3_load_5_reg_1835_reg[6]/C
                         clock pessimism              0.000     2.804    
                         clock uncertainty           -0.035     2.769    
    SLICE_X24Y55         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.043     2.726    bd_0_i/hls_inst/U0/mat_3_load_5_reg_1835_reg[6]
  -------------------------------------------------------------------
                         required time                          2.726    
                         arrival time                          -2.612    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/U0/reg_936_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.191ns (7.357%)  route 2.405ns (92.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 2.802 - 2.778 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.037     0.037    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X30Y66         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[4]/Q
                         net (fo=574, routed)         2.346     2.476    bd_0_i/hls_inst/U0/mat_1_address0[3]
    SLICE_X26Y64         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     2.574 r  bd_0_i/hls_inst/U0/reg_936[15]_i_1/O
                         net (fo=1, routed)           0.059     2.633    bd_0_i/hls_inst/U0/reg_936[15]_i_1_n_0
    SLICE_X26Y64         FDRE                                         r  bd_0_i/hls_inst/U0/reg_936_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=2834, unset)         0.024     2.802    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X26Y64         FDRE                                         r  bd_0_i/hls_inst/U0/reg_936_reg[15]/C
                         clock pessimism              0.000     2.802    
                         clock uncertainty           -0.035     2.767    
    SLICE_X26Y64         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     2.794    bd_0_i/hls_inst/U0/reg_936_reg[15]
  -------------------------------------------------------------------
                         required time                          2.794    
                         arrival time                          -2.633    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/U0/reg_959_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.214ns (8.285%)  route 2.369ns (91.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 2.802 - 2.778 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.037     0.037    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X30Y66         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[4]/Q
                         net (fo=574, routed)         2.346     2.476    bd_0_i/hls_inst/U0/mat_1_address0[3]
    SLICE_X26Y64         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.121     2.597 r  bd_0_i/hls_inst/U0/reg_959[15]_i_1/O
                         net (fo=1, routed)           0.023     2.620    bd_0_i/hls_inst/U0/p_0_in[15]
    SLICE_X26Y64         FDRE                                         r  bd_0_i/hls_inst/U0/reg_959_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=2834, unset)         0.024     2.802    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X26Y64         FDRE                                         r  bd_0_i/hls_inst/U0/reg_959_reg[15]/C
                         clock pessimism              0.000     2.802    
                         clock uncertainty           -0.035     2.767    
    SLICE_X26Y64         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     2.794    bd_0_i/hls_inst/U0/reg_959_reg[15]
  -------------------------------------------------------------------
                         required time                          2.794    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/U0/reg_926_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.270ns (10.526%)  route 2.295ns (89.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 2.802 - 2.778 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.037     0.037    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X30Y66         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[4]/Q
                         net (fo=574, routed)         2.237     2.367    bd_0_i/hls_inst/U0/mat_1_address0[3]
    SLICE_X26Y62         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     2.544 r  bd_0_i/hls_inst/U0/reg_926[27]_i_1/O
                         net (fo=1, routed)           0.058     2.602    bd_0_i/hls_inst/U0/reg_926[27]_i_1_n_0
    SLICE_X26Y62         FDRE                                         r  bd_0_i/hls_inst/U0/reg_926_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=2834, unset)         0.024     2.802    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X26Y62         FDRE                                         r  bd_0_i/hls_inst/U0/reg_926_reg[27]/C
                         clock pessimism              0.000     2.802    
                         clock uncertainty           -0.035     2.767    
    SLICE_X26Y62         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     2.794    bd_0_i/hls_inst/U0/reg_926_reg[27]
  -------------------------------------------------------------------
                         required time                          2.794    
                         arrival time                          -2.602    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/U0/reg_926_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.271ns (10.569%)  route 2.293ns (89.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 2.802 - 2.778 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.037     0.037    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X30Y66         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[4]/Q
                         net (fo=574, routed)         2.235     2.365    bd_0_i/hls_inst/U0/mat_1_address0[3]
    SLICE_X26Y62         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.178     2.543 r  bd_0_i/hls_inst/U0/reg_926[28]_i_1/O
                         net (fo=1, routed)           0.058     2.601    bd_0_i/hls_inst/U0/reg_926[28]_i_1_n_0
    SLICE_X26Y62         FDRE                                         r  bd_0_i/hls_inst/U0/reg_926_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=2834, unset)         0.024     2.802    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X26Y62         FDRE                                         r  bd_0_i/hls_inst/U0/reg_926_reg[28]/C
                         clock pessimism              0.000     2.802    
                         clock uncertainty           -0.035     2.767    
    SLICE_X26Y62         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     2.794    bd_0_i/hls_inst/U0/reg_926_reg[28]
  -------------------------------------------------------------------
                         required time                          2.794    
                         arrival time                          -2.601    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/U0/mat_1_load_4_reg_1785_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.096ns (3.848%)  route 2.399ns (96.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 2.804 - 2.778 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.036     0.036    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X28Y72         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/Q
                         net (fo=616, routed)         2.399     2.531    bd_0_i/hls_inst/U0/ap_CS_fsm_state4
    SLICE_X24Y55         FDRE                                         r  bd_0_i/hls_inst/U0/mat_1_load_4_reg_1785_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=2834, unset)         0.026     2.804    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X24Y55         FDRE                                         r  bd_0_i/hls_inst/U0/mat_1_load_4_reg_1785_reg[3]/C
                         clock pessimism              0.000     2.804    
                         clock uncertainty           -0.035     2.769    
    SLICE_X24Y55         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.044     2.725    bd_0_i/hls_inst/U0/mat_1_load_4_reg_1785_reg[3]
  -------------------------------------------------------------------
                         required time                          2.725    
                         arrival time                          -2.531    
  -------------------------------------------------------------------
                         slack                                  0.194    




