#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Aug 22 16:30:06 2023
# Process ID: 25096
# Current directory: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/RFSoCoverlay_v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30460 C:\Users\raque\OneDrive\Documentos\master\TFM\Vivado\RFSoCoverlay_v2\RFSoCoverlay.xpr
# Log file: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/RFSoCoverlay_v2/vivado.log
# Journal file: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/RFSoCoverlay_v2\vivado.jou
# Running On: DESKTOP-37DH2T5, OS: Windows, CPU Frequency: 1382 MHz, CPU Physical cores: 4, Host memory: 8303 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/RFSoCoverlay_v2/RFSoCoverlay.xpr
open_bd_design {C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/RFSoCoverlay_v2/RFSoCoverlay.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
startgroup
set_property -dict [list CONFIG.ADC0_Sampling_Rate {4.5} CONFIG.ADC0_Refclk_Freq {500.000} CONFIG.ADC0_Outclk_Freq {281.250} CONFIG.ADC0_Fabric_Freq {281.250} CONFIG.ADC_RESERVED_1_00 {0} CONFIG.ADC_RESERVED_1_02 {0} CONFIG.ADC_OBS02 {0} CONFIG.ADC2_Enable {1} CONFIG.ADC2_PLL_Enable {true} CONFIG.ADC2_Sampling_Rate {4.5} CONFIG.ADC2_Refclk_Freq {500.000} CONFIG.ADC2_Outclk_Freq {281.250} CONFIG.ADC2_Fabric_Freq {281.250} CONFIG.ADC_Slice20_Enable {true} CONFIG.ADC_Decimation_Mode20 {16} CONFIG.ADC_Mixer_Type20 {1} CONFIG.ADC_Data_Width20 {1} CONFIG.ADC_Coarse_Mixer_Freq20 {3} CONFIG.ADC_RESERVED_1_20 {0} CONFIG.ADC_Slice21_Enable {true} CONFIG.ADC_Decimation_Mode21 {16} CONFIG.ADC_Mixer_Type21 {1} CONFIG.ADC_Data_Width21 {1} CONFIG.ADC_Coarse_Mixer_Freq21 {3} CONFIG.ADC_RESERVED_1_22 {0} CONFIG.ADC_OBS22 {0} CONFIG.DAC0_Sampling_Rate {6.5} CONFIG.DAC0_Refclk_Freq {6500.000} CONFIG.DAC0_Outclk_Freq {203.125} CONFIG.DAC0_Fabric_Freq {406.250} CONFIG.DAC_Interpolation_Mode00 {1} CONFIG.DAC_RESERVED_1_00 {0} CONFIG.DAC_RESERVED_1_01 {0} CONFIG.DAC_RESERVED_1_02 {0} CONFIG.DAC_RESERVED_1_03 {0} CONFIG.DAC1_Sampling_Rate {6.5} CONFIG.DAC1_Refclk_Freq {6500.000} CONFIG.DAC1_Outclk_Freq {203.125} CONFIG.DAC1_Fabric_Freq {406.250} CONFIG.DAC1_Multi_Tile_Sync {true} CONFIG.DAC_Interpolation_Mode10 {1} CONFIG.DAC_RESERVED_1_10 {0} CONFIG.DAC_RESERVED_1_11 {0} CONFIG.DAC_RESERVED_1_12 {0} CONFIG.DAC_RESERVED_1_13 {0} CONFIG.DAC2_Sampling_Rate {6.5} CONFIG.DAC2_Refclk_Freq {500.000} CONFIG.DAC2_Outclk_Freq {203.125} CONFIG.DAC2_Fabric_Freq {406.250} CONFIG.DAC2_Multi_Tile_Sync {true} CONFIG.DAC_Interpolation_Mode20 {1} CONFIG.DAC_RESERVED_1_20 {0} CONFIG.DAC_RESERVED_1_21 {0} CONFIG.DAC_RESERVED_1_22 {0} CONFIG.DAC_RESERVED_1_23 {0}] [get_bd_cells usp_rf_data_converter_0]
endgroup
save_bd_design
validate_bd_design
connect_bd_net [get_bd_pins usp_rf_data_converter_0/clk_adc0] [get_bd_pins usp_rf_data_converter_0/m2_axis_aclk]
connect_bd_net [get_bd_pins usp_rf_data_converter_0/m2_axis_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
apply_bd_automation -rule xilinx.com:bd_rule:rf_converter_usp -config {ADC0_AXIS_SOURCE "ADC 0" ADC2_AXIS_SOURCE "ADC 0" DAC0_AXIS_SOURCE "Custom" DAC1_AXIS_SOURCE "Custom" DAC2_AXIS_SOURCE "Custom" }  [get_bd_cells usp_rf_data_converter_0]
regenerate_bd_layout
validate_bd_design
group_bd_cells hier_GPIO [get_bd_cells axi_gpio_1] [get_bd_cells axi_gpio_2] [get_bd_cells axi_gpio_0]
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run synth_1
reset_run design_1_proc_sys_reset_0_0_synth_1
reset_run design_1_system_ila_1_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/RFSoCoverlay_v2/design_1_wrapper.xsa
