{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09999,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.1,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 5.69205e-06,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 5.79641e-07,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.30345e-07,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 5.79641e-07,
	"finish__design__instance__count__class:timing_repair_buffer": 3,
	"finish__design__instance__area__class:timing_repair_buffer": 2.394,
	"finish__design__instance__count__class:multi_input_combinational_cell": 1,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1.064,
	"finish__design__instance__count": 4,
	"finish__design__instance__area": 3.458,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.964194,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.982623,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 9.00871e-16,
	"finish__power__switching__total": 2.45376e-16,
	"finish__power__leakage__total": 9.0458e-08,
	"finish__power__total": 9.0458e-08,
	"finish__design__io": 3,
	"finish__design__die__area": 6400,
	"finish__design__core__area": 3519.18,
	"finish__design__instance__count": 88,
	"finish__design__instance__area": 25.802,
	"finish__design__instance__count__stdcell": 88,
	"finish__design__instance__area__stdcell": 25.802,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.00733182,
	"finish__design__instance__utilization__stdcell": 0.00733182,
	"finish__design__rows": 42,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 42,
	"finish__design__sites": 13230,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 13230,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}