// Seed: 1405735278
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_10;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input wand id_2,
    output tri id_3,
    input supply0 id_4,
    output supply1 id_5,
    input tri id_6,
    output supply1 id_7,
    input supply1 id_8
    , id_31,
    input uwire id_9,
    input wor id_10,
    input wire id_11,
    input uwire id_12,
    input uwire id_13,
    output supply0 id_14,
    input wire id_15,
    output wand id_16,
    input supply0 id_17,
    output uwire id_18,
    output wand id_19,
    output tri0 id_20,
    input tri0 id_21,
    input supply0 id_22,
    input wor id_23,
    output tri0 id_24,
    input tri id_25,
    input supply1 id_26,
    output tri0 id_27,
    output wor id_28,
    input tri1 id_29
);
  wire id_32;
  wire id_33;
  assign id_7 = (1'h0);
  module_0(
      id_31, id_32, id_32, id_33, id_31, id_32, id_32, id_32, id_33
  );
endmodule
