# Reading pref.tcl
# do quartusTest_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying G:/software/FPGA/TOOLS/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/software/FPGA/workplace/test {G:/software/FPGA/workplace/test/task2_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:29:45 on Oct 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/software/FPGA/workplace/test" G:/software/FPGA/workplace/test/task2_2.v 
# -- Compiling module task2_2
# 
# Top level modules:
# 	task2_2
# End time: 09:29:45 on Oct 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/software/FPGA/workplace/test {G:/software/FPGA/workplace/test/tb_task2_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:29:46 on Oct 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/software/FPGA/workplace/test" G:/software/FPGA/workplace/test/tb_task2_2.v 
# -- Compiling module task2_2
# -- Compiling module tb_task2_2
# 
# Top level modules:
# 	tb_task2_2
# End time: 09:29:46 on Oct 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone10lp_ver -L rtl_work -L work -voptargs="+acc"  tb_task2_2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone10lp_ver -L rtl_work -L work -voptargs=""+acc"" tb_task2_2 
# Start time: 09:29:46 on Oct 25,2023
# Loading work.tb_task2_2
# Loading work.task2_2
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Error: (vsim-7) Failed to open VCD file "./wave/tb_task2_2.vcd" in write mode.
# No such file or directory. (errno = ENOENT)    : G:/software/FPGA/workplace/test/tb_task2_2.v(26)
#    Time: 0 ps  Iteration: 0  Instance: /tb_task2_2
# End time: 09:32:47 on Oct 25,2023, Elapsed time: 0:03:01
# Errors: 1, Warnings: 0
