{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680731202644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680731202650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 05 18:46:42 2023 " "Processing started: Wed Apr 05 18:46:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680731202650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680731202650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exercicio3_aula8 -c exercicio3_aula8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exercicio3_aula8 -c exercicio3_aula8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680731202650 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680731203151 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680731203151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercicio3_aula8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exercicio3_aula8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exercicio3_aula8-logic " "Found design unit 1: exercicio3_aula8-logic" {  } { { "exercicio3_aula8.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/exercicio3_aula8/exercicio3_aula8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680731212449 ""} { "Info" "ISGN_ENTITY_NAME" "1 exercicio3_aula8 " "Found entity 1: exercicio3_aula8" {  } { { "exercicio3_aula8.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/exercicio3_aula8/exercicio3_aula8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680731212449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680731212449 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exercicio3_aula8 " "Elaborating entity \"exercicio3_aula8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680731212483 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] exercicio3_aula8.vhd(23) " "Inferred latch for \"y\[0\]\" at exercicio3_aula8.vhd(23)" {  } { { "exercicio3_aula8.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/exercicio3_aula8/exercicio3_aula8.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680731212484 "|exercicio3_aula8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] exercicio3_aula8.vhd(23) " "Inferred latch for \"y\[1\]\" at exercicio3_aula8.vhd(23)" {  } { { "exercicio3_aula8.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/exercicio3_aula8/exercicio3_aula8.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680731212484 "|exercicio3_aula8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] exercicio3_aula8.vhd(23) " "Inferred latch for \"y\[2\]\" at exercicio3_aula8.vhd(23)" {  } { { "exercicio3_aula8.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/exercicio3_aula8/exercicio3_aula8.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680731212484 "|exercicio3_aula8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] exercicio3_aula8.vhd(23) " "Inferred latch for \"y\[3\]\" at exercicio3_aula8.vhd(23)" {  } { { "exercicio3_aula8.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/exercicio3_aula8/exercicio3_aula8.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680731212484 "|exercicio3_aula8"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1680731212855 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680731213197 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680731213197 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680731213219 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680731213219 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680731213219 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680731213219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680731213231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 05 18:46:53 2023 " "Processing ended: Wed Apr 05 18:46:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680731213231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680731213231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680731213231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680731213231 ""}
