# Tiny Tapeout project information
project:
  title:        "Custom 2x2 FPGA"      # Project title
  author:       "Nicolai Fiege"      # Your name
  discord:      "CptChaos"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "A custom FPGA with 2x2 tiles, having a total of eight individual 3-input LUTs"      # One line description of what your project does
  language:     "VHDL" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     100000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_Rammbock9000_custom_fpga"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "Basic_Logic_Element.vhd"
    - "C_Block_IO.vhd"
    - "FPGA_Simulation.vhd"
    - "FPGA_Simulation_Package.vhd"
    - "Flipflop.vhd"
    - "Four_Way_S_Block.vhd"
    - "Input_C_Block.vhd"
    - "Input_C_Block_IO.vhd"
    - "Logic_Cluster.vhd"
    - "Output_C_Block.vhd"
    - "Output_C_Block_IO.vhd"
    - "Tapped_Shift_Register.vhd"
    - "Three_Way_S_Block.vhd"
    - "Two_Way_S_Block.vhd"
    - "fpga_top.vhd"
    - "project.vhd"
    - "project.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "ui_in[0]"
  ui[1]: "ui_in[1]"
  ui[2]: "ui_in[2]"
  ui[3]: "ui_in[3]"
  ui[4]: "ui_in[4]"
  ui[5]: "ui_in[5]"
  ui[6]: "ui_in[6]"
  ui[7]: "ui_in[7]"

  # Outputs
  uo[0]: "uo_out[0]"
  uo[1]: "uo_out[1]"
  uo[2]: "uo_out[2]"
  uo[3]: "uo_out[3]"
  uo[4]: "uo_out[4]"
  uo[5]: "uo_out[5]"
  uo[6]: "uo_out[6]"
  uo[7]: "uo_out[7]"

  # Bidirectional pins
  uio[0]: "uio_in[0]"
  uio[1]: "uio_in[1]"
  uio[2]: "uio_in[2]"
  uio[3]: "uio_out[3]"
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
