// Seed: 45387992
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    input wire id_2,
    input supply1 id_3,
    output supply1 id_4
);
  assign id_4 = 1;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_4,
      id_4
  );
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output tri0 id_2,
    output uwire id_3,
    output wand id_4
);
  assign id_3 = id_1(1 < 1);
  bufif0 primCall (id_3, id_0, id_1);
  module_0 modCall_1 (
      id_0,
      id_3,
      id_0,
      id_0,
      id_3
  );
  assign modCall_1.type_2 = 0;
endmodule
module module_2 (
    input supply0 id_0,
    input wire id_1,
    input wor id_2,
    output uwire id_3,
    output tri id_4
);
  assign id_3 = id_0 - 1;
  assign module_0.type_6 = 0;
endmodule
