<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\fpga\Tang-Nano-examples\nano\impl\synthesize\rev_1\synlog\nano_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>GATED_CLK|clkout_inferred_clock</data>
<data>374.2 MHz</data>
<data>318.1 MHz</data>
<data>-0.472</data>
</row>
<row>
<data>PLL0|clkout_inferred_clock</data>
<data>53.9 MHz</data>
<data>45.8 MHz</data>
<data>-3.272</data>
</row>
<row>
<data>PLL0|clkoutd_inferred_clock</data>
<data>66.9 MHz</data>
<data>56.9 MHz</data>
<data>-2.637</data>
</row>
<row>
<data>System</data>
<data>74.1 MHz</data>
<data>62.9 MHz</data>
<data>-2.383</data>
</row>
</report_table>
