
---------- Begin Simulation Statistics ----------
final_tick                               1818935629500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 100256                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739076                       # Number of bytes of host memory used
host_op_rate                                   100580                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23524.39                       # Real time elapsed on the host
host_tick_rate                               77321273                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2358465886                       # Number of instructions simulated
sim_ops                                    2366076035                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.818936                       # Number of seconds simulated
sim_ticks                                1818935629500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.128627                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              293501103                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           336859551                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         26801602                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        457763730                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          42723488                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       43049052                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          325564                       # Number of indirect misses.
system.cpu0.branchPred.lookups              588796669                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3902208                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1901260                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         17228071                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 535006138                       # Number of branches committed
system.cpu0.commit.bw_lim_events             65178707                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5717998                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      189772490                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2142441961                       # Number of instructions committed
system.cpu0.commit.committedOps            2144348507                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3332226504                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.643518                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.429264                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2317935131     69.56%     69.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    602636367     18.09%     87.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    138099473      4.14%     91.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    137363557      4.12%     95.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     43093272      1.29%     97.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     16164354      0.49%     97.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3491492      0.10%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      8264151      0.25%     98.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     65178707      1.96%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3332226504                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            43219467                       # Number of function calls committed.
system.cpu0.commit.int_insts               2071925318                       # Number of committed integer instructions.
system.cpu0.commit.loads                    668881919                       # Number of loads committed
system.cpu0.commit.membars                    3807661                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3807667      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1188093445     55.41%     55.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318163      0.85%     56.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.18%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      670783171     31.28%     87.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     259544600     12.10%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2144348507                       # Class of committed instruction
system.cpu0.commit.refs                     930327799                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2142441961                       # Number of Instructions Simulated
system.cpu0.committedOps                   2144348507                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.689177                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.689177                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            389969280                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              9579387                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           286962325                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2369303648                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1309161616                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1642889421                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              17242800                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             27402970                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              8869764                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  588796669                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                400313902                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2059633368                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             10477657                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          134                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2436905733                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          145                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               53632708                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.162698                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1281682844                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         336224591                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.673371                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3368132881                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.725029                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.935751                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1657154453     49.20%     49.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1264762602     37.55%     86.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               233561969      6.93%     93.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               166634176      4.95%     98.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                33261053      0.99%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7005635      0.21%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1945176      0.06%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     468      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3807349      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3368132881                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      250831857                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            17437631                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               560320902                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.635700                       # Inst execution rate
system.cpu0.iew.exec_refs                  1025008487                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 283591548                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              315349792                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            746600472                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3757998                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          7692569                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           289332020                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2334086472                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            741416939                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8382865                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2300574701                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1937690                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6627211                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              17242800                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             10723718                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       206597                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        37043556                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        72872                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        15596                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     12895852                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     77718553                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     27886140                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         15596                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1896298                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      15541333                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1021324206                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2282072944                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.839118                       # average fanout of values written-back
system.cpu0.iew.wb_producers                857011871                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.630587                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2282408620                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2805476425                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1458975682                       # number of integer regfile writes
system.cpu0.ipc                              0.592004                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.592004                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3810719      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1254708269     54.34%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18650195      0.81%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802487      0.16%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           745695163     32.30%     87.77% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          282290681     12.23%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2308957566                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                70                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2667348                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001155                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 520296     19.51%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    25      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1812748     67.96%     87.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               334275     12.53%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2307814139                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        7988899817                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2282072892                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2523838538                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2322825632                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2308957566                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11260840                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      189737962                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           184564                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       5542842                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     52256329                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3368132881                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.685530                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.869193                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1760950893     52.28%     52.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1077944088     32.00%     84.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          383272697     11.38%     95.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          124556174      3.70%     99.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           18549816      0.55%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1251670      0.04%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1119146      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             280104      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             208293      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3368132881                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.638016                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         34519559                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5364319                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           746600472                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          289332020                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3056                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3618964738                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    18906538                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              337452916                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1365670168                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              11856807                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1327139553                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              17411934                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                36507                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2877354160                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2358307079                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1514493186                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1631883112                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              24009419                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              17242800                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             54170298                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               148823014                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2877354116                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        244202                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              9228                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 28161120                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          9209                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5601129690                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4704178190                       # The number of ROB writes
system.cpu0.timesIdled                       41743813                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3023                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.228808                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14063084                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15415179                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1714856                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22688295                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            665073                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         675232                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           10159                       # Number of indirect misses.
system.cpu1.branchPred.lookups               25905796                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        60034                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1900998                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1443756                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  20332944                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1904899                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5703726                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       12431579                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            84641125                       # Number of instructions committed
system.cpu1.commit.committedOps              86542327                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    444411115                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.194735                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.851611                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    407713439     91.74%     91.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     18004923      4.05%     95.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6346193      1.43%     97.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6035547      1.36%     98.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1842849      0.41%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       522594      0.12%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1769878      0.40%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       270793      0.06%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1904899      0.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    444411115                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              977486                       # Number of function calls committed.
system.cpu1.commit.int_insts                 81549419                       # Number of committed integer instructions.
system.cpu1.commit.loads                     23236949                       # Number of loads committed
system.cpu1.commit.membars                    3802069                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3802069      4.39%      4.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        51422670     59.42%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       25137947     29.05%     92.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       6179497      7.14%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         86542327                       # Class of committed instruction
system.cpu1.commit.refs                      31317456                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   84641125                       # Number of Instructions Simulated
system.cpu1.committedOps                     86542327                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.294459                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.294459                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            381209459                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               279315                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13376730                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             104698395                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17048764                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 43138257                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1445817                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               749064                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4065805                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   25905796                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15139642                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    427630669                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               349925                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     107284686                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3433834                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.057809                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          17560486                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14728157                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.239406                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         446908102                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.244322                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.680563                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               379557389     84.93%     84.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                40289080      9.02%     93.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16448724      3.68%     97.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7614509      1.70%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2126119      0.48%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  579276      0.13%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  292731      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      13      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     261      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           446908102                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1220890                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1544034                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                21979586                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.211708                       # Inst execution rate
system.cpu1.iew.exec_refs                    34176292                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   8708287                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              329213345                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             26194576                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1902696                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1498341                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             9286504                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           98958047                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             25468005                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1380117                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             94872693                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1733194                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2853480                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1445817                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6811533                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        64239                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          837396                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        28298                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2980                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         5544                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2957627                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1205997                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2980                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       540541                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1003493                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 52059691                       # num instructions consuming a value
system.cpu1.iew.wb_count                     93623617                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.819293                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 42652140                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.208921                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      93675930                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               119497846                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61608653                       # number of integer regfile writes
system.cpu1.ipc                              0.188877                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.188877                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3802291      3.95%      3.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             57795527     60.05%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  59      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            27732569     28.81%     92.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6922262      7.19%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              96252810                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2218325                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.023047                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 401511     18.10%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1604153     72.31%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               212657      9.59%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              94668828                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         641795235                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     93623605                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        111375887                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  93251307                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 96252810                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            5706740                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       12415719                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           163216                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved          3014                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6285547                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    446908102                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.215375                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.667898                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          387015128     86.60%     86.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           38403508      8.59%     95.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13147857      2.94%     98.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4299689      0.96%     99.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2735987      0.61%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             498258      0.11%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             553416      0.12%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             135285      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             118974      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      446908102                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.214788                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13246917                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1721418                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            26194576                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            9286504                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    222                       # number of misc regfile reads
system.cpu1.numCycles                       448128992                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3189723308                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              349980599                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             56687259                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              12729734                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19481698                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3309880                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                49340                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            130481138                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             102635703                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           67182304                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 43893678                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              15743151                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1445817                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             32078071                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                10495045                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       130481126                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         28239                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               922                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 24324765                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           922                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   541478809                       # The number of ROB reads
system.cpu1.rob.rob_writes                  200455554                       # The number of ROB writes
system.cpu1.timesIdled                          76907                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            77.496834                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               12768607                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            16476295                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2437084                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         23894576                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            533881                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         783536                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          249655                       # Number of indirect misses.
system.cpu2.branchPred.lookups               26566036                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        35607                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1901006                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1520970                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  16238692                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1819069                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        5703738                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       28331149                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            70445374                       # Number of instructions committed
system.cpu2.commit.committedOps              72346587                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    416541182                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.173684                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.819110                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    386120578     92.70%     92.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     15197216      3.65%     96.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5176737      1.24%     97.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      4808509      1.15%     98.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1252644      0.30%     99.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       446151      0.11%     99.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1465459      0.35%     99.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       254819      0.06%     99.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1819069      0.44%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    416541182                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              818246                       # Number of function calls committed.
system.cpu2.commit.int_insts                 67876395                       # Number of committed integer instructions.
system.cpu2.commit.loads                     19709159                       # Number of loads committed
system.cpu2.commit.membars                    3802084                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3802084      5.26%      5.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        42278910     58.44%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       21610165     29.87%     93.57% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4655284      6.43%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         72346587                       # Class of committed instruction
system.cpu2.commit.refs                      26265461                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   70445374                       # Number of Instructions Simulated
system.cpu2.committedOps                     72346587                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.990767                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.990767                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            352421683                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               926353                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            11502568                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             107039809                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                18470908                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 44729313                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1522344                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1239700                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              3937769                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   26566036                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 17291173                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    398643599                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               256927                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     121672463                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4876916                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.062949                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          19999915                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          13302488                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.288308                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         421082017                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.298705                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.789890                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               346910429     82.39%     82.39% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                43593187     10.35%     92.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                18521216      4.40%     97.14% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 7099439      1.69%     98.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2575842      0.61%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  750054      0.18%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1631465      0.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     376      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           421082017                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         939804                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1602310                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                19404337                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.194158                       # Inst execution rate
system.cpu2.iew.exec_refs                    28315096                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6891034                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              307785126                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             27873175                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2971518                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1821437                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             9316771                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          100665676                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             21424062                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           946977                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             81939042                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1830728                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2462641                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1522344                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              6437270                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        45063                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          667574                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        24880                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1734                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         5242                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      8164016                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2760469                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1734                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       611482                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        990828                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 45681934                       # num instructions consuming a value
system.cpu2.iew.wb_count                     81128014                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.826470                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 37754736                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.192237                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      81164890                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               103258666                       # number of integer regfile reads
system.cpu2.int_regfile_writes               53411452                       # number of integer regfile writes
system.cpu2.ipc                              0.166924                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.166924                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3802300      4.59%      4.59% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             50491275     60.92%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  52      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.50% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            23548158     28.41%     93.91% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5044132      6.09%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              82886019                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    2167049                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.026145                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 402337     18.57%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     18.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               1567979     72.36%     90.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               196729      9.08%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              81250752                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         589199639                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     81128002                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        128986018                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  91592071                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 82886019                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            9073605                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       28319088                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           178563                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       3369867                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     19854173                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    421082017                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.196841                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.644175                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          368904247     87.61%     87.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           34880414      8.28%     95.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10014750      2.38%     98.27% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3467422      0.82%     99.09% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2585507      0.61%     99.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             477470      0.11%     99.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             526847      0.13%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             119501      0.03%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             105859      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      421082017                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.196402                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         18362285                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         2379006                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            27873175                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            9316771                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    216                       # number of misc regfile reads
system.cpu2.numCycles                       422021821                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  3215829533                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              324966018                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             48039945                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              10303170                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                20808525                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2855475                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                39628                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            130656299                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             104741070                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           69575915                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 44770201                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              14827246                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1522344                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             28986419                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                21535970                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       130656287                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         28510                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               895                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 21238963                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           892                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   515398692                       # The number of ROB reads
system.cpu2.rob.rob_writes                  205902714                       # The number of ROB writes
system.cpu2.timesIdled                          52391                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.067979                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7978068                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             8481173                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           759370                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15013344                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            413329                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         419470                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            6141                       # Number of indirect misses.
system.cpu3.branchPred.lookups               16332301                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        14092                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1900972                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           569589                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13555784                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1461805                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        5703675                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        6830857                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            60937426                       # Number of instructions committed
system.cpu3.commit.committedOps              62838614                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    363157556                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.173034                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.824130                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    337211594     92.86%     92.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12872041      3.54%     96.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4312536      1.19%     97.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      4086717      1.13%     98.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       870028      0.24%     98.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       379064      0.10%     99.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1734919      0.48%     99.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       228852      0.06%     99.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1461805      0.40%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    363157556                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              669408                       # Number of function calls committed.
system.cpu3.commit.int_insts                 58684129                       # Number of committed integer instructions.
system.cpu3.commit.loads                     17413892                       # Number of loads committed
system.cpu3.commit.membars                    3802058                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      3802058      6.05%      6.05% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        36009999     57.31%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       19314864     30.74%     94.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3711549      5.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         62838614                       # Class of committed instruction
system.cpu3.commit.refs                      23026425                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   60937426                       # Number of Instructions Simulated
system.cpu3.committedOps                     62838614                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.985421                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.985421                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            326563581                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               196192                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             7645941                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              72242147                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                10280855                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 23116570                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                570298                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               567652                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              3869897                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   16332301                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 11061912                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    351976782                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               153353                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      72933699                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1520158                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.044778                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          11664319                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           8391397                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.199963                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         364401201                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.205367                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.640146                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               319431124     87.66%     87.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                25875060      7.10%     94.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11536911      3.17%     97.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5171510      1.42%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1813040      0.50%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  321244      0.09%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  252076      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     225      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           364401201                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         334928                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              622817                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14506316                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.185442                       # Inst execution rate
system.cpu3.iew.exec_refs                    24537475                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5780162                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              277761497                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             18910911                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1901889                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           596889                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5938358                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           69662236                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             18757313                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           513808                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             67637432                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               1774939                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2437738                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                570298                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6251243                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        31138                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          510810                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        19917                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          629                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1680                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      1497019                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       325825                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           629                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       221526                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        401291                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 39350913                       # num instructions consuming a value
system.cpu3.iew.wb_count                     67147044                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.843725                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 33201341                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.184098                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      67169088                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                83732825                       # number of integer regfile reads
system.cpu3.int_regfile_writes               45340628                       # number of integer regfile writes
system.cpu3.ipc                              0.167073                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.167073                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          3802261      5.58%      5.58% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             39669934     58.21%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     63.79% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            20781784     30.49%     94.28% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3897114      5.72%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              68151240                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    2112156                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.030992                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 389107     18.42%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     18.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               1538956     72.86%     91.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               184089      8.72%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              66461119                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         503028719                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     67147032                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         76486383                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  63958151                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 68151240                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5704085                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        6823621                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           212910                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           410                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2971508                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    364401201                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.187023                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.638697                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          322143907     88.40%     88.40% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           28145601      7.72%     96.13% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7881195      2.16%     98.29% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2726922      0.75%     99.04% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            2425823      0.67%     99.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             395222      0.11%     99.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             483363      0.13%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             110441      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              88727      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      364401201                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.186851                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         11721921                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1097609                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            18910911                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5938358                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    203                       # number of misc regfile reads
system.cpu3.numCycles                       364736129                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  3273115779                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              297439386                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             42094811                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              12760780                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                11962207                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2807724                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                21536                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             88674830                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              71272160                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           48138841                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 24583904                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              14176581                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                570298                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             29815239                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 6044030                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        88674818                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         30167                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               914                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 23808938                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           910                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   431364065                       # The number of ROB reads
system.cpu3.rob.rob_writes                  140584494                       # The number of ROB writes
system.cpu3.timesIdled                          14995                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3803449                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               154272                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4162171                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                 55                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              24041749                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10482527                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      20887219                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1349909                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       153036                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     96225953                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7661005                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    193299838                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7814041                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1818935629500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5516816                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5536919                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4867659                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1047                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            695                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4957536                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4957498                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5516816                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          6534                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     31361521                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               31361521                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1024718976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1024718976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1515                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10482628                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10482628    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10482628                       # Request fanout histogram
system.membus.respLayer1.occupancy        55413616654                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         45991573089                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                253                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          127                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    12658074366.141733                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   75248586761.509262                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          123     96.85%     96.85% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     97.64% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%     98.43% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4e+11-4.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::7e+11-7.5e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 705464502000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            127                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   211360185000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1607575444500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1818935629500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     17222485                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        17222485                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     17222485                       # number of overall hits
system.cpu2.icache.overall_hits::total       17222485                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        68688                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         68688                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        68688                       # number of overall misses
system.cpu2.icache.overall_misses::total        68688                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1420016500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1420016500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1420016500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1420016500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     17291173                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     17291173                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     17291173                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     17291173                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003972                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003972                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003972                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003972                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 20673.429129                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 20673.429129                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 20673.429129                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 20673.429129                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1113                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    65.470588                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        62162                       # number of writebacks
system.cpu2.icache.writebacks::total            62162                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         6494                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         6494                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         6494                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         6494                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        62194                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        62194                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        62194                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        62194                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1279034500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1279034500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1279034500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1279034500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003597                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003597                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003597                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003597                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 20565.239412                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 20565.239412                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 20565.239412                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 20565.239412                       # average overall mshr miss latency
system.cpu2.icache.replacements                 62162                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     17222485                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       17222485                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        68688                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        68688                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1420016500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1420016500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     17291173                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     17291173                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003972                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003972                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 20673.429129                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 20673.429129                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         6494                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         6494                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        62194                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        62194                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1279034500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1279034500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003597                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003597                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 20565.239412                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 20565.239412                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1818935629500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.993797                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           17081056                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            62162                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           274.782922                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        349412500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.993797                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999806                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999806                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         34644540                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        34644540                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1818935629500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     20283843                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        20283843                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     20283843                       # number of overall hits
system.cpu2.dcache.overall_hits::total       20283843                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4944584                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4944584                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4944584                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4944584                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 591699257955                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 591699257955                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 591699257955                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 591699257955                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     25228427                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     25228427                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     25228427                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     25228427                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.195993                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.195993                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.195993                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.195993                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 119666.135302                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 119666.135302                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 119666.135302                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 119666.135302                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      4483726                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       898611                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            43593                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           9072                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs   102.854266                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    99.053241                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1966519                       # number of writebacks
system.cpu2.dcache.writebacks::total          1966519                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3711805                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3711805                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3711805                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3711805                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1232779                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1232779                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1232779                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1232779                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 134352740491                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 134352740491                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 134352740491                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 134352740491                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.048865                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.048865                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.048865                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.048865                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 108983.638179                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 108983.638179                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 108983.638179                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 108983.638179                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1966519                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     17622253                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       17622253                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2951310                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2951310                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 307675240000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 307675240000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     20573563                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     20573563                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.143452                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.143452                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 104250.397281                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 104250.397281                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2333027                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2333027                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       618283                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       618283                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  60242393000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  60242393000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.030052                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.030052                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 97434.982039                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 97434.982039                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2661590                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2661590                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1993274                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1993274                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 284024017955                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 284024017955                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      4654864                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4654864                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.428213                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.428213                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 142491.206906                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 142491.206906                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1378778                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1378778                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       614496                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       614496                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  74110347491                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  74110347491                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.132012                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.132012                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 120603.466078                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 120603.466078                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          335                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          335                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          229                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          229                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4709500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4709500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          564                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          564                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.406028                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.406028                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 20565.502183                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 20565.502183                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          158                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          158                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           71                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           71                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       510500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       510500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.125887                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.125887                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  7190.140845                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7190.140845                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          207                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          207                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          177                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          177                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1197500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1197500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          384                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          384                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.460938                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.460938                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6765.536723                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6765.536723                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          173                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          173                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1045500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1045500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.450521                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.450521                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6043.352601                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6043.352601                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       527500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       527500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       506500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       506500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data      1154875                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total        1154875                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       746131                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       746131                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  74992536000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  74992536000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1901006                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1901006                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.392493                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.392493                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 100508.538045                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 100508.538045                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       746131                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       746131                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  74246405000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  74246405000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.392493                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.392493                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 99508.538045                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 99508.538045                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1818935629500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.384170                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           23417900                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1978736                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            11.834777                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        349424000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.384170                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.949505                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.949505                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         56239525                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        56239525                       # Number of data accesses
system.cpu3.numPwrStateTransitions                227                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          114                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    14352736859.649122                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   79325927088.509293                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          110     96.49%     96.49% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.88%     97.37% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.88%     98.25% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4e+11-4.5e+11            1      0.88%     99.12% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::7e+11-7.5e+11            1      0.88%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 705464660000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            114                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   182723627500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1636212002000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1818935629500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     11043311                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11043311                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     11043311                       # number of overall hits
system.cpu3.icache.overall_hits::total       11043311                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        18601                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         18601                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        18601                       # number of overall misses
system.cpu3.icache.overall_misses::total        18601                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    455601000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    455601000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    455601000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    455601000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     11061912                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11061912                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     11061912                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11061912                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001682                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001682                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001682                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001682                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 24493.360572                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 24493.360572                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 24493.360572                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 24493.360572                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          857                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   107.125000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        17438                       # number of writebacks
system.cpu3.icache.writebacks::total            17438                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1131                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1131                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1131                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1131                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        17470                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        17470                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        17470                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        17470                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    417209500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    417209500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    417209500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    417209500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001579                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001579                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001579                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001579                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 23881.482541                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 23881.482541                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 23881.482541                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 23881.482541                       # average overall mshr miss latency
system.cpu3.icache.replacements                 17438                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     11043311                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11043311                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        18601                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        18601                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    455601000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    455601000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     11061912                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11061912                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001682                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001682                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 24493.360572                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 24493.360572                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1131                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1131                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        17470                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        17470                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    417209500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    417209500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001579                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001579                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 23881.482541                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 23881.482541                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1818935629500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.993713                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10822439                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            17438                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           620.623867                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        355716500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.993713                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999804                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999804                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         22141294                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        22141294                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1818935629500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     17298455                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17298455                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     17298455                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17298455                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4536798                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4536798                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4536798                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4536798                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 540706832834                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 540706832834                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 540706832834                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 540706832834                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     21835253                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     21835253                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     21835253                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     21835253                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.207774                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.207774                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.207774                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.207774                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 119182.479104                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 119182.479104                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 119182.479104                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 119182.479104                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      3864834                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       693633                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            30001                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6791                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   128.823506                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   102.140038                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1698082                       # number of writebacks
system.cpu3.dcache.writebacks::total          1698082                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3434194                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3434194                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3434194                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3434194                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1102604                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1102604                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1102604                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1102604                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 120613527613                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 120613527613                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 120613527613                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 120613527613                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.050497                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.050497                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.050497                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.050497                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 109389.706198                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 109389.706198                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 109389.706198                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 109389.706198                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1698082                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     15399188                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       15399188                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2724946                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2724946                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 280237170000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 280237170000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     18124134                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     18124134                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.150349                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.150349                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 102841.366398                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 102841.366398                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2157160                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2157160                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       567786                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       567786                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  56227884000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  56227884000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031328                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031328                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 99030.064144                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 99030.064144                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1899267                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1899267                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1811852                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1811852                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 260469662834                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 260469662834                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3711119                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3711119                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.488223                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.488223                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 143758.796433                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 143758.796433                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1277034                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1277034                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       534818                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       534818                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  64385643613                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  64385643613                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.144112                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.144112                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 120387.951814                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 120387.951814                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          330                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          330                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          236                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          236                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      6485500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6485500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          566                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          566                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.416961                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.416961                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27480.932203                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27480.932203                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          166                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          166                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           70                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           70                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      1024000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1024000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.123675                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.123675                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 14628.571429                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14628.571429                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          203                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          203                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          190                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          190                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1514000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1514000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          393                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          393                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.483461                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.483461                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7968.421053                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7968.421053                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          183                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          183                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1351000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1351000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.465649                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.465649                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7382.513661                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7382.513661                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       520000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       520000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       500000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       500000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data      1299486                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total        1299486                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       601486                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       601486                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  60997136500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  60997136500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1900972                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1900972                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.316410                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.316410                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 101410.733583                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 101410.733583                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       601486                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       601486                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  60395650500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  60395650500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.316410                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.316410                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 100410.733583                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 100410.733583                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1818935629500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.642270                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           20300636                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1703879                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            11.914365                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        355728000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.642270                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.863821                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.863821                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         49178273                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        49178273                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 34                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           17                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    556075147.058824                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   970322743.760368                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       142000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3541354500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             17                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1809482352000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   9453277500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1818935629500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    346748453                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       346748453                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    346748453                       # number of overall hits
system.cpu0.icache.overall_hits::total      346748453                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     53565449                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      53565449                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     53565449                       # number of overall misses
system.cpu0.icache.overall_misses::total     53565449                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 683771505996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 683771505996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 683771505996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 683771505996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    400313902                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    400313902                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    400313902                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    400313902                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.133809                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.133809                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.133809                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.133809                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12765.159609                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12765.159609                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12765.159609                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12765.159609                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3077                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               64                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    48.078125                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     47904819                       # number of writebacks
system.cpu0.icache.writebacks::total         47904819                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      5660597                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      5660597                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      5660597                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      5660597                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     47904852                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     47904852                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     47904852                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     47904852                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 588446590496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 588446590496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 588446590496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 588446590496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.119668                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.119668                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.119668                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.119668                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12283.653240                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12283.653240                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12283.653240                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12283.653240                       # average overall mshr miss latency
system.cpu0.icache.replacements              47904819                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    346748453                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      346748453                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     53565449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     53565449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 683771505996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 683771505996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    400313902                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    400313902                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.133809                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.133809                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12765.159609                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12765.159609                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      5660597                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      5660597                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     47904852                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     47904852                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 588446590496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 588446590496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.119668                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.119668                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12283.653240                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12283.653240                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1818935629500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999970                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          394651890                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         47904819                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.238250                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999970                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        848532655                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       848532655                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1818935629500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    893641806                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       893641806                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    893641806                       # number of overall hits
system.cpu0.dcache.overall_hits::total      893641806                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     56473995                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      56473995                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     56473995                       # number of overall misses
system.cpu0.dcache.overall_misses::total     56473995                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1658835711486                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1658835711486                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1658835711486                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1658835711486                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    950115801                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    950115801                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    950115801                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    950115801                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.059439                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.059439                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.059439                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.059439                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29373.443679                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29373.443679                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29373.443679                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29373.443679                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     15120349                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1443531                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           234354                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          13929                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    64.519270                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   103.634934                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     42765832                       # number of writebacks
system.cpu0.dcache.writebacks::total         42765832                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     14383623                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14383623                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     14383623                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14383623                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     42090372                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     42090372                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     42090372                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     42090372                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 779878327505                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 779878327505                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 779878327505                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 779878327505                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.044300                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044300                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044300                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044300                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18528.663218                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18528.663218                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18528.663218                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18528.663218                       # average overall mshr miss latency
system.cpu0.dcache.replacements              42765832                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    646913274                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      646913274                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     43663956                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     43663956                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1105833479000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1105833479000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    690577230                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    690577230                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.063228                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.063228                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25326.002962                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25326.002962                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8632846                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8632846                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     35031110                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     35031110                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 593502495500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 593502495500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050727                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050727                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16942.155002                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16942.155002                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    246728532                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     246728532                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     12810039                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     12810039                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 553002232486                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 553002232486                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    259538571                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    259538571                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.049357                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.049357                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 43169.441755                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 43169.441755                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5750777                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5750777                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      7059262                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      7059262                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 186375832005                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 186375832005                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027199                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027199                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26401.602888                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26401.602888                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3261                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3261                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2906                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2906                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     19031000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     19031000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         6167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.471218                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.471218                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6548.864418                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6548.864418                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2868                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2868                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           38                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           38                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1100000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1100000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006162                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006162                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 28947.368421                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28947.368421                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5775                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5775                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          270                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          270                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2689000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2689000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6045                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6045                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.044665                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044665                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9959.259259                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9959.259259                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          263                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          263                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2428000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2428000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.043507                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.043507                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9231.939163                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9231.939163                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        11000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        11000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1210136                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1210136                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       691124                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       691124                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  70974060500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  70974060500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1901260                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1901260                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.363508                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.363508                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 102693.670745                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 102693.670745                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       691124                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       691124                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  70282936500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  70282936500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.363508                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.363508                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 101693.670745                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 101693.670745                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1818935629500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.951759                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          937642826                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         42781191                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.917174                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.951759                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998492                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998492                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1946839769                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1946839769                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1818935629500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            47760985                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            40174501                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               91522                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              298339                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               57404                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              277361                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               15376                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              244543                       # number of demand (read+write) hits
system.l2.demand_hits::total                 88920031                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           47760985                       # number of overall hits
system.l2.overall_hits::.cpu0.data           40174501                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              91522                       # number of overall hits
system.l2.overall_hits::.cpu1.data             298339                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              57404                       # number of overall hits
system.l2.overall_hits::.cpu2.data             277361                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              15376                       # number of overall hits
system.l2.overall_hits::.cpu3.data             244543                       # number of overall hits
system.l2.overall_hits::total                88920031                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            143865                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2588301                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5511                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1787663                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              4790                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1687094                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2094                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1451814                       # number of demand (read+write) misses
system.l2.demand_misses::total                7671132                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           143865                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2588301                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5511                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1787663                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             4790                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1687094                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2094                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1451814                       # number of overall misses
system.l2.overall_misses::total               7671132                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  12291077988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 284597991739                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    576212494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 213057715524                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    526842979                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 201087038111                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    213052994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 174290172899                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     886640104728                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  12291077988                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 284597991739                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    576212494                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 213057715524                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    526842979                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 201087038111                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    213052994                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 174290172899                       # number of overall miss cycles
system.l2.overall_miss_latency::total    886640104728                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        47904850                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        42762802                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           97033                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2086002                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           62194                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1964455                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           17470                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1696357                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             96591163                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       47904850                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       42762802                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          97033                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2086002                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          62194                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1964455                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          17470                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1696357                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            96591163                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003003                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.060527                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.056795                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.856980                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.077017                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.858810                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.119863                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.855842                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.079419                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003003                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.060527                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.056795                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.856980                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.077017                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.858810                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.119863                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.855842                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.079419                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85434.803378                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 109955.523619                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 104556.794411                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119182.259477                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 109988.095825                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 119191.365811                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 101744.505253                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 120049.932635                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115581.390690                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85434.803378                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 109955.523619                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 104556.794411                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119182.259477                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 109988.095825                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 119191.365811                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 101744.505253                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 120049.932635                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115581.390690                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            3742896                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     89236                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      41.943790                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2444134                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5536918                       # number of writebacks
system.l2.writebacks::total                   5536918                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             71                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         120758                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            359                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          32886                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            365                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          31322                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            248                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          30726                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              216735                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            71                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        120758                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           359                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         32886                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           365                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         31322                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           248                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         30726                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             216735                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       143794                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2467543                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5152                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1754777                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         4425                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1655772                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1846                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1421088                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7454397                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       143794                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2467543                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5152                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1754777                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         4425                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1655772                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1846                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1421088                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3060003                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10514400                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  10848279488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 249431865456                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    498757994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 191031612364                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    456163979                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 180348449497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    176140495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 155926611931                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 788717881204                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  10848279488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 249431865456                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    498757994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 191031612364                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    456163979                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 180348449497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    176140495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 155926611931                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 305835864112                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1094553745316                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003002                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.057703                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.053095                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.841215                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.071148                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.842866                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.105667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.837729                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.077175                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003002                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.057703                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.053095                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.841215                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.071148                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.842866                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.105667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.837729                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.108855                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75443.199911                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101085.114000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 96808.616848                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 108863.754405                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 103087.904859                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 108921.064915                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 95417.386241                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 109723.403428                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105805.725293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75443.199911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101085.114000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 96808.616848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 108863.754405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 103087.904859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 108921.064915                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 95417.386241                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 109723.403428                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 99946.262834                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104100.447512                       # average overall mshr miss latency
system.l2.replacements                       18140007                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     12295106                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12295106                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     12295107                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12295107                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     83783650                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         83783650                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     83783651                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     83783651                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3060003                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3060003                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 305835864112                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 305835864112                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 99946.262834                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 99946.262834                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              31                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   71                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            81                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                150                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       744500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       774000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           86                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           57                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              221                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.941860                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.456140                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.533333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.562500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.678733                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9191.358025                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1092.592593                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         5160                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           79                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           148                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1707500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       524000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       324000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       541500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3097000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.918605                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.456140                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.533333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.562500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.669683                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21613.924051                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20153.846154                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20055.555556                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20925.675676                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 45                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           51                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              114                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           70                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            159                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.728571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.653846                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.641026                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.716981                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           51                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          114                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1008000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       420000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       342000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       494500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2264500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.728571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.875000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.653846                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.641026                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.716981                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19764.705882                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20117.647059                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        19780                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19864.035088                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          6169097                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           127311                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           132151                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           119852                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6548411                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1591245                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1278870                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data        1214592                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data        1009316                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5094023                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 177806253699                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 151469380580                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 143988789804                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data 120872967352                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  594137391435                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      7760342                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1406181                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data      1346743                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data      1129168                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          11642434                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.205048                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.909463                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.901874                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.893858                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.437539                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 111740.337722                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 118440.013903                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 118549.101101                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 119757.308268                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116634.218463                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        77521                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        21756                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        20842                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        20096                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           140215                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1513724                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1257114                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data      1193750                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       989220                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4953808                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 155977481340                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 136000706047                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data 129364859798                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data 108335299871                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 529678347056                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.195059                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.893992                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.886398                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.876061                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.425496                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 103042.219942                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 108184.863144                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 108368.468941                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 109515.881069                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106923.471208                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      47760985                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         91522                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         57404                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         15376                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           47925287                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       143865                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5511                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         4790                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2094                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           156260                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  12291077988                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    576212494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    526842979                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    213052994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13607186455                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     47904850                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        97033                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        62194                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        17470                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       48081547                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003003                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.056795                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.077017                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.119863                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003250                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85434.803378                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 104556.794411                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 109988.095825                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 101744.505253                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87080.420165                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           71                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          359                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          365                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          248                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1043                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       143794                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5152                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         4425                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1846                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       155217                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  10848279488                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    498757994                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    456163979                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    176140495                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11979341956                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003002                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.053095                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.071148                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.105667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003228                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75443.199911                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 96808.616848                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 103087.904859                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 95417.386241                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77178.027896                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     34005404                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       171028                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       145210                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       124691                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          34446333                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       997056                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       508793                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       472502                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       442498                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2420849                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 106791738040                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  61588334944                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  57098248307                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  53417205547                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 278895526838                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     35002460                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       679821                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       617712                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       567189                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36867182                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.028485                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.748422                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.764923                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.780160                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.065664                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 107107.061228                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121047.921147                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 120842.342058                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 120717.394309                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115205.668275                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        43237                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        11130                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        10480                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        10630                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        75477                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       953819                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       497663                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       462022                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       431868                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2345372                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  93454384116                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  55030906317                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  50983589699                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  47591312060                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 247060192192                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.027250                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.732050                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.747957                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.761418                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.063617                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97979.159690                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 110578.657278                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 110348.835551                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 110198.746052                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105339.448152                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          254                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          150                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          169                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          158                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               731                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2763                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         1741                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data         1621                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data         1764                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            7889                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     55375738                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     29007820                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     25982304                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     33946757                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    144312619                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3017                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         1891                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data         1790                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data         1922                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          8620                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.915810                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.920677                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.905587                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.917794                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.915197                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20041.888527                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 16661.585296                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 16028.565083                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 19244.193311                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 18292.891241                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          576                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          238                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          247                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          298                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1359                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         2187                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         1503                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data         1374                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data         1466                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         6530                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     45013663                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     31265217                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data     28691714                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data     30640205                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    135610799                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.724892                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.794818                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.767598                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.762747                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.757541                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20582.379058                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20801.874251                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20881.887918                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20900.549113                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20767.350536                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1818935629500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1818935629500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999926                       # Cycle average of tags in use
system.l2.tags.total_refs                   195473711                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18142093                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.774595                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.110282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.115924                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.050431                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.046800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.810906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.019372                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.769898                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.007671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.635054                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.433588                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.501723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.064311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.188288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000731                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.012670                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.012030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.009923                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.209900                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            45                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.703125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.296875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1559573525                       # Number of tag accesses
system.l2.tags.data_accesses               1559573525                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1818935629500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       9202752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     158039296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        329728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     112350848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        283200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     106020480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        118144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      90991488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    193020160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          670356096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      9202752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       329728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       283200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       118144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9933824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    354362816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       354362816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         143793                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2469364                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5152                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1755482                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           4425                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1656570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1846                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1421742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3015940                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10474314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5536919                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5536919                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5059416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         86885590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           181275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         61767358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           155695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         58287098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            64952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         50024578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    106117092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             368543056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5059416                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       181275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       155695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        64952                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5461339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      194818778                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            194818778                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      194818778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5059416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        86885590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          181275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        61767358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          155695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        58287098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           64952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        50024578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    106117092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            563361834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5481289.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    143792.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2401544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1739788.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      4425.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1632831.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1389855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3010789.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.010569774750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       338223                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       338223                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            21156641                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5160947                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10474314                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5536920                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10474314                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5536920                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 144292                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 55631                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            538854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            536995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            614951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1238683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            613960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            709323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            696489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            628467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            625792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            592083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           662593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           584090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           576959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           581150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           550898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           578735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            299788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            293051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            287867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            295078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            361406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            418589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            426165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            377987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            383197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            353219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           358449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           355912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           329530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           313224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           309980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           317823                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 496117778657                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                51650110000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            689805691157                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     48026.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66776.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        12                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5331627                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2706574                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 51.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                49.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              10474314                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5536920                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2347522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2504045                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1876070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1136803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  576845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  238517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  177338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  142256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  118879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  114095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 138483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 194083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 171914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 136100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 130000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 121380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 110294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  65564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  20176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   9658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  25451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  55532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 127193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 236438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 327630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 364704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 372584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 368451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 363790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 364349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 374604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 364221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 363264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 351409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 335503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 329087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 329528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  11808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  15906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  19338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  21456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  22406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  22881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  23359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  23383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  23908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  23859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  23662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  23708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  24416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  26934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  16258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     26                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7773077                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    130.182606                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    93.093850                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   165.456329                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5460321     70.25%     70.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1344787     17.30%     87.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       452961      5.83%     93.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       200684      2.58%     95.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        90073      1.16%     97.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        45732      0.59%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        22517      0.29%     97.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        18087      0.23%     98.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       137915      1.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7773077                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       338223                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.542042                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.921669                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    459.616449                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       338222    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-278527            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        338223                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       338223                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.206068                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.191667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.720383                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           308847     91.31%     91.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1970      0.58%     91.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18963      5.61%     97.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5554      1.64%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1846      0.55%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              688      0.20%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              227      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               86      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               32      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        338223                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              661121408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9234688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               350800960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               670356096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            354362880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       363.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       192.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    368.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    194.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1818935611500                       # Total gap between requests
system.mem_ctrls.avgGap                     113603.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      9202688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    153698816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       329728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    111346432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       283200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    104501184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       118144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     88950720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    192690496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    350800960                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5059380.799819556996                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 84499315.702694579959                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 181275.243968164839                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 61215158.026569403708                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 155695.449254489387                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 57451831.887380152941                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 64952.271033624282                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 48902621.157875336707                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 105935852.195587545633                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 192860568.736250579357                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       143793                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2469364                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5152                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1755482                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         4425                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1656570                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1846                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1421742                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3015940                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5536920                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4904539843                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 147484063343                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    281398304                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 118031434097                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    269114573                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 111538191183                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     98386283                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  96995695833                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 210202867698                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 43574907037212                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34108.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59725.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     54619.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     67235.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     60816.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     67330.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     53297.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68223.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     69697.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7869882.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    50.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          27637247820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          14689526610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         33931422000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14205363480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     143584821120.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     332359019430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     418590002400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       984997402860                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        541.524058                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1084367138491                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  60738080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 673830411009                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          27862586220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14809300605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         39824935080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14406839820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     143584821120.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     532364938320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     250163965440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1023017386605                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        562.426383                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 644636886619                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  60738080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1113560662881                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                241                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          121                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    13177921867.768595                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   77043542601.863571                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          117     96.69%     96.69% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     97.52% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.83%     98.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7e+11-7.5e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 705464708000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            121                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   224407083500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1594528546000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1818935629500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15030039                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15030039                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15030039                       # number of overall hits
system.cpu1.icache.overall_hits::total       15030039                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       109603                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        109603                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       109603                       # number of overall misses
system.cpu1.icache.overall_misses::total       109603                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1988841500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1988841500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1988841500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1988841500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15139642                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15139642                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15139642                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15139642                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007239                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007239                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007239                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007239                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18145.867358                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18145.867358                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18145.867358                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18145.867358                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          548                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    45.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        97001                       # number of writebacks
system.cpu1.icache.writebacks::total            97001                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        12570                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        12570                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        12570                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        12570                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        97033                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        97033                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        97033                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        97033                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1760367000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1760367000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1760367000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1760367000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006409                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006409                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006409                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006409                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 18141.941401                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18141.941401                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 18141.941401                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18141.941401                       # average overall mshr miss latency
system.cpu1.icache.replacements                 97001                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15030039                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15030039                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       109603                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       109603                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1988841500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1988841500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15139642                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15139642                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007239                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007239                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18145.867358                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18145.867358                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        12570                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        12570                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        97033                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        97033                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1760367000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1760367000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006409                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006409                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 18141.941401                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18141.941401                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1818935629500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.993883                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14916222                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            97001                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           153.773899                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        342945500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.993883                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999809                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999809                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         30376317                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        30376317                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1818935629500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     25170454                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        25170454                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     25170454                       # number of overall hits
system.cpu1.dcache.overall_hits::total       25170454                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5377898                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5377898                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5377898                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5377898                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 634762927584                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 634762927584                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 634762927584                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 634762927584                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     30548352                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     30548352                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     30548352                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     30548352                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.176045                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.176045                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.176045                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.176045                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 118031.790038                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 118031.790038                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 118031.790038                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 118031.790038                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5945356                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       870937                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            65036                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           9572                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    91.416385                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    90.987986                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2087669                       # number of writebacks
system.cpu1.dcache.writebacks::total          2087669                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4048844                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4048844                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4048844                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4048844                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1329054                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1329054                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1329054                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1329054                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 143839188443                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 143839188443                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 143839188443                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 143839188443                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043507                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043507                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043507                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043507                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 108226.745071                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 108226.745071                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 108226.745071                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 108226.745071                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2087669                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     21164034                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21164034                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3205246                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3205246                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 330754223500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 330754223500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     24369280                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24369280                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.131528                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.131528                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 103191.525237                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103191.525237                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2524852                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2524852                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       680394                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       680394                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  65153306000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  65153306000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.027920                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.027920                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 95758.201865                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95758.201865                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4006420                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4006420                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2172652                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2172652                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 304008704084                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 304008704084                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      6179072                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6179072                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.351615                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.351615                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 139925.171672                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 139925.171672                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1523992                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1523992                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       648660                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       648660                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  78685882443                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  78685882443                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.104977                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.104977                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 121305.279257                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 121305.279257                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          347                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          347                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          215                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          215                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4292000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4292000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          562                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          562                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.382562                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.382562                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 19962.790698                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 19962.790698                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          147                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          147                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           68                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           68                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       594500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       594500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.120996                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.120996                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  8742.647059                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8742.647059                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          206                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          206                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          187                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          187                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1300000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1300000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          393                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          393                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.475827                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.475827                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6951.871658                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6951.871658                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          181                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          181                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1136000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1136000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.460560                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.460560                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6276.243094                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6276.243094                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       366500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       366500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       349500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       349500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1124984                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1124984                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       776014                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       776014                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  77997510500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  77997510500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1900998                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1900998                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.408214                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.408214                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 100510.442466                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 100510.442466                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       776014                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       776014                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  77221496500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  77221496500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.408214                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.408214                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 99510.442466                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 99510.442466                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1818935629500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.117221                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           28399906                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2104860                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.492539                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        342957000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.117221                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.909913                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.909913                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         67005501                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        67005501                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1818935629500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          84951299                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     17832025                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     84304391                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12603090                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5166480                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1117                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           740                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1857                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           60                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           60                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11690350                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11690350                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      48081549                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36869752                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         8620                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         8620                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    143714520                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    128313594                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       291067                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6280966                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       186550                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      5911978                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        52378                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      5100796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             289851849                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6131818752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5473831872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     12418176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    267114624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      7958784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    251582016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2234112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    217243968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            12364202304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        23358514                       # Total snoops (count)
system.tol2bus.snoopTraffic                 357597888                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        119978787                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.082195                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.320928                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              111216588     92.70%     92.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8156381      6.80%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 171753      0.14%     99.64% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 374662      0.31%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  59182      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    221      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          119978787                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       193273079409                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2968547977                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          93564897                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2555762254                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          26353149                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       64182102933                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       71932493758                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3158040699                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         145839353                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1956008869000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 559034                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750004                       # Number of bytes of host memory used
host_op_rate                                   560801                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4857.90                       # Real time elapsed on the host
host_tick_rate                               28216577                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2715731228                       # Number of instructions simulated
sim_ops                                    2724312190                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.137073                       # Number of seconds simulated
sim_ticks                                137073239500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            92.472801                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               20645655                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            22326192                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3765646                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         37621817                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             46926                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          68585                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           21659                       # Number of indirect misses.
system.cpu0.branchPred.lookups               40846221                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11879                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          6800                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2834574                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  19710809                       # Number of branches committed
system.cpu0.commit.bw_lim_events              5798523                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         840898                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       58638339                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            92964045                       # Number of instructions committed
system.cpu0.commit.committedOps              93377761                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    240164406                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.388808                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.419925                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    209147831     87.09%     87.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     16452814      6.85%     93.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3468314      1.44%     95.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2459886      1.02%     96.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       738958      0.31%     96.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       403801      0.17%     96.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       614313      0.26%     97.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1079966      0.45%     97.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      5798523      2.41%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    240164406                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               84790                       # Number of function calls committed.
system.cpu0.commit.int_insts                 91482024                       # Number of committed integer instructions.
system.cpu0.commit.loads                     21429004                       # Number of loads committed
system.cpu0.commit.membars                     622141                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       622906      0.67%      0.67% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        68091672     72.92%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           8142      0.01%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       21435176     22.96%     96.56% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3214024      3.44%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          628      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         93377761                       # Class of committed instruction
system.cpu0.commit.refs                      24650164                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   92964045                       # Number of Instructions Simulated
system.cpu0.committedOps                     93377761                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.836790                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.836790                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            145230632                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               935962                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            17686440                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             166175011                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                18411007                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 80898730                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2837883                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2795479                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3362822                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   40846221                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 12106393                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    230240479                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               251164                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          977                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     191553699                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 146                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            2                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                7537910                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.154885                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          16730515                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          20692581                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.726354                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         250741074                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.769392                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.997556                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               130388274     52.00%     52.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                67628243     26.97%     78.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                38199089     15.23%     94.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                11949361      4.77%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1063912      0.42%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  848161      0.34%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  364172      0.15%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   36683      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  263179      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           250741074                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3095                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2257                       # number of floating regfile writes
system.cpu0.idleCycles                       12978372                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3083032                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                27072252                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.503849                       # Inst execution rate
system.cpu0.iew.exec_refs                    37888633                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3287756                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               77871738                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             35260922                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            393486                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1880483                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3486679                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          151929540                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             34600877                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3152674                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            132874852                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                619593                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8879642                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2837883                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             10026168                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       747390                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           52098                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          328                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          354                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     13831918                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       265519                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           354                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       955069                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2127963                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                100207116                       # num instructions consuming a value
system.cpu0.iew.wb_count                    126219112                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.794373                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 79601867                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.478611                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     126539916                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               170550193                       # number of integer regfile reads
system.cpu0.int_regfile_writes               95844479                       # number of integer regfile writes
system.cpu0.ipc                              0.352511                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.352511                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           625908      0.46%      0.46% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             96402604     70.87%     71.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                8612      0.01%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2267      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1544      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               337      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.34% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            35699984     26.24%     97.58% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3284488      2.41%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            665      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           336      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             136027526                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3683                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7346                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3626                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3719                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1753721                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012892                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1069486     60.98%     60.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    27      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     57      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     60.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                638608     36.41%     97.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                45523      2.60%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             137151656                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         525069164                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    126215486                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        210477952                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 150718341                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                136027526                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1211199                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       58551781                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           526663                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        370301                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     29466717                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    250741074                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.542502                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.137029                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          181820697     72.51%     72.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           35737816     14.25%     86.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           16091251      6.42%     93.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7972976      3.18%     96.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5296159      2.11%     98.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1259087      0.50%     98.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1398309      0.56%     99.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             999877      0.40%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             164902      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      250741074                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.515804                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           634311                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           32158                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            35260922                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3486679                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6954                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       263719446                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10427051                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              103560993                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             70083371                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2439808                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                22608388                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              17361524                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               810659                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            205979827                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             159915952                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          122401898                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 78822055                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2045674                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2837883                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             23427993                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                52318531                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3155                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       205976672                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      19483762                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            382563                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 11505916                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        382556                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   386346571                       # The number of ROB reads
system.cpu0.rob.rob_writes                  314639609                       # The number of ROB writes
system.cpu0.timesIdled                         125133                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3002                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.102866                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               19380101                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            20165997                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3433898                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         35240314                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             20481                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          29267                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            8786                       # Number of indirect misses.
system.cpu1.branchPred.lookups               38135394                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2071                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          6489                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2629776                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18799900                       # Number of branches committed
system.cpu1.commit.bw_lim_events              5711738                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         510485                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       58097693                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            88686693                       # Number of instructions committed
system.cpu1.commit.committedOps              88937417                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    222600571                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.399538                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.455978                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    194048827     87.17%     87.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     15007874      6.74%     93.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2888607      1.30%     95.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2164526      0.97%     96.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       706422      0.32%     96.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       380425      0.17%     96.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       608030      0.27%     96.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1084122      0.49%     97.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      5711738      2.57%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    222600571                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               28626                       # Number of function calls committed.
system.cpu1.commit.int_insts                 87291522                       # Number of committed integer instructions.
system.cpu1.commit.loads                     20608680                       # Number of loads committed
system.cpu1.commit.membars                     377550                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       377550      0.42%      0.42% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        65432060     73.57%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            213      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.00% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       20615169     23.18%     97.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2512043      2.82%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         88937417                       # Class of committed instruction
system.cpu1.commit.refs                      23127212                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   88686693                       # Number of Instructions Simulated
system.cpu1.committedOps                     88937417                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.655271                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.655271                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            133411357                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               808283                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17095485                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             160785561                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15010705                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 78663861                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2631596                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2560480                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3234859                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   38135394                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 10556812                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    216729807                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               131149                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles          126                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     181647690                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                6871436                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.161943                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          12786716                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          19400582                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.771370                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         232952378                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.782811                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.975816                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               117906895     50.61%     50.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                64858226     27.84%     78.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                36852551     15.82%     94.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11338731      4.87%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  846046      0.36%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  811506      0.35%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  168267      0.07%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   34401      0.01%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  135755      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           232952378                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2534796                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2875808                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                26129553                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.544387                       # Inst execution rate
system.cpu1.iew.exec_refs                    36217977                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2578799                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               77389248                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34331423                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            188967                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1768958                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2654170                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          146951170                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33639178                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          3066466                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            128196146                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                619781                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7815494                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2631596                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8954179                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       711123                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           43249                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          128                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     13722743                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       135638                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           131                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       946119                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1929689                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 97799563                       # num instructions consuming a value
system.cpu1.iew.wb_count                    121671717                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.795084                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 77758867                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.516681                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     121989475                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               164147583                       # number of integer regfile reads
system.cpu1.int_regfile_writes               93078282                       # number of integer regfile writes
system.cpu1.ipc                              0.376609                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.376609                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           379264      0.29%      0.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             93563234     71.28%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 272      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.57% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            34745266     26.47%     98.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2574194      1.96%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             131262612                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1676937                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012775                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1060515     63.24%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     63.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                613549     36.59%     99.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2873      0.17%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             132560285                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         497684971                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    121671717                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        204965050                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 146314232                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                131262612                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             636938                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       58013753                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           530432                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        126453                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     29276112                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    232952378                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.563474                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.160714                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          167171728     71.76%     71.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           33500456     14.38%     86.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           15701308      6.74%     92.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7583213      3.26%     96.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5228323      2.24%     98.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1232200      0.53%     98.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1365750      0.59%     99.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1014091      0.44%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             155309      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      232952378                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.557409                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           568357                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           58340                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34331423                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2654170                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1714                       # number of misc regfile reads
system.cpu1.numCycles                       235487174                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    38568194                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              101861220                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             67389062                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2432946                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19024439                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              16978304                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               807771                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            199047906                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             154796698                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          119349781                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 76654008                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1018175                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2631596                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             21888832                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                51960719                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       199047906                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      10892283                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            177616                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 11094428                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        177675                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   363914297                       # The number of ROB reads
system.cpu1.rob.rob_writes                  304451847                       # The number of ROB writes
system.cpu1.timesIdled                          26164                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            95.857364                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               19350798                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            20187075                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3400130                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         34928793                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             19762                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          25060                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            5298                       # Number of indirect misses.
system.cpu2.branchPred.lookups               37802559                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2104                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          6492                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2606766                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  18617489                       # Number of branches committed
system.cpu2.commit.bw_lim_events              5747607                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         341766                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       57637623                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            87892909                       # Number of instructions committed
system.cpu2.commit.committedOps              88059278                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    217057861                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.405695                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.472772                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    189127068     87.13%     87.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     14590145      6.72%     93.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2782112      1.28%     95.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      2102951      0.97%     96.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       677813      0.31%     96.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       357401      0.16%     96.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       592405      0.27%     96.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1080359      0.50%     97.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      5747607      2.65%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    217057861                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               28757                       # Number of function calls committed.
system.cpu2.commit.int_insts                 86549840                       # Number of committed integer instructions.
system.cpu2.commit.loads                     20365038                       # Number of loads committed
system.cpu2.commit.membars                     251012                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       251012      0.29%      0.29% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        65041108     73.86%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            229      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             382      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       20371530     23.13%     97.28% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2395017      2.72%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         88059278                       # Class of committed instruction
system.cpu2.commit.refs                      22766547                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   87892909                       # Number of Instructions Simulated
system.cpu2.committedOps                     88059278                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.615946                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.615946                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            128703778                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               797515                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            17032083                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             159301812                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                14883603                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 77953759                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2608594                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              2520273                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              3191142                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   37802559                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 10304792                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    211436188                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               122610                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           98                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     180056878                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                6803916                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.164414                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12502624                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          19370560                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.783118                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         227340876                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.795123                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.975056                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               113194434     49.79%     49.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                64370878     28.31%     78.11% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                36560932     16.08%     94.19% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                11231771      4.94%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  863893      0.38%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  800093      0.35%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  202766      0.09%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   25690      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   90419      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           227340876                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2582247                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2852061                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                25888775                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.552703                       # Inst execution rate
system.cpu2.iew.exec_refs                    35802783                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   2469753                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               77564646                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             33982868                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            141762                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1766408                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2543446                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          145614809                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             33333030                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          3048472                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            127079229                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                617050                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              7714574                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2608594                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              8860352                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       714578                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           50086                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          121                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          166                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     13617830                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       141937                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           166                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       938359                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1913702                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 97314751                       # num instructions consuming a value
system.cpu2.iew.wb_count                    120578207                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.793643                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 77233218                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.524428                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     120894653                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               162684052                       # number of integer regfile reads
system.cpu2.int_regfile_writes               92417286                       # number of integer regfile writes
system.cpu2.ipc                              0.382271                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.382271                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           252703      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             92976812     71.45%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 263      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  382      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.65% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            34432502     26.46%     98.11% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2465039      1.89%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             130127701                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1676014                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.012880                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                1061464     63.33%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     63.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                614003     36.63%     99.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  547      0.03%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             131551012                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         489794774                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    120578207                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        203170504                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 145161506                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                130127701                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             453303                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       57555531                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           522482                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        111537                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     29005113                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    227340876                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.572390                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.170007                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          162497244     71.48%     71.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           32641131     14.36%     85.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           15637316      6.88%     92.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            7632671      3.36%     96.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            5194100      2.28%     98.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            1206872      0.53%     98.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            1375791      0.61%     99.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             997589      0.44%     99.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             158162      0.07%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      227340876                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.565962                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           378466                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           40175                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            33982868                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2543446                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1691                       # number of misc regfile reads
system.cpu2.numCycles                       229923123                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    44133280                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              102058118                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             66894823                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2466259                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                18859555                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              16891482                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               790677                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            197214006                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             153384867                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          118449204                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 75927608                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                778794                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2608594                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             21566398                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                51554381                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       197214006                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       6320603                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            131438                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10898457                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        131462                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   356997340                       # The number of ROB reads
system.cpu2.rob.rob_writes                  301706858                       # The number of ROB writes
system.cpu2.timesIdled                          26389                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            95.724473                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               19160245                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            20016036                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3461137                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         34513014                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             20276                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          27872                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            7596                       # Number of indirect misses.
system.cpu3.branchPred.lookups               37395512                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2235                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          6339                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2638016                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  18551176                       # Number of branches committed
system.cpu3.commit.bw_lim_events              5708322                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         289107                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       58129706                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            87721695                       # Number of instructions committed
system.cpu3.commit.committedOps              87861699                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    216954786                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.404977                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.466511                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    188864760     87.05%     87.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     14659820      6.76%     93.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2868156      1.32%     95.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      2188966      1.01%     96.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       695731      0.32%     96.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       369803      0.17%     96.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       594442      0.27%     96.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1004786      0.46%     97.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      5708322      2.63%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    216954786                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               28924                       # Number of function calls committed.
system.cpu3.commit.int_insts                 86385525                       # Number of committed integer instructions.
system.cpu3.commit.loads                     20262351                       # Number of loads committed
system.cpu3.commit.membars                     211487                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       211487      0.24%      0.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        64930204     73.90%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            257      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             382      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       20268690     23.07%     97.21% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2450679      2.79%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         87861699                       # Class of committed instruction
system.cpu3.commit.refs                      22719369                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   87721695                       # Number of Instructions Simulated
system.cpu3.committedOps                     87861699                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.620391                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.620391                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            127659588                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               827348                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            17049645                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             159724859                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                15096170                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 78753967                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2639811                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              2648395                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              3139742                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   37395512                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10371025                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    211170143                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               126671                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     179640962                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                6925864                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.162685                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12656140                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          19180521                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.781506                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         227289278                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.791479                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.962652                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               113010749     49.72%     49.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                64809538     28.51%     78.24% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                36378573     16.01%     94.24% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                11259931      4.95%     99.19% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  892664      0.39%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  807763      0.36%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   36961      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   27824      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   65275      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           227289278                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2575878                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2881497                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                25901808                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.553618                       # Inst execution rate
system.cpu3.iew.exec_refs                    35802998                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   2517043                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               77354387                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             33986784                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             94253                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1821913                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2553164                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          145909350                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             33285955                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          3097548                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            127257471                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                615083                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              7633894                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2639811                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              8766567                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       706809                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           42889                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          128                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          126                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     13724433                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        96146                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           126                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       932242                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1949255                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 97102009                       # num instructions consuming a value
system.cpu3.iew.wb_count                    120725460                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.795407                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 77235649                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.525201                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     121042286                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               162980159                       # number of integer regfile reads
system.cpu3.int_regfile_writes               92530026                       # number of integer regfile writes
system.cpu3.ipc                              0.381622                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.381622                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           213183      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             93250795     71.54%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 260      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  382      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.70% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            34378029     26.37%     98.07% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            2512370      1.93%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             130355019                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1673377                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.012837                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1062699     63.51%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                608614     36.37%     99.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 2064      0.12%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             131815213                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         490197692                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    120725460                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        203957123                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 145579755                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                130355019                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             329595                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       58047651                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           524999                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         40488                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     29214982                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    227289278                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.573520                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.168755                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          162110233     71.32%     71.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           32880289     14.47%     85.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           15878039      6.99%     92.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            7555336      3.32%     96.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            5132632      2.26%     98.36% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            1197830      0.53%     98.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1369317      0.60%     99.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            1007752      0.44%     99.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             157850      0.07%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      227289278                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.567093                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           395130                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           31910                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            33986784                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2553164                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1696                       # number of misc regfile reads
system.cpu3.numCycles                       229865156                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    44190693                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              101657177                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             66734522                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2436473                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                19099911                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              16958396                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               801714                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            197933811                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             153874487                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          118932561                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 76665332                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1013617                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2639811                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             21795267                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                52198039                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       197933811                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       5431780                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             84087                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 10787517                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         84078                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   357226611                       # The number of ROB reads
system.cpu3.rob.rob_writes                  302346754                       # The number of ROB writes
system.cpu3.timesIdled                          25873                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          4548332                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                72064                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5087719                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                349                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              25259573                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     11088990                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      21402287                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2897539                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       766741                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10416487                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7476294                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22469366                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8243035                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 137073239500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10782436                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       874954                       # Transaction distribution
system.membus.trans_dist::WritebackClean            9                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9439096                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            40182                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          11646                       # Transaction distribution
system.membus.trans_dist::ReadExReq            252312                       # Transaction distribution
system.membus.trans_dist::ReadExResp           251822                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10782436                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1652                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     32436545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               32436545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    762190144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               762190144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            46953                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11088228                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                11088228    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            11088228                       # Request fanout histogram
system.membus.respLayer1.occupancy        57160925790                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             41.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         27176392247                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              19.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1876                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          939                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    23548612.353568                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   121328252.378191                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          939    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        29500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   2008664000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            939                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   114961092500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  22112147000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 137073239500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     10277677                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10277677                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     10277677                       # number of overall hits
system.cpu2.icache.overall_hits::total       10277677                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        27115                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         27115                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        27115                       # number of overall misses
system.cpu2.icache.overall_misses::total        27115                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1964553499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1964553499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1964553499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1964553499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     10304792                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10304792                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     10304792                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10304792                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002631                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002631                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002631                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002631                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 72452.646100                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 72452.646100                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 72452.646100                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 72452.646100                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         3499                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets           19                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               67                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    52.223881                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets           19                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25457                       # number of writebacks
system.cpu2.icache.writebacks::total            25457                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1658                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1658                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1658                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1658                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25457                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25457                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25457                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25457                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1834060499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1834060499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1834060499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1834060499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002470                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002470                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002470                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002470                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 72045.429509                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 72045.429509                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 72045.429509                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 72045.429509                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25457                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     10277677                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10277677                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        27115                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        27115                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1964553499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1964553499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     10304792                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10304792                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002631                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002631                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 72452.646100                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 72452.646100                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1658                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1658                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25457                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25457                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1834060499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1834060499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002470                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002470                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 72045.429509                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 72045.429509                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 137073239500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10506757                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25489                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           412.207501                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         20635041                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        20635041                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 137073239500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     21510804                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        21510804                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     21510804                       # number of overall hits
system.cpu2.dcache.overall_hits::total       21510804                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     10511264                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      10511264                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     10511264                       # number of overall misses
system.cpu2.dcache.overall_misses::total     10511264                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 871400343013                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 871400343013                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 871400343013                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 871400343013                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     32022068                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     32022068                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     32022068                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     32022068                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.328251                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.328251                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.328251                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.328251                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 82901.575207                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 82901.575207                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 82901.575207                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 82901.575207                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     37530792                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        55466                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           756261                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            771                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    49.626772                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    71.940337                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2676330                       # number of writebacks
system.cpu2.dcache.writebacks::total          2676330                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      7807553                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      7807553                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      7807553                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      7807553                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      2703711                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2703711                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      2703711                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2703711                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 230464833205                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 230464833205                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 230464833205                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 230464833205                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.084433                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.084433                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.084433                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.084433                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 85240.187729                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 85240.187729                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 85240.187729                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 85240.187729                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2676314                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     19794963                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       19794963                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      9914659                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      9914659                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 804722067500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 804722067500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     29709622                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     29709622                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.333719                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.333719                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 81164.875918                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 81164.875918                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      7292993                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      7292993                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      2621666                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2621666                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 222764125500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 222764125500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.088243                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.088243                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 84970.444557                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 84970.444557                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1715841                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1715841                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       596605                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       596605                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  66678275513                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  66678275513                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2312446                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2312446                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.257997                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.257997                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 111762.850652                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 111762.850652                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       514560                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       514560                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        82045                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        82045                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   7700707705                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   7700707705                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.035480                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.035480                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 93859.561277                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 93859.561277                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        82172                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        82172                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1553                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1553                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     51296000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     51296000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        83725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        83725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.018549                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.018549                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 33030.264005                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 33030.264005                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          609                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          609                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          944                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          944                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     17431000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     17431000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.011275                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.011275                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 18465.042373                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18465.042373                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        79240                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        79240                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         3132                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         3132                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     25271500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     25271500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        82372                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        82372                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.038023                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.038023                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8068.805875                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8068.805875                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         3048                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         3048                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     22373500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     22373500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.037003                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.037003                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7340.387139                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7340.387139                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      4387500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      4387500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      4237500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      4237500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1288                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1288                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         5204                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         5204                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    151167999                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    151167999                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         6492                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         6492                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.801602                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.801602                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 29048.424097                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 29048.424097                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         5204                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         5204                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    145963999                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    145963999                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.801602                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.801602                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 28048.424097                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 28048.424097                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 137073239500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.823984                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           24389422                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2699173                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.035887                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.823984                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.963250                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.963250                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         67088460                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        67088460                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1664                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          833                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    26579925.570228                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   131841980.261033                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          833    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   2021486000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            833                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   114932161500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  22141078000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 137073239500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10343203                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10343203                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10343203                       # number of overall hits
system.cpu3.icache.overall_hits::total       10343203                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        27822                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         27822                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        27822                       # number of overall misses
system.cpu3.icache.overall_misses::total        27822                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   2019739998                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2019739998                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   2019739998                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2019739998                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10371025                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10371025                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10371025                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10371025                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002683                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002683                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002683                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002683                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 72595.068579                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 72595.068579                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 72595.068579                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 72595.068579                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         5283                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets           35                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               82                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    64.426829                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets    17.500000                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        25795                       # number of writebacks
system.cpu3.icache.writebacks::total            25795                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         2027                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2027                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         2027                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2027                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        25795                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        25795                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        25795                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        25795                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1855920999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1855920999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1855920999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1855920999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002487                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002487                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002487                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002487                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 71948.866021                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 71948.866021                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 71948.866021                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 71948.866021                       # average overall mshr miss latency
system.cpu3.icache.replacements                 25795                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10343203                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10343203                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        27822                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        27822                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   2019739998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2019739998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10371025                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10371025                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002683                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002683                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 72595.068579                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 72595.068579                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         2027                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2027                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        25795                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        25795                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1855920999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1855920999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002487                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002487                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 71948.866021                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 71948.866021                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 137073239500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10607340                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            25827                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           410.707399                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         20767845                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        20767845                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 137073239500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     21557452                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        21557452                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     21557452                       # number of overall hits
system.cpu3.dcache.overall_hits::total       21557452                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     10546031                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      10546031                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     10546031                       # number of overall misses
system.cpu3.dcache.overall_misses::total     10546031                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 876276608694                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 876276608694                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 876276608694                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 876276608694                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     32103483                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     32103483                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     32103483                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     32103483                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.328501                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.328501                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.328501                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.328501                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 83090.653602                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 83090.653602                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 83090.653602                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 83090.653602                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     37514948                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        51852                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           748843                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            823                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    50.097214                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    63.003645                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2670489                       # number of writebacks
system.cpu3.dcache.writebacks::total          2670489                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      7849899                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      7849899                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      7849899                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      7849899                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      2696132                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2696132                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      2696132                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2696132                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 230563457558                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 230563457558                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 230563457558                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 230563457558                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.083983                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.083983                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.083983                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.083983                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 85516.383307                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 85516.383307                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 85516.383307                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 85516.383307                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2670481                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     19812761                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       19812761                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      9909628                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      9909628                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 803870136000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 803870136000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     29722389                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     29722389                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.333406                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.333406                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 81120.112279                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 81120.112279                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      7301888                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      7301888                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      2607740                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2607740                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 222192293000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 222192293000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.087737                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.087737                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 85204.925721                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 85204.925721                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1744691                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1744691                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       636403                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       636403                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  72406472694                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  72406472694                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2381094                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2381094                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.267273                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.267273                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 113774.562178                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 113774.562178                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       548011                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       548011                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        88392                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        88392                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   8371164558                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   8371164558                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.037122                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037122                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 94705.002240                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 94705.002240                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        69280                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        69280                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1435                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1435                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     45663000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     45663000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        70715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        70715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.020293                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.020293                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 31820.905923                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 31820.905923                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          606                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          606                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          829                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          829                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     15815500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     15815500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.011723                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.011723                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 19077.804584                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19077.804584                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        66247                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        66247                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         3182                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3182                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     26380000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     26380000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        69429                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        69429                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.045831                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.045831                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8290.383407                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8290.383407                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         3106                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3106                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     23407000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     23407000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.044736                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.044736                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7536.059240                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7536.059240                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      3661500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      3661500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      3528500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      3528500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1326                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1326                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         5013                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         5013                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    144399000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    144399000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         6339                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         6339                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.790819                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.790819                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 28804.907241                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 28804.907241                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         5012                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         5012                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    139386000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    139386000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.790661                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.790661                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 27810.454908                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 27810.454908                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 137073239500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.764458                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           24403951                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2691853                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             9.065856                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.764458                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.961389                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.961389                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         67191759                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        67191759                       # Number of data accesses
system.cpu0.numPwrStateTransitions                556                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          278                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    18754188.848921                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   124599034.752070                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          278    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1471951000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            278                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   131859575000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5213664500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 137073239500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     11975328                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11975328                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     11975328                       # number of overall hits
system.cpu0.icache.overall_hits::total       11975328                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       131063                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        131063                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       131063                       # number of overall misses
system.cpu0.icache.overall_misses::total       131063                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9924290494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9924290494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9924290494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9924290494                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     12106391                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12106391                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     12106391                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12106391                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.010826                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.010826                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.010826                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.010826                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75721.527006                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75721.527006                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75721.527006                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75721.527006                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        31970                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          223                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              387                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    82.609819                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   111.500000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       120965                       # number of writebacks
system.cpu0.icache.writebacks::total           120965                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10098                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10098                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10098                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10098                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       120965                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       120965                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       120965                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       120965                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9172034994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9172034994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9172034994                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9172034994                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.009992                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.009992                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.009992                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.009992                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75823.874625                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75823.874625                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75823.874625                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75823.874625                       # average overall mshr miss latency
system.cpu0.icache.replacements                120965                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     11975328                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11975328                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       131063                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       131063                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9924290494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9924290494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     12106391                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12106391                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.010826                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.010826                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75721.527006                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75721.527006                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10098                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10098                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       120965                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       120965                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9172034994                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9172034994                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.009992                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.009992                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75823.874625                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75823.874625                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 137073239500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12097707                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           120997                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            99.983529                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         24333747                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        24333747                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 137073239500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     22657433                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        22657433                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     22657433                       # number of overall hits
system.cpu0.dcache.overall_hits::total       22657433                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     11085094                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11085094                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     11085094                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11085094                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 911268757273                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 911268757273                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 911268757273                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 911268757273                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     33742527                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     33742527                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     33742527                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     33742527                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.328520                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.328520                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.328520                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.328520                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 82206.678380                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82206.678380                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 82206.678380                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82206.678380                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     39846781                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        56608                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           801494                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            849                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.715632                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    66.676090                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2880463                       # number of writebacks
system.cpu0.dcache.writebacks::total          2880463                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8180876                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8180876                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8180876                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8180876                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      2904218                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2904218                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      2904218                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2904218                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 244915618286                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 244915618286                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 244915618286                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 244915618286                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.086070                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.086070                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.086070                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.086070                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 84331.003487                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84331.003487                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 84331.003487                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84331.003487                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2880453                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     20609263                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20609263                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     10127093                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     10127093                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 821553849500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 821553849500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     30736356                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     30736356                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.329483                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.329483                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 81124.351233                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 81124.351233                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7377343                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7377343                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2749750                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2749750                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 232091550500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 232091550500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089462                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089462                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 84404.600600                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 84404.600600                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2048170                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2048170                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       958001                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       958001                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  89714907773                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  89714907773                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3006171                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3006171                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.318678                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.318678                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 93648.031446                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 93648.031446                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       803533                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       803533                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       154468                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       154468                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  12824067786                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  12824067786                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.051384                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.051384                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 83020.870251                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83020.870251                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206723                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       206723                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2591                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2591                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     68526000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     68526000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       209314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       209314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.012379                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.012379                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 26447.703589                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 26447.703589                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2231                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2231                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          360                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          360                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      4334500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4334500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001720                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001720                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 12040.277778                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12040.277778                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       204255                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       204255                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         3881                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3881                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     44842500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     44842500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       208136                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       208136                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.018646                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018646                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11554.367431                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11554.367431                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         3766                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3766                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     41106500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     41106500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.018094                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018094                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10915.161976                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10915.161976                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       822000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       822000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       792000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       792000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2249                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2249                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         4551                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         4551                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    146238500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    146238500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         6800                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         6800                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.669265                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.669265                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 32133.267414                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 32133.267414                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         4549                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         4549                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    141687500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    141687500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.668971                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.668971                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 31146.955375                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 31146.955375                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 137073239500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.771343                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           25985693                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2898201                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.966146                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.771343                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992854                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992854                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         71231723                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        71231723                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 137073239500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               15302                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              833494                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6927                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              776594                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                6719                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              779464                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                6682                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              774890                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3200072                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              15302                       # number of overall hits
system.l2.overall_hits::.cpu0.data             833494                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6927                       # number of overall hits
system.l2.overall_hits::.cpu1.data             776594                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               6719                       # number of overall hits
system.l2.overall_hits::.cpu2.data             779464                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               6682                       # number of overall hits
system.l2.overall_hits::.cpu3.data             774890                       # number of overall hits
system.l2.overall_hits::total                 3200072                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            105662                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2039255                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             18847                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1925406                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             18738                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1897947                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             19113                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1896228                       # number of demand (read+write) misses
system.l2.demand_misses::total                7921196                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           105662                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2039255                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            18847                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1925406                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            18738                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1897947                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            19113                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1896228                       # number of overall misses
system.l2.overall_misses::total               7921196                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8806280952                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 228308661661                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1708299985                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 217699751353                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1707516978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 214910328348                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1729160483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 215074049728                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     889944049488                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8806280952                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 228308661661                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1708299985                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 217699751353                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1707516978                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 214910328348                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1729160483                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 215074049728                       # number of overall miss cycles
system.l2.overall_miss_latency::total    889944049488                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          120964                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2872749                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           25774                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2702000                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25457                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         2677411                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           25795                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         2671118                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11121268                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         120964                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2872749                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          25774                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2702000                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25457                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        2677411                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          25795                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        2671118                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11121268                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.873500                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.709862                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.731241                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.712585                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.736065                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.708874                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.740958                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.709900                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.712257                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.873500                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.709862                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.731241                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.712585                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.736065                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.708874                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.740958                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.709900                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.712257                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83343.879086                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111956.896838                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90640.419430                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 113066.933080                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 91125.892731                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 113233.050421                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90470.385758                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 113422.040877                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112349.706975                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83343.879086                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111956.896838                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90640.419430                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 113066.933080                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 91125.892731                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 113233.050421                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90470.385758                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 113422.040877                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112349.706975                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            3010072                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    127740                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      23.564052                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3021911                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              874946                       # number of writebacks
system.l2.writebacks::total                    874946                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            520                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          55045                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           5614                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          42439                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           5576                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          39492                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           5098                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          40794                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              194578                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           520                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         55045                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          5614                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         42439                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          5576                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         39492                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          5098                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         40794                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             194578                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       105142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1984210                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        13233                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1882967                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        13162                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1858455                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        14015                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1855434                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7726618                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       105142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1984210                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        13233                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1882967                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        13162                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1858455                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        14015                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1855434                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3683161                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         11409779                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7718887958                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 204638404722                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1117095492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 196016931425                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1111807482                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 193658594902                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1158281990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 193779249295                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 799199253266                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7718887958                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 204638404722                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1117095492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 196016931425                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1111807482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 193658594902                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1158281990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 193779249295                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 319489741272                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1118688994538                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.869201                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.690701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.513424                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.696879                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.517029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.694124                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.543322                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.694628                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.694761                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.869201                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.690701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.513424                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.696879                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.517029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.694124                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.543322                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.694628                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.025942                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73413.935040                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 103133.440877                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84417.402856                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 104100.035436                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84471.013676                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 104204.080756                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 82645.878701                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 104438.772435                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103434.549665                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73413.935040                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 103133.440877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84417.402856                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 104100.035436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84471.013676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 104204.080756                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 82645.878701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 104438.772435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 86743.354763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98046.508573                       # average overall mshr miss latency
system.l2.replacements                       18156157                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1243291                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1243291                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            8                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              8                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1243299                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1243299                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000006                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000006                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            8                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            8                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      7889698                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7889698                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            9                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              9                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      7889707                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7889707                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            9                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            9                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3683161                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3683161                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 319489741272                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 319489741272                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 86743.354763                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 86743.354763                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1191                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1436                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            1198                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            1240                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 5065                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           807                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           787                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           759                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           682                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3035                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      4093000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       616500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       590500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       686500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      5986500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         1998                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         2223                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         1957                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         1922                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8100                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.403904                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.354026                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.387839                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.354839                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.374691                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5071.871128                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   783.354511                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data   777.997365                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1006.598240                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1972.487644                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              12                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          804                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          786                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          754                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          679                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3023                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     16177997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     15942995                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     15321994                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     13856996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     61299982                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.402402                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.353576                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.385284                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.353278                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.373210                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20121.886816                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20283.708651                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20320.946950                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20407.946981                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20277.863712                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           173                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           104                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           115                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           139                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                531                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          965                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          478                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          411                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          442                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2296                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      4632000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1920500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      1650500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      1206000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      9409000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1138                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          582                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          526                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          581                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2827                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.847979                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.821306                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.781369                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.760757                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.812168                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data         4800                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4017.782427                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  4015.815085                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  2728.506787                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4097.996516                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           12                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            9                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            9                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            40                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          955                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          466                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          402                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          433                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2256                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     19385500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      9755500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      8444000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      8744500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     46329500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.839192                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.800687                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.764259                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.745267                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.798019                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20298.952880                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20934.549356                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21004.975124                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20195.150115                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20536.125887                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            35611                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            17533                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            16711                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            20637                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 90492                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         103749                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          59646                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          55063                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          58055                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              276513                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  11997392746                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   8111679251                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   7322694763                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   7933191758                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   35364958518                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       139360                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        77179                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        71774                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        78692                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            367005                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.744468                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.772827                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.767172                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.737750                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.753431                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 115638.635033                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 135997.036700                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 132987.573561                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 136649.586737                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 127896.187586                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        15427                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3471                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         2488                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         3702                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            25088                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        88322                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        56175                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        52575                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        54353                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         251425                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   9889627338                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   7281357335                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   6606807351                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   7105099844                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  30882891868                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.633769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.727853                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.732508                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.690706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.685072                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 111972.411608                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 129619.178193                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 125664.428930                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 130721.392453                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 122831.428331                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         15302                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6927                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          6719                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          6682                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              35630                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       105662                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        18847                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        18738                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        19113                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           162360                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8806280952                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1708299985                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1707516978                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1729160483                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13951258398                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       120964                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        25774                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        25795                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         197990                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.873500                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.731241                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.736065                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.740958                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.820041                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83343.879086                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90640.419430                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 91125.892731                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90470.385758                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85927.928049                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          520                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         5614                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         5576                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         5098                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         16808                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       105142                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        13233                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        13162                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        14015                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       145552                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7718887958                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1117095492                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1111807482                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1158281990                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11106072922                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.869201                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.513424                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.517029                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.543322                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.735148                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73413.935040                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84417.402856                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84471.013676                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 82645.878701                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76303.128243                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       797883                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       759061                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       762753                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       754253                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3073950                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1935506                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1865760                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      1842884                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      1838173                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7482323                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 216311268915                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 209588072102                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 207587633585                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 207140857970                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 840627832572                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2733389                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2624821                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2605637                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2592426                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10556273                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.708098                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.710814                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.707268                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.709055                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.708803                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 111759.544489                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112333.886514                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 112642.810717                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 112688.445522                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112348.508955                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        39618                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        38968                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        37004                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        37092                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       152682                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1895888                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1826792                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      1805880                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      1801081                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7329641                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 194748777384                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 188735574090                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 187051787551                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 186674149451                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 757210288476                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.693603                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.695968                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.693067                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.694747                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.694340                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 102721.667833                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 103315.305787                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 103579.300702                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 103645.615856                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103307.963988                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2141                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2150                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2163                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           74                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           38                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           39                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2314                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     44799994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1064495                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       930495                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       545499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     47340483                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         4304                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           77                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           40                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           43                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          4464                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.502556                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.961039                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.950000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.906977                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.518369                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20711.971336                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 14385.067568                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 24486.710526                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 13987.153846                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 20458.289974                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          645                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           14                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            7                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          676                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1518                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           60                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           28                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           32                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1638                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     29526487                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1206998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       570995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       656495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     31960975                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.352695                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.779221                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.700000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.744186                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.366935                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19450.913702                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20116.633333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20392.678571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20515.468750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19512.194750                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 137073239500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 137073239500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999141                       # Cycle average of tags in use
system.l2.tags.total_refs                    23375776                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18159033                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.287281                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.039308                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.665376                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.846796                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.334318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.342739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.352977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        4.233867                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.367609                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        4.217430                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.598721                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.438114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.010397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.075731                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.005224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.067855                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.005515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.066154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.005744                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.065897                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.259355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999987                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 180320769                       # Number of tag accesses
system.l2.tags.data_accesses                180320769                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 137073239500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6729152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     127031616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        846912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     120541440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        842368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     118965056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        896960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     118774336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    211564672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          706192512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6729152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       846912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       842368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       896960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9315392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     55997056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        55997056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         105143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1984869                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          13233                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1883460                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          13162                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1858829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          14015                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1855849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3305698                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11034258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       874954                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             874954                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         49091654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        926742641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          6178536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        879394406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          6145386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        867894101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          6543655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        866502728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1543442562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5151935670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     49091654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      6178536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      6145386                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      6543655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         67959231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      408519243                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            408519243                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      408519243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        49091654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       926742641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         6178536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       879394406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         6145386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       867894101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         6543655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       866502728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1543442562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5560454913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    826400.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    105143.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1962397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13233.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1865238.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     13162.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1839854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     14015.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1837732.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3295398.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000466257250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        51017                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        51017                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            16152048                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             780800                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    11034258                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     874963                       # Number of write requests accepted
system.mem_ctrls.readBursts                  11034258                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   874963                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  88086                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 48563                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            372164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            381753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            373344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            391663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            579478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            806175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            789958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1193031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1971937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1488772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           769902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           353907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           366271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           374788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           363441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           369588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             46339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             43211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             52030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             56913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             61704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             64942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             60736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             53774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            52811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            47288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            47857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            47611                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 487500590217                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                54730860000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            692741315217                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44536.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63286.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8623664                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  750414                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              11034258                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               874963                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  549877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  823228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1072228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1159086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1079295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  987145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  910469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  818856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  718969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  626186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 576255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 578817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 390022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 240146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 175547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 118774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  70353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  34316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  11388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   5215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  37934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  40291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  41719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  42785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  43669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  44452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  45399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  46852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  45430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  45379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  45412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  45471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  45653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  46044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2398503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    314.131940                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   179.022801                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   341.953029                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       944206     39.37%     39.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       542933     22.64%     62.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       192611      8.03%     70.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       172859      7.21%     77.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        77138      3.22%     80.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        55452      2.31%     82.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        42756      1.78%     84.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        34225      1.43%     85.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       336323     14.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2398503                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        51017                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     214.558990                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    123.235923                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    356.194336                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         46091     90.34%     90.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         4560      8.94%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          279      0.55%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           34      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            5      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            3      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.00%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            4      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            5      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            5      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799           11      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         51017                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        51017                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.198620                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.184683                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.707583                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            46738     91.61%     91.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              491      0.96%     92.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2323      4.55%     97.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1011      1.98%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              341      0.67%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               87      0.17%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               19      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         51017                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              700555008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5637504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                52889920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               706192512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             55997632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5110.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       385.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5151.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    408.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        42.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    39.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  137073167000                       # Total gap between requests
system.mem_ctrls.avgGap                      11509.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6729152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    125593408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       846912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    119375232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       842368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    117750656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       896960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    117614848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    210905472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     52889920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 49091653.663004003465                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 916250381.607126116753                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 6178536.402067013085                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 870886486.928033828735                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 6145386.240762187168                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 859034603.906038165092                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 6543655.080100445077                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 858043834.296336174011                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1538633454.416899442673                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 385851535.959358453751                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       105143                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1984869                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13233                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1883460                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        13162                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1858829                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        14015                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1855849                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3305698                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       874963                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3368678262                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 122138606155                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    562421464                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 117669944471                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    560469458                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 116348160669                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    571763885                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 116577040990                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 214944229863                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3535232722260                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32039.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61534.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42501.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     62475.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42582.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     62592.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     40796.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     62816.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65022.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4040436.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           8633202480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4588671120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         43258446840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2066655420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10820737200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      61099361340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1184030400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       131651104800                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        960.443521                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2365155335                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4577300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 130130784165                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           8492080380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4513647765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         34897221240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2247178680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10820737200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      60568409190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1631148000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       123170422455                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        898.573806                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3434085565                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4577300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 129061853935                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1952                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          977                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    19785200.102354                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   96345470.195313                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          977    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1815210000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            977                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   117743099000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  19330140500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 137073239500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     10529353                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10529353                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     10529353                       # number of overall hits
system.cpu1.icache.overall_hits::total       10529353                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        27459                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         27459                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        27459                       # number of overall misses
system.cpu1.icache.overall_misses::total        27459                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1976369995                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1976369995                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1976369995                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1976369995                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     10556812                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10556812                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     10556812                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10556812                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002601                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002601                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002601                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002601                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 71975.308460                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71975.308460                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 71975.308460                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71975.308460                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         4384                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          182                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               74                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    59.243243                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           91                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        25774                       # number of writebacks
system.cpu1.icache.writebacks::total            25774                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1685                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1685                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1685                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1685                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        25774                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        25774                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        25774                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        25774                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1837564995                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1837564995                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1837564995                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1837564995                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002441                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002441                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002441                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002441                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71295.297393                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71295.297393                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71295.297393                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71295.297393                       # average overall mshr miss latency
system.cpu1.icache.replacements                 25774                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     10529353                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10529353                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        27459                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        27459                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1976369995                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1976369995                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     10556812                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10556812                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002601                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002601                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 71975.308460                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71975.308460                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1685                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1685                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        25774                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        25774                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1837564995                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1837564995                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002441                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002441                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71295.297393                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71295.297393                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 137073239500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10765977                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            25806                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           417.188910                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         21139398                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        21139398                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 137073239500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     21784630                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21784630                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     21784630                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21784630                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10597111                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10597111                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10597111                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10597111                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 878466995741                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 878466995741                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 878466995741                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 878466995741                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     32381741                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     32381741                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     32381741                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     32381741                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.327256                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.327256                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.327256                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.327256                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82896.838180                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82896.838180                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82896.838180                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82896.838180                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     37746945                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        50325                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           753294                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            782                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    50.109180                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    64.354220                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2701156                       # number of writebacks
system.cpu1.dcache.writebacks::total          2701156                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7866464                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7866464                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7866464                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7866464                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2730647                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2730647                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2730647                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2730647                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 233266410772                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 233266410772                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 233266410772                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 233266410772                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.084327                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.084327                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.084327                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.084327                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85425.326222                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85425.326222                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85425.326222                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85425.326222                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2701145                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     20032600                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20032600                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      9961830                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      9961830                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 806182014500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 806182014500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     29994430                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     29994430                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.332123                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.332123                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 80927.100191                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 80927.100191                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7320067                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7320067                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2641763                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2641763                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 224750456000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 224750456000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.088075                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.088075                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85075.934518                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85075.934518                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1752030                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1752030                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       635281                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       635281                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  72284981241                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  72284981241                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2387311                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2387311                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.266107                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.266107                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 113784.264351                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 113784.264351                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       546397                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       546397                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        88884                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        88884                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   8515954772                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   8515954772                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.037232                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037232                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 95809.760722                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 95809.760722                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       124436                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       124436                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1439                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1439                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     48154000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     48154000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       125875                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       125875                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011432                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011432                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 33463.516331                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 33463.516331                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          551                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          551                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          888                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          888                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     17062000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     17062000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.007055                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.007055                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 19213.963964                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19213.963964                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       121723                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       121723                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2845                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2845                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     25787500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     25787500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       124568                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       124568                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.022839                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.022839                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9064.147627                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9064.147627                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2759                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2759                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     23193500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     23193500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.022149                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.022149                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8406.487858                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8406.487858                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      4610500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      4610500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      4445500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      4445500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1208                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1208                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         5281                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         5281                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    148174499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    148174499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         6489                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         6489                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.813839                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.813839                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 28058.038061                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 28058.038061                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         5281                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         5281                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    142893499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    142893499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.813839                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.813839                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 27058.038061                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 27058.038061                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 137073239500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.199427                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           24775510                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2724932                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.092157                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.199427                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.974982                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.974982                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         68002247                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        68002247                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 137073239500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10818814                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           14                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2118245                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9883057                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        17281214                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5899008                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           45189                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         12201                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          57390                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          478                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          478                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           388309                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          388309                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        197990                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10620837                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4464                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         4464                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       362894                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8673719                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        77322                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8145885                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        76371                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      8069440                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        77385                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      8049474                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33532490                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15483520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    368204288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3299072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    345800960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3258496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    342638336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3301760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    341861952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1423848384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        24187983                       # Total snoops (count)
system.tol2bus.snoopTraffic                  61523072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         35365742                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.359154                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.636055                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               24969829     70.60%     70.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8798307     24.88%     95.48% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 959226      2.71%     98.19% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 568514      1.61%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  69866      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           35365742                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22398081263                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        4080225339                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          41008471                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        4068771844                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          41274944                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4373999149                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         181766161                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4119089810                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          41501418                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             9007                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
