OpenSTA 2.7.0 9c9b5659d6 Copyright (c) 2025, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.

==========================================
CORNER: TYPICAL (TT, 1.0V, 25°C)
==========================================

Warning: phases/phase_00_foundations/resources/lesson06_opensta/ex5_multi_corner/multi_corner_typical.lib line 75, scalar group not in timing group.
Warning: phases/phase_00_foundations/resources/lesson06_opensta/ex5_multi_corner/multi_corner_typical.lib line 78, scalar group not in timing group.
Warning: phases/phase_00_foundations/resources/lesson06_opensta/ex5_multi_corner/multi_corner_typical.lib line 85, scalar group not in timing group.
Warning: phases/phase_00_foundations/resources/lesson06_opensta/ex5_multi_corner/multi_corner_typical.lib line 88, scalar group not in timing group.

--- SETUP TIMING ---
Startpoint: ff3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: q_out (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ ff3/CLK (DFF)
   0.30    0.30 ^ ff3/Q (DFF)
   0.00    0.30 ^ q_out (out)
           0.30   data arrival time

   5.00    5.00   clock clk (rise edge)
   0.00    5.00   clock network delay (ideal)
  -0.30    4.70   clock uncertainty
   0.00    4.70   clock reconvergence pessimism
  -1.00    3.70   output external delay
           3.70   data required time
---------------------------------------------------------
           3.70   data required time
          -0.30   data arrival time
---------------------------------------------------------
           3.40   slack (MET)



--- HOLD TIMING ---
Startpoint: ff3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: q_out (output port clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ ff3/CLK (DFF)
   0.28    0.28 v ff3/Q (DFF)
   0.00    0.28 v q_out (out)
           0.28   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.30    0.30   clock uncertainty
   0.00    0.30   clock reconvergence pessimism
  -0.50   -0.20   output external delay
          -0.20   data required time
---------------------------------------------------------
          -0.20   data required time
          -0.28   data arrival time
---------------------------------------------------------
           0.48   slack (MET)



--- WORST SLACK ---
worst slack max 3.40
worst slack min 0.48

✅ TYPICAL corner completed!

