Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jan 10 19:39:25 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_VGA_CAMERA_timing_summary_routed.rpt -pb top_VGA_CAMERA_timing_summary_routed.pb -rpx top_VGA_CAMERA_timing_summary_routed.rpx -warn_on_violation
| Design       : top_VGA_CAMERA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (130)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (752)
5. checking no_input_delay (21)
6. checking no_output_delay (14)
7. checking multiple_clock (14504)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (130)
--------------------------
 There are 55 register/latch pins with no clock driven by root clock pin: ov7670_pclk1 (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: ov7670_pclk2 (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_DepthAlgorithm_Census/index_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_DepthAlgorithm_Census/index_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_DepthAlgorithm_Census/index_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_DepthAlgorithm_Census/index_reg_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (752)
--------------------------------------------------
 There are 752 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (14504)
----------------------------------
 There are 14504 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.041        0.000                      0                29176        0.105        0.000                      0                29176        3.000        0.000                       0                 14516  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
clk                         {0.000 5.000}      10.000          100.000         
  clk_50_clk_wiz_0          {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0        {0.000 5.000}      10.000          100.000         
  ov7670_xclk1_clk_wiz_0    {0.000 20.833}     41.667          24.000          
  ov7670_xclk2_clk_wiz_0    {0.000 20.833}     41.667          24.000          
  vga_clk_clk_wiz_0         {0.000 20.000}     40.000          25.000          
sys_clk_pin                 {0.000 5.000}      10.000          100.000         
  clk_50_clk_wiz_0_1        {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1      {0.000 5.000}      10.000          100.000         
  ov7670_xclk1_clk_wiz_0_1  {0.000 20.833}     41.667          24.000          
  ov7670_xclk2_clk_wiz_0_1  {0.000 20.833}     41.667          24.000          
  vga_clk_clk_wiz_0_1       {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                           3.000        0.000                       0                     1  
  clk_50_clk_wiz_0                4.041        0.000                      0                15194        0.199        0.000                      0                15194        9.500        0.000                       0                 14454  
  clkfbout_clk_wiz_0                                                                                                                                                          7.845        0.000                       0                     3  
  ov7670_xclk1_clk_wiz_0                                                                                                                                                     39.511        0.000                       0                     2  
  ov7670_xclk2_clk_wiz_0                                                                                                                                                     39.511        0.000                       0                     2  
  vga_clk_clk_wiz_0              25.114        0.000                      0                  542        0.254        0.000                      0                  542       19.500        0.000                       0                    54  
sys_clk_pin                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_50_clk_wiz_0_1              4.042        0.000                      0                15194        0.199        0.000                      0                15194        9.500        0.000                       0                 14454  
  clkfbout_clk_wiz_0_1                                                                                                                                                        7.845        0.000                       0                     3  
  ov7670_xclk1_clk_wiz_0_1                                                                                                                                                   39.511        0.000                       0                     2  
  ov7670_xclk2_clk_wiz_0_1                                                                                                                                                   39.511        0.000                       0                     2  
  vga_clk_clk_wiz_0_1            25.117        0.000                      0                  542        0.254        0.000                      0                  542       19.500        0.000                       0                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_clk_wiz_0    clk_50_clk_wiz_0           4.298        0.000                      0                26886        0.358        0.000                      0                26886  
clk_50_clk_wiz_0_1   clk_50_clk_wiz_0           4.041        0.000                      0                15194        0.105        0.000                      0                15194  
vga_clk_clk_wiz_0_1  clk_50_clk_wiz_0           4.301        0.000                      0                26886        0.361        0.000                      0                26886  
vga_clk_clk_wiz_0_1  vga_clk_clk_wiz_0         25.114        0.000                      0                  542        0.148        0.000                      0                  542  
clk_50_clk_wiz_0     clk_50_clk_wiz_0_1         4.041        0.000                      0                15194        0.105        0.000                      0                15194  
vga_clk_clk_wiz_0    clk_50_clk_wiz_0_1         4.298        0.000                      0                26886        0.358        0.000                      0                26886  
vga_clk_clk_wiz_0_1  clk_50_clk_wiz_0_1         4.301        0.000                      0                26886        0.361        0.000                      0                26886  
vga_clk_clk_wiz_0    vga_clk_clk_wiz_0_1       25.114        0.000                      0                  542        0.148        0.000                      0                  542  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_clk_wiz_0
  To Clock:  clk_50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[2][0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.614ns  (logic 0.704ns (4.509%)  route 14.910ns (95.491%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.720    -0.792    U_DepthAlgorithm_Census/clk_50
    SLICE_X49Y123        FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y123        FDCE (Prop_fdce_C_Q)         0.456    -0.336 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=91, routed)         14.210    13.874    U_DepthAlgorithm_Census/j[4]
    SLICE_X36Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.998 r  U_DepthAlgorithm_Census/window_L[2][0][6]_i_5/O
                         net (fo=1, routed)           0.701    14.699    U_DepthAlgorithm_Census/window_L[2][0][6]_i_5_n_0
    SLICE_X35Y37         LUT6 (Prop_lut6_I5_O)        0.124    14.823 r  U_DepthAlgorithm_Census/window_L[2][0][6]_i_1/O
                         net (fo=1, routed)           0.000    14.823    U_DepthAlgorithm_Census/window_L[2][0][6]_i_1_n_0
    SLICE_X35Y37         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[2][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.440    18.445    U_DepthAlgorithm_Census/clk_50
    SLICE_X35Y37         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[2][0][6]/C
                         clock pessimism              0.484    18.928    
                         clock uncertainty           -0.094    18.834    
    SLICE_X35Y37         FDRE (Setup_fdre_C_D)        0.029    18.863    U_DepthAlgorithm_Census/window_L_reg[2][0][6]
  -------------------------------------------------------------------
                         required time                         18.863    
                         arrival time                         -14.823    
  -------------------------------------------------------------------
                         slack                                  4.041    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[2][0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.614ns  (logic 0.704ns (4.509%)  route 14.910ns (95.491%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 18.454 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.720    -0.792    U_DepthAlgorithm_Census/clk_50
    SLICE_X49Y123        FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y123        FDCE (Prop_fdce_C_Q)         0.456    -0.336 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=91, routed)         13.470    13.135    U_DepthAlgorithm_Census/j[4]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.124    13.259 r  U_DepthAlgorithm_Census/window_L[2][0][12]_i_4/O
                         net (fo=1, routed)           1.440    14.699    U_DepthAlgorithm_Census/window_L[2][0][12]_i_4_n_0
    SLICE_X48Y40         LUT6 (Prop_lut6_I3_O)        0.124    14.823 r  U_DepthAlgorithm_Census/window_L[2][0][12]_i_1/O
                         net (fo=1, routed)           0.000    14.823    U_DepthAlgorithm_Census/window_L[2][0][12]_i_1_n_0
    SLICE_X48Y40         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[2][0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.449    18.454    U_DepthAlgorithm_Census/clk_50
    SLICE_X48Y40         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[2][0][12]/C
                         clock pessimism              0.484    18.937    
                         clock uncertainty           -0.094    18.843    
    SLICE_X48Y40         FDRE (Setup_fdre_C_D)        0.029    18.872    U_DepthAlgorithm_Census/window_L_reg[2][0][12]
  -------------------------------------------------------------------
                         required time                         18.872    
                         arrival time                         -14.823    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.065ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_R0_reg[2][1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.751ns  (logic 2.084ns (13.231%)  route 13.667ns (86.769%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 MUXF8=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.636    -0.876    U_DepthAlgorithm_Census/clk_50
    SLICE_X4Y49          FDCE                                         r  U_DepthAlgorithm_Census/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  U_DepthAlgorithm_Census/j_reg[0]/Q
                         net (fo=5089, routed)        4.892     4.473    U_DepthAlgorithm_Census/j[0]
    SLICE_X50Y111        LUT2 (Prop_lut2_I0_O)        0.124     4.597 r  U_DepthAlgorithm_Census/window_R0[1][1][13]_i_24/O
                         net (fo=1, routed)           0.000     4.597    U_DepthAlgorithm_Census/window_R0[1][1][13]_i_24_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.205 r  U_DepthAlgorithm_Census/window_R0_reg[1][1][13]_i_8/O[3]
                         net (fo=420, routed)         6.355    11.560    U_DepthAlgorithm_Census/window_R0_reg[1][1][13]_i_8_n_4
    SLICE_X4Y4           MUXF8 (Prop_muxf8_S_O)       0.456    12.016 r  U_DepthAlgorithm_Census/window_R0_reg[2][1][6]_i_14/O
                         net (fo=1, routed)           0.720    12.736    U_DepthAlgorithm_Census/window_R0_reg[2][1][6]_i_14_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I0_O)        0.316    13.052 r  U_DepthAlgorithm_Census/window_R0[2][1][6]_i_5/O
                         net (fo=1, routed)           1.700    14.752    U_DepthAlgorithm_Census/window_R0[2][1][6]_i_5_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I5_O)        0.124    14.876 r  U_DepthAlgorithm_Census/window_R0[2][1][6]_i_1/O
                         net (fo=1, routed)           0.000    14.876    U_DepthAlgorithm_Census/window_R0[2][1][6]_i_1_n_0
    SLICE_X28Y30         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.436    18.441    U_DepthAlgorithm_Census/clk_50
    SLICE_X28Y30         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][1][6]/C
                         clock pessimism              0.564    19.004    
                         clock uncertainty           -0.094    18.910    
    SLICE_X28Y30         FDRE (Setup_fdre_C_D)        0.031    18.941    U_DepthAlgorithm_Census/window_R0_reg[2][1][6]
  -------------------------------------------------------------------
                         required time                         18.941    
                         arrival time                         -14.876    
  -------------------------------------------------------------------
                         slack                                  4.065    

Slack (MET) :             4.081ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_R0_reg[2][2][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.707ns  (logic 2.128ns (13.548%)  route 13.579ns (86.452%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.436 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.636    -0.876    U_DepthAlgorithm_Census/clk_50
    SLICE_X4Y49          FDCE                                         r  U_DepthAlgorithm_Census/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  U_DepthAlgorithm_Census/j_reg[0]/Q
                         net (fo=5089, routed)        4.808     4.388    U_DepthAlgorithm_Census/j[0]
    SLICE_X41Y113        LUT2 (Prop_lut2_I0_O)        0.124     4.512 r  U_DepthAlgorithm_Census/window_R0[0][2][13]_i_26/O
                         net (fo=1, routed)           0.000     4.512    U_DepthAlgorithm_Census/window_R0[0][2][13]_i_26_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.059 r  U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_8/O[2]
                         net (fo=840, routed)         6.400    11.460    U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_8_n_5
    SLICE_X46Y1          MUXF7 (Prop_muxf7_S_O)       0.470    11.930 r  U_DepthAlgorithm_Census/window_R0_reg[2][2][7]_i_37/O
                         net (fo=1, routed)           0.000    11.930    U_DepthAlgorithm_Census/window_R0_reg[2][2][7]_i_37_n_0
    SLICE_X46Y1          MUXF8 (Prop_muxf8_I1_O)      0.088    12.018 r  U_DepthAlgorithm_Census/window_R0_reg[2][2][7]_i_15/O
                         net (fo=1, routed)           1.164    13.181    U_DepthAlgorithm_Census/window_R0_reg[2][2][7]_i_15_n_0
    SLICE_X45Y5          LUT6 (Prop_lut6_I1_O)        0.319    13.500 r  U_DepthAlgorithm_Census/window_R0[2][2][7]_i_5/O
                         net (fo=1, routed)           1.207    14.707    U_DepthAlgorithm_Census/window_R0[2][2][7]_i_5_n_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I5_O)        0.124    14.831 r  U_DepthAlgorithm_Census/window_R0[2][2][7]_i_1/O
                         net (fo=1, routed)           0.000    14.831    U_DepthAlgorithm_Census/window_R0[2][2][7]_i_1_n_0
    SLICE_X46Y24         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.431    18.436    U_DepthAlgorithm_Census/clk_50
    SLICE_X46Y24         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][2][7]/C
                         clock pessimism              0.492    18.927    
                         clock uncertainty           -0.094    18.833    
    SLICE_X46Y24         FDRE (Setup_fdre_C_D)        0.079    18.912    U_DepthAlgorithm_Census/window_R0_reg[2][2][7]
  -------------------------------------------------------------------
                         required time                         18.912    
                         arrival time                         -14.831    
  -------------------------------------------------------------------
                         slack                                  4.081    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_R0_reg[2][2][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.720ns  (logic 2.096ns (13.333%)  route 13.624ns (86.667%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.636    -0.876    U_DepthAlgorithm_Census/clk_50
    SLICE_X4Y49          FDCE                                         r  U_DepthAlgorithm_Census/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  U_DepthAlgorithm_Census/j_reg[0]/Q
                         net (fo=5089, routed)        4.808     4.388    U_DepthAlgorithm_Census/j[0]
    SLICE_X41Y113        LUT2 (Prop_lut2_I0_O)        0.124     4.512 r  U_DepthAlgorithm_Census/window_R0[0][2][13]_i_26/O
                         net (fo=1, routed)           0.000     4.512    U_DepthAlgorithm_Census/window_R0[0][2][13]_i_26_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.936 r  U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_8/O[1]
                         net (fo=1680, routed)        5.821    10.757    U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_8_n_6
    SLICE_X59Y2          LUT6 (Prop_lut6_I2_O)        0.303    11.060 r  U_DepthAlgorithm_Census/window_R0[2][2][6]_i_51/O
                         net (fo=1, routed)           0.000    11.060    U_DepthAlgorithm_Census/window_R0[2][2][6]_i_51_n_0
    SLICE_X59Y2          MUXF7 (Prop_muxf7_I1_O)      0.245    11.305 r  U_DepthAlgorithm_Census/window_R0_reg[2][2][6]_i_30/O
                         net (fo=1, routed)           0.000    11.305    U_DepthAlgorithm_Census/window_R0_reg[2][2][6]_i_30_n_0
    SLICE_X59Y2          MUXF8 (Prop_muxf8_I0_O)      0.104    11.409 r  U_DepthAlgorithm_Census/window_R0_reg[2][2][6]_i_12/O
                         net (fo=1, routed)           1.483    12.892    U_DepthAlgorithm_Census/window_R0_reg[2][2][6]_i_12_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I3_O)        0.316    13.208 r  U_DepthAlgorithm_Census/window_R0[2][2][6]_i_4/O
                         net (fo=1, routed)           1.513    14.721    U_DepthAlgorithm_Census/window_R0[2][2][6]_i_4_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I3_O)        0.124    14.845 r  U_DepthAlgorithm_Census/window_R0[2][2][6]_i_1/O
                         net (fo=1, routed)           0.000    14.845    U_DepthAlgorithm_Census/window_R0[2][2][6]_i_1_n_0
    SLICE_X28Y30         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.436    18.441    U_DepthAlgorithm_Census/clk_50
    SLICE_X28Y30         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][2][6]/C
                         clock pessimism              0.564    19.004    
                         clock uncertainty           -0.094    18.910    
    SLICE_X28Y30         FDRE (Setup_fdre_C_D)        0.032    18.942    U_DepthAlgorithm_Census/window_R0_reg[2][2][6]
  -------------------------------------------------------------------
                         required time                         18.942    
                         arrival time                         -14.845    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.113ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_R0_reg[2][2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.633ns  (logic 1.873ns (11.981%)  route 13.760ns (88.019%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.636    -0.876    U_DepthAlgorithm_Census/clk_50
    SLICE_X4Y49          FDCE                                         r  U_DepthAlgorithm_Census/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  U_DepthAlgorithm_Census/j_reg[0]/Q
                         net (fo=5089, routed)        4.808     4.388    U_DepthAlgorithm_Census/j[0]
    SLICE_X41Y113        LUT2 (Prop_lut2_I0_O)        0.124     4.512 r  U_DepthAlgorithm_Census/window_R0[0][2][13]_i_26/O
                         net (fo=1, routed)           0.000     4.512    U_DepthAlgorithm_Census/window_R0[0][2][13]_i_26_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.044 r  U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.044    U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_8_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.378 r  U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_4/O[1]
                         net (fo=84, routed)          7.142    12.520    U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_4_n_6
    SLICE_X60Y6          LUT6 (Prop_lut6_I2_O)        0.303    12.823 r  U_DepthAlgorithm_Census/window_R0[2][2][5]_i_4/O
                         net (fo=1, routed)           1.810    14.633    U_DepthAlgorithm_Census/window_R0[2][2][5]_i_4_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.124    14.757 r  U_DepthAlgorithm_Census/window_R0[2][2][5]_i_1/O
                         net (fo=1, routed)           0.000    14.757    U_DepthAlgorithm_Census/window_R0[2][2][5]_i_1_n_0
    SLICE_X40Y29         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.436    18.441    U_DepthAlgorithm_Census/clk_50
    SLICE_X40Y29         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][2][5]/C
                         clock pessimism              0.492    18.932    
                         clock uncertainty           -0.094    18.838    
    SLICE_X40Y29         FDRE (Setup_fdre_C_D)        0.032    18.870    U_DepthAlgorithm_Census/window_R0_reg[2][2][5]
  -------------------------------------------------------------------
                         required time                         18.870    
                         arrival time                         -14.757    
  -------------------------------------------------------------------
                         slack                                  4.113    

Slack (MET) :             4.155ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[2][2][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.493ns  (logic 0.766ns (4.944%)  route 14.727ns (95.056%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 18.454 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.738    -0.774    U_DepthAlgorithm_Census/clk_50
    SLICE_X50Y105        FDCE                                         r  U_DepthAlgorithm_Census/j_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDCE (Prop_fdce_C_Q)         0.518    -0.256 r  U_DepthAlgorithm_Census/j_reg[5]/Q
                         net (fo=270, routed)        13.545    13.289    U_DepthAlgorithm_Census/j[5]
    SLICE_X62Y38         LUT6 (Prop_lut6_I2_O)        0.124    13.413 r  U_DepthAlgorithm_Census/window_L[2][2][12]_i_3/O
                         net (fo=1, routed)           1.182    14.595    U_DepthAlgorithm_Census/window_L[2][2][12]_i_3_n_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I2_O)        0.124    14.719 r  U_DepthAlgorithm_Census/window_L[2][2][12]_i_1/O
                         net (fo=1, routed)           0.000    14.719    U_DepthAlgorithm_Census/mem_L[12]
    SLICE_X48Y40         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[2][2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.449    18.454    U_DepthAlgorithm_Census/clk_50
    SLICE_X48Y40         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[2][2][12]/C
                         clock pessimism              0.484    18.937    
                         clock uncertainty           -0.094    18.843    
    SLICE_X48Y40         FDRE (Setup_fdre_C_D)        0.031    18.874    U_DepthAlgorithm_Census/window_L_reg[2][2][12]
  -------------------------------------------------------------------
                         required time                         18.874    
                         arrival time                         -14.719    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.243ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_R0_reg[2][1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.501ns  (logic 2.064ns (13.315%)  route 13.437ns (86.685%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.636    -0.876    U_DepthAlgorithm_Census/clk_50
    SLICE_X4Y49          FDCE                                         r  U_DepthAlgorithm_Census/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  U_DepthAlgorithm_Census/j_reg[0]/Q
                         net (fo=5089, routed)        4.892     4.473    U_DepthAlgorithm_Census/j[0]
    SLICE_X50Y111        LUT2 (Prop_lut2_I0_O)        0.124     4.597 r  U_DepthAlgorithm_Census/window_R0[1][1][13]_i_24/O
                         net (fo=1, routed)           0.000     4.597    U_DepthAlgorithm_Census/window_R0[1][1][13]_i_24_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.024 r  U_DepthAlgorithm_Census/window_R0_reg[1][1][13]_i_8/O[1]
                         net (fo=1680, routed)        6.115    11.139    U_DepthAlgorithm_Census/window_R0_reg[1][1][13]_i_8_n_6
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.306    11.445 r  U_DepthAlgorithm_Census/window_R0[2][1][2]_i_65/O
                         net (fo=1, routed)           0.000    11.445    U_DepthAlgorithm_Census/window_R0[2][1][2]_i_65_n_0
    SLICE_X43Y8          MUXF7 (Prop_muxf7_I1_O)      0.217    11.662 r  U_DepthAlgorithm_Census/window_R0_reg[2][1][2]_i_37/O
                         net (fo=1, routed)           0.000    11.662    U_DepthAlgorithm_Census/window_R0_reg[2][1][2]_i_37_n_0
    SLICE_X43Y8          MUXF8 (Prop_muxf8_I1_O)      0.094    11.756 r  U_DepthAlgorithm_Census/window_R0_reg[2][1][2]_i_15/O
                         net (fo=1, routed)           0.880    12.636    U_DepthAlgorithm_Census/window_R0_reg[2][1][2]_i_15_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I1_O)        0.316    12.952 r  U_DepthAlgorithm_Census/window_R0[2][1][2]_i_5/O
                         net (fo=1, routed)           1.550    14.502    U_DepthAlgorithm_Census/window_R0[2][1][2]_i_5_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I5_O)        0.124    14.626 r  U_DepthAlgorithm_Census/window_R0[2][1][2]_i_1/O
                         net (fo=1, routed)           0.000    14.626    U_DepthAlgorithm_Census/window_R0[2][1][2]_i_1_n_0
    SLICE_X51Y24         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.435    18.440    U_DepthAlgorithm_Census/clk_50
    SLICE_X51Y24         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][1][2]/C
                         clock pessimism              0.492    18.931    
                         clock uncertainty           -0.094    18.837    
    SLICE_X51Y24         FDRE (Setup_fdre_C_D)        0.032    18.869    U_DepthAlgorithm_Census/window_R0_reg[2][1][2]
  -------------------------------------------------------------------
                         required time                         18.869    
                         arrival time                         -14.626    
  -------------------------------------------------------------------
                         slack                                  4.243    

Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_R0_reg[2][0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.547ns  (logic 1.757ns (11.301%)  route 13.790ns (88.699%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.636    -0.876    U_DepthAlgorithm_Census/clk_50
    SLICE_X4Y49          FDCE                                         r  U_DepthAlgorithm_Census/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  U_DepthAlgorithm_Census/j_reg[0]/Q
                         net (fo=5089, routed)        4.626     4.207    U_DepthAlgorithm_Census/j[0]
    SLICE_X48Y111        LUT2 (Prop_lut2_I0_O)        0.124     4.331 r  U_DepthAlgorithm_Census/window_R0[1][0][13]_i_24/O
                         net (fo=1, routed)           0.000     4.331    U_DepthAlgorithm_Census/window_R0[1][0][13]_i_24_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.863 r  U_DepthAlgorithm_Census/window_R0_reg[1][0][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.863    U_DepthAlgorithm_Census/window_R0_reg[1][0][13]_i_9_n_0
    SLICE_X48Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.085 r  U_DepthAlgorithm_Census/window_R0_reg[1][0][13]_i_3/O[0]
                         net (fo=113, routed)         7.487    12.571    U_DepthAlgorithm_Census/window_R0_reg[1][0][13]_i_3_n_7
    SLICE_X5Y6           LUT6 (Prop_lut6_I4_O)        0.299    12.870 r  U_DepthAlgorithm_Census/window_R0[2][0][6]_i_5/O
                         net (fo=1, routed)           1.677    14.548    U_DepthAlgorithm_Census/window_R0[2][0][6]_i_5_n_0
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.124    14.672 r  U_DepthAlgorithm_Census/window_R0[2][0][6]_i_1/O
                         net (fo=1, routed)           0.000    14.672    U_DepthAlgorithm_Census/window_R0[2][0][6]_i_1_n_0
    SLICE_X29Y30         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.436    18.441    U_DepthAlgorithm_Census/clk_50
    SLICE_X29Y30         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][0][6]/C
                         clock pessimism              0.564    19.004    
                         clock uncertainty           -0.094    18.910    
    SLICE_X29Y30         FDRE (Setup_fdre_C_D)        0.031    18.941    U_DepthAlgorithm_Census/window_R0_reg[2][0][6]
  -------------------------------------------------------------------
                         required time                         18.941    
                         arrival time                         -14.672    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_R0_reg[2][2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.471ns  (logic 2.089ns (13.502%)  route 13.382ns (86.498%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.636    -0.876    U_DepthAlgorithm_Census/clk_50
    SLICE_X4Y49          FDCE                                         r  U_DepthAlgorithm_Census/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  U_DepthAlgorithm_Census/j_reg[0]/Q
                         net (fo=5089, routed)        4.808     4.388    U_DepthAlgorithm_Census/j[0]
    SLICE_X41Y113        LUT2 (Prop_lut2_I0_O)        0.124     4.512 r  U_DepthAlgorithm_Census/window_R0[0][2][13]_i_26/O
                         net (fo=1, routed)           0.000     4.512    U_DepthAlgorithm_Census/window_R0[0][2][13]_i_26_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.936 r  U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_8/O[1]
                         net (fo=1680, routed)        5.663    10.599    U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_8_n_6
    SLICE_X64Y8          LUT6 (Prop_lut6_I2_O)        0.303    10.902 r  U_DepthAlgorithm_Census/window_R0[2][2][3]_i_50/O
                         net (fo=1, routed)           0.000    10.902    U_DepthAlgorithm_Census/window_R0[2][2][3]_i_50_n_0
    SLICE_X64Y8          MUXF7 (Prop_muxf7_I0_O)      0.241    11.143 r  U_DepthAlgorithm_Census/window_R0_reg[2][2][3]_i_30/O
                         net (fo=1, routed)           0.000    11.143    U_DepthAlgorithm_Census/window_R0_reg[2][2][3]_i_30_n_0
    SLICE_X64Y8          MUXF8 (Prop_muxf8_I0_O)      0.098    11.241 r  U_DepthAlgorithm_Census/window_R0_reg[2][2][3]_i_12/O
                         net (fo=1, routed)           1.211    12.452    U_DepthAlgorithm_Census/window_R0_reg[2][2][3]_i_12_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I3_O)        0.319    12.771 r  U_DepthAlgorithm_Census/window_R0[2][2][3]_i_4/O
                         net (fo=1, routed)           1.701    14.472    U_DepthAlgorithm_Census/window_R0[2][2][3]_i_4_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I3_O)        0.124    14.596 r  U_DepthAlgorithm_Census/window_R0[2][2][3]_i_1/O
                         net (fo=1, routed)           0.000    14.596    U_DepthAlgorithm_Census/window_R0[2][2][3]_i_1_n_0
    SLICE_X41Y35         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.442    18.447    U_DepthAlgorithm_Census/clk_50
    SLICE_X41Y35         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][2][3]/C
                         clock pessimism              0.492    18.938    
                         clock uncertainty           -0.094    18.844    
    SLICE_X41Y35         FDRE (Setup_fdre_C_D)        0.031    18.875    U_DepthAlgorithm_Census/window_R0_reg[2][2][3]
  -------------------------------------------------------------------
                         required time                         18.875    
                         arrival time                         -14.596    
  -------------------------------------------------------------------
                         slack                                  4.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/mem_L_reg[1][0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.549    -0.632    U_DepthAlgorithm_Census/clk_50
    SLICE_X46Y75         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  U_DepthAlgorithm_Census/mem_L_reg[1][0][11]/Q
                         net (fo=3, routed)           0.094    -0.374    U_DepthAlgorithm_Census/mem_L_reg[1][0]_339[11]
    SLICE_X47Y75         LUT6 (Prop_lut6_I0_O)        0.045    -0.329 r  U_DepthAlgorithm_Census/window_L[1][1][11]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    U_DepthAlgorithm_Census/window_L[1][1][11]_i_1_n_0
    SLICE_X47Y75         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.816    -0.874    U_DepthAlgorithm_Census/clk_50
    SLICE_X47Y75         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][1][11]/C
                         clock pessimism              0.255    -0.619    
    SLICE_X47Y75         FDRE (Hold_fdre_C_D)         0.091    -0.528    U_DepthAlgorithm_Census/window_L_reg[1][1][11]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[50][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.280%)  route 0.170ns (54.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.642    -0.539    U_DepthAlgorithm_Census/clk_50
    SLICE_X35Y145        FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y145        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  U_DepthAlgorithm_Census/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.170    -0.227    U_DepthAlgorithm_Census/depth_reg[5]
    SLICE_X33Y144        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[50][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.916    -0.773    U_DepthAlgorithm_Census/clk_50
    SLICE_X33Y144        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[50][5]/C
                         clock pessimism              0.270    -0.503    
    SLICE_X33Y144        FDCE (Hold_fdce_C_D)         0.072    -0.431    U_DepthAlgorithm_Census/temp_mem_reg[50][5]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[48][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.856%)  route 0.173ns (55.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.642    -0.539    U_DepthAlgorithm_Census/clk_50
    SLICE_X35Y145        FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y145        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  U_DepthAlgorithm_Census/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.173    -0.225    U_DepthAlgorithm_Census/depth_reg[5]
    SLICE_X32Y144        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[48][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.916    -0.773    U_DepthAlgorithm_Census/clk_50
    SLICE_X32Y144        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[48][5]/C
                         clock pessimism              0.270    -0.503    
    SLICE_X32Y144        FDCE (Hold_fdce_C_D)         0.072    -0.431    U_DepthAlgorithm_Census/temp_mem_reg[48][5]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/j_reg[2]_rep__12/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.044%)  route 0.261ns (64.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.645    -0.536    U_DepthAlgorithm_Census/clk_50
    SLICE_X48Y103        FDCE                                         r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=49, routed)          0.261    -0.134    U_DepthAlgorithm_Census/j_next
    SLICE_X50Y99         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[2]_rep__12/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.835    -0.854    U_DepthAlgorithm_Census/clk_50
    SLICE_X50Y99         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[2]_rep__12/C
                         clock pessimism              0.503    -0.350    
    SLICE_X50Y99         FDCE (Hold_fdce_C_CE)       -0.016    -0.366    U_DepthAlgorithm_Census/j_reg[2]_rep__12
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/j_reg[2]_rep__6/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.044%)  route 0.261ns (64.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.645    -0.536    U_DepthAlgorithm_Census/clk_50
    SLICE_X48Y103        FDCE                                         r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=49, routed)          0.261    -0.134    U_DepthAlgorithm_Census/j_next
    SLICE_X50Y99         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[2]_rep__6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.835    -0.854    U_DepthAlgorithm_Census/clk_50
    SLICE_X50Y99         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[2]_rep__6/C
                         clock pessimism              0.503    -0.350    
    SLICE_X50Y99         FDCE (Hold_fdce_C_CE)       -0.016    -0.366    U_DepthAlgorithm_Census/j_reg[2]_rep__6
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.286%)  route 0.157ns (45.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.645    -0.536    U_DepthAlgorithm_Census/clk_50
    SLICE_X48Y103        FDPE                                         r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.395 r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.157    -0.238    U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg_n_0_[0]
    SLICE_X48Y103        LUT5 (Prop_lut5_I1_O)        0.045    -0.193 r  U_DepthAlgorithm_Census/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    U_DepthAlgorithm_Census/FSM_onehot_state_reg[2]_i_1_n_0
    SLICE_X48Y103        FDCE                                         r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.919    -0.770    U_DepthAlgorithm_Census/clk_50
    SLICE_X48Y103        FDCE                                         r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/C
                         clock pessimism              0.234    -0.536    
    SLICE_X48Y103        FDCE (Hold_fdce_C_D)         0.092    -0.444    U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[44][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.125%)  route 0.179ns (55.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.642    -0.539    U_DepthAlgorithm_Census/clk_50
    SLICE_X35Y145        FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y145        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  U_DepthAlgorithm_Census/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.179    -0.219    U_DepthAlgorithm_Census/depth_reg[5]
    SLICE_X34Y146        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[44][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.916    -0.773    U_DepthAlgorithm_Census/clk_50
    SLICE_X34Y146        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[44][5]/C
                         clock pessimism              0.250    -0.523    
    SLICE_X34Y146        FDCE (Hold_fdce_C_D)         0.052    -0.471    U_DepthAlgorithm_Census/temp_mem_reg[44][5]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[45][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.788%)  route 0.223ns (61.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.642    -0.539    U_DepthAlgorithm_Census/clk_50
    SLICE_X35Y145        FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y145        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  U_DepthAlgorithm_Census/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.223    -0.175    U_DepthAlgorithm_Census/depth_reg[5]
    SLICE_X31Y145        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[45][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.916    -0.773    U_DepthAlgorithm_Census/clk_50
    SLICE_X31Y145        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[45][5]/C
                         clock pessimism              0.270    -0.503    
    SLICE_X31Y145        FDCE (Hold_fdce_C_D)         0.072    -0.431    U_DepthAlgorithm_Census/temp_mem_reg[45][5]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[60][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.022%)  route 0.192ns (53.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.642    -0.539    U_DepthAlgorithm_Census/clk_50
    SLICE_X34Y144        FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y144        FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  U_DepthAlgorithm_Census/depth_reg_reg[4]/Q
                         net (fo=160, routed)         0.192    -0.183    U_DepthAlgorithm_Census/depth_reg[4]
    SLICE_X30Y142        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[60][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.915    -0.774    U_DepthAlgorithm_Census/clk_50
    SLICE_X30Y142        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[60][4]/C
                         clock pessimism              0.270    -0.504    
    SLICE_X30Y142        FDCE (Hold_fdce_C_D)         0.063    -0.441    U_DepthAlgorithm_Census/temp_mem_reg[60][4]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[53][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.264%)  route 0.201ns (58.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.642    -0.539    U_DepthAlgorithm_Census/clk_50
    SLICE_X35Y145        FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y145        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  U_DepthAlgorithm_Census/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.201    -0.197    U_DepthAlgorithm_Census/depth_reg[5]
    SLICE_X34Y141        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[53][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.915    -0.774    U_DepthAlgorithm_Census/clk_50
    SLICE_X34Y141        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[53][5]/C
                         clock pessimism              0.250    -0.524    
    SLICE_X34Y141        FDCE (Hold_fdce_C_D)         0.059    -0.465    U_DepthAlgorithm_Census/temp_mem_reg[53][5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    U_clk_gene/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X48Y103    U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X48Y103    U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X48Y103    U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y78     U_DepthAlgorithm_Census/mem_L_reg[1][133][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y78     U_DepthAlgorithm_Census/mem_L_reg[1][133][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X51Y64     U_DepthAlgorithm_Census/mem_L_reg[1][133][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y70     U_DepthAlgorithm_Census/mem_L_reg[1][133][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X43Y61     U_DepthAlgorithm_Census/mem_L_reg[1][133][2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y15     U_DepthAlgorithm_Census/mem_R_reg[2][73][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y84     U_DepthAlgorithm_Census/mem_L_reg[1][135][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y83     U_DepthAlgorithm_Census/mem_L_reg[1][135][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y66     U_DepthAlgorithm_Census/mem_R_reg[1][143][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y66     U_DepthAlgorithm_Census/mem_R_reg[1][143][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y15     U_DepthAlgorithm_Census/mem_R_reg[2][74][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y83     U_DepthAlgorithm_Census/mem_L_reg[1][136][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y83     U_DepthAlgorithm_Census/mem_L_reg[1][136][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y83     U_DepthAlgorithm_Census/mem_L_reg[1][136][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y65     U_DepthAlgorithm_Census/mem_L_reg[1][137][2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X48Y103    U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y103    U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y103    U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y78     U_DepthAlgorithm_Census/mem_L_reg[1][133][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y78     U_DepthAlgorithm_Census/mem_L_reg[1][133][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y64     U_DepthAlgorithm_Census/mem_L_reg[1][133][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y78     U_DepthAlgorithm_Census/mem_L_reg[1][133][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y78     U_DepthAlgorithm_Census/mem_L_reg[1][134][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y78     U_DepthAlgorithm_Census/mem_L_reg[1][134][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X47Y84     U_DepthAlgorithm_Census/mem_L_reg[1][134][12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    U_clk_gene/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk1_clk_wiz_0
  To Clock:  ov7670_xclk1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_clk_gene/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk2_clk_wiz_0
  To Clock:  ov7670_xclk2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk2_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    U_clk_gene/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.114ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.058ns  (logic 5.940ns (42.254%)  route 8.118ns (57.746%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[10])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[10]
                         net (fo=2, routed)           1.123     8.275    U_vga_controller/U_Pixel_Counter/P[10]
    SLICE_X11Y81         LUT4 (Prop_lut4_I0_O)        0.152     8.427 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10__0/O
                         net (fo=16, routed)          4.730    13.157    U_FrameBufferRight/ADDRBWRADDR[10]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774    38.271    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.271    
                         arrival time                         -13.157    
  -------------------------------------------------------------------
                         slack                                 25.114    

Slack (MET) :             25.123ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.053ns  (logic 5.936ns (42.241%)  route 8.117ns (57.759%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[0]
                         net (fo=2, routed)           1.014     8.166    U_vga_controller/U_Pixel_Counter/P[0]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.148     8.314 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20/O
                         net (fo=16, routed)          4.838    13.152    U_FrameBufferRight/ADDRBWRADDR[0]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.770    38.275    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                         -13.152    
  -------------------------------------------------------------------
                         slack                                 25.123    

Slack (MET) :             25.157ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.022ns  (logic 5.940ns (42.363%)  route 8.082ns (57.637%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[6])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[6]
                         net (fo=2, routed)           1.007     8.158    U_vga_controller/U_Pixel_Counter/P[6]
    SLICE_X11Y80         LUT4 (Prop_lut4_I0_O)        0.152     8.310 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_14__0/O
                         net (fo=16, routed)          4.811    13.121    U_FrameBufferRight/ADDRBWRADDR[6]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.768    38.277    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.277    
                         arrival time                         -13.121    
  -------------------------------------------------------------------
                         slack                                 25.157    

Slack (MET) :             25.170ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.002ns  (logic 5.937ns (42.401%)  route 8.065ns (57.599%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[12])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[12]
                         net (fo=2, routed)           0.978     8.129    U_vga_controller/U_Pixel_Counter/P[12]
    SLICE_X11Y80         LUT4 (Prop_lut4_I0_O)        0.149     8.278 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_8__0/O
                         net (fo=16, routed)          4.823    13.101    U_FrameBufferRight/ADDRBWRADDR[12]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.774    38.271    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.271    
                         arrival time                         -13.101    
  -------------------------------------------------------------------
                         slack                                 25.170    

Slack (MET) :             25.185ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.991ns  (logic 5.938ns (42.440%)  route 8.053ns (57.560%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[4])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[4]
                         net (fo=2, routed)           1.085     8.236    U_vga_controller/U_Pixel_Counter/P[4]
    SLICE_X12Y81         LUT5 (Prop_lut5_I0_O)        0.150     8.386 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_16/O
                         net (fo=16, routed)          4.704    13.090    U_FrameBufferRight/ADDRBWRADDR[4]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.770    38.275    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                         -13.090    
  -------------------------------------------------------------------
                         slack                                 25.185    

Slack (MET) :             25.263ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.915ns  (logic 5.941ns (42.696%)  route 7.974ns (57.304%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[8])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[8]
                         net (fo=2, routed)           0.899     8.051    U_vga_controller/U_Pixel_Counter/P[8]
    SLICE_X11Y80         LUT4 (Prop_lut4_I0_O)        0.153     8.204 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_12__0/O
                         net (fo=16, routed)          4.810    13.014    U_FrameBufferRight/ADDRBWRADDR[8]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.769    38.276    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.276    
                         arrival time                         -13.014    
  -------------------------------------------------------------------
                         slack                                 25.263    

Slack (MET) :             25.329ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.051ns  (logic 5.912ns (42.074%)  route 8.139ns (57.926%))
  Logic Levels:           3  (DSP48E1=1 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[5])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[5]
                         net (fo=2, routed)           1.018     8.170    U_vga_controller/U_Pixel_Counter/P[5]
    SLICE_X12Y81         LUT6 (Prop_lut6_I0_O)        0.124     8.294 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15__0/O
                         net (fo=16, routed)          4.857    13.150    U_FrameBufferRight/ADDRBWRADDR[5]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    38.479    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.479    
                         arrival time                         -13.150    
  -------------------------------------------------------------------
                         slack                                 25.329    

Slack (MET) :             25.371ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.802ns  (logic 5.937ns (43.017%)  route 7.865ns (56.983%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[3])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[3]
                         net (fo=2, routed)           0.924     8.076    U_vga_controller/U_Pixel_Counter/P[3]
    SLICE_X9Y80          LUT5 (Prop_lut5_I0_O)        0.149     8.225 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17/O
                         net (fo=16, routed)          4.676    12.901    U_FrameBufferRight/ADDRBWRADDR[3]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.774    38.271    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.271    
                         arrival time                         -12.901    
  -------------------------------------------------------------------
                         slack                                 25.371    

Slack (MET) :             25.379ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.794ns  (logic 5.937ns (43.041%)  route 7.857ns (56.959%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[9])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[9]
                         net (fo=2, routed)           0.910     8.062    U_vga_controller/U_Pixel_Counter/P[9]
    SLICE_X11Y81         LUT4 (Prop_lut4_I0_O)        0.149     8.211 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_11__0/O
                         net (fo=16, routed)          4.682    12.893    U_FrameBufferRight/ADDRBWRADDR[9]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.774    38.271    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.271    
                         arrival time                         -12.893    
  -------------------------------------------------------------------
                         slack                                 25.379    

Slack (MET) :             25.448ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_3/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.720ns  (logic 5.940ns (43.295%)  route 7.780ns (56.705%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.657 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[10])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[10]
                         net (fo=2, routed)           1.123     8.275    U_vga_controller/U_Pixel_Counter/P[10]
    SLICE_X11Y81         LUT4 (Prop_lut4_I0_O)        0.152     8.427 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10__0/O
                         net (fo=16, routed)          4.392    12.819    U_FrameBufferRight/ADDRBWRADDR[10]
    RAMB36_X0Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.653    38.657    U_FrameBufferRight/vga_clk
    RAMB36_X0Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.491    39.148    
                         clock uncertainty           -0.106    39.041    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774    38.267    U_FrameBufferRight/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         38.267    
                         arrival time                         -12.819    
  -------------------------------------------------------------------
                         slack                                 25.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.542%)  route 0.175ns (48.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.584    -0.597    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=24, routed)          0.175    -0.281    U_vga_controller/U_Pixel_Counter/Q[2]
    SLICE_X5Y82          LUT6 (Prop_lut6_I2_O)        0.045    -0.236 r  U_vga_controller/U_Pixel_Counter/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    U_vga_controller/U_Pixel_Counter/h_counter_0[5]
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.854    -0.836    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X5Y82          FDCE (Hold_fdce_C_D)         0.092    -0.490    U_vga_controller/U_Pixel_Counter/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.583    -0.598    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=12, routed)          0.192    -0.266    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[0]
    SLICE_X7Y80          LUT5 (Prop_lut5_I2_O)        0.042    -0.224 r  U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1_n_0
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.851    -0.838    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X7Y80          FDCE (Hold_fdce_C_D)         0.107    -0.491    U_vga_controller/U_Pixel_Counter/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.646%)  route 0.189ns (50.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.557    -0.624    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=10, routed)          0.189    -0.295    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[3]
    SLICE_X9Y80          LUT6 (Prop_lut6_I1_O)        0.045    -0.250 r  U_vga_controller/U_Pixel_Counter/v_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    U_vga_controller/U_Pixel_Counter/v_counter[5]_i_1_n_0
    SLICE_X9Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.823    -0.866    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X9Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                         clock pessimism              0.255    -0.611    
    SLICE_X9Y80          FDCE (Hold_fdce_C_D)         0.091    -0.520    U_vga_controller/U_Pixel_Counter/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.327%)  route 0.204ns (52.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.585    -0.596    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=10, routed)          0.204    -0.252    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X5Y82          LUT3 (Prop_lut3_I2_O)        0.042    -0.210 r  U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1_n_0
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.854    -0.836    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X5Y82          FDCE (Hold_fdce_C_D)         0.107    -0.489    U_vga_controller/U_Pixel_Counter/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.583    -0.598    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=12, routed)          0.192    -0.266    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[0]
    SLICE_X7Y80          LUT2 (Prop_lut2_I0_O)        0.045    -0.221 r  U_vga_controller/U_Pixel_Counter/v_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    U_vga_controller/U_Pixel_Counter/v_counter[1]_i_1_n_0
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.851    -0.838    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X7Y80          FDCE (Hold_fdce_C_D)         0.091    -0.507    U_vga_controller/U_Pixel_Counter/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.557    -0.624    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=10, routed)          0.192    -0.292    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[3]
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.045    -0.247 r  U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1_n_0
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.824    -0.865    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                         clock pessimism              0.241    -0.624    
    SLICE_X9Y81          FDCE (Hold_fdce_C_D)         0.091    -0.533    U_vga_controller/U_Pixel_Counter/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.033%)  route 0.193ns (50.967%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.585    -0.596    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/Q
                         net (fo=14, routed)          0.193    -0.262    U_vga_controller/U_Pixel_Counter/Q[0]
    SLICE_X5Y82          LUT4 (Prop_lut4_I0_O)        0.045    -0.217 r  U_vga_controller/U_Pixel_Counter/h_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    U_vga_controller/U_Pixel_Counter/h_counter_0[6]
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.854    -0.836    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X5Y82          FDCE (Hold_fdce_C_D)         0.092    -0.504    U_vga_controller/U_Pixel_Counter/h_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (49.007%)  route 0.194ns (50.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.583    -0.598    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=12, routed)          0.194    -0.264    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[0]
    SLICE_X7Y80          LUT6 (Prop_lut6_I3_O)        0.045    -0.219 r  U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1_n_0
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.851    -0.838    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X7Y80          FDCE (Hold_fdce_C_D)         0.092    -0.506    U_vga_controller/U_Pixel_Counter/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.881%)  route 0.202ns (52.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.557    -0.624    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/Q
                         net (fo=24, routed)          0.202    -0.281    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[8]
    SLICE_X9Y81          LUT6 (Prop_lut6_I2_O)        0.045    -0.236 r  U_vga_controller/U_Pixel_Counter/v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.236    U_vga_controller/U_Pixel_Counter/v_counter[9]_i_2_n_0
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.824    -0.865    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                         clock pessimism              0.241    -0.624    
    SLICE_X9Y81          FDCE (Hold_fdce_C_D)         0.092    -0.532    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.639%)  route 0.204ns (52.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.557    -0.624    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=25, routed)          0.204    -0.279    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X9Y81          LUT3 (Prop_lut3_I0_O)        0.045    -0.234 r  U_vga_controller/U_Pixel_Counter/v_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    U_vga_controller/U_Pixel_Counter/v_counter[6]_i_1_n_0
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.824    -0.865    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                         clock pessimism              0.241    -0.624    
    SLICE_X9Y81          FDCE (Hold_fdce_C_D)         0.092    -0.532    U_vga_controller/U_Pixel_Counter/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.298    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y7      U_FrameBufferLeft/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y27     U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y9      U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y23     U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y28     U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8      U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y26     U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y21     U_FrameBufferRight/mem_reg_0_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y9      U_FrameBufferLeft/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y26     U_FrameBufferRight/mem_reg_0_10/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X7Y80      U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X7Y80      U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X7Y80      U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y81      U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y81      U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y81      U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y81      U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y81      U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y81      U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y82      U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y81      U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y81      U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y82      U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y82      U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y82      U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y82      U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y82      U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y82      U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y82      U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y82      U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_clk_wiz_0_1
  To Clock:  clk_50_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[2][0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.614ns  (logic 0.704ns (4.509%)  route 14.910ns (95.491%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.720    -0.792    U_DepthAlgorithm_Census/clk_50
    SLICE_X49Y123        FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y123        FDCE (Prop_fdce_C_Q)         0.456    -0.336 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=91, routed)         14.210    13.874    U_DepthAlgorithm_Census/j[4]
    SLICE_X36Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.998 r  U_DepthAlgorithm_Census/window_L[2][0][6]_i_5/O
                         net (fo=1, routed)           0.701    14.699    U_DepthAlgorithm_Census/window_L[2][0][6]_i_5_n_0
    SLICE_X35Y37         LUT6 (Prop_lut6_I5_O)        0.124    14.823 r  U_DepthAlgorithm_Census/window_L[2][0][6]_i_1/O
                         net (fo=1, routed)           0.000    14.823    U_DepthAlgorithm_Census/window_L[2][0][6]_i_1_n_0
    SLICE_X35Y37         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[2][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.440    18.445    U_DepthAlgorithm_Census/clk_50
    SLICE_X35Y37         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[2][0][6]/C
                         clock pessimism              0.484    18.928    
                         clock uncertainty           -0.092    18.836    
    SLICE_X35Y37         FDRE (Setup_fdre_C_D)        0.029    18.865    U_DepthAlgorithm_Census/window_L_reg[2][0][6]
  -------------------------------------------------------------------
                         required time                         18.865    
                         arrival time                         -14.823    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[2][0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.614ns  (logic 0.704ns (4.509%)  route 14.910ns (95.491%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 18.454 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.720    -0.792    U_DepthAlgorithm_Census/clk_50
    SLICE_X49Y123        FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y123        FDCE (Prop_fdce_C_Q)         0.456    -0.336 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=91, routed)         13.470    13.135    U_DepthAlgorithm_Census/j[4]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.124    13.259 r  U_DepthAlgorithm_Census/window_L[2][0][12]_i_4/O
                         net (fo=1, routed)           1.440    14.699    U_DepthAlgorithm_Census/window_L[2][0][12]_i_4_n_0
    SLICE_X48Y40         LUT6 (Prop_lut6_I3_O)        0.124    14.823 r  U_DepthAlgorithm_Census/window_L[2][0][12]_i_1/O
                         net (fo=1, routed)           0.000    14.823    U_DepthAlgorithm_Census/window_L[2][0][12]_i_1_n_0
    SLICE_X48Y40         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[2][0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.449    18.454    U_DepthAlgorithm_Census/clk_50
    SLICE_X48Y40         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[2][0][12]/C
                         clock pessimism              0.484    18.937    
                         clock uncertainty           -0.092    18.845    
    SLICE_X48Y40         FDRE (Setup_fdre_C_D)        0.029    18.874    U_DepthAlgorithm_Census/window_L_reg[2][0][12]
  -------------------------------------------------------------------
                         required time                         18.874    
                         arrival time                         -14.823    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_R0_reg[2][1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.751ns  (logic 2.084ns (13.231%)  route 13.667ns (86.769%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 MUXF8=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.636    -0.876    U_DepthAlgorithm_Census/clk_50
    SLICE_X4Y49          FDCE                                         r  U_DepthAlgorithm_Census/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  U_DepthAlgorithm_Census/j_reg[0]/Q
                         net (fo=5089, routed)        4.892     4.473    U_DepthAlgorithm_Census/j[0]
    SLICE_X50Y111        LUT2 (Prop_lut2_I0_O)        0.124     4.597 r  U_DepthAlgorithm_Census/window_R0[1][1][13]_i_24/O
                         net (fo=1, routed)           0.000     4.597    U_DepthAlgorithm_Census/window_R0[1][1][13]_i_24_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.205 r  U_DepthAlgorithm_Census/window_R0_reg[1][1][13]_i_8/O[3]
                         net (fo=420, routed)         6.355    11.560    U_DepthAlgorithm_Census/window_R0_reg[1][1][13]_i_8_n_4
    SLICE_X4Y4           MUXF8 (Prop_muxf8_S_O)       0.456    12.016 r  U_DepthAlgorithm_Census/window_R0_reg[2][1][6]_i_14/O
                         net (fo=1, routed)           0.720    12.736    U_DepthAlgorithm_Census/window_R0_reg[2][1][6]_i_14_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I0_O)        0.316    13.052 r  U_DepthAlgorithm_Census/window_R0[2][1][6]_i_5/O
                         net (fo=1, routed)           1.700    14.752    U_DepthAlgorithm_Census/window_R0[2][1][6]_i_5_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I5_O)        0.124    14.876 r  U_DepthAlgorithm_Census/window_R0[2][1][6]_i_1/O
                         net (fo=1, routed)           0.000    14.876    U_DepthAlgorithm_Census/window_R0[2][1][6]_i_1_n_0
    SLICE_X28Y30         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.436    18.441    U_DepthAlgorithm_Census/clk_50
    SLICE_X28Y30         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][1][6]/C
                         clock pessimism              0.564    19.004    
                         clock uncertainty           -0.092    18.912    
    SLICE_X28Y30         FDRE (Setup_fdre_C_D)        0.031    18.943    U_DepthAlgorithm_Census/window_R0_reg[2][1][6]
  -------------------------------------------------------------------
                         required time                         18.943    
                         arrival time                         -14.876    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_R0_reg[2][2][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.707ns  (logic 2.128ns (13.548%)  route 13.579ns (86.452%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.436 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.636    -0.876    U_DepthAlgorithm_Census/clk_50
    SLICE_X4Y49          FDCE                                         r  U_DepthAlgorithm_Census/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  U_DepthAlgorithm_Census/j_reg[0]/Q
                         net (fo=5089, routed)        4.808     4.388    U_DepthAlgorithm_Census/j[0]
    SLICE_X41Y113        LUT2 (Prop_lut2_I0_O)        0.124     4.512 r  U_DepthAlgorithm_Census/window_R0[0][2][13]_i_26/O
                         net (fo=1, routed)           0.000     4.512    U_DepthAlgorithm_Census/window_R0[0][2][13]_i_26_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.059 r  U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_8/O[2]
                         net (fo=840, routed)         6.400    11.460    U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_8_n_5
    SLICE_X46Y1          MUXF7 (Prop_muxf7_S_O)       0.470    11.930 r  U_DepthAlgorithm_Census/window_R0_reg[2][2][7]_i_37/O
                         net (fo=1, routed)           0.000    11.930    U_DepthAlgorithm_Census/window_R0_reg[2][2][7]_i_37_n_0
    SLICE_X46Y1          MUXF8 (Prop_muxf8_I1_O)      0.088    12.018 r  U_DepthAlgorithm_Census/window_R0_reg[2][2][7]_i_15/O
                         net (fo=1, routed)           1.164    13.181    U_DepthAlgorithm_Census/window_R0_reg[2][2][7]_i_15_n_0
    SLICE_X45Y5          LUT6 (Prop_lut6_I1_O)        0.319    13.500 r  U_DepthAlgorithm_Census/window_R0[2][2][7]_i_5/O
                         net (fo=1, routed)           1.207    14.707    U_DepthAlgorithm_Census/window_R0[2][2][7]_i_5_n_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I5_O)        0.124    14.831 r  U_DepthAlgorithm_Census/window_R0[2][2][7]_i_1/O
                         net (fo=1, routed)           0.000    14.831    U_DepthAlgorithm_Census/window_R0[2][2][7]_i_1_n_0
    SLICE_X46Y24         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.431    18.436    U_DepthAlgorithm_Census/clk_50
    SLICE_X46Y24         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][2][7]/C
                         clock pessimism              0.492    18.927    
                         clock uncertainty           -0.092    18.835    
    SLICE_X46Y24         FDRE (Setup_fdre_C_D)        0.079    18.914    U_DepthAlgorithm_Census/window_R0_reg[2][2][7]
  -------------------------------------------------------------------
                         required time                         18.914    
                         arrival time                         -14.831    
  -------------------------------------------------------------------
                         slack                                  4.083    

Slack (MET) :             4.100ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_R0_reg[2][2][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.720ns  (logic 2.096ns (13.333%)  route 13.624ns (86.667%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.636    -0.876    U_DepthAlgorithm_Census/clk_50
    SLICE_X4Y49          FDCE                                         r  U_DepthAlgorithm_Census/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  U_DepthAlgorithm_Census/j_reg[0]/Q
                         net (fo=5089, routed)        4.808     4.388    U_DepthAlgorithm_Census/j[0]
    SLICE_X41Y113        LUT2 (Prop_lut2_I0_O)        0.124     4.512 r  U_DepthAlgorithm_Census/window_R0[0][2][13]_i_26/O
                         net (fo=1, routed)           0.000     4.512    U_DepthAlgorithm_Census/window_R0[0][2][13]_i_26_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.936 r  U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_8/O[1]
                         net (fo=1680, routed)        5.821    10.757    U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_8_n_6
    SLICE_X59Y2          LUT6 (Prop_lut6_I2_O)        0.303    11.060 r  U_DepthAlgorithm_Census/window_R0[2][2][6]_i_51/O
                         net (fo=1, routed)           0.000    11.060    U_DepthAlgorithm_Census/window_R0[2][2][6]_i_51_n_0
    SLICE_X59Y2          MUXF7 (Prop_muxf7_I1_O)      0.245    11.305 r  U_DepthAlgorithm_Census/window_R0_reg[2][2][6]_i_30/O
                         net (fo=1, routed)           0.000    11.305    U_DepthAlgorithm_Census/window_R0_reg[2][2][6]_i_30_n_0
    SLICE_X59Y2          MUXF8 (Prop_muxf8_I0_O)      0.104    11.409 r  U_DepthAlgorithm_Census/window_R0_reg[2][2][6]_i_12/O
                         net (fo=1, routed)           1.483    12.892    U_DepthAlgorithm_Census/window_R0_reg[2][2][6]_i_12_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I3_O)        0.316    13.208 r  U_DepthAlgorithm_Census/window_R0[2][2][6]_i_4/O
                         net (fo=1, routed)           1.513    14.721    U_DepthAlgorithm_Census/window_R0[2][2][6]_i_4_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I3_O)        0.124    14.845 r  U_DepthAlgorithm_Census/window_R0[2][2][6]_i_1/O
                         net (fo=1, routed)           0.000    14.845    U_DepthAlgorithm_Census/window_R0[2][2][6]_i_1_n_0
    SLICE_X28Y30         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.436    18.441    U_DepthAlgorithm_Census/clk_50
    SLICE_X28Y30         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][2][6]/C
                         clock pessimism              0.564    19.004    
                         clock uncertainty           -0.092    18.912    
    SLICE_X28Y30         FDRE (Setup_fdre_C_D)        0.032    18.944    U_DepthAlgorithm_Census/window_R0_reg[2][2][6]
  -------------------------------------------------------------------
                         required time                         18.944    
                         arrival time                         -14.845    
  -------------------------------------------------------------------
                         slack                                  4.100    

Slack (MET) :             4.115ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_R0_reg[2][2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.633ns  (logic 1.873ns (11.981%)  route 13.760ns (88.019%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.636    -0.876    U_DepthAlgorithm_Census/clk_50
    SLICE_X4Y49          FDCE                                         r  U_DepthAlgorithm_Census/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  U_DepthAlgorithm_Census/j_reg[0]/Q
                         net (fo=5089, routed)        4.808     4.388    U_DepthAlgorithm_Census/j[0]
    SLICE_X41Y113        LUT2 (Prop_lut2_I0_O)        0.124     4.512 r  U_DepthAlgorithm_Census/window_R0[0][2][13]_i_26/O
                         net (fo=1, routed)           0.000     4.512    U_DepthAlgorithm_Census/window_R0[0][2][13]_i_26_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.044 r  U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.044    U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_8_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.378 r  U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_4/O[1]
                         net (fo=84, routed)          7.142    12.520    U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_4_n_6
    SLICE_X60Y6          LUT6 (Prop_lut6_I2_O)        0.303    12.823 r  U_DepthAlgorithm_Census/window_R0[2][2][5]_i_4/O
                         net (fo=1, routed)           1.810    14.633    U_DepthAlgorithm_Census/window_R0[2][2][5]_i_4_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.124    14.757 r  U_DepthAlgorithm_Census/window_R0[2][2][5]_i_1/O
                         net (fo=1, routed)           0.000    14.757    U_DepthAlgorithm_Census/window_R0[2][2][5]_i_1_n_0
    SLICE_X40Y29         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.436    18.441    U_DepthAlgorithm_Census/clk_50
    SLICE_X40Y29         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][2][5]/C
                         clock pessimism              0.492    18.932    
                         clock uncertainty           -0.092    18.840    
    SLICE_X40Y29         FDRE (Setup_fdre_C_D)        0.032    18.872    U_DepthAlgorithm_Census/window_R0_reg[2][2][5]
  -------------------------------------------------------------------
                         required time                         18.872    
                         arrival time                         -14.757    
  -------------------------------------------------------------------
                         slack                                  4.115    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[2][2][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.493ns  (logic 0.766ns (4.944%)  route 14.727ns (95.056%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 18.454 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.738    -0.774    U_DepthAlgorithm_Census/clk_50
    SLICE_X50Y105        FDCE                                         r  U_DepthAlgorithm_Census/j_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDCE (Prop_fdce_C_Q)         0.518    -0.256 r  U_DepthAlgorithm_Census/j_reg[5]/Q
                         net (fo=270, routed)        13.545    13.289    U_DepthAlgorithm_Census/j[5]
    SLICE_X62Y38         LUT6 (Prop_lut6_I2_O)        0.124    13.413 r  U_DepthAlgorithm_Census/window_L[2][2][12]_i_3/O
                         net (fo=1, routed)           1.182    14.595    U_DepthAlgorithm_Census/window_L[2][2][12]_i_3_n_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I2_O)        0.124    14.719 r  U_DepthAlgorithm_Census/window_L[2][2][12]_i_1/O
                         net (fo=1, routed)           0.000    14.719    U_DepthAlgorithm_Census/mem_L[12]
    SLICE_X48Y40         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[2][2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.449    18.454    U_DepthAlgorithm_Census/clk_50
    SLICE_X48Y40         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[2][2][12]/C
                         clock pessimism              0.484    18.937    
                         clock uncertainty           -0.092    18.845    
    SLICE_X48Y40         FDRE (Setup_fdre_C_D)        0.031    18.876    U_DepthAlgorithm_Census/window_L_reg[2][2][12]
  -------------------------------------------------------------------
                         required time                         18.876    
                         arrival time                         -14.719    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_R0_reg[2][1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.501ns  (logic 2.064ns (13.315%)  route 13.437ns (86.685%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.636    -0.876    U_DepthAlgorithm_Census/clk_50
    SLICE_X4Y49          FDCE                                         r  U_DepthAlgorithm_Census/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  U_DepthAlgorithm_Census/j_reg[0]/Q
                         net (fo=5089, routed)        4.892     4.473    U_DepthAlgorithm_Census/j[0]
    SLICE_X50Y111        LUT2 (Prop_lut2_I0_O)        0.124     4.597 r  U_DepthAlgorithm_Census/window_R0[1][1][13]_i_24/O
                         net (fo=1, routed)           0.000     4.597    U_DepthAlgorithm_Census/window_R0[1][1][13]_i_24_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.024 r  U_DepthAlgorithm_Census/window_R0_reg[1][1][13]_i_8/O[1]
                         net (fo=1680, routed)        6.115    11.139    U_DepthAlgorithm_Census/window_R0_reg[1][1][13]_i_8_n_6
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.306    11.445 r  U_DepthAlgorithm_Census/window_R0[2][1][2]_i_65/O
                         net (fo=1, routed)           0.000    11.445    U_DepthAlgorithm_Census/window_R0[2][1][2]_i_65_n_0
    SLICE_X43Y8          MUXF7 (Prop_muxf7_I1_O)      0.217    11.662 r  U_DepthAlgorithm_Census/window_R0_reg[2][1][2]_i_37/O
                         net (fo=1, routed)           0.000    11.662    U_DepthAlgorithm_Census/window_R0_reg[2][1][2]_i_37_n_0
    SLICE_X43Y8          MUXF8 (Prop_muxf8_I1_O)      0.094    11.756 r  U_DepthAlgorithm_Census/window_R0_reg[2][1][2]_i_15/O
                         net (fo=1, routed)           0.880    12.636    U_DepthAlgorithm_Census/window_R0_reg[2][1][2]_i_15_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I1_O)        0.316    12.952 r  U_DepthAlgorithm_Census/window_R0[2][1][2]_i_5/O
                         net (fo=1, routed)           1.550    14.502    U_DepthAlgorithm_Census/window_R0[2][1][2]_i_5_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I5_O)        0.124    14.626 r  U_DepthAlgorithm_Census/window_R0[2][1][2]_i_1/O
                         net (fo=1, routed)           0.000    14.626    U_DepthAlgorithm_Census/window_R0[2][1][2]_i_1_n_0
    SLICE_X51Y24         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.435    18.440    U_DepthAlgorithm_Census/clk_50
    SLICE_X51Y24         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][1][2]/C
                         clock pessimism              0.492    18.931    
                         clock uncertainty           -0.092    18.839    
    SLICE_X51Y24         FDRE (Setup_fdre_C_D)        0.032    18.871    U_DepthAlgorithm_Census/window_R0_reg[2][1][2]
  -------------------------------------------------------------------
                         required time                         18.871    
                         arrival time                         -14.626    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.272ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_R0_reg[2][0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.547ns  (logic 1.757ns (11.301%)  route 13.790ns (88.699%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.636    -0.876    U_DepthAlgorithm_Census/clk_50
    SLICE_X4Y49          FDCE                                         r  U_DepthAlgorithm_Census/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  U_DepthAlgorithm_Census/j_reg[0]/Q
                         net (fo=5089, routed)        4.626     4.207    U_DepthAlgorithm_Census/j[0]
    SLICE_X48Y111        LUT2 (Prop_lut2_I0_O)        0.124     4.331 r  U_DepthAlgorithm_Census/window_R0[1][0][13]_i_24/O
                         net (fo=1, routed)           0.000     4.331    U_DepthAlgorithm_Census/window_R0[1][0][13]_i_24_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.863 r  U_DepthAlgorithm_Census/window_R0_reg[1][0][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.863    U_DepthAlgorithm_Census/window_R0_reg[1][0][13]_i_9_n_0
    SLICE_X48Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.085 r  U_DepthAlgorithm_Census/window_R0_reg[1][0][13]_i_3/O[0]
                         net (fo=113, routed)         7.487    12.571    U_DepthAlgorithm_Census/window_R0_reg[1][0][13]_i_3_n_7
    SLICE_X5Y6           LUT6 (Prop_lut6_I4_O)        0.299    12.870 r  U_DepthAlgorithm_Census/window_R0[2][0][6]_i_5/O
                         net (fo=1, routed)           1.677    14.548    U_DepthAlgorithm_Census/window_R0[2][0][6]_i_5_n_0
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.124    14.672 r  U_DepthAlgorithm_Census/window_R0[2][0][6]_i_1/O
                         net (fo=1, routed)           0.000    14.672    U_DepthAlgorithm_Census/window_R0[2][0][6]_i_1_n_0
    SLICE_X29Y30         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.436    18.441    U_DepthAlgorithm_Census/clk_50
    SLICE_X29Y30         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][0][6]/C
                         clock pessimism              0.564    19.004    
                         clock uncertainty           -0.092    18.912    
    SLICE_X29Y30         FDRE (Setup_fdre_C_D)        0.031    18.943    U_DepthAlgorithm_Census/window_R0_reg[2][0][6]
  -------------------------------------------------------------------
                         required time                         18.943    
                         arrival time                         -14.672    
  -------------------------------------------------------------------
                         slack                                  4.272    

Slack (MET) :             4.281ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_R0_reg[2][2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.471ns  (logic 2.089ns (13.502%)  route 13.382ns (86.498%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.636    -0.876    U_DepthAlgorithm_Census/clk_50
    SLICE_X4Y49          FDCE                                         r  U_DepthAlgorithm_Census/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  U_DepthAlgorithm_Census/j_reg[0]/Q
                         net (fo=5089, routed)        4.808     4.388    U_DepthAlgorithm_Census/j[0]
    SLICE_X41Y113        LUT2 (Prop_lut2_I0_O)        0.124     4.512 r  U_DepthAlgorithm_Census/window_R0[0][2][13]_i_26/O
                         net (fo=1, routed)           0.000     4.512    U_DepthAlgorithm_Census/window_R0[0][2][13]_i_26_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.936 r  U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_8/O[1]
                         net (fo=1680, routed)        5.663    10.599    U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_8_n_6
    SLICE_X64Y8          LUT6 (Prop_lut6_I2_O)        0.303    10.902 r  U_DepthAlgorithm_Census/window_R0[2][2][3]_i_50/O
                         net (fo=1, routed)           0.000    10.902    U_DepthAlgorithm_Census/window_R0[2][2][3]_i_50_n_0
    SLICE_X64Y8          MUXF7 (Prop_muxf7_I0_O)      0.241    11.143 r  U_DepthAlgorithm_Census/window_R0_reg[2][2][3]_i_30/O
                         net (fo=1, routed)           0.000    11.143    U_DepthAlgorithm_Census/window_R0_reg[2][2][3]_i_30_n_0
    SLICE_X64Y8          MUXF8 (Prop_muxf8_I0_O)      0.098    11.241 r  U_DepthAlgorithm_Census/window_R0_reg[2][2][3]_i_12/O
                         net (fo=1, routed)           1.211    12.452    U_DepthAlgorithm_Census/window_R0_reg[2][2][3]_i_12_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I3_O)        0.319    12.771 r  U_DepthAlgorithm_Census/window_R0[2][2][3]_i_4/O
                         net (fo=1, routed)           1.701    14.472    U_DepthAlgorithm_Census/window_R0[2][2][3]_i_4_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I3_O)        0.124    14.596 r  U_DepthAlgorithm_Census/window_R0[2][2][3]_i_1/O
                         net (fo=1, routed)           0.000    14.596    U_DepthAlgorithm_Census/window_R0[2][2][3]_i_1_n_0
    SLICE_X41Y35         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.442    18.447    U_DepthAlgorithm_Census/clk_50
    SLICE_X41Y35         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][2][3]/C
                         clock pessimism              0.492    18.938    
                         clock uncertainty           -0.092    18.846    
    SLICE_X41Y35         FDRE (Setup_fdre_C_D)        0.031    18.877    U_DepthAlgorithm_Census/window_R0_reg[2][2][3]
  -------------------------------------------------------------------
                         required time                         18.877    
                         arrival time                         -14.596    
  -------------------------------------------------------------------
                         slack                                  4.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/mem_L_reg[1][0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.549    -0.632    U_DepthAlgorithm_Census/clk_50
    SLICE_X46Y75         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  U_DepthAlgorithm_Census/mem_L_reg[1][0][11]/Q
                         net (fo=3, routed)           0.094    -0.374    U_DepthAlgorithm_Census/mem_L_reg[1][0]_339[11]
    SLICE_X47Y75         LUT6 (Prop_lut6_I0_O)        0.045    -0.329 r  U_DepthAlgorithm_Census/window_L[1][1][11]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    U_DepthAlgorithm_Census/window_L[1][1][11]_i_1_n_0
    SLICE_X47Y75         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.816    -0.874    U_DepthAlgorithm_Census/clk_50
    SLICE_X47Y75         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][1][11]/C
                         clock pessimism              0.255    -0.619    
    SLICE_X47Y75         FDRE (Hold_fdre_C_D)         0.091    -0.528    U_DepthAlgorithm_Census/window_L_reg[1][1][11]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[50][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.280%)  route 0.170ns (54.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.642    -0.539    U_DepthAlgorithm_Census/clk_50
    SLICE_X35Y145        FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y145        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  U_DepthAlgorithm_Census/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.170    -0.227    U_DepthAlgorithm_Census/depth_reg[5]
    SLICE_X33Y144        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[50][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.916    -0.773    U_DepthAlgorithm_Census/clk_50
    SLICE_X33Y144        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[50][5]/C
                         clock pessimism              0.270    -0.503    
    SLICE_X33Y144        FDCE (Hold_fdce_C_D)         0.072    -0.431    U_DepthAlgorithm_Census/temp_mem_reg[50][5]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[48][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.856%)  route 0.173ns (55.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.642    -0.539    U_DepthAlgorithm_Census/clk_50
    SLICE_X35Y145        FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y145        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  U_DepthAlgorithm_Census/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.173    -0.225    U_DepthAlgorithm_Census/depth_reg[5]
    SLICE_X32Y144        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[48][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.916    -0.773    U_DepthAlgorithm_Census/clk_50
    SLICE_X32Y144        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[48][5]/C
                         clock pessimism              0.270    -0.503    
    SLICE_X32Y144        FDCE (Hold_fdce_C_D)         0.072    -0.431    U_DepthAlgorithm_Census/temp_mem_reg[48][5]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/j_reg[2]_rep__12/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.044%)  route 0.261ns (64.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.645    -0.536    U_DepthAlgorithm_Census/clk_50
    SLICE_X48Y103        FDCE                                         r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=49, routed)          0.261    -0.134    U_DepthAlgorithm_Census/j_next
    SLICE_X50Y99         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[2]_rep__12/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.835    -0.854    U_DepthAlgorithm_Census/clk_50
    SLICE_X50Y99         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[2]_rep__12/C
                         clock pessimism              0.503    -0.350    
    SLICE_X50Y99         FDCE (Hold_fdce_C_CE)       -0.016    -0.366    U_DepthAlgorithm_Census/j_reg[2]_rep__12
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/j_reg[2]_rep__6/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.044%)  route 0.261ns (64.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.645    -0.536    U_DepthAlgorithm_Census/clk_50
    SLICE_X48Y103        FDCE                                         r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=49, routed)          0.261    -0.134    U_DepthAlgorithm_Census/j_next
    SLICE_X50Y99         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[2]_rep__6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.835    -0.854    U_DepthAlgorithm_Census/clk_50
    SLICE_X50Y99         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[2]_rep__6/C
                         clock pessimism              0.503    -0.350    
    SLICE_X50Y99         FDCE (Hold_fdce_C_CE)       -0.016    -0.366    U_DepthAlgorithm_Census/j_reg[2]_rep__6
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.286%)  route 0.157ns (45.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.645    -0.536    U_DepthAlgorithm_Census/clk_50
    SLICE_X48Y103        FDPE                                         r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.395 r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.157    -0.238    U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg_n_0_[0]
    SLICE_X48Y103        LUT5 (Prop_lut5_I1_O)        0.045    -0.193 r  U_DepthAlgorithm_Census/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    U_DepthAlgorithm_Census/FSM_onehot_state_reg[2]_i_1_n_0
    SLICE_X48Y103        FDCE                                         r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.919    -0.770    U_DepthAlgorithm_Census/clk_50
    SLICE_X48Y103        FDCE                                         r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/C
                         clock pessimism              0.234    -0.536    
    SLICE_X48Y103        FDCE (Hold_fdce_C_D)         0.092    -0.444    U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[44][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.125%)  route 0.179ns (55.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.642    -0.539    U_DepthAlgorithm_Census/clk_50
    SLICE_X35Y145        FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y145        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  U_DepthAlgorithm_Census/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.179    -0.219    U_DepthAlgorithm_Census/depth_reg[5]
    SLICE_X34Y146        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[44][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.916    -0.773    U_DepthAlgorithm_Census/clk_50
    SLICE_X34Y146        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[44][5]/C
                         clock pessimism              0.250    -0.523    
    SLICE_X34Y146        FDCE (Hold_fdce_C_D)         0.052    -0.471    U_DepthAlgorithm_Census/temp_mem_reg[44][5]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[45][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.788%)  route 0.223ns (61.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.642    -0.539    U_DepthAlgorithm_Census/clk_50
    SLICE_X35Y145        FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y145        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  U_DepthAlgorithm_Census/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.223    -0.175    U_DepthAlgorithm_Census/depth_reg[5]
    SLICE_X31Y145        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[45][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.916    -0.773    U_DepthAlgorithm_Census/clk_50
    SLICE_X31Y145        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[45][5]/C
                         clock pessimism              0.270    -0.503    
    SLICE_X31Y145        FDCE (Hold_fdce_C_D)         0.072    -0.431    U_DepthAlgorithm_Census/temp_mem_reg[45][5]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[60][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.022%)  route 0.192ns (53.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.642    -0.539    U_DepthAlgorithm_Census/clk_50
    SLICE_X34Y144        FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y144        FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  U_DepthAlgorithm_Census/depth_reg_reg[4]/Q
                         net (fo=160, routed)         0.192    -0.183    U_DepthAlgorithm_Census/depth_reg[4]
    SLICE_X30Y142        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[60][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.915    -0.774    U_DepthAlgorithm_Census/clk_50
    SLICE_X30Y142        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[60][4]/C
                         clock pessimism              0.270    -0.504    
    SLICE_X30Y142        FDCE (Hold_fdce_C_D)         0.063    -0.441    U_DepthAlgorithm_Census/temp_mem_reg[60][4]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[53][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.264%)  route 0.201ns (58.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.642    -0.539    U_DepthAlgorithm_Census/clk_50
    SLICE_X35Y145        FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y145        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  U_DepthAlgorithm_Census/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.201    -0.197    U_DepthAlgorithm_Census/depth_reg[5]
    SLICE_X34Y141        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[53][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.915    -0.774    U_DepthAlgorithm_Census/clk_50
    SLICE_X34Y141        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[53][5]/C
                         clock pessimism              0.250    -0.524    
    SLICE_X34Y141        FDCE (Hold_fdce_C_D)         0.059    -0.465    U_DepthAlgorithm_Census/temp_mem_reg[53][5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    U_clk_gene/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X48Y103    U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X48Y103    U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X48Y103    U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y78     U_DepthAlgorithm_Census/mem_L_reg[1][133][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y78     U_DepthAlgorithm_Census/mem_L_reg[1][133][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X51Y64     U_DepthAlgorithm_Census/mem_L_reg[1][133][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y70     U_DepthAlgorithm_Census/mem_L_reg[1][133][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X43Y61     U_DepthAlgorithm_Census/mem_L_reg[1][133][2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y15     U_DepthAlgorithm_Census/mem_R_reg[2][73][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y84     U_DepthAlgorithm_Census/mem_L_reg[1][135][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y83     U_DepthAlgorithm_Census/mem_L_reg[1][135][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y66     U_DepthAlgorithm_Census/mem_R_reg[1][143][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y66     U_DepthAlgorithm_Census/mem_R_reg[1][143][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y15     U_DepthAlgorithm_Census/mem_R_reg[2][74][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y83     U_DepthAlgorithm_Census/mem_L_reg[1][136][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y83     U_DepthAlgorithm_Census/mem_L_reg[1][136][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y83     U_DepthAlgorithm_Census/mem_L_reg[1][136][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y65     U_DepthAlgorithm_Census/mem_L_reg[1][137][2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X48Y103    U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y103    U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y103    U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y78     U_DepthAlgorithm_Census/mem_L_reg[1][133][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y78     U_DepthAlgorithm_Census/mem_L_reg[1][133][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y64     U_DepthAlgorithm_Census/mem_L_reg[1][133][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y78     U_DepthAlgorithm_Census/mem_L_reg[1][133][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y78     U_DepthAlgorithm_Census/mem_L_reg[1][134][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y78     U_DepthAlgorithm_Census/mem_L_reg[1][134][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X47Y84     U_DepthAlgorithm_Census/mem_L_reg[1][134][12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    U_clk_gene/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk1_clk_wiz_0_1
  To Clock:  ov7670_xclk1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_clk_gene/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk2_clk_wiz_0_1
  To Clock:  ov7670_xclk2_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk2_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    U_clk_gene/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0_1
  To Clock:  vga_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       25.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.117ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.058ns  (logic 5.940ns (42.254%)  route 8.118ns (57.746%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[10])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[10]
                         net (fo=2, routed)           1.123     8.275    U_vga_controller/U_Pixel_Counter/P[10]
    SLICE_X11Y81         LUT4 (Prop_lut4_I0_O)        0.152     8.427 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10__0/O
                         net (fo=16, routed)          4.730    13.157    U_FrameBufferRight/ADDRBWRADDR[10]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.104    39.048    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774    38.274    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.274    
                         arrival time                         -13.157    
  -------------------------------------------------------------------
                         slack                                 25.117    

Slack (MET) :             25.126ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.053ns  (logic 5.936ns (42.241%)  route 8.117ns (57.759%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[0]
                         net (fo=2, routed)           1.014     8.166    U_vga_controller/U_Pixel_Counter/P[0]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.148     8.314 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20/O
                         net (fo=16, routed)          4.838    13.152    U_FrameBufferRight/ADDRBWRADDR[0]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.104    39.048    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.770    38.278    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.278    
                         arrival time                         -13.152    
  -------------------------------------------------------------------
                         slack                                 25.126    

Slack (MET) :             25.159ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.022ns  (logic 5.940ns (42.363%)  route 8.082ns (57.637%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[6])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[6]
                         net (fo=2, routed)           1.007     8.158    U_vga_controller/U_Pixel_Counter/P[6]
    SLICE_X11Y80         LUT4 (Prop_lut4_I0_O)        0.152     8.310 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_14__0/O
                         net (fo=16, routed)          4.811    13.121    U_FrameBufferRight/ADDRBWRADDR[6]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.104    39.048    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.768    38.280    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.280    
                         arrival time                         -13.121    
  -------------------------------------------------------------------
                         slack                                 25.159    

Slack (MET) :             25.173ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.002ns  (logic 5.937ns (42.401%)  route 8.065ns (57.599%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[12])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[12]
                         net (fo=2, routed)           0.978     8.129    U_vga_controller/U_Pixel_Counter/P[12]
    SLICE_X11Y80         LUT4 (Prop_lut4_I0_O)        0.149     8.278 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_8__0/O
                         net (fo=16, routed)          4.823    13.101    U_FrameBufferRight/ADDRBWRADDR[12]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.104    39.048    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.774    38.274    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.274    
                         arrival time                         -13.101    
  -------------------------------------------------------------------
                         slack                                 25.173    

Slack (MET) :             25.187ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.991ns  (logic 5.938ns (42.440%)  route 8.053ns (57.560%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[4])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[4]
                         net (fo=2, routed)           1.085     8.236    U_vga_controller/U_Pixel_Counter/P[4]
    SLICE_X12Y81         LUT5 (Prop_lut5_I0_O)        0.150     8.386 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_16/O
                         net (fo=16, routed)          4.704    13.090    U_FrameBufferRight/ADDRBWRADDR[4]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.104    39.048    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.770    38.278    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.278    
                         arrival time                         -13.090    
  -------------------------------------------------------------------
                         slack                                 25.187    

Slack (MET) :             25.265ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.915ns  (logic 5.941ns (42.696%)  route 7.974ns (57.304%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[8])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[8]
                         net (fo=2, routed)           0.899     8.051    U_vga_controller/U_Pixel_Counter/P[8]
    SLICE_X11Y80         LUT4 (Prop_lut4_I0_O)        0.153     8.204 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_12__0/O
                         net (fo=16, routed)          4.810    13.014    U_FrameBufferRight/ADDRBWRADDR[8]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.104    39.048    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.769    38.279    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.279    
                         arrival time                         -13.014    
  -------------------------------------------------------------------
                         slack                                 25.265    

Slack (MET) :             25.332ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.051ns  (logic 5.912ns (42.074%)  route 8.139ns (57.926%))
  Logic Levels:           3  (DSP48E1=1 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[5])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[5]
                         net (fo=2, routed)           1.018     8.170    U_vga_controller/U_Pixel_Counter/P[5]
    SLICE_X12Y81         LUT6 (Prop_lut6_I0_O)        0.124     8.294 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15__0/O
                         net (fo=16, routed)          4.857    13.150    U_FrameBufferRight/ADDRBWRADDR[5]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.104    39.048    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    38.482    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.482    
                         arrival time                         -13.150    
  -------------------------------------------------------------------
                         slack                                 25.332    

Slack (MET) :             25.373ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.802ns  (logic 5.937ns (43.017%)  route 7.865ns (56.983%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[3])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[3]
                         net (fo=2, routed)           0.924     8.076    U_vga_controller/U_Pixel_Counter/P[3]
    SLICE_X9Y80          LUT5 (Prop_lut5_I0_O)        0.149     8.225 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17/O
                         net (fo=16, routed)          4.676    12.901    U_FrameBufferRight/ADDRBWRADDR[3]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.104    39.048    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.774    38.274    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.274    
                         arrival time                         -12.901    
  -------------------------------------------------------------------
                         slack                                 25.373    

Slack (MET) :             25.381ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.794ns  (logic 5.937ns (43.041%)  route 7.857ns (56.959%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[9])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[9]
                         net (fo=2, routed)           0.910     8.062    U_vga_controller/U_Pixel_Counter/P[9]
    SLICE_X11Y81         LUT4 (Prop_lut4_I0_O)        0.149     8.211 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_11__0/O
                         net (fo=16, routed)          4.682    12.893    U_FrameBufferRight/ADDRBWRADDR[9]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.104    39.048    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.774    38.274    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.274    
                         arrival time                         -12.893    
  -------------------------------------------------------------------
                         slack                                 25.381    

Slack (MET) :             25.451ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_3/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.720ns  (logic 5.940ns (43.295%)  route 7.780ns (56.705%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.657 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[10])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[10]
                         net (fo=2, routed)           1.123     8.275    U_vga_controller/U_Pixel_Counter/P[10]
    SLICE_X11Y81         LUT4 (Prop_lut4_I0_O)        0.152     8.427 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10__0/O
                         net (fo=16, routed)          4.392    12.819    U_FrameBufferRight/ADDRBWRADDR[10]
    RAMB36_X0Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.653    38.657    U_FrameBufferRight/vga_clk
    RAMB36_X0Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.491    39.148    
                         clock uncertainty           -0.104    39.044    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774    38.270    U_FrameBufferRight/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         38.270    
                         arrival time                         -12.819    
  -------------------------------------------------------------------
                         slack                                 25.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.542%)  route 0.175ns (48.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.584    -0.597    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=24, routed)          0.175    -0.281    U_vga_controller/U_Pixel_Counter/Q[2]
    SLICE_X5Y82          LUT6 (Prop_lut6_I2_O)        0.045    -0.236 r  U_vga_controller/U_Pixel_Counter/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    U_vga_controller/U_Pixel_Counter/h_counter_0[5]
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.854    -0.836    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X5Y82          FDCE (Hold_fdce_C_D)         0.092    -0.490    U_vga_controller/U_Pixel_Counter/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.583    -0.598    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=12, routed)          0.192    -0.266    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[0]
    SLICE_X7Y80          LUT5 (Prop_lut5_I2_O)        0.042    -0.224 r  U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1_n_0
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.851    -0.838    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X7Y80          FDCE (Hold_fdce_C_D)         0.107    -0.491    U_vga_controller/U_Pixel_Counter/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.646%)  route 0.189ns (50.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.557    -0.624    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=10, routed)          0.189    -0.295    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[3]
    SLICE_X9Y80          LUT6 (Prop_lut6_I1_O)        0.045    -0.250 r  U_vga_controller/U_Pixel_Counter/v_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    U_vga_controller/U_Pixel_Counter/v_counter[5]_i_1_n_0
    SLICE_X9Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.823    -0.866    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X9Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                         clock pessimism              0.255    -0.611    
    SLICE_X9Y80          FDCE (Hold_fdce_C_D)         0.091    -0.520    U_vga_controller/U_Pixel_Counter/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.327%)  route 0.204ns (52.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.585    -0.596    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=10, routed)          0.204    -0.252    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X5Y82          LUT3 (Prop_lut3_I2_O)        0.042    -0.210 r  U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1_n_0
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.854    -0.836    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X5Y82          FDCE (Hold_fdce_C_D)         0.107    -0.489    U_vga_controller/U_Pixel_Counter/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.583    -0.598    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=12, routed)          0.192    -0.266    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[0]
    SLICE_X7Y80          LUT2 (Prop_lut2_I0_O)        0.045    -0.221 r  U_vga_controller/U_Pixel_Counter/v_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    U_vga_controller/U_Pixel_Counter/v_counter[1]_i_1_n_0
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.851    -0.838    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X7Y80          FDCE (Hold_fdce_C_D)         0.091    -0.507    U_vga_controller/U_Pixel_Counter/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.557    -0.624    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=10, routed)          0.192    -0.292    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[3]
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.045    -0.247 r  U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1_n_0
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.824    -0.865    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                         clock pessimism              0.241    -0.624    
    SLICE_X9Y81          FDCE (Hold_fdce_C_D)         0.091    -0.533    U_vga_controller/U_Pixel_Counter/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.033%)  route 0.193ns (50.967%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.585    -0.596    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/Q
                         net (fo=14, routed)          0.193    -0.262    U_vga_controller/U_Pixel_Counter/Q[0]
    SLICE_X5Y82          LUT4 (Prop_lut4_I0_O)        0.045    -0.217 r  U_vga_controller/U_Pixel_Counter/h_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    U_vga_controller/U_Pixel_Counter/h_counter_0[6]
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.854    -0.836    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X5Y82          FDCE (Hold_fdce_C_D)         0.092    -0.504    U_vga_controller/U_Pixel_Counter/h_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (49.007%)  route 0.194ns (50.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.583    -0.598    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=12, routed)          0.194    -0.264    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[0]
    SLICE_X7Y80          LUT6 (Prop_lut6_I3_O)        0.045    -0.219 r  U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1_n_0
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.851    -0.838    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X7Y80          FDCE (Hold_fdce_C_D)         0.092    -0.506    U_vga_controller/U_Pixel_Counter/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.881%)  route 0.202ns (52.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.557    -0.624    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/Q
                         net (fo=24, routed)          0.202    -0.281    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[8]
    SLICE_X9Y81          LUT6 (Prop_lut6_I2_O)        0.045    -0.236 r  U_vga_controller/U_Pixel_Counter/v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.236    U_vga_controller/U_Pixel_Counter/v_counter[9]_i_2_n_0
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.824    -0.865    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                         clock pessimism              0.241    -0.624    
    SLICE_X9Y81          FDCE (Hold_fdce_C_D)         0.092    -0.532    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.639%)  route 0.204ns (52.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.557    -0.624    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=25, routed)          0.204    -0.279    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X9Y81          LUT3 (Prop_lut3_I0_O)        0.045    -0.234 r  U_vga_controller/U_Pixel_Counter/v_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    U_vga_controller/U_Pixel_Counter/v_counter[6]_i_1_n_0
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.824    -0.865    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                         clock pessimism              0.241    -0.624    
    SLICE_X9Y81          FDCE (Hold_fdce_C_D)         0.092    -0.532    U_vga_controller/U_Pixel_Counter/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.298    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y7      U_FrameBufferLeft/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y27     U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y9      U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y23     U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y28     U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8      U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y26     U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y21     U_FrameBufferRight/mem_reg_0_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y9      U_FrameBufferLeft/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y26     U_FrameBufferRight/mem_reg_0_10/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X7Y80      U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X7Y80      U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X7Y80      U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y81      U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y81      U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y81      U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y81      U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y81      U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y81      U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y82      U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y81      U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y81      U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y82      U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y82      U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y82      U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y82      U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y82      U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y82      U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y82      U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y82      U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  clk_50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.298ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][37][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.810ns  (logic 5.233ns (35.335%)  route 9.577ns (64.665%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.334 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[1]
                         net (fo=481, routed)         5.745    14.080    U_DepthAlgorithm_Census/D[10]
    SLICE_X57Y15         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][37][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.447    18.452    U_DepthAlgorithm_Census/clk_50
    SLICE_X57Y15         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][37][10]/C
                         clock pessimism              0.398    18.850    
                         clock uncertainty           -0.226    18.624    
    SLICE_X57Y15         FDRE (Setup_fdre_C_D)       -0.246    18.378    U_DepthAlgorithm_Census/mem_L_reg[2][37][10]
  -------------------------------------------------------------------
                         required time                         18.378    
                         arrival time                         -14.080    
  -------------------------------------------------------------------
                         slack                                  4.298    

Slack (MET) :             4.299ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][53][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.814ns  (logic 5.120ns (34.562%)  route 9.694ns (65.438%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.221 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[0]
                         net (fo=481, routed)         5.863    14.084    U_DepthAlgorithm_Census/D[9]
    SLICE_X28Y0          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][53][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.448    18.453    U_DepthAlgorithm_Census/clk_50
    SLICE_X28Y0          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][53][9]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.226    18.625    
    SLICE_X28Y0          FDRE (Setup_fdre_C_D)       -0.242    18.383    U_DepthAlgorithm_Census/mem_L_reg[2][53][9]
  -------------------------------------------------------------------
                         required time                         18.383    
                         arrival time                         -14.084    
  -------------------------------------------------------------------
                         slack                                  4.299    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][89][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.856ns  (logic 5.233ns (35.226%)  route 9.623ns (64.774%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.334 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[1]
                         net (fo=481, routed)         5.791    14.126    U_DepthAlgorithm_Census/D[10]
    SLICE_X59Y19         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][89][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.507    18.512    U_DepthAlgorithm_Census/clk_50
    SLICE_X59Y19         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][89][10]/C
                         clock pessimism              0.398    18.910    
                         clock uncertainty           -0.226    18.684    
    SLICE_X59Y19         FDRE (Setup_fdre_C_D)       -0.246    18.438    U_DepthAlgorithm_Census/mem_L_reg[2][89][10]
  -------------------------------------------------------------------
                         required time                         18.438    
                         arrival time                         -14.126    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.315ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][86][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.852ns  (logic 5.233ns (35.233%)  route 9.619ns (64.767%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.334 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[1]
                         net (fo=481, routed)         5.788    14.122    U_DepthAlgorithm_Census/D[10]
    SLICE_X59Y20         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][86][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.507    18.512    U_DepthAlgorithm_Census/clk_50
    SLICE_X59Y20         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][86][10]/C
                         clock pessimism              0.398    18.910    
                         clock uncertainty           -0.226    18.684    
    SLICE_X59Y20         FDRE (Setup_fdre_C_D)       -0.246    18.438    U_DepthAlgorithm_Census/mem_L_reg[2][86][10]
  -------------------------------------------------------------------
                         required time                         18.438    
                         arrival time                         -14.122    
  -------------------------------------------------------------------
                         slack                                  4.315    

Slack (MET) :             4.334ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][80][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.810ns  (logic 5.233ns (35.335%)  route 9.577ns (64.665%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.334 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[1]
                         net (fo=481, routed)         5.745    14.080    U_DepthAlgorithm_Census/D[10]
    SLICE_X56Y15         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][80][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.447    18.452    U_DepthAlgorithm_Census/clk_50
    SLICE_X56Y15         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][80][10]/C
                         clock pessimism              0.398    18.850    
                         clock uncertainty           -0.226    18.624    
    SLICE_X56Y15         FDRE (Setup_fdre_C_D)       -0.210    18.414    U_DepthAlgorithm_Census/mem_L_reg[2][80][10]
  -------------------------------------------------------------------
                         required time                         18.414    
                         arrival time                         -14.080    
  -------------------------------------------------------------------
                         slack                                  4.334    

Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][70][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.808ns  (logic 5.120ns (34.575%)  route 9.688ns (65.425%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.221 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[0]
                         net (fo=481, routed)         5.857    14.078    U_DepthAlgorithm_Census/D[9]
    SLICE_X30Y3          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][70][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.445    18.450    U_DepthAlgorithm_Census/clk_50
    SLICE_X30Y3          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][70][9]/C
                         clock pessimism              0.398    18.848    
                         clock uncertainty           -0.226    18.622    
    SLICE_X30Y3          FDRE (Setup_fdre_C_D)       -0.203    18.419    U_DepthAlgorithm_Census/mem_L_reg[2][70][9]
  -------------------------------------------------------------------
                         required time                         18.419    
                         arrival time                         -14.078    
  -------------------------------------------------------------------
                         slack                                  4.341    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][64][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.797ns  (logic 5.120ns (34.601%)  route 9.677ns (65.399%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.221 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[0]
                         net (fo=481, routed)         5.846    14.067    U_DepthAlgorithm_Census/D[9]
    SLICE_X30Y2          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][64][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.446    18.451    U_DepthAlgorithm_Census/clk_50
    SLICE_X30Y2          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][64][9]/C
                         clock pessimism              0.398    18.849    
                         clock uncertainty           -0.226    18.623    
    SLICE_X30Y2          FDRE (Setup_fdre_C_D)       -0.203    18.420    U_DepthAlgorithm_Census/mem_L_reg[2][64][9]
  -------------------------------------------------------------------
                         required time                         18.420    
                         arrival time                         -14.067    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.382ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][90][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.822ns  (logic 5.233ns (35.306%)  route 9.589ns (64.694%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.334 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[1]
                         net (fo=481, routed)         5.757    14.092    U_DepthAlgorithm_Census/D[10]
    SLICE_X60Y20         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][90][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.507    18.512    U_DepthAlgorithm_Census/clk_50
    SLICE_X60Y20         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][90][10]/C
                         clock pessimism              0.398    18.910    
                         clock uncertainty           -0.226    18.684    
    SLICE_X60Y20         FDRE (Setup_fdre_C_D)       -0.210    18.474    U_DepthAlgorithm_Census/mem_L_reg[2][90][10]
  -------------------------------------------------------------------
                         required time                         18.474    
                         arrival time                         -14.092    
  -------------------------------------------------------------------
                         slack                                  4.382    

Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][111][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.702ns  (logic 5.120ns (34.826%)  route 9.582ns (65.174%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.221 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[0]
                         net (fo=481, routed)         5.750    13.972    U_DepthAlgorithm_Census/D[9]
    SLICE_X32Y2          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][111][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.446    18.451    U_DepthAlgorithm_Census/clk_50
    SLICE_X32Y2          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][111][9]/C
                         clock pessimism              0.398    18.849    
                         clock uncertainty           -0.226    18.623    
    SLICE_X32Y2          FDRE (Setup_fdre_C_D)       -0.256    18.367    U_DepthAlgorithm_Census/mem_L_reg[2][111][9]
  -------------------------------------------------------------------
                         required time                         18.367    
                         arrival time                         -13.972    
  -------------------------------------------------------------------
                         slack                                  4.395    

Slack (MET) :             4.399ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][105][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.764ns  (logic 5.233ns (35.444%)  route 9.531ns (64.556%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.334 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[1]
                         net (fo=481, routed)         5.700    14.034    U_DepthAlgorithm_Census/D[10]
    SLICE_X62Y25         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][105][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.502    18.507    U_DepthAlgorithm_Census/clk_50
    SLICE_X62Y25         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][105][10]/C
                         clock pessimism              0.398    18.905    
                         clock uncertainty           -0.226    18.679    
    SLICE_X62Y25         FDRE (Setup_fdre_C_D)       -0.246    18.433    U_DepthAlgorithm_Census/mem_L_reg[2][105][10]
  -------------------------------------------------------------------
                         required time                         18.433    
                         arrival time                         -14.034    
  -------------------------------------------------------------------
                         slack                                  4.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[0][0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.700ns (70.509%)  route 0.293ns (29.491%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.684    -0.497    U_FrameBufferRight/vga_clk
    RAMB36_X0Y23         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.088 r  U_FrameBufferRight/mem_reg_0_0/DOBDO[0]
                         net (fo=11, routed)          0.293     0.380    U_rgb2gray_R/rData[0]
    SLICE_X10Y115        LUT2 (Prop_lut2_I0_O)        0.045     0.425 r  U_rgb2gray_R/mem_L[2][0][0]_i_6/O
                         net (fo=1, routed)           0.000     0.425    U_FrameBufferRight/mem_L_reg[2][158][0][0]
    SLICE_X10Y115        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.495 r  U_FrameBufferRight/mem_L_reg[2][0][0]_i_1/O[0]
                         net (fo=481, routed)         0.000     0.495    U_DepthAlgorithm_Census/D[0]
    SLICE_X10Y115        FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.915    -0.774    U_DepthAlgorithm_Census/clk_50
    SLICE_X10Y115        FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][0]/C
                         clock pessimism              0.555    -0.219    
                         clock uncertainty            0.226     0.007    
    SLICE_X10Y115        FDRE (Hold_fdre_C_D)         0.130     0.137    U_DepthAlgorithm_Census/mem_L_reg[0][0][0]
  -------------------------------------------------------------------
                         required time                         -0.137    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[1][6][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.276ns (25.910%)  route 0.789ns (74.090%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.584    -0.597    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=24, routed)          0.213    -0.243    U_vga_controller/U_Pixel_Counter/Q[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.045    -0.198 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_15/O
                         net (fo=139, routed)         0.312     0.114    U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.045     0.159 r  U_vga_controller/U_Pixel_Counter/mem_R[1][6][13]_i_2/O
                         net (fo=2, routed)           0.061     0.220    U_vga_controller/U_Pixel_Counter/mem_R[1][6][13]_i_2_n_0
    SLICE_X7Y85          LUT5 (Prop_lut5_I3_O)        0.045     0.265 r  U_vga_controller/U_Pixel_Counter/mem_R[1][6][13]_i_1/O
                         net (fo=28, routed)          0.203     0.468    U_DepthAlgorithm_Census/mem_R_reg[1][6][0]_0[0]
    SLICE_X3Y85          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[1][6][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.858    -0.831    U_DepthAlgorithm_Census/clk_50
    SLICE_X3Y85          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[1][6][6]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.226    -0.049    
    SLICE_X3Y85          FDRE (Hold_fdre_C_CE)       -0.039    -0.088    U_DepthAlgorithm_Census/mem_R_reg[1][6][6]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][9][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.276ns (24.956%)  route 0.830ns (75.044%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.584    -0.597    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=24, routed)          0.213    -0.243    U_vga_controller/U_Pixel_Counter/Q[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.045    -0.198 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_15/O
                         net (fo=139, routed)         0.301     0.103    U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I3_O)        0.045     0.148 r  U_vga_controller/U_Pixel_Counter/mem_R[1][9][13]_i_2/O
                         net (fo=2, routed)           0.064     0.212    U_vga_controller/U_Pixel_Counter/mem_R[1][9][13]_i_2_n_0
    SLICE_X5Y85          LUT5 (Prop_lut5_I3_O)        0.045     0.257 r  U_vga_controller/U_Pixel_Counter/mem_R[1][9][13]_i_1/O
                         net (fo=28, routed)          0.252     0.509    U_DepthAlgorithm_Census/mem_R_reg[1][9][0]_0[0]
    SLICE_X7Y88          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][9][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.860    -0.830    U_DepthAlgorithm_Census/clk_50
    SLICE_X7Y88          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][9][7]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.226    -0.048    
    SLICE_X7Y88          FDRE (Hold_fdre_C_CE)       -0.039    -0.087    U_DepthAlgorithm_Census/mem_L_reg[1][9][7]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[1][9][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.276ns (24.956%)  route 0.830ns (75.044%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.584    -0.597    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=24, routed)          0.213    -0.243    U_vga_controller/U_Pixel_Counter/Q[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.045    -0.198 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_15/O
                         net (fo=139, routed)         0.301     0.103    U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I3_O)        0.045     0.148 r  U_vga_controller/U_Pixel_Counter/mem_R[1][9][13]_i_2/O
                         net (fo=2, routed)           0.064     0.212    U_vga_controller/U_Pixel_Counter/mem_R[1][9][13]_i_2_n_0
    SLICE_X5Y85          LUT5 (Prop_lut5_I3_O)        0.045     0.257 r  U_vga_controller/U_Pixel_Counter/mem_R[1][9][13]_i_1/O
                         net (fo=28, routed)          0.252     0.509    U_DepthAlgorithm_Census/mem_R_reg[1][9][0]_0[0]
    SLICE_X7Y88          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[1][9][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.860    -0.830    U_DepthAlgorithm_Census/clk_50
    SLICE_X7Y88          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[1][9][6]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.226    -0.048    
    SLICE_X7Y88          FDRE (Hold_fdre_C_CE)       -0.039    -0.087    U_DepthAlgorithm_Census/mem_R_reg[1][9][6]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][6][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.276ns (23.488%)  route 0.899ns (76.512%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.584    -0.597    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=24, routed)          0.213    -0.243    U_vga_controller/U_Pixel_Counter/Q[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.045    -0.198 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_15/O
                         net (fo=139, routed)         0.312     0.114    U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.045     0.159 r  U_vga_controller/U_Pixel_Counter/mem_R[1][6][13]_i_2/O
                         net (fo=2, routed)           0.061     0.220    U_vga_controller/U_Pixel_Counter/mem_R[1][6][13]_i_2_n_0
    SLICE_X7Y85          LUT5 (Prop_lut5_I3_O)        0.045     0.265 r  U_vga_controller/U_Pixel_Counter/mem_R[1][6][13]_i_1/O
                         net (fo=28, routed)          0.313     0.578    U_DepthAlgorithm_Census/mem_R_reg[1][6][0]_0[0]
    SLICE_X9Y88          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][6][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.831    -0.858    U_DepthAlgorithm_Census/clk_50
    SLICE_X9Y88          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][6][7]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.226    -0.076    
    SLICE_X9Y88          FDRE (Hold_fdre_C_CE)       -0.039    -0.115    U_DepthAlgorithm_Census/mem_L_reg[1][6][7]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][21][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.276ns (22.667%)  route 0.942ns (77.333%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.584    -0.597    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=24, routed)          0.279    -0.177    U_vga_controller/U_Pixel_Counter/Q[2]
    SLICE_X7Y81          LUT4 (Prop_lut4_I1_O)        0.045    -0.132 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_13/O
                         net (fo=88, routed)          0.277     0.145    U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I5_O)        0.045     0.190 r  U_vga_controller/U_Pixel_Counter/mem_R[1][21][13]_i_2/O
                         net (fo=2, routed)           0.146     0.335    U_vga_controller/U_Pixel_Counter/mem_R[1][21][13]_i_2_n_0
    SLICE_X5Y86          LUT5 (Prop_lut5_I3_O)        0.045     0.380 r  U_vga_controller/U_Pixel_Counter/mem_R[1][21][13]_i_1/O
                         net (fo=28, routed)          0.240     0.620    U_DepthAlgorithm_Census/mem_R_reg[1][21][0]_0[0]
    SLICE_X0Y84          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][21][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.857    -0.832    U_DepthAlgorithm_Census/clk_50
    SLICE_X0Y84          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][21][7]/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.226    -0.050    
    SLICE_X0Y84          FDRE (Hold_fdre_C_CE)       -0.039    -0.089    U_DepthAlgorithm_Census/mem_L_reg[1][21][7]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[1][21][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.276ns (22.667%)  route 0.942ns (77.333%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.584    -0.597    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=24, routed)          0.279    -0.177    U_vga_controller/U_Pixel_Counter/Q[2]
    SLICE_X7Y81          LUT4 (Prop_lut4_I1_O)        0.045    -0.132 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_13/O
                         net (fo=88, routed)          0.277     0.145    U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I5_O)        0.045     0.190 r  U_vga_controller/U_Pixel_Counter/mem_R[1][21][13]_i_2/O
                         net (fo=2, routed)           0.146     0.335    U_vga_controller/U_Pixel_Counter/mem_R[1][21][13]_i_2_n_0
    SLICE_X5Y86          LUT5 (Prop_lut5_I3_O)        0.045     0.380 r  U_vga_controller/U_Pixel_Counter/mem_R[1][21][13]_i_1/O
                         net (fo=28, routed)          0.240     0.620    U_DepthAlgorithm_Census/mem_R_reg[1][21][0]_0[0]
    SLICE_X0Y84          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[1][21][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.857    -0.832    U_DepthAlgorithm_Census/clk_50
    SLICE_X0Y84          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[1][21][6]/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.226    -0.050    
    SLICE_X0Y84          FDRE (Hold_fdre_C_CE)       -0.039    -0.089    U_DepthAlgorithm_Census/mem_R_reg[1][21][6]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][20][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.276ns (22.276%)  route 0.963ns (77.724%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.585    -0.596    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=10, routed)          0.259    -0.197    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X5Y83          LUT4 (Prop_lut4_I0_O)        0.045    -0.152 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_17/O
                         net (fo=57, routed)          0.288     0.136    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I2_O)        0.045     0.181 r  U_vga_controller/U_Pixel_Counter/mem_R[1][20][13]_i_2/O
                         net (fo=2, routed)           0.221     0.403    U_vga_controller/U_Pixel_Counter/mem_R[1][20][13]_i_2_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I3_O)        0.045     0.448 r  U_vga_controller/U_Pixel_Counter/mem_R[1][20][13]_i_1/O
                         net (fo=28, routed)          0.195     0.643    U_DepthAlgorithm_Census/mem_R_reg[1][20][0]_0[0]
    SLICE_X2Y83          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][20][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.856    -0.833    U_DepthAlgorithm_Census/clk_50
    SLICE_X2Y83          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][20][7]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.226    -0.051    
    SLICE_X2Y83          FDRE (Hold_fdre_C_CE)       -0.016    -0.067    U_DepthAlgorithm_Census/mem_L_reg[1][20][7]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.643    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[1][20][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.276ns (22.276%)  route 0.963ns (77.724%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.585    -0.596    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=10, routed)          0.259    -0.197    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X5Y83          LUT4 (Prop_lut4_I0_O)        0.045    -0.152 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_17/O
                         net (fo=57, routed)          0.288     0.136    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I2_O)        0.045     0.181 r  U_vga_controller/U_Pixel_Counter/mem_R[1][20][13]_i_2/O
                         net (fo=2, routed)           0.221     0.403    U_vga_controller/U_Pixel_Counter/mem_R[1][20][13]_i_2_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I3_O)        0.045     0.448 r  U_vga_controller/U_Pixel_Counter/mem_R[1][20][13]_i_1/O
                         net (fo=28, routed)          0.195     0.643    U_DepthAlgorithm_Census/mem_R_reg[1][20][0]_0[0]
    SLICE_X2Y83          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[1][20][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.856    -0.833    U_DepthAlgorithm_Census/clk_50
    SLICE_X2Y83          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[1][20][6]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.226    -0.051    
    SLICE_X2Y83          FDRE (Hold_fdre_C_CE)       -0.016    -0.067    U_DepthAlgorithm_Census/mem_R_reg[1][20][6]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.643    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][13][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.276ns (22.075%)  route 0.974ns (77.925%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.585    -0.596    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=10, routed)          0.259    -0.197    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X5Y83          LUT4 (Prop_lut4_I0_O)        0.045    -0.152 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_17/O
                         net (fo=57, routed)          0.355     0.203    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.045     0.248 r  U_vga_controller/U_Pixel_Counter/mem_R[1][13][13]_i_2/O
                         net (fo=2, routed)           0.176     0.424    U_vga_controller/U_Pixel_Counter/mem_R[1][13][13]_i_2_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I1_O)        0.045     0.469 r  U_vga_controller/U_Pixel_Counter/mem_L[0][13][13]_i_1/O
                         net (fo=28, routed)          0.185     0.654    U_DepthAlgorithm_Census/mem_R_reg[0][13][0]_0[0]
    SLICE_X6Y91          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][13][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.860    -0.829    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y91          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][13][3]/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.226    -0.047    
    SLICE_X6Y91          FDRE (Hold_fdre_C_CE)       -0.016    -0.063    U_DepthAlgorithm_Census/mem_R_reg[0][13][3]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.718    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50_clk_wiz_0_1
  To Clock:  clk_50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[2][0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.614ns  (logic 0.704ns (4.509%)  route 14.910ns (95.491%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.720    -0.792    U_DepthAlgorithm_Census/clk_50
    SLICE_X49Y123        FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y123        FDCE (Prop_fdce_C_Q)         0.456    -0.336 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=91, routed)         14.210    13.874    U_DepthAlgorithm_Census/j[4]
    SLICE_X36Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.998 r  U_DepthAlgorithm_Census/window_L[2][0][6]_i_5/O
                         net (fo=1, routed)           0.701    14.699    U_DepthAlgorithm_Census/window_L[2][0][6]_i_5_n_0
    SLICE_X35Y37         LUT6 (Prop_lut6_I5_O)        0.124    14.823 r  U_DepthAlgorithm_Census/window_L[2][0][6]_i_1/O
                         net (fo=1, routed)           0.000    14.823    U_DepthAlgorithm_Census/window_L[2][0][6]_i_1_n_0
    SLICE_X35Y37         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[2][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.440    18.445    U_DepthAlgorithm_Census/clk_50
    SLICE_X35Y37         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[2][0][6]/C
                         clock pessimism              0.484    18.928    
                         clock uncertainty           -0.094    18.834    
    SLICE_X35Y37         FDRE (Setup_fdre_C_D)        0.029    18.863    U_DepthAlgorithm_Census/window_L_reg[2][0][6]
  -------------------------------------------------------------------
                         required time                         18.863    
                         arrival time                         -14.823    
  -------------------------------------------------------------------
                         slack                                  4.041    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[2][0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.614ns  (logic 0.704ns (4.509%)  route 14.910ns (95.491%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 18.454 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.720    -0.792    U_DepthAlgorithm_Census/clk_50
    SLICE_X49Y123        FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y123        FDCE (Prop_fdce_C_Q)         0.456    -0.336 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=91, routed)         13.470    13.135    U_DepthAlgorithm_Census/j[4]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.124    13.259 r  U_DepthAlgorithm_Census/window_L[2][0][12]_i_4/O
                         net (fo=1, routed)           1.440    14.699    U_DepthAlgorithm_Census/window_L[2][0][12]_i_4_n_0
    SLICE_X48Y40         LUT6 (Prop_lut6_I3_O)        0.124    14.823 r  U_DepthAlgorithm_Census/window_L[2][0][12]_i_1/O
                         net (fo=1, routed)           0.000    14.823    U_DepthAlgorithm_Census/window_L[2][0][12]_i_1_n_0
    SLICE_X48Y40         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[2][0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.449    18.454    U_DepthAlgorithm_Census/clk_50
    SLICE_X48Y40         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[2][0][12]/C
                         clock pessimism              0.484    18.937    
                         clock uncertainty           -0.094    18.843    
    SLICE_X48Y40         FDRE (Setup_fdre_C_D)        0.029    18.872    U_DepthAlgorithm_Census/window_L_reg[2][0][12]
  -------------------------------------------------------------------
                         required time                         18.872    
                         arrival time                         -14.823    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.065ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_R0_reg[2][1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.751ns  (logic 2.084ns (13.231%)  route 13.667ns (86.769%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 MUXF8=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.636    -0.876    U_DepthAlgorithm_Census/clk_50
    SLICE_X4Y49          FDCE                                         r  U_DepthAlgorithm_Census/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  U_DepthAlgorithm_Census/j_reg[0]/Q
                         net (fo=5089, routed)        4.892     4.473    U_DepthAlgorithm_Census/j[0]
    SLICE_X50Y111        LUT2 (Prop_lut2_I0_O)        0.124     4.597 r  U_DepthAlgorithm_Census/window_R0[1][1][13]_i_24/O
                         net (fo=1, routed)           0.000     4.597    U_DepthAlgorithm_Census/window_R0[1][1][13]_i_24_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.205 r  U_DepthAlgorithm_Census/window_R0_reg[1][1][13]_i_8/O[3]
                         net (fo=420, routed)         6.355    11.560    U_DepthAlgorithm_Census/window_R0_reg[1][1][13]_i_8_n_4
    SLICE_X4Y4           MUXF8 (Prop_muxf8_S_O)       0.456    12.016 r  U_DepthAlgorithm_Census/window_R0_reg[2][1][6]_i_14/O
                         net (fo=1, routed)           0.720    12.736    U_DepthAlgorithm_Census/window_R0_reg[2][1][6]_i_14_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I0_O)        0.316    13.052 r  U_DepthAlgorithm_Census/window_R0[2][1][6]_i_5/O
                         net (fo=1, routed)           1.700    14.752    U_DepthAlgorithm_Census/window_R0[2][1][6]_i_5_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I5_O)        0.124    14.876 r  U_DepthAlgorithm_Census/window_R0[2][1][6]_i_1/O
                         net (fo=1, routed)           0.000    14.876    U_DepthAlgorithm_Census/window_R0[2][1][6]_i_1_n_0
    SLICE_X28Y30         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.436    18.441    U_DepthAlgorithm_Census/clk_50
    SLICE_X28Y30         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][1][6]/C
                         clock pessimism              0.564    19.004    
                         clock uncertainty           -0.094    18.910    
    SLICE_X28Y30         FDRE (Setup_fdre_C_D)        0.031    18.941    U_DepthAlgorithm_Census/window_R0_reg[2][1][6]
  -------------------------------------------------------------------
                         required time                         18.941    
                         arrival time                         -14.876    
  -------------------------------------------------------------------
                         slack                                  4.065    

Slack (MET) :             4.081ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_R0_reg[2][2][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.707ns  (logic 2.128ns (13.548%)  route 13.579ns (86.452%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.436 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.636    -0.876    U_DepthAlgorithm_Census/clk_50
    SLICE_X4Y49          FDCE                                         r  U_DepthAlgorithm_Census/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  U_DepthAlgorithm_Census/j_reg[0]/Q
                         net (fo=5089, routed)        4.808     4.388    U_DepthAlgorithm_Census/j[0]
    SLICE_X41Y113        LUT2 (Prop_lut2_I0_O)        0.124     4.512 r  U_DepthAlgorithm_Census/window_R0[0][2][13]_i_26/O
                         net (fo=1, routed)           0.000     4.512    U_DepthAlgorithm_Census/window_R0[0][2][13]_i_26_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.059 r  U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_8/O[2]
                         net (fo=840, routed)         6.400    11.460    U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_8_n_5
    SLICE_X46Y1          MUXF7 (Prop_muxf7_S_O)       0.470    11.930 r  U_DepthAlgorithm_Census/window_R0_reg[2][2][7]_i_37/O
                         net (fo=1, routed)           0.000    11.930    U_DepthAlgorithm_Census/window_R0_reg[2][2][7]_i_37_n_0
    SLICE_X46Y1          MUXF8 (Prop_muxf8_I1_O)      0.088    12.018 r  U_DepthAlgorithm_Census/window_R0_reg[2][2][7]_i_15/O
                         net (fo=1, routed)           1.164    13.181    U_DepthAlgorithm_Census/window_R0_reg[2][2][7]_i_15_n_0
    SLICE_X45Y5          LUT6 (Prop_lut6_I1_O)        0.319    13.500 r  U_DepthAlgorithm_Census/window_R0[2][2][7]_i_5/O
                         net (fo=1, routed)           1.207    14.707    U_DepthAlgorithm_Census/window_R0[2][2][7]_i_5_n_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I5_O)        0.124    14.831 r  U_DepthAlgorithm_Census/window_R0[2][2][7]_i_1/O
                         net (fo=1, routed)           0.000    14.831    U_DepthAlgorithm_Census/window_R0[2][2][7]_i_1_n_0
    SLICE_X46Y24         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.431    18.436    U_DepthAlgorithm_Census/clk_50
    SLICE_X46Y24         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][2][7]/C
                         clock pessimism              0.492    18.927    
                         clock uncertainty           -0.094    18.833    
    SLICE_X46Y24         FDRE (Setup_fdre_C_D)        0.079    18.912    U_DepthAlgorithm_Census/window_R0_reg[2][2][7]
  -------------------------------------------------------------------
                         required time                         18.912    
                         arrival time                         -14.831    
  -------------------------------------------------------------------
                         slack                                  4.081    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_R0_reg[2][2][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.720ns  (logic 2.096ns (13.333%)  route 13.624ns (86.667%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.636    -0.876    U_DepthAlgorithm_Census/clk_50
    SLICE_X4Y49          FDCE                                         r  U_DepthAlgorithm_Census/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  U_DepthAlgorithm_Census/j_reg[0]/Q
                         net (fo=5089, routed)        4.808     4.388    U_DepthAlgorithm_Census/j[0]
    SLICE_X41Y113        LUT2 (Prop_lut2_I0_O)        0.124     4.512 r  U_DepthAlgorithm_Census/window_R0[0][2][13]_i_26/O
                         net (fo=1, routed)           0.000     4.512    U_DepthAlgorithm_Census/window_R0[0][2][13]_i_26_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.936 r  U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_8/O[1]
                         net (fo=1680, routed)        5.821    10.757    U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_8_n_6
    SLICE_X59Y2          LUT6 (Prop_lut6_I2_O)        0.303    11.060 r  U_DepthAlgorithm_Census/window_R0[2][2][6]_i_51/O
                         net (fo=1, routed)           0.000    11.060    U_DepthAlgorithm_Census/window_R0[2][2][6]_i_51_n_0
    SLICE_X59Y2          MUXF7 (Prop_muxf7_I1_O)      0.245    11.305 r  U_DepthAlgorithm_Census/window_R0_reg[2][2][6]_i_30/O
                         net (fo=1, routed)           0.000    11.305    U_DepthAlgorithm_Census/window_R0_reg[2][2][6]_i_30_n_0
    SLICE_X59Y2          MUXF8 (Prop_muxf8_I0_O)      0.104    11.409 r  U_DepthAlgorithm_Census/window_R0_reg[2][2][6]_i_12/O
                         net (fo=1, routed)           1.483    12.892    U_DepthAlgorithm_Census/window_R0_reg[2][2][6]_i_12_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I3_O)        0.316    13.208 r  U_DepthAlgorithm_Census/window_R0[2][2][6]_i_4/O
                         net (fo=1, routed)           1.513    14.721    U_DepthAlgorithm_Census/window_R0[2][2][6]_i_4_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I3_O)        0.124    14.845 r  U_DepthAlgorithm_Census/window_R0[2][2][6]_i_1/O
                         net (fo=1, routed)           0.000    14.845    U_DepthAlgorithm_Census/window_R0[2][2][6]_i_1_n_0
    SLICE_X28Y30         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.436    18.441    U_DepthAlgorithm_Census/clk_50
    SLICE_X28Y30         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][2][6]/C
                         clock pessimism              0.564    19.004    
                         clock uncertainty           -0.094    18.910    
    SLICE_X28Y30         FDRE (Setup_fdre_C_D)        0.032    18.942    U_DepthAlgorithm_Census/window_R0_reg[2][2][6]
  -------------------------------------------------------------------
                         required time                         18.942    
                         arrival time                         -14.845    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.113ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_R0_reg[2][2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.633ns  (logic 1.873ns (11.981%)  route 13.760ns (88.019%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.636    -0.876    U_DepthAlgorithm_Census/clk_50
    SLICE_X4Y49          FDCE                                         r  U_DepthAlgorithm_Census/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  U_DepthAlgorithm_Census/j_reg[0]/Q
                         net (fo=5089, routed)        4.808     4.388    U_DepthAlgorithm_Census/j[0]
    SLICE_X41Y113        LUT2 (Prop_lut2_I0_O)        0.124     4.512 r  U_DepthAlgorithm_Census/window_R0[0][2][13]_i_26/O
                         net (fo=1, routed)           0.000     4.512    U_DepthAlgorithm_Census/window_R0[0][2][13]_i_26_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.044 r  U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.044    U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_8_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.378 r  U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_4/O[1]
                         net (fo=84, routed)          7.142    12.520    U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_4_n_6
    SLICE_X60Y6          LUT6 (Prop_lut6_I2_O)        0.303    12.823 r  U_DepthAlgorithm_Census/window_R0[2][2][5]_i_4/O
                         net (fo=1, routed)           1.810    14.633    U_DepthAlgorithm_Census/window_R0[2][2][5]_i_4_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.124    14.757 r  U_DepthAlgorithm_Census/window_R0[2][2][5]_i_1/O
                         net (fo=1, routed)           0.000    14.757    U_DepthAlgorithm_Census/window_R0[2][2][5]_i_1_n_0
    SLICE_X40Y29         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.436    18.441    U_DepthAlgorithm_Census/clk_50
    SLICE_X40Y29         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][2][5]/C
                         clock pessimism              0.492    18.932    
                         clock uncertainty           -0.094    18.838    
    SLICE_X40Y29         FDRE (Setup_fdre_C_D)        0.032    18.870    U_DepthAlgorithm_Census/window_R0_reg[2][2][5]
  -------------------------------------------------------------------
                         required time                         18.870    
                         arrival time                         -14.757    
  -------------------------------------------------------------------
                         slack                                  4.113    

Slack (MET) :             4.155ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[2][2][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.493ns  (logic 0.766ns (4.944%)  route 14.727ns (95.056%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 18.454 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.738    -0.774    U_DepthAlgorithm_Census/clk_50
    SLICE_X50Y105        FDCE                                         r  U_DepthAlgorithm_Census/j_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDCE (Prop_fdce_C_Q)         0.518    -0.256 r  U_DepthAlgorithm_Census/j_reg[5]/Q
                         net (fo=270, routed)        13.545    13.289    U_DepthAlgorithm_Census/j[5]
    SLICE_X62Y38         LUT6 (Prop_lut6_I2_O)        0.124    13.413 r  U_DepthAlgorithm_Census/window_L[2][2][12]_i_3/O
                         net (fo=1, routed)           1.182    14.595    U_DepthAlgorithm_Census/window_L[2][2][12]_i_3_n_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I2_O)        0.124    14.719 r  U_DepthAlgorithm_Census/window_L[2][2][12]_i_1/O
                         net (fo=1, routed)           0.000    14.719    U_DepthAlgorithm_Census/mem_L[12]
    SLICE_X48Y40         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[2][2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.449    18.454    U_DepthAlgorithm_Census/clk_50
    SLICE_X48Y40         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[2][2][12]/C
                         clock pessimism              0.484    18.937    
                         clock uncertainty           -0.094    18.843    
    SLICE_X48Y40         FDRE (Setup_fdre_C_D)        0.031    18.874    U_DepthAlgorithm_Census/window_L_reg[2][2][12]
  -------------------------------------------------------------------
                         required time                         18.874    
                         arrival time                         -14.719    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.243ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_R0_reg[2][1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.501ns  (logic 2.064ns (13.315%)  route 13.437ns (86.685%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.636    -0.876    U_DepthAlgorithm_Census/clk_50
    SLICE_X4Y49          FDCE                                         r  U_DepthAlgorithm_Census/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  U_DepthAlgorithm_Census/j_reg[0]/Q
                         net (fo=5089, routed)        4.892     4.473    U_DepthAlgorithm_Census/j[0]
    SLICE_X50Y111        LUT2 (Prop_lut2_I0_O)        0.124     4.597 r  U_DepthAlgorithm_Census/window_R0[1][1][13]_i_24/O
                         net (fo=1, routed)           0.000     4.597    U_DepthAlgorithm_Census/window_R0[1][1][13]_i_24_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.024 r  U_DepthAlgorithm_Census/window_R0_reg[1][1][13]_i_8/O[1]
                         net (fo=1680, routed)        6.115    11.139    U_DepthAlgorithm_Census/window_R0_reg[1][1][13]_i_8_n_6
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.306    11.445 r  U_DepthAlgorithm_Census/window_R0[2][1][2]_i_65/O
                         net (fo=1, routed)           0.000    11.445    U_DepthAlgorithm_Census/window_R0[2][1][2]_i_65_n_0
    SLICE_X43Y8          MUXF7 (Prop_muxf7_I1_O)      0.217    11.662 r  U_DepthAlgorithm_Census/window_R0_reg[2][1][2]_i_37/O
                         net (fo=1, routed)           0.000    11.662    U_DepthAlgorithm_Census/window_R0_reg[2][1][2]_i_37_n_0
    SLICE_X43Y8          MUXF8 (Prop_muxf8_I1_O)      0.094    11.756 r  U_DepthAlgorithm_Census/window_R0_reg[2][1][2]_i_15/O
                         net (fo=1, routed)           0.880    12.636    U_DepthAlgorithm_Census/window_R0_reg[2][1][2]_i_15_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I1_O)        0.316    12.952 r  U_DepthAlgorithm_Census/window_R0[2][1][2]_i_5/O
                         net (fo=1, routed)           1.550    14.502    U_DepthAlgorithm_Census/window_R0[2][1][2]_i_5_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I5_O)        0.124    14.626 r  U_DepthAlgorithm_Census/window_R0[2][1][2]_i_1/O
                         net (fo=1, routed)           0.000    14.626    U_DepthAlgorithm_Census/window_R0[2][1][2]_i_1_n_0
    SLICE_X51Y24         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.435    18.440    U_DepthAlgorithm_Census/clk_50
    SLICE_X51Y24         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][1][2]/C
                         clock pessimism              0.492    18.931    
                         clock uncertainty           -0.094    18.837    
    SLICE_X51Y24         FDRE (Setup_fdre_C_D)        0.032    18.869    U_DepthAlgorithm_Census/window_R0_reg[2][1][2]
  -------------------------------------------------------------------
                         required time                         18.869    
                         arrival time                         -14.626    
  -------------------------------------------------------------------
                         slack                                  4.243    

Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_R0_reg[2][0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.547ns  (logic 1.757ns (11.301%)  route 13.790ns (88.699%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.636    -0.876    U_DepthAlgorithm_Census/clk_50
    SLICE_X4Y49          FDCE                                         r  U_DepthAlgorithm_Census/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  U_DepthAlgorithm_Census/j_reg[0]/Q
                         net (fo=5089, routed)        4.626     4.207    U_DepthAlgorithm_Census/j[0]
    SLICE_X48Y111        LUT2 (Prop_lut2_I0_O)        0.124     4.331 r  U_DepthAlgorithm_Census/window_R0[1][0][13]_i_24/O
                         net (fo=1, routed)           0.000     4.331    U_DepthAlgorithm_Census/window_R0[1][0][13]_i_24_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.863 r  U_DepthAlgorithm_Census/window_R0_reg[1][0][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.863    U_DepthAlgorithm_Census/window_R0_reg[1][0][13]_i_9_n_0
    SLICE_X48Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.085 r  U_DepthAlgorithm_Census/window_R0_reg[1][0][13]_i_3/O[0]
                         net (fo=113, routed)         7.487    12.571    U_DepthAlgorithm_Census/window_R0_reg[1][0][13]_i_3_n_7
    SLICE_X5Y6           LUT6 (Prop_lut6_I4_O)        0.299    12.870 r  U_DepthAlgorithm_Census/window_R0[2][0][6]_i_5/O
                         net (fo=1, routed)           1.677    14.548    U_DepthAlgorithm_Census/window_R0[2][0][6]_i_5_n_0
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.124    14.672 r  U_DepthAlgorithm_Census/window_R0[2][0][6]_i_1/O
                         net (fo=1, routed)           0.000    14.672    U_DepthAlgorithm_Census/window_R0[2][0][6]_i_1_n_0
    SLICE_X29Y30         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.436    18.441    U_DepthAlgorithm_Census/clk_50
    SLICE_X29Y30         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][0][6]/C
                         clock pessimism              0.564    19.004    
                         clock uncertainty           -0.094    18.910    
    SLICE_X29Y30         FDRE (Setup_fdre_C_D)        0.031    18.941    U_DepthAlgorithm_Census/window_R0_reg[2][0][6]
  -------------------------------------------------------------------
                         required time                         18.941    
                         arrival time                         -14.672    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_R0_reg[2][2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.471ns  (logic 2.089ns (13.502%)  route 13.382ns (86.498%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.636    -0.876    U_DepthAlgorithm_Census/clk_50
    SLICE_X4Y49          FDCE                                         r  U_DepthAlgorithm_Census/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  U_DepthAlgorithm_Census/j_reg[0]/Q
                         net (fo=5089, routed)        4.808     4.388    U_DepthAlgorithm_Census/j[0]
    SLICE_X41Y113        LUT2 (Prop_lut2_I0_O)        0.124     4.512 r  U_DepthAlgorithm_Census/window_R0[0][2][13]_i_26/O
                         net (fo=1, routed)           0.000     4.512    U_DepthAlgorithm_Census/window_R0[0][2][13]_i_26_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.936 r  U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_8/O[1]
                         net (fo=1680, routed)        5.663    10.599    U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_8_n_6
    SLICE_X64Y8          LUT6 (Prop_lut6_I2_O)        0.303    10.902 r  U_DepthAlgorithm_Census/window_R0[2][2][3]_i_50/O
                         net (fo=1, routed)           0.000    10.902    U_DepthAlgorithm_Census/window_R0[2][2][3]_i_50_n_0
    SLICE_X64Y8          MUXF7 (Prop_muxf7_I0_O)      0.241    11.143 r  U_DepthAlgorithm_Census/window_R0_reg[2][2][3]_i_30/O
                         net (fo=1, routed)           0.000    11.143    U_DepthAlgorithm_Census/window_R0_reg[2][2][3]_i_30_n_0
    SLICE_X64Y8          MUXF8 (Prop_muxf8_I0_O)      0.098    11.241 r  U_DepthAlgorithm_Census/window_R0_reg[2][2][3]_i_12/O
                         net (fo=1, routed)           1.211    12.452    U_DepthAlgorithm_Census/window_R0_reg[2][2][3]_i_12_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I3_O)        0.319    12.771 r  U_DepthAlgorithm_Census/window_R0[2][2][3]_i_4/O
                         net (fo=1, routed)           1.701    14.472    U_DepthAlgorithm_Census/window_R0[2][2][3]_i_4_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I3_O)        0.124    14.596 r  U_DepthAlgorithm_Census/window_R0[2][2][3]_i_1/O
                         net (fo=1, routed)           0.000    14.596    U_DepthAlgorithm_Census/window_R0[2][2][3]_i_1_n_0
    SLICE_X41Y35         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.442    18.447    U_DepthAlgorithm_Census/clk_50
    SLICE_X41Y35         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][2][3]/C
                         clock pessimism              0.492    18.938    
                         clock uncertainty           -0.094    18.844    
    SLICE_X41Y35         FDRE (Setup_fdre_C_D)        0.031    18.875    U_DepthAlgorithm_Census/window_R0_reg[2][2][3]
  -------------------------------------------------------------------
                         required time                         18.875    
                         arrival time                         -14.596    
  -------------------------------------------------------------------
                         slack                                  4.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/mem_L_reg[1][0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.549    -0.632    U_DepthAlgorithm_Census/clk_50
    SLICE_X46Y75         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  U_DepthAlgorithm_Census/mem_L_reg[1][0][11]/Q
                         net (fo=3, routed)           0.094    -0.374    U_DepthAlgorithm_Census/mem_L_reg[1][0]_339[11]
    SLICE_X47Y75         LUT6 (Prop_lut6_I0_O)        0.045    -0.329 r  U_DepthAlgorithm_Census/window_L[1][1][11]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    U_DepthAlgorithm_Census/window_L[1][1][11]_i_1_n_0
    SLICE_X47Y75         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.816    -0.874    U_DepthAlgorithm_Census/clk_50
    SLICE_X47Y75         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][1][11]/C
                         clock pessimism              0.255    -0.619    
                         clock uncertainty            0.094    -0.525    
    SLICE_X47Y75         FDRE (Hold_fdre_C_D)         0.091    -0.434    U_DepthAlgorithm_Census/window_L_reg[1][1][11]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[50][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.280%)  route 0.170ns (54.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.642    -0.539    U_DepthAlgorithm_Census/clk_50
    SLICE_X35Y145        FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y145        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  U_DepthAlgorithm_Census/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.170    -0.227    U_DepthAlgorithm_Census/depth_reg[5]
    SLICE_X33Y144        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[50][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.916    -0.773    U_DepthAlgorithm_Census/clk_50
    SLICE_X33Y144        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[50][5]/C
                         clock pessimism              0.270    -0.503    
                         clock uncertainty            0.094    -0.409    
    SLICE_X33Y144        FDCE (Hold_fdce_C_D)         0.072    -0.337    U_DepthAlgorithm_Census/temp_mem_reg[50][5]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[48][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.856%)  route 0.173ns (55.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.642    -0.539    U_DepthAlgorithm_Census/clk_50
    SLICE_X35Y145        FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y145        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  U_DepthAlgorithm_Census/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.173    -0.225    U_DepthAlgorithm_Census/depth_reg[5]
    SLICE_X32Y144        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[48][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.916    -0.773    U_DepthAlgorithm_Census/clk_50
    SLICE_X32Y144        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[48][5]/C
                         clock pessimism              0.270    -0.503    
                         clock uncertainty            0.094    -0.409    
    SLICE_X32Y144        FDCE (Hold_fdce_C_D)         0.072    -0.337    U_DepthAlgorithm_Census/temp_mem_reg[48][5]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/j_reg[2]_rep__12/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.044%)  route 0.261ns (64.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.645    -0.536    U_DepthAlgorithm_Census/clk_50
    SLICE_X48Y103        FDCE                                         r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=49, routed)          0.261    -0.134    U_DepthAlgorithm_Census/j_next
    SLICE_X50Y99         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[2]_rep__12/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.835    -0.854    U_DepthAlgorithm_Census/clk_50
    SLICE_X50Y99         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[2]_rep__12/C
                         clock pessimism              0.503    -0.350    
                         clock uncertainty            0.094    -0.256    
    SLICE_X50Y99         FDCE (Hold_fdce_C_CE)       -0.016    -0.272    U_DepthAlgorithm_Census/j_reg[2]_rep__12
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/j_reg[2]_rep__6/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.044%)  route 0.261ns (64.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.645    -0.536    U_DepthAlgorithm_Census/clk_50
    SLICE_X48Y103        FDCE                                         r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=49, routed)          0.261    -0.134    U_DepthAlgorithm_Census/j_next
    SLICE_X50Y99         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[2]_rep__6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.835    -0.854    U_DepthAlgorithm_Census/clk_50
    SLICE_X50Y99         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[2]_rep__6/C
                         clock pessimism              0.503    -0.350    
                         clock uncertainty            0.094    -0.256    
    SLICE_X50Y99         FDCE (Hold_fdce_C_CE)       -0.016    -0.272    U_DepthAlgorithm_Census/j_reg[2]_rep__6
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.286%)  route 0.157ns (45.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.645    -0.536    U_DepthAlgorithm_Census/clk_50
    SLICE_X48Y103        FDPE                                         r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.395 r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.157    -0.238    U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg_n_0_[0]
    SLICE_X48Y103        LUT5 (Prop_lut5_I1_O)        0.045    -0.193 r  U_DepthAlgorithm_Census/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    U_DepthAlgorithm_Census/FSM_onehot_state_reg[2]_i_1_n_0
    SLICE_X48Y103        FDCE                                         r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.919    -0.770    U_DepthAlgorithm_Census/clk_50
    SLICE_X48Y103        FDCE                                         r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/C
                         clock pessimism              0.234    -0.536    
                         clock uncertainty            0.094    -0.442    
    SLICE_X48Y103        FDCE (Hold_fdce_C_D)         0.092    -0.350    U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[44][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.125%)  route 0.179ns (55.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.642    -0.539    U_DepthAlgorithm_Census/clk_50
    SLICE_X35Y145        FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y145        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  U_DepthAlgorithm_Census/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.179    -0.219    U_DepthAlgorithm_Census/depth_reg[5]
    SLICE_X34Y146        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[44][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.916    -0.773    U_DepthAlgorithm_Census/clk_50
    SLICE_X34Y146        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[44][5]/C
                         clock pessimism              0.250    -0.523    
                         clock uncertainty            0.094    -0.429    
    SLICE_X34Y146        FDCE (Hold_fdce_C_D)         0.052    -0.377    U_DepthAlgorithm_Census/temp_mem_reg[44][5]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[45][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.788%)  route 0.223ns (61.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.642    -0.539    U_DepthAlgorithm_Census/clk_50
    SLICE_X35Y145        FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y145        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  U_DepthAlgorithm_Census/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.223    -0.175    U_DepthAlgorithm_Census/depth_reg[5]
    SLICE_X31Y145        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[45][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.916    -0.773    U_DepthAlgorithm_Census/clk_50
    SLICE_X31Y145        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[45][5]/C
                         clock pessimism              0.270    -0.503    
                         clock uncertainty            0.094    -0.409    
    SLICE_X31Y145        FDCE (Hold_fdce_C_D)         0.072    -0.337    U_DepthAlgorithm_Census/temp_mem_reg[45][5]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[60][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.022%)  route 0.192ns (53.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.642    -0.539    U_DepthAlgorithm_Census/clk_50
    SLICE_X34Y144        FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y144        FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  U_DepthAlgorithm_Census/depth_reg_reg[4]/Q
                         net (fo=160, routed)         0.192    -0.183    U_DepthAlgorithm_Census/depth_reg[4]
    SLICE_X30Y142        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[60][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.915    -0.774    U_DepthAlgorithm_Census/clk_50
    SLICE_X30Y142        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[60][4]/C
                         clock pessimism              0.270    -0.504    
                         clock uncertainty            0.094    -0.410    
    SLICE_X30Y142        FDCE (Hold_fdce_C_D)         0.063    -0.347    U_DepthAlgorithm_Census/temp_mem_reg[60][4]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[53][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.264%)  route 0.201ns (58.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.642    -0.539    U_DepthAlgorithm_Census/clk_50
    SLICE_X35Y145        FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y145        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  U_DepthAlgorithm_Census/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.201    -0.197    U_DepthAlgorithm_Census/depth_reg[5]
    SLICE_X34Y141        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[53][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.915    -0.774    U_DepthAlgorithm_Census/clk_50
    SLICE_X34Y141        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[53][5]/C
                         clock pessimism              0.250    -0.524    
                         clock uncertainty            0.094    -0.430    
    SLICE_X34Y141        FDCE (Hold_fdce_C_D)         0.059    -0.371    U_DepthAlgorithm_Census/temp_mem_reg[53][5]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.174    





---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0_1
  To Clock:  clk_50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.301ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.301ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][37][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.810ns  (logic 5.233ns (35.335%)  route 9.577ns (64.665%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.334 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[1]
                         net (fo=481, routed)         5.745    14.080    U_DepthAlgorithm_Census/D[10]
    SLICE_X57Y15         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][37][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.447    18.452    U_DepthAlgorithm_Census/clk_50
    SLICE_X57Y15         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][37][10]/C
                         clock pessimism              0.398    18.850    
                         clock uncertainty           -0.224    18.626    
    SLICE_X57Y15         FDRE (Setup_fdre_C_D)       -0.246    18.380    U_DepthAlgorithm_Census/mem_L_reg[2][37][10]
  -------------------------------------------------------------------
                         required time                         18.380    
                         arrival time                         -14.080    
  -------------------------------------------------------------------
                         slack                                  4.301    

Slack (MET) :             4.301ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][53][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.814ns  (logic 5.120ns (34.562%)  route 9.694ns (65.438%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.221 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[0]
                         net (fo=481, routed)         5.863    14.084    U_DepthAlgorithm_Census/D[9]
    SLICE_X28Y0          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][53][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.448    18.453    U_DepthAlgorithm_Census/clk_50
    SLICE_X28Y0          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][53][9]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.224    18.627    
    SLICE_X28Y0          FDRE (Setup_fdre_C_D)       -0.242    18.385    U_DepthAlgorithm_Census/mem_L_reg[2][53][9]
  -------------------------------------------------------------------
                         required time                         18.385    
                         arrival time                         -14.084    
  -------------------------------------------------------------------
                         slack                                  4.301    

Slack (MET) :             4.315ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][89][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.856ns  (logic 5.233ns (35.226%)  route 9.623ns (64.774%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.334 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[1]
                         net (fo=481, routed)         5.791    14.126    U_DepthAlgorithm_Census/D[10]
    SLICE_X59Y19         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][89][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.507    18.512    U_DepthAlgorithm_Census/clk_50
    SLICE_X59Y19         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][89][10]/C
                         clock pessimism              0.398    18.910    
                         clock uncertainty           -0.224    18.686    
    SLICE_X59Y19         FDRE (Setup_fdre_C_D)       -0.246    18.440    U_DepthAlgorithm_Census/mem_L_reg[2][89][10]
  -------------------------------------------------------------------
                         required time                         18.440    
                         arrival time                         -14.126    
  -------------------------------------------------------------------
                         slack                                  4.315    

Slack (MET) :             4.318ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][86][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.852ns  (logic 5.233ns (35.233%)  route 9.619ns (64.767%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.334 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[1]
                         net (fo=481, routed)         5.788    14.122    U_DepthAlgorithm_Census/D[10]
    SLICE_X59Y20         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][86][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.507    18.512    U_DepthAlgorithm_Census/clk_50
    SLICE_X59Y20         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][86][10]/C
                         clock pessimism              0.398    18.910    
                         clock uncertainty           -0.224    18.686    
    SLICE_X59Y20         FDRE (Setup_fdre_C_D)       -0.246    18.440    U_DepthAlgorithm_Census/mem_L_reg[2][86][10]
  -------------------------------------------------------------------
                         required time                         18.440    
                         arrival time                         -14.122    
  -------------------------------------------------------------------
                         slack                                  4.318    

Slack (MET) :             4.337ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][80][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.810ns  (logic 5.233ns (35.335%)  route 9.577ns (64.665%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.334 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[1]
                         net (fo=481, routed)         5.745    14.080    U_DepthAlgorithm_Census/D[10]
    SLICE_X56Y15         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][80][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.447    18.452    U_DepthAlgorithm_Census/clk_50
    SLICE_X56Y15         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][80][10]/C
                         clock pessimism              0.398    18.850    
                         clock uncertainty           -0.224    18.626    
    SLICE_X56Y15         FDRE (Setup_fdre_C_D)       -0.210    18.416    U_DepthAlgorithm_Census/mem_L_reg[2][80][10]
  -------------------------------------------------------------------
                         required time                         18.416    
                         arrival time                         -14.080    
  -------------------------------------------------------------------
                         slack                                  4.337    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][70][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.808ns  (logic 5.120ns (34.575%)  route 9.688ns (65.425%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.221 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[0]
                         net (fo=481, routed)         5.857    14.078    U_DepthAlgorithm_Census/D[9]
    SLICE_X30Y3          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][70][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.445    18.450    U_DepthAlgorithm_Census/clk_50
    SLICE_X30Y3          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][70][9]/C
                         clock pessimism              0.398    18.848    
                         clock uncertainty           -0.224    18.624    
    SLICE_X30Y3          FDRE (Setup_fdre_C_D)       -0.203    18.421    U_DepthAlgorithm_Census/mem_L_reg[2][70][9]
  -------------------------------------------------------------------
                         required time                         18.421    
                         arrival time                         -14.078    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][64][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.797ns  (logic 5.120ns (34.601%)  route 9.677ns (65.399%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.221 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[0]
                         net (fo=481, routed)         5.846    14.067    U_DepthAlgorithm_Census/D[9]
    SLICE_X30Y2          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][64][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.446    18.451    U_DepthAlgorithm_Census/clk_50
    SLICE_X30Y2          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][64][9]/C
                         clock pessimism              0.398    18.849    
                         clock uncertainty           -0.224    18.625    
    SLICE_X30Y2          FDRE (Setup_fdre_C_D)       -0.203    18.422    U_DepthAlgorithm_Census/mem_L_reg[2][64][9]
  -------------------------------------------------------------------
                         required time                         18.422    
                         arrival time                         -14.067    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.385ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][90][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.822ns  (logic 5.233ns (35.306%)  route 9.589ns (64.694%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.334 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[1]
                         net (fo=481, routed)         5.757    14.092    U_DepthAlgorithm_Census/D[10]
    SLICE_X60Y20         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][90][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.507    18.512    U_DepthAlgorithm_Census/clk_50
    SLICE_X60Y20         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][90][10]/C
                         clock pessimism              0.398    18.910    
                         clock uncertainty           -0.224    18.686    
    SLICE_X60Y20         FDRE (Setup_fdre_C_D)       -0.210    18.476    U_DepthAlgorithm_Census/mem_L_reg[2][90][10]
  -------------------------------------------------------------------
                         required time                         18.476    
                         arrival time                         -14.092    
  -------------------------------------------------------------------
                         slack                                  4.385    

Slack (MET) :             4.398ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][111][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.702ns  (logic 5.120ns (34.826%)  route 9.582ns (65.174%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.221 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[0]
                         net (fo=481, routed)         5.750    13.972    U_DepthAlgorithm_Census/D[9]
    SLICE_X32Y2          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][111][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.446    18.451    U_DepthAlgorithm_Census/clk_50
    SLICE_X32Y2          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][111][9]/C
                         clock pessimism              0.398    18.849    
                         clock uncertainty           -0.224    18.625    
    SLICE_X32Y2          FDRE (Setup_fdre_C_D)       -0.256    18.369    U_DepthAlgorithm_Census/mem_L_reg[2][111][9]
  -------------------------------------------------------------------
                         required time                         18.369    
                         arrival time                         -13.972    
  -------------------------------------------------------------------
                         slack                                  4.398    

Slack (MET) :             4.401ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][105][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.764ns  (logic 5.233ns (35.444%)  route 9.531ns (64.556%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.334 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[1]
                         net (fo=481, routed)         5.700    14.034    U_DepthAlgorithm_Census/D[10]
    SLICE_X62Y25         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][105][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.502    18.507    U_DepthAlgorithm_Census/clk_50
    SLICE_X62Y25         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][105][10]/C
                         clock pessimism              0.398    18.905    
                         clock uncertainty           -0.224    18.681    
    SLICE_X62Y25         FDRE (Setup_fdre_C_D)       -0.246    18.435    U_DepthAlgorithm_Census/mem_L_reg[2][105][10]
  -------------------------------------------------------------------
                         required time                         18.435    
                         arrival time                         -14.034    
  -------------------------------------------------------------------
                         slack                                  4.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[0][0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.700ns (70.509%)  route 0.293ns (29.491%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.684    -0.497    U_FrameBufferRight/vga_clk
    RAMB36_X0Y23         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.088 r  U_FrameBufferRight/mem_reg_0_0/DOBDO[0]
                         net (fo=11, routed)          0.293     0.380    U_rgb2gray_R/rData[0]
    SLICE_X10Y115        LUT2 (Prop_lut2_I0_O)        0.045     0.425 r  U_rgb2gray_R/mem_L[2][0][0]_i_6/O
                         net (fo=1, routed)           0.000     0.425    U_FrameBufferRight/mem_L_reg[2][158][0][0]
    SLICE_X10Y115        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.495 r  U_FrameBufferRight/mem_L_reg[2][0][0]_i_1/O[0]
                         net (fo=481, routed)         0.000     0.495    U_DepthAlgorithm_Census/D[0]
    SLICE_X10Y115        FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.915    -0.774    U_DepthAlgorithm_Census/clk_50
    SLICE_X10Y115        FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][0]/C
                         clock pessimism              0.555    -0.219    
                         clock uncertainty            0.224     0.005    
    SLICE_X10Y115        FDRE (Hold_fdre_C_D)         0.130     0.135    U_DepthAlgorithm_Census/mem_L_reg[0][0][0]
  -------------------------------------------------------------------
                         required time                         -0.135    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[1][6][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.276ns (25.910%)  route 0.789ns (74.090%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.584    -0.597    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=24, routed)          0.213    -0.243    U_vga_controller/U_Pixel_Counter/Q[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.045    -0.198 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_15/O
                         net (fo=139, routed)         0.312     0.114    U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.045     0.159 r  U_vga_controller/U_Pixel_Counter/mem_R[1][6][13]_i_2/O
                         net (fo=2, routed)           0.061     0.220    U_vga_controller/U_Pixel_Counter/mem_R[1][6][13]_i_2_n_0
    SLICE_X7Y85          LUT5 (Prop_lut5_I3_O)        0.045     0.265 r  U_vga_controller/U_Pixel_Counter/mem_R[1][6][13]_i_1/O
                         net (fo=28, routed)          0.203     0.468    U_DepthAlgorithm_Census/mem_R_reg[1][6][0]_0[0]
    SLICE_X3Y85          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[1][6][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.858    -0.831    U_DepthAlgorithm_Census/clk_50
    SLICE_X3Y85          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[1][6][6]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.224    -0.052    
    SLICE_X3Y85          FDRE (Hold_fdre_C_CE)       -0.039    -0.091    U_DepthAlgorithm_Census/mem_R_reg[1][6][6]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][9][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.276ns (24.956%)  route 0.830ns (75.044%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.584    -0.597    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=24, routed)          0.213    -0.243    U_vga_controller/U_Pixel_Counter/Q[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.045    -0.198 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_15/O
                         net (fo=139, routed)         0.301     0.103    U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I3_O)        0.045     0.148 r  U_vga_controller/U_Pixel_Counter/mem_R[1][9][13]_i_2/O
                         net (fo=2, routed)           0.064     0.212    U_vga_controller/U_Pixel_Counter/mem_R[1][9][13]_i_2_n_0
    SLICE_X5Y85          LUT5 (Prop_lut5_I3_O)        0.045     0.257 r  U_vga_controller/U_Pixel_Counter/mem_R[1][9][13]_i_1/O
                         net (fo=28, routed)          0.252     0.509    U_DepthAlgorithm_Census/mem_R_reg[1][9][0]_0[0]
    SLICE_X7Y88          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][9][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.860    -0.830    U_DepthAlgorithm_Census/clk_50
    SLICE_X7Y88          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][9][7]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.224    -0.051    
    SLICE_X7Y88          FDRE (Hold_fdre_C_CE)       -0.039    -0.090    U_DepthAlgorithm_Census/mem_L_reg[1][9][7]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[1][9][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.276ns (24.956%)  route 0.830ns (75.044%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.584    -0.597    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=24, routed)          0.213    -0.243    U_vga_controller/U_Pixel_Counter/Q[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.045    -0.198 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_15/O
                         net (fo=139, routed)         0.301     0.103    U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I3_O)        0.045     0.148 r  U_vga_controller/U_Pixel_Counter/mem_R[1][9][13]_i_2/O
                         net (fo=2, routed)           0.064     0.212    U_vga_controller/U_Pixel_Counter/mem_R[1][9][13]_i_2_n_0
    SLICE_X5Y85          LUT5 (Prop_lut5_I3_O)        0.045     0.257 r  U_vga_controller/U_Pixel_Counter/mem_R[1][9][13]_i_1/O
                         net (fo=28, routed)          0.252     0.509    U_DepthAlgorithm_Census/mem_R_reg[1][9][0]_0[0]
    SLICE_X7Y88          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[1][9][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.860    -0.830    U_DepthAlgorithm_Census/clk_50
    SLICE_X7Y88          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[1][9][6]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.224    -0.051    
    SLICE_X7Y88          FDRE (Hold_fdre_C_CE)       -0.039    -0.090    U_DepthAlgorithm_Census/mem_R_reg[1][9][6]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][6][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.276ns (23.488%)  route 0.899ns (76.512%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.584    -0.597    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=24, routed)          0.213    -0.243    U_vga_controller/U_Pixel_Counter/Q[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.045    -0.198 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_15/O
                         net (fo=139, routed)         0.312     0.114    U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.045     0.159 r  U_vga_controller/U_Pixel_Counter/mem_R[1][6][13]_i_2/O
                         net (fo=2, routed)           0.061     0.220    U_vga_controller/U_Pixel_Counter/mem_R[1][6][13]_i_2_n_0
    SLICE_X7Y85          LUT5 (Prop_lut5_I3_O)        0.045     0.265 r  U_vga_controller/U_Pixel_Counter/mem_R[1][6][13]_i_1/O
                         net (fo=28, routed)          0.313     0.578    U_DepthAlgorithm_Census/mem_R_reg[1][6][0]_0[0]
    SLICE_X9Y88          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][6][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.831    -0.858    U_DepthAlgorithm_Census/clk_50
    SLICE_X9Y88          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][6][7]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.224    -0.079    
    SLICE_X9Y88          FDRE (Hold_fdre_C_CE)       -0.039    -0.118    U_DepthAlgorithm_Census/mem_L_reg[1][6][7]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][21][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.276ns (22.667%)  route 0.942ns (77.333%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.584    -0.597    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=24, routed)          0.279    -0.177    U_vga_controller/U_Pixel_Counter/Q[2]
    SLICE_X7Y81          LUT4 (Prop_lut4_I1_O)        0.045    -0.132 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_13/O
                         net (fo=88, routed)          0.277     0.145    U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I5_O)        0.045     0.190 r  U_vga_controller/U_Pixel_Counter/mem_R[1][21][13]_i_2/O
                         net (fo=2, routed)           0.146     0.335    U_vga_controller/U_Pixel_Counter/mem_R[1][21][13]_i_2_n_0
    SLICE_X5Y86          LUT5 (Prop_lut5_I3_O)        0.045     0.380 r  U_vga_controller/U_Pixel_Counter/mem_R[1][21][13]_i_1/O
                         net (fo=28, routed)          0.240     0.620    U_DepthAlgorithm_Census/mem_R_reg[1][21][0]_0[0]
    SLICE_X0Y84          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][21][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.857    -0.832    U_DepthAlgorithm_Census/clk_50
    SLICE_X0Y84          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][21][7]/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.224    -0.053    
    SLICE_X0Y84          FDRE (Hold_fdre_C_CE)       -0.039    -0.092    U_DepthAlgorithm_Census/mem_L_reg[1][21][7]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[1][21][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.276ns (22.667%)  route 0.942ns (77.333%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.584    -0.597    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=24, routed)          0.279    -0.177    U_vga_controller/U_Pixel_Counter/Q[2]
    SLICE_X7Y81          LUT4 (Prop_lut4_I1_O)        0.045    -0.132 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_13/O
                         net (fo=88, routed)          0.277     0.145    U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I5_O)        0.045     0.190 r  U_vga_controller/U_Pixel_Counter/mem_R[1][21][13]_i_2/O
                         net (fo=2, routed)           0.146     0.335    U_vga_controller/U_Pixel_Counter/mem_R[1][21][13]_i_2_n_0
    SLICE_X5Y86          LUT5 (Prop_lut5_I3_O)        0.045     0.380 r  U_vga_controller/U_Pixel_Counter/mem_R[1][21][13]_i_1/O
                         net (fo=28, routed)          0.240     0.620    U_DepthAlgorithm_Census/mem_R_reg[1][21][0]_0[0]
    SLICE_X0Y84          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[1][21][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.857    -0.832    U_DepthAlgorithm_Census/clk_50
    SLICE_X0Y84          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[1][21][6]/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.224    -0.053    
    SLICE_X0Y84          FDRE (Hold_fdre_C_CE)       -0.039    -0.092    U_DepthAlgorithm_Census/mem_R_reg[1][21][6]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][20][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.276ns (22.276%)  route 0.963ns (77.724%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.585    -0.596    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=10, routed)          0.259    -0.197    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X5Y83          LUT4 (Prop_lut4_I0_O)        0.045    -0.152 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_17/O
                         net (fo=57, routed)          0.288     0.136    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I2_O)        0.045     0.181 r  U_vga_controller/U_Pixel_Counter/mem_R[1][20][13]_i_2/O
                         net (fo=2, routed)           0.221     0.403    U_vga_controller/U_Pixel_Counter/mem_R[1][20][13]_i_2_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I3_O)        0.045     0.448 r  U_vga_controller/U_Pixel_Counter/mem_R[1][20][13]_i_1/O
                         net (fo=28, routed)          0.195     0.643    U_DepthAlgorithm_Census/mem_R_reg[1][20][0]_0[0]
    SLICE_X2Y83          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][20][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.856    -0.833    U_DepthAlgorithm_Census/clk_50
    SLICE_X2Y83          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][20][7]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.224    -0.054    
    SLICE_X2Y83          FDRE (Hold_fdre_C_CE)       -0.016    -0.070    U_DepthAlgorithm_Census/mem_L_reg[1][20][7]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.643    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[1][20][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.276ns (22.276%)  route 0.963ns (77.724%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.585    -0.596    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=10, routed)          0.259    -0.197    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X5Y83          LUT4 (Prop_lut4_I0_O)        0.045    -0.152 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_17/O
                         net (fo=57, routed)          0.288     0.136    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I2_O)        0.045     0.181 r  U_vga_controller/U_Pixel_Counter/mem_R[1][20][13]_i_2/O
                         net (fo=2, routed)           0.221     0.403    U_vga_controller/U_Pixel_Counter/mem_R[1][20][13]_i_2_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I3_O)        0.045     0.448 r  U_vga_controller/U_Pixel_Counter/mem_R[1][20][13]_i_1/O
                         net (fo=28, routed)          0.195     0.643    U_DepthAlgorithm_Census/mem_R_reg[1][20][0]_0[0]
    SLICE_X2Y83          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[1][20][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.856    -0.833    U_DepthAlgorithm_Census/clk_50
    SLICE_X2Y83          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[1][20][6]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.224    -0.054    
    SLICE_X2Y83          FDRE (Hold_fdre_C_CE)       -0.016    -0.070    U_DepthAlgorithm_Census/mem_R_reg[1][20][6]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.643    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][13][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.276ns (22.075%)  route 0.974ns (77.925%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.585    -0.596    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=10, routed)          0.259    -0.197    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X5Y83          LUT4 (Prop_lut4_I0_O)        0.045    -0.152 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_17/O
                         net (fo=57, routed)          0.355     0.203    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.045     0.248 r  U_vga_controller/U_Pixel_Counter/mem_R[1][13][13]_i_2/O
                         net (fo=2, routed)           0.176     0.424    U_vga_controller/U_Pixel_Counter/mem_R[1][13][13]_i_2_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I1_O)        0.045     0.469 r  U_vga_controller/U_Pixel_Counter/mem_L[0][13][13]_i_1/O
                         net (fo=28, routed)          0.185     0.654    U_DepthAlgorithm_Census/mem_R_reg[0][13][0]_0[0]
    SLICE_X6Y91          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][13][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.860    -0.829    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y91          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][13][3]/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.224    -0.050    
    SLICE_X6Y91          FDRE (Hold_fdre_C_CE)       -0.016    -0.066    U_DepthAlgorithm_Census/mem_R_reg[0][13][3]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.720    





---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0_1
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.114ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.058ns  (logic 5.940ns (42.254%)  route 8.118ns (57.746%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[10])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[10]
                         net (fo=2, routed)           1.123     8.275    U_vga_controller/U_Pixel_Counter/P[10]
    SLICE_X11Y81         LUT4 (Prop_lut4_I0_O)        0.152     8.427 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10__0/O
                         net (fo=16, routed)          4.730    13.157    U_FrameBufferRight/ADDRBWRADDR[10]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774    38.271    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.271    
                         arrival time                         -13.157    
  -------------------------------------------------------------------
                         slack                                 25.114    

Slack (MET) :             25.123ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.053ns  (logic 5.936ns (42.241%)  route 8.117ns (57.759%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[0]
                         net (fo=2, routed)           1.014     8.166    U_vga_controller/U_Pixel_Counter/P[0]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.148     8.314 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20/O
                         net (fo=16, routed)          4.838    13.152    U_FrameBufferRight/ADDRBWRADDR[0]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.770    38.275    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                         -13.152    
  -------------------------------------------------------------------
                         slack                                 25.123    

Slack (MET) :             25.157ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.022ns  (logic 5.940ns (42.363%)  route 8.082ns (57.637%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[6])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[6]
                         net (fo=2, routed)           1.007     8.158    U_vga_controller/U_Pixel_Counter/P[6]
    SLICE_X11Y80         LUT4 (Prop_lut4_I0_O)        0.152     8.310 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_14__0/O
                         net (fo=16, routed)          4.811    13.121    U_FrameBufferRight/ADDRBWRADDR[6]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.768    38.277    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.277    
                         arrival time                         -13.121    
  -------------------------------------------------------------------
                         slack                                 25.157    

Slack (MET) :             25.170ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.002ns  (logic 5.937ns (42.401%)  route 8.065ns (57.599%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[12])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[12]
                         net (fo=2, routed)           0.978     8.129    U_vga_controller/U_Pixel_Counter/P[12]
    SLICE_X11Y80         LUT4 (Prop_lut4_I0_O)        0.149     8.278 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_8__0/O
                         net (fo=16, routed)          4.823    13.101    U_FrameBufferRight/ADDRBWRADDR[12]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.774    38.271    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.271    
                         arrival time                         -13.101    
  -------------------------------------------------------------------
                         slack                                 25.170    

Slack (MET) :             25.185ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.991ns  (logic 5.938ns (42.440%)  route 8.053ns (57.560%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[4])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[4]
                         net (fo=2, routed)           1.085     8.236    U_vga_controller/U_Pixel_Counter/P[4]
    SLICE_X12Y81         LUT5 (Prop_lut5_I0_O)        0.150     8.386 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_16/O
                         net (fo=16, routed)          4.704    13.090    U_FrameBufferRight/ADDRBWRADDR[4]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.770    38.275    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                         -13.090    
  -------------------------------------------------------------------
                         slack                                 25.185    

Slack (MET) :             25.263ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.915ns  (logic 5.941ns (42.696%)  route 7.974ns (57.304%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[8])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[8]
                         net (fo=2, routed)           0.899     8.051    U_vga_controller/U_Pixel_Counter/P[8]
    SLICE_X11Y80         LUT4 (Prop_lut4_I0_O)        0.153     8.204 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_12__0/O
                         net (fo=16, routed)          4.810    13.014    U_FrameBufferRight/ADDRBWRADDR[8]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.769    38.276    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.276    
                         arrival time                         -13.014    
  -------------------------------------------------------------------
                         slack                                 25.263    

Slack (MET) :             25.329ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.051ns  (logic 5.912ns (42.074%)  route 8.139ns (57.926%))
  Logic Levels:           3  (DSP48E1=1 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[5])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[5]
                         net (fo=2, routed)           1.018     8.170    U_vga_controller/U_Pixel_Counter/P[5]
    SLICE_X12Y81         LUT6 (Prop_lut6_I0_O)        0.124     8.294 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15__0/O
                         net (fo=16, routed)          4.857    13.150    U_FrameBufferRight/ADDRBWRADDR[5]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    38.479    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.479    
                         arrival time                         -13.150    
  -------------------------------------------------------------------
                         slack                                 25.329    

Slack (MET) :             25.371ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.802ns  (logic 5.937ns (43.017%)  route 7.865ns (56.983%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[3])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[3]
                         net (fo=2, routed)           0.924     8.076    U_vga_controller/U_Pixel_Counter/P[3]
    SLICE_X9Y80          LUT5 (Prop_lut5_I0_O)        0.149     8.225 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17/O
                         net (fo=16, routed)          4.676    12.901    U_FrameBufferRight/ADDRBWRADDR[3]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.774    38.271    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.271    
                         arrival time                         -12.901    
  -------------------------------------------------------------------
                         slack                                 25.371    

Slack (MET) :             25.379ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.794ns  (logic 5.937ns (43.041%)  route 7.857ns (56.959%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[9])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[9]
                         net (fo=2, routed)           0.910     8.062    U_vga_controller/U_Pixel_Counter/P[9]
    SLICE_X11Y81         LUT4 (Prop_lut4_I0_O)        0.149     8.211 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_11__0/O
                         net (fo=16, routed)          4.682    12.893    U_FrameBufferRight/ADDRBWRADDR[9]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.774    38.271    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.271    
                         arrival time                         -12.893    
  -------------------------------------------------------------------
                         slack                                 25.379    

Slack (MET) :             25.448ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_3/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.720ns  (logic 5.940ns (43.295%)  route 7.780ns (56.705%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.657 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[10])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[10]
                         net (fo=2, routed)           1.123     8.275    U_vga_controller/U_Pixel_Counter/P[10]
    SLICE_X11Y81         LUT4 (Prop_lut4_I0_O)        0.152     8.427 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10__0/O
                         net (fo=16, routed)          4.392    12.819    U_FrameBufferRight/ADDRBWRADDR[10]
    RAMB36_X0Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.653    38.657    U_FrameBufferRight/vga_clk
    RAMB36_X0Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.491    39.148    
                         clock uncertainty           -0.106    39.041    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774    38.267    U_FrameBufferRight/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         38.267    
                         arrival time                         -12.819    
  -------------------------------------------------------------------
                         slack                                 25.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.542%)  route 0.175ns (48.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.584    -0.597    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=24, routed)          0.175    -0.281    U_vga_controller/U_Pixel_Counter/Q[2]
    SLICE_X5Y82          LUT6 (Prop_lut6_I2_O)        0.045    -0.236 r  U_vga_controller/U_Pixel_Counter/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    U_vga_controller/U_Pixel_Counter/h_counter_0[5]
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.854    -0.836    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.106    -0.476    
    SLICE_X5Y82          FDCE (Hold_fdce_C_D)         0.092    -0.384    U_vga_controller/U_Pixel_Counter/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.583    -0.598    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=12, routed)          0.192    -0.266    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[0]
    SLICE_X7Y80          LUT5 (Prop_lut5_I2_O)        0.042    -0.224 r  U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1_n_0
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.851    -0.838    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.106    -0.492    
    SLICE_X7Y80          FDCE (Hold_fdce_C_D)         0.107    -0.385    U_vga_controller/U_Pixel_Counter/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.646%)  route 0.189ns (50.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.557    -0.624    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=10, routed)          0.189    -0.295    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[3]
    SLICE_X9Y80          LUT6 (Prop_lut6_I1_O)        0.045    -0.250 r  U_vga_controller/U_Pixel_Counter/v_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    U_vga_controller/U_Pixel_Counter/v_counter[5]_i_1_n_0
    SLICE_X9Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.823    -0.866    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X9Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                         clock pessimism              0.255    -0.611    
                         clock uncertainty            0.106    -0.505    
    SLICE_X9Y80          FDCE (Hold_fdce_C_D)         0.091    -0.414    U_vga_controller/U_Pixel_Counter/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.327%)  route 0.204ns (52.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.585    -0.596    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=10, routed)          0.204    -0.252    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X5Y82          LUT3 (Prop_lut3_I2_O)        0.042    -0.210 r  U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1_n_0
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.854    -0.836    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.106    -0.490    
    SLICE_X5Y82          FDCE (Hold_fdce_C_D)         0.107    -0.383    U_vga_controller/U_Pixel_Counter/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.583    -0.598    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=12, routed)          0.192    -0.266    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[0]
    SLICE_X7Y80          LUT2 (Prop_lut2_I0_O)        0.045    -0.221 r  U_vga_controller/U_Pixel_Counter/v_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    U_vga_controller/U_Pixel_Counter/v_counter[1]_i_1_n_0
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.851    -0.838    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.106    -0.492    
    SLICE_X7Y80          FDCE (Hold_fdce_C_D)         0.091    -0.401    U_vga_controller/U_Pixel_Counter/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.557    -0.624    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=10, routed)          0.192    -0.292    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[3]
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.045    -0.247 r  U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1_n_0
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.824    -0.865    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                         clock pessimism              0.241    -0.624    
                         clock uncertainty            0.106    -0.518    
    SLICE_X9Y81          FDCE (Hold_fdce_C_D)         0.091    -0.427    U_vga_controller/U_Pixel_Counter/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.033%)  route 0.193ns (50.967%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.585    -0.596    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/Q
                         net (fo=14, routed)          0.193    -0.262    U_vga_controller/U_Pixel_Counter/Q[0]
    SLICE_X5Y82          LUT4 (Prop_lut4_I0_O)        0.045    -0.217 r  U_vga_controller/U_Pixel_Counter/h_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    U_vga_controller/U_Pixel_Counter/h_counter_0[6]
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.854    -0.836    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.106    -0.490    
    SLICE_X5Y82          FDCE (Hold_fdce_C_D)         0.092    -0.398    U_vga_controller/U_Pixel_Counter/h_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (49.007%)  route 0.194ns (50.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.583    -0.598    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=12, routed)          0.194    -0.264    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[0]
    SLICE_X7Y80          LUT6 (Prop_lut6_I3_O)        0.045    -0.219 r  U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1_n_0
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.851    -0.838    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.106    -0.492    
    SLICE_X7Y80          FDCE (Hold_fdce_C_D)         0.092    -0.400    U_vga_controller/U_Pixel_Counter/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.881%)  route 0.202ns (52.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.557    -0.624    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/Q
                         net (fo=24, routed)          0.202    -0.281    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[8]
    SLICE_X9Y81          LUT6 (Prop_lut6_I2_O)        0.045    -0.236 r  U_vga_controller/U_Pixel_Counter/v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.236    U_vga_controller/U_Pixel_Counter/v_counter[9]_i_2_n_0
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.824    -0.865    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                         clock pessimism              0.241    -0.624    
                         clock uncertainty            0.106    -0.518    
    SLICE_X9Y81          FDCE (Hold_fdce_C_D)         0.092    -0.426    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.639%)  route 0.204ns (52.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.557    -0.624    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=25, routed)          0.204    -0.279    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X9Y81          LUT3 (Prop_lut3_I0_O)        0.045    -0.234 r  U_vga_controller/U_Pixel_Counter/v_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    U_vga_controller/U_Pixel_Counter/v_counter[6]_i_1_n_0
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.824    -0.865    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                         clock pessimism              0.241    -0.624    
                         clock uncertainty            0.106    -0.518    
    SLICE_X9Y81          FDCE (Hold_fdce_C_D)         0.092    -0.426    U_vga_controller/U_Pixel_Counter/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.192    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50_clk_wiz_0
  To Clock:  clk_50_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[2][0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.614ns  (logic 0.704ns (4.509%)  route 14.910ns (95.491%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.720    -0.792    U_DepthAlgorithm_Census/clk_50
    SLICE_X49Y123        FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y123        FDCE (Prop_fdce_C_Q)         0.456    -0.336 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=91, routed)         14.210    13.874    U_DepthAlgorithm_Census/j[4]
    SLICE_X36Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.998 r  U_DepthAlgorithm_Census/window_L[2][0][6]_i_5/O
                         net (fo=1, routed)           0.701    14.699    U_DepthAlgorithm_Census/window_L[2][0][6]_i_5_n_0
    SLICE_X35Y37         LUT6 (Prop_lut6_I5_O)        0.124    14.823 r  U_DepthAlgorithm_Census/window_L[2][0][6]_i_1/O
                         net (fo=1, routed)           0.000    14.823    U_DepthAlgorithm_Census/window_L[2][0][6]_i_1_n_0
    SLICE_X35Y37         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[2][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.440    18.445    U_DepthAlgorithm_Census/clk_50
    SLICE_X35Y37         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[2][0][6]/C
                         clock pessimism              0.484    18.928    
                         clock uncertainty           -0.094    18.834    
    SLICE_X35Y37         FDRE (Setup_fdre_C_D)        0.029    18.863    U_DepthAlgorithm_Census/window_L_reg[2][0][6]
  -------------------------------------------------------------------
                         required time                         18.863    
                         arrival time                         -14.823    
  -------------------------------------------------------------------
                         slack                                  4.041    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[2][0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.614ns  (logic 0.704ns (4.509%)  route 14.910ns (95.491%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 18.454 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.720    -0.792    U_DepthAlgorithm_Census/clk_50
    SLICE_X49Y123        FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y123        FDCE (Prop_fdce_C_Q)         0.456    -0.336 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=91, routed)         13.470    13.135    U_DepthAlgorithm_Census/j[4]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.124    13.259 r  U_DepthAlgorithm_Census/window_L[2][0][12]_i_4/O
                         net (fo=1, routed)           1.440    14.699    U_DepthAlgorithm_Census/window_L[2][0][12]_i_4_n_0
    SLICE_X48Y40         LUT6 (Prop_lut6_I3_O)        0.124    14.823 r  U_DepthAlgorithm_Census/window_L[2][0][12]_i_1/O
                         net (fo=1, routed)           0.000    14.823    U_DepthAlgorithm_Census/window_L[2][0][12]_i_1_n_0
    SLICE_X48Y40         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[2][0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.449    18.454    U_DepthAlgorithm_Census/clk_50
    SLICE_X48Y40         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[2][0][12]/C
                         clock pessimism              0.484    18.937    
                         clock uncertainty           -0.094    18.843    
    SLICE_X48Y40         FDRE (Setup_fdre_C_D)        0.029    18.872    U_DepthAlgorithm_Census/window_L_reg[2][0][12]
  -------------------------------------------------------------------
                         required time                         18.872    
                         arrival time                         -14.823    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.065ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_R0_reg[2][1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.751ns  (logic 2.084ns (13.231%)  route 13.667ns (86.769%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 MUXF8=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.636    -0.876    U_DepthAlgorithm_Census/clk_50
    SLICE_X4Y49          FDCE                                         r  U_DepthAlgorithm_Census/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  U_DepthAlgorithm_Census/j_reg[0]/Q
                         net (fo=5089, routed)        4.892     4.473    U_DepthAlgorithm_Census/j[0]
    SLICE_X50Y111        LUT2 (Prop_lut2_I0_O)        0.124     4.597 r  U_DepthAlgorithm_Census/window_R0[1][1][13]_i_24/O
                         net (fo=1, routed)           0.000     4.597    U_DepthAlgorithm_Census/window_R0[1][1][13]_i_24_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.205 r  U_DepthAlgorithm_Census/window_R0_reg[1][1][13]_i_8/O[3]
                         net (fo=420, routed)         6.355    11.560    U_DepthAlgorithm_Census/window_R0_reg[1][1][13]_i_8_n_4
    SLICE_X4Y4           MUXF8 (Prop_muxf8_S_O)       0.456    12.016 r  U_DepthAlgorithm_Census/window_R0_reg[2][1][6]_i_14/O
                         net (fo=1, routed)           0.720    12.736    U_DepthAlgorithm_Census/window_R0_reg[2][1][6]_i_14_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I0_O)        0.316    13.052 r  U_DepthAlgorithm_Census/window_R0[2][1][6]_i_5/O
                         net (fo=1, routed)           1.700    14.752    U_DepthAlgorithm_Census/window_R0[2][1][6]_i_5_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I5_O)        0.124    14.876 r  U_DepthAlgorithm_Census/window_R0[2][1][6]_i_1/O
                         net (fo=1, routed)           0.000    14.876    U_DepthAlgorithm_Census/window_R0[2][1][6]_i_1_n_0
    SLICE_X28Y30         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.436    18.441    U_DepthAlgorithm_Census/clk_50
    SLICE_X28Y30         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][1][6]/C
                         clock pessimism              0.564    19.004    
                         clock uncertainty           -0.094    18.910    
    SLICE_X28Y30         FDRE (Setup_fdre_C_D)        0.031    18.941    U_DepthAlgorithm_Census/window_R0_reg[2][1][6]
  -------------------------------------------------------------------
                         required time                         18.941    
                         arrival time                         -14.876    
  -------------------------------------------------------------------
                         slack                                  4.065    

Slack (MET) :             4.081ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_R0_reg[2][2][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.707ns  (logic 2.128ns (13.548%)  route 13.579ns (86.452%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.436 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.636    -0.876    U_DepthAlgorithm_Census/clk_50
    SLICE_X4Y49          FDCE                                         r  U_DepthAlgorithm_Census/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  U_DepthAlgorithm_Census/j_reg[0]/Q
                         net (fo=5089, routed)        4.808     4.388    U_DepthAlgorithm_Census/j[0]
    SLICE_X41Y113        LUT2 (Prop_lut2_I0_O)        0.124     4.512 r  U_DepthAlgorithm_Census/window_R0[0][2][13]_i_26/O
                         net (fo=1, routed)           0.000     4.512    U_DepthAlgorithm_Census/window_R0[0][2][13]_i_26_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.059 r  U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_8/O[2]
                         net (fo=840, routed)         6.400    11.460    U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_8_n_5
    SLICE_X46Y1          MUXF7 (Prop_muxf7_S_O)       0.470    11.930 r  U_DepthAlgorithm_Census/window_R0_reg[2][2][7]_i_37/O
                         net (fo=1, routed)           0.000    11.930    U_DepthAlgorithm_Census/window_R0_reg[2][2][7]_i_37_n_0
    SLICE_X46Y1          MUXF8 (Prop_muxf8_I1_O)      0.088    12.018 r  U_DepthAlgorithm_Census/window_R0_reg[2][2][7]_i_15/O
                         net (fo=1, routed)           1.164    13.181    U_DepthAlgorithm_Census/window_R0_reg[2][2][7]_i_15_n_0
    SLICE_X45Y5          LUT6 (Prop_lut6_I1_O)        0.319    13.500 r  U_DepthAlgorithm_Census/window_R0[2][2][7]_i_5/O
                         net (fo=1, routed)           1.207    14.707    U_DepthAlgorithm_Census/window_R0[2][2][7]_i_5_n_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I5_O)        0.124    14.831 r  U_DepthAlgorithm_Census/window_R0[2][2][7]_i_1/O
                         net (fo=1, routed)           0.000    14.831    U_DepthAlgorithm_Census/window_R0[2][2][7]_i_1_n_0
    SLICE_X46Y24         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.431    18.436    U_DepthAlgorithm_Census/clk_50
    SLICE_X46Y24         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][2][7]/C
                         clock pessimism              0.492    18.927    
                         clock uncertainty           -0.094    18.833    
    SLICE_X46Y24         FDRE (Setup_fdre_C_D)        0.079    18.912    U_DepthAlgorithm_Census/window_R0_reg[2][2][7]
  -------------------------------------------------------------------
                         required time                         18.912    
                         arrival time                         -14.831    
  -------------------------------------------------------------------
                         slack                                  4.081    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_R0_reg[2][2][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.720ns  (logic 2.096ns (13.333%)  route 13.624ns (86.667%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.636    -0.876    U_DepthAlgorithm_Census/clk_50
    SLICE_X4Y49          FDCE                                         r  U_DepthAlgorithm_Census/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  U_DepthAlgorithm_Census/j_reg[0]/Q
                         net (fo=5089, routed)        4.808     4.388    U_DepthAlgorithm_Census/j[0]
    SLICE_X41Y113        LUT2 (Prop_lut2_I0_O)        0.124     4.512 r  U_DepthAlgorithm_Census/window_R0[0][2][13]_i_26/O
                         net (fo=1, routed)           0.000     4.512    U_DepthAlgorithm_Census/window_R0[0][2][13]_i_26_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.936 r  U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_8/O[1]
                         net (fo=1680, routed)        5.821    10.757    U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_8_n_6
    SLICE_X59Y2          LUT6 (Prop_lut6_I2_O)        0.303    11.060 r  U_DepthAlgorithm_Census/window_R0[2][2][6]_i_51/O
                         net (fo=1, routed)           0.000    11.060    U_DepthAlgorithm_Census/window_R0[2][2][6]_i_51_n_0
    SLICE_X59Y2          MUXF7 (Prop_muxf7_I1_O)      0.245    11.305 r  U_DepthAlgorithm_Census/window_R0_reg[2][2][6]_i_30/O
                         net (fo=1, routed)           0.000    11.305    U_DepthAlgorithm_Census/window_R0_reg[2][2][6]_i_30_n_0
    SLICE_X59Y2          MUXF8 (Prop_muxf8_I0_O)      0.104    11.409 r  U_DepthAlgorithm_Census/window_R0_reg[2][2][6]_i_12/O
                         net (fo=1, routed)           1.483    12.892    U_DepthAlgorithm_Census/window_R0_reg[2][2][6]_i_12_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I3_O)        0.316    13.208 r  U_DepthAlgorithm_Census/window_R0[2][2][6]_i_4/O
                         net (fo=1, routed)           1.513    14.721    U_DepthAlgorithm_Census/window_R0[2][2][6]_i_4_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I3_O)        0.124    14.845 r  U_DepthAlgorithm_Census/window_R0[2][2][6]_i_1/O
                         net (fo=1, routed)           0.000    14.845    U_DepthAlgorithm_Census/window_R0[2][2][6]_i_1_n_0
    SLICE_X28Y30         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.436    18.441    U_DepthAlgorithm_Census/clk_50
    SLICE_X28Y30         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][2][6]/C
                         clock pessimism              0.564    19.004    
                         clock uncertainty           -0.094    18.910    
    SLICE_X28Y30         FDRE (Setup_fdre_C_D)        0.032    18.942    U_DepthAlgorithm_Census/window_R0_reg[2][2][6]
  -------------------------------------------------------------------
                         required time                         18.942    
                         arrival time                         -14.845    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.113ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_R0_reg[2][2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.633ns  (logic 1.873ns (11.981%)  route 13.760ns (88.019%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.636    -0.876    U_DepthAlgorithm_Census/clk_50
    SLICE_X4Y49          FDCE                                         r  U_DepthAlgorithm_Census/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  U_DepthAlgorithm_Census/j_reg[0]/Q
                         net (fo=5089, routed)        4.808     4.388    U_DepthAlgorithm_Census/j[0]
    SLICE_X41Y113        LUT2 (Prop_lut2_I0_O)        0.124     4.512 r  U_DepthAlgorithm_Census/window_R0[0][2][13]_i_26/O
                         net (fo=1, routed)           0.000     4.512    U_DepthAlgorithm_Census/window_R0[0][2][13]_i_26_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.044 r  U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.044    U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_8_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.378 r  U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_4/O[1]
                         net (fo=84, routed)          7.142    12.520    U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_4_n_6
    SLICE_X60Y6          LUT6 (Prop_lut6_I2_O)        0.303    12.823 r  U_DepthAlgorithm_Census/window_R0[2][2][5]_i_4/O
                         net (fo=1, routed)           1.810    14.633    U_DepthAlgorithm_Census/window_R0[2][2][5]_i_4_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.124    14.757 r  U_DepthAlgorithm_Census/window_R0[2][2][5]_i_1/O
                         net (fo=1, routed)           0.000    14.757    U_DepthAlgorithm_Census/window_R0[2][2][5]_i_1_n_0
    SLICE_X40Y29         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.436    18.441    U_DepthAlgorithm_Census/clk_50
    SLICE_X40Y29         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][2][5]/C
                         clock pessimism              0.492    18.932    
                         clock uncertainty           -0.094    18.838    
    SLICE_X40Y29         FDRE (Setup_fdre_C_D)        0.032    18.870    U_DepthAlgorithm_Census/window_R0_reg[2][2][5]
  -------------------------------------------------------------------
                         required time                         18.870    
                         arrival time                         -14.757    
  -------------------------------------------------------------------
                         slack                                  4.113    

Slack (MET) :             4.155ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[2][2][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.493ns  (logic 0.766ns (4.944%)  route 14.727ns (95.056%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 18.454 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.738    -0.774    U_DepthAlgorithm_Census/clk_50
    SLICE_X50Y105        FDCE                                         r  U_DepthAlgorithm_Census/j_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDCE (Prop_fdce_C_Q)         0.518    -0.256 r  U_DepthAlgorithm_Census/j_reg[5]/Q
                         net (fo=270, routed)        13.545    13.289    U_DepthAlgorithm_Census/j[5]
    SLICE_X62Y38         LUT6 (Prop_lut6_I2_O)        0.124    13.413 r  U_DepthAlgorithm_Census/window_L[2][2][12]_i_3/O
                         net (fo=1, routed)           1.182    14.595    U_DepthAlgorithm_Census/window_L[2][2][12]_i_3_n_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I2_O)        0.124    14.719 r  U_DepthAlgorithm_Census/window_L[2][2][12]_i_1/O
                         net (fo=1, routed)           0.000    14.719    U_DepthAlgorithm_Census/mem_L[12]
    SLICE_X48Y40         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[2][2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.449    18.454    U_DepthAlgorithm_Census/clk_50
    SLICE_X48Y40         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[2][2][12]/C
                         clock pessimism              0.484    18.937    
                         clock uncertainty           -0.094    18.843    
    SLICE_X48Y40         FDRE (Setup_fdre_C_D)        0.031    18.874    U_DepthAlgorithm_Census/window_L_reg[2][2][12]
  -------------------------------------------------------------------
                         required time                         18.874    
                         arrival time                         -14.719    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.243ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_R0_reg[2][1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.501ns  (logic 2.064ns (13.315%)  route 13.437ns (86.685%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.636    -0.876    U_DepthAlgorithm_Census/clk_50
    SLICE_X4Y49          FDCE                                         r  U_DepthAlgorithm_Census/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  U_DepthAlgorithm_Census/j_reg[0]/Q
                         net (fo=5089, routed)        4.892     4.473    U_DepthAlgorithm_Census/j[0]
    SLICE_X50Y111        LUT2 (Prop_lut2_I0_O)        0.124     4.597 r  U_DepthAlgorithm_Census/window_R0[1][1][13]_i_24/O
                         net (fo=1, routed)           0.000     4.597    U_DepthAlgorithm_Census/window_R0[1][1][13]_i_24_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.024 r  U_DepthAlgorithm_Census/window_R0_reg[1][1][13]_i_8/O[1]
                         net (fo=1680, routed)        6.115    11.139    U_DepthAlgorithm_Census/window_R0_reg[1][1][13]_i_8_n_6
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.306    11.445 r  U_DepthAlgorithm_Census/window_R0[2][1][2]_i_65/O
                         net (fo=1, routed)           0.000    11.445    U_DepthAlgorithm_Census/window_R0[2][1][2]_i_65_n_0
    SLICE_X43Y8          MUXF7 (Prop_muxf7_I1_O)      0.217    11.662 r  U_DepthAlgorithm_Census/window_R0_reg[2][1][2]_i_37/O
                         net (fo=1, routed)           0.000    11.662    U_DepthAlgorithm_Census/window_R0_reg[2][1][2]_i_37_n_0
    SLICE_X43Y8          MUXF8 (Prop_muxf8_I1_O)      0.094    11.756 r  U_DepthAlgorithm_Census/window_R0_reg[2][1][2]_i_15/O
                         net (fo=1, routed)           0.880    12.636    U_DepthAlgorithm_Census/window_R0_reg[2][1][2]_i_15_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I1_O)        0.316    12.952 r  U_DepthAlgorithm_Census/window_R0[2][1][2]_i_5/O
                         net (fo=1, routed)           1.550    14.502    U_DepthAlgorithm_Census/window_R0[2][1][2]_i_5_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I5_O)        0.124    14.626 r  U_DepthAlgorithm_Census/window_R0[2][1][2]_i_1/O
                         net (fo=1, routed)           0.000    14.626    U_DepthAlgorithm_Census/window_R0[2][1][2]_i_1_n_0
    SLICE_X51Y24         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.435    18.440    U_DepthAlgorithm_Census/clk_50
    SLICE_X51Y24         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][1][2]/C
                         clock pessimism              0.492    18.931    
                         clock uncertainty           -0.094    18.837    
    SLICE_X51Y24         FDRE (Setup_fdre_C_D)        0.032    18.869    U_DepthAlgorithm_Census/window_R0_reg[2][1][2]
  -------------------------------------------------------------------
                         required time                         18.869    
                         arrival time                         -14.626    
  -------------------------------------------------------------------
                         slack                                  4.243    

Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_R0_reg[2][0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.547ns  (logic 1.757ns (11.301%)  route 13.790ns (88.699%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.636    -0.876    U_DepthAlgorithm_Census/clk_50
    SLICE_X4Y49          FDCE                                         r  U_DepthAlgorithm_Census/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  U_DepthAlgorithm_Census/j_reg[0]/Q
                         net (fo=5089, routed)        4.626     4.207    U_DepthAlgorithm_Census/j[0]
    SLICE_X48Y111        LUT2 (Prop_lut2_I0_O)        0.124     4.331 r  U_DepthAlgorithm_Census/window_R0[1][0][13]_i_24/O
                         net (fo=1, routed)           0.000     4.331    U_DepthAlgorithm_Census/window_R0[1][0][13]_i_24_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.863 r  U_DepthAlgorithm_Census/window_R0_reg[1][0][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.863    U_DepthAlgorithm_Census/window_R0_reg[1][0][13]_i_9_n_0
    SLICE_X48Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.085 r  U_DepthAlgorithm_Census/window_R0_reg[1][0][13]_i_3/O[0]
                         net (fo=113, routed)         7.487    12.571    U_DepthAlgorithm_Census/window_R0_reg[1][0][13]_i_3_n_7
    SLICE_X5Y6           LUT6 (Prop_lut6_I4_O)        0.299    12.870 r  U_DepthAlgorithm_Census/window_R0[2][0][6]_i_5/O
                         net (fo=1, routed)           1.677    14.548    U_DepthAlgorithm_Census/window_R0[2][0][6]_i_5_n_0
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.124    14.672 r  U_DepthAlgorithm_Census/window_R0[2][0][6]_i_1/O
                         net (fo=1, routed)           0.000    14.672    U_DepthAlgorithm_Census/window_R0[2][0][6]_i_1_n_0
    SLICE_X29Y30         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.436    18.441    U_DepthAlgorithm_Census/clk_50
    SLICE_X29Y30         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][0][6]/C
                         clock pessimism              0.564    19.004    
                         clock uncertainty           -0.094    18.910    
    SLICE_X29Y30         FDRE (Setup_fdre_C_D)        0.031    18.941    U_DepthAlgorithm_Census/window_R0_reg[2][0][6]
  -------------------------------------------------------------------
                         required time                         18.941    
                         arrival time                         -14.672    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_R0_reg[2][2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.471ns  (logic 2.089ns (13.502%)  route 13.382ns (86.498%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.636    -0.876    U_DepthAlgorithm_Census/clk_50
    SLICE_X4Y49          FDCE                                         r  U_DepthAlgorithm_Census/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  U_DepthAlgorithm_Census/j_reg[0]/Q
                         net (fo=5089, routed)        4.808     4.388    U_DepthAlgorithm_Census/j[0]
    SLICE_X41Y113        LUT2 (Prop_lut2_I0_O)        0.124     4.512 r  U_DepthAlgorithm_Census/window_R0[0][2][13]_i_26/O
                         net (fo=1, routed)           0.000     4.512    U_DepthAlgorithm_Census/window_R0[0][2][13]_i_26_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.936 r  U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_8/O[1]
                         net (fo=1680, routed)        5.663    10.599    U_DepthAlgorithm_Census/window_R0_reg[0][2][13]_i_8_n_6
    SLICE_X64Y8          LUT6 (Prop_lut6_I2_O)        0.303    10.902 r  U_DepthAlgorithm_Census/window_R0[2][2][3]_i_50/O
                         net (fo=1, routed)           0.000    10.902    U_DepthAlgorithm_Census/window_R0[2][2][3]_i_50_n_0
    SLICE_X64Y8          MUXF7 (Prop_muxf7_I0_O)      0.241    11.143 r  U_DepthAlgorithm_Census/window_R0_reg[2][2][3]_i_30/O
                         net (fo=1, routed)           0.000    11.143    U_DepthAlgorithm_Census/window_R0_reg[2][2][3]_i_30_n_0
    SLICE_X64Y8          MUXF8 (Prop_muxf8_I0_O)      0.098    11.241 r  U_DepthAlgorithm_Census/window_R0_reg[2][2][3]_i_12/O
                         net (fo=1, routed)           1.211    12.452    U_DepthAlgorithm_Census/window_R0_reg[2][2][3]_i_12_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I3_O)        0.319    12.771 r  U_DepthAlgorithm_Census/window_R0[2][2][3]_i_4/O
                         net (fo=1, routed)           1.701    14.472    U_DepthAlgorithm_Census/window_R0[2][2][3]_i_4_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I3_O)        0.124    14.596 r  U_DepthAlgorithm_Census/window_R0[2][2][3]_i_1/O
                         net (fo=1, routed)           0.000    14.596    U_DepthAlgorithm_Census/window_R0[2][2][3]_i_1_n_0
    SLICE_X41Y35         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.442    18.447    U_DepthAlgorithm_Census/clk_50
    SLICE_X41Y35         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[2][2][3]/C
                         clock pessimism              0.492    18.938    
                         clock uncertainty           -0.094    18.844    
    SLICE_X41Y35         FDRE (Setup_fdre_C_D)        0.031    18.875    U_DepthAlgorithm_Census/window_R0_reg[2][2][3]
  -------------------------------------------------------------------
                         required time                         18.875    
                         arrival time                         -14.596    
  -------------------------------------------------------------------
                         slack                                  4.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/mem_L_reg[1][0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.549    -0.632    U_DepthAlgorithm_Census/clk_50
    SLICE_X46Y75         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  U_DepthAlgorithm_Census/mem_L_reg[1][0][11]/Q
                         net (fo=3, routed)           0.094    -0.374    U_DepthAlgorithm_Census/mem_L_reg[1][0]_339[11]
    SLICE_X47Y75         LUT6 (Prop_lut6_I0_O)        0.045    -0.329 r  U_DepthAlgorithm_Census/window_L[1][1][11]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    U_DepthAlgorithm_Census/window_L[1][1][11]_i_1_n_0
    SLICE_X47Y75         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.816    -0.874    U_DepthAlgorithm_Census/clk_50
    SLICE_X47Y75         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][1][11]/C
                         clock pessimism              0.255    -0.619    
                         clock uncertainty            0.094    -0.525    
    SLICE_X47Y75         FDRE (Hold_fdre_C_D)         0.091    -0.434    U_DepthAlgorithm_Census/window_L_reg[1][1][11]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[50][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.280%)  route 0.170ns (54.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.642    -0.539    U_DepthAlgorithm_Census/clk_50
    SLICE_X35Y145        FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y145        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  U_DepthAlgorithm_Census/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.170    -0.227    U_DepthAlgorithm_Census/depth_reg[5]
    SLICE_X33Y144        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[50][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.916    -0.773    U_DepthAlgorithm_Census/clk_50
    SLICE_X33Y144        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[50][5]/C
                         clock pessimism              0.270    -0.503    
                         clock uncertainty            0.094    -0.409    
    SLICE_X33Y144        FDCE (Hold_fdce_C_D)         0.072    -0.337    U_DepthAlgorithm_Census/temp_mem_reg[50][5]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[48][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.856%)  route 0.173ns (55.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.642    -0.539    U_DepthAlgorithm_Census/clk_50
    SLICE_X35Y145        FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y145        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  U_DepthAlgorithm_Census/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.173    -0.225    U_DepthAlgorithm_Census/depth_reg[5]
    SLICE_X32Y144        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[48][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.916    -0.773    U_DepthAlgorithm_Census/clk_50
    SLICE_X32Y144        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[48][5]/C
                         clock pessimism              0.270    -0.503    
                         clock uncertainty            0.094    -0.409    
    SLICE_X32Y144        FDCE (Hold_fdce_C_D)         0.072    -0.337    U_DepthAlgorithm_Census/temp_mem_reg[48][5]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/j_reg[2]_rep__12/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.044%)  route 0.261ns (64.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.645    -0.536    U_DepthAlgorithm_Census/clk_50
    SLICE_X48Y103        FDCE                                         r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=49, routed)          0.261    -0.134    U_DepthAlgorithm_Census/j_next
    SLICE_X50Y99         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[2]_rep__12/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.835    -0.854    U_DepthAlgorithm_Census/clk_50
    SLICE_X50Y99         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[2]_rep__12/C
                         clock pessimism              0.503    -0.350    
                         clock uncertainty            0.094    -0.256    
    SLICE_X50Y99         FDCE (Hold_fdce_C_CE)       -0.016    -0.272    U_DepthAlgorithm_Census/j_reg[2]_rep__12
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/j_reg[2]_rep__6/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.044%)  route 0.261ns (64.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.645    -0.536    U_DepthAlgorithm_Census/clk_50
    SLICE_X48Y103        FDCE                                         r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=49, routed)          0.261    -0.134    U_DepthAlgorithm_Census/j_next
    SLICE_X50Y99         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[2]_rep__6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.835    -0.854    U_DepthAlgorithm_Census/clk_50
    SLICE_X50Y99         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[2]_rep__6/C
                         clock pessimism              0.503    -0.350    
                         clock uncertainty            0.094    -0.256    
    SLICE_X50Y99         FDCE (Hold_fdce_C_CE)       -0.016    -0.272    U_DepthAlgorithm_Census/j_reg[2]_rep__6
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.286%)  route 0.157ns (45.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.645    -0.536    U_DepthAlgorithm_Census/clk_50
    SLICE_X48Y103        FDPE                                         r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.395 r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.157    -0.238    U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg_n_0_[0]
    SLICE_X48Y103        LUT5 (Prop_lut5_I1_O)        0.045    -0.193 r  U_DepthAlgorithm_Census/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    U_DepthAlgorithm_Census/FSM_onehot_state_reg[2]_i_1_n_0
    SLICE_X48Y103        FDCE                                         r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.919    -0.770    U_DepthAlgorithm_Census/clk_50
    SLICE_X48Y103        FDCE                                         r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/C
                         clock pessimism              0.234    -0.536    
                         clock uncertainty            0.094    -0.442    
    SLICE_X48Y103        FDCE (Hold_fdce_C_D)         0.092    -0.350    U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[44][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.125%)  route 0.179ns (55.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.642    -0.539    U_DepthAlgorithm_Census/clk_50
    SLICE_X35Y145        FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y145        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  U_DepthAlgorithm_Census/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.179    -0.219    U_DepthAlgorithm_Census/depth_reg[5]
    SLICE_X34Y146        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[44][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.916    -0.773    U_DepthAlgorithm_Census/clk_50
    SLICE_X34Y146        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[44][5]/C
                         clock pessimism              0.250    -0.523    
                         clock uncertainty            0.094    -0.429    
    SLICE_X34Y146        FDCE (Hold_fdce_C_D)         0.052    -0.377    U_DepthAlgorithm_Census/temp_mem_reg[44][5]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[45][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.788%)  route 0.223ns (61.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.642    -0.539    U_DepthAlgorithm_Census/clk_50
    SLICE_X35Y145        FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y145        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  U_DepthAlgorithm_Census/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.223    -0.175    U_DepthAlgorithm_Census/depth_reg[5]
    SLICE_X31Y145        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[45][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.916    -0.773    U_DepthAlgorithm_Census/clk_50
    SLICE_X31Y145        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[45][5]/C
                         clock pessimism              0.270    -0.503    
                         clock uncertainty            0.094    -0.409    
    SLICE_X31Y145        FDCE (Hold_fdce_C_D)         0.072    -0.337    U_DepthAlgorithm_Census/temp_mem_reg[45][5]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[60][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.022%)  route 0.192ns (53.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.642    -0.539    U_DepthAlgorithm_Census/clk_50
    SLICE_X34Y144        FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y144        FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  U_DepthAlgorithm_Census/depth_reg_reg[4]/Q
                         net (fo=160, routed)         0.192    -0.183    U_DepthAlgorithm_Census/depth_reg[4]
    SLICE_X30Y142        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[60][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.915    -0.774    U_DepthAlgorithm_Census/clk_50
    SLICE_X30Y142        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[60][4]/C
                         clock pessimism              0.270    -0.504    
                         clock uncertainty            0.094    -0.410    
    SLICE_X30Y142        FDCE (Hold_fdce_C_D)         0.063    -0.347    U_DepthAlgorithm_Census/temp_mem_reg[60][4]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[53][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.264%)  route 0.201ns (58.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.642    -0.539    U_DepthAlgorithm_Census/clk_50
    SLICE_X35Y145        FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y145        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  U_DepthAlgorithm_Census/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.201    -0.197    U_DepthAlgorithm_Census/depth_reg[5]
    SLICE_X34Y141        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[53][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.915    -0.774    U_DepthAlgorithm_Census/clk_50
    SLICE_X34Y141        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[53][5]/C
                         clock pessimism              0.250    -0.524    
                         clock uncertainty            0.094    -0.430    
    SLICE_X34Y141        FDCE (Hold_fdce_C_D)         0.059    -0.371    U_DepthAlgorithm_Census/temp_mem_reg[53][5]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.174    





---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  clk_50_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.298ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][37][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.810ns  (logic 5.233ns (35.335%)  route 9.577ns (64.665%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.334 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[1]
                         net (fo=481, routed)         5.745    14.080    U_DepthAlgorithm_Census/D[10]
    SLICE_X57Y15         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][37][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.447    18.452    U_DepthAlgorithm_Census/clk_50
    SLICE_X57Y15         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][37][10]/C
                         clock pessimism              0.398    18.850    
                         clock uncertainty           -0.226    18.624    
    SLICE_X57Y15         FDRE (Setup_fdre_C_D)       -0.246    18.378    U_DepthAlgorithm_Census/mem_L_reg[2][37][10]
  -------------------------------------------------------------------
                         required time                         18.378    
                         arrival time                         -14.080    
  -------------------------------------------------------------------
                         slack                                  4.298    

Slack (MET) :             4.299ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][53][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.814ns  (logic 5.120ns (34.562%)  route 9.694ns (65.438%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.221 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[0]
                         net (fo=481, routed)         5.863    14.084    U_DepthAlgorithm_Census/D[9]
    SLICE_X28Y0          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][53][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.448    18.453    U_DepthAlgorithm_Census/clk_50
    SLICE_X28Y0          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][53][9]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.226    18.625    
    SLICE_X28Y0          FDRE (Setup_fdre_C_D)       -0.242    18.383    U_DepthAlgorithm_Census/mem_L_reg[2][53][9]
  -------------------------------------------------------------------
                         required time                         18.383    
                         arrival time                         -14.084    
  -------------------------------------------------------------------
                         slack                                  4.299    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][89][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.856ns  (logic 5.233ns (35.226%)  route 9.623ns (64.774%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.334 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[1]
                         net (fo=481, routed)         5.791    14.126    U_DepthAlgorithm_Census/D[10]
    SLICE_X59Y19         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][89][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.507    18.512    U_DepthAlgorithm_Census/clk_50
    SLICE_X59Y19         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][89][10]/C
                         clock pessimism              0.398    18.910    
                         clock uncertainty           -0.226    18.684    
    SLICE_X59Y19         FDRE (Setup_fdre_C_D)       -0.246    18.438    U_DepthAlgorithm_Census/mem_L_reg[2][89][10]
  -------------------------------------------------------------------
                         required time                         18.438    
                         arrival time                         -14.126    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.315ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][86][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.852ns  (logic 5.233ns (35.233%)  route 9.619ns (64.767%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.334 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[1]
                         net (fo=481, routed)         5.788    14.122    U_DepthAlgorithm_Census/D[10]
    SLICE_X59Y20         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][86][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.507    18.512    U_DepthAlgorithm_Census/clk_50
    SLICE_X59Y20         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][86][10]/C
                         clock pessimism              0.398    18.910    
                         clock uncertainty           -0.226    18.684    
    SLICE_X59Y20         FDRE (Setup_fdre_C_D)       -0.246    18.438    U_DepthAlgorithm_Census/mem_L_reg[2][86][10]
  -------------------------------------------------------------------
                         required time                         18.438    
                         arrival time                         -14.122    
  -------------------------------------------------------------------
                         slack                                  4.315    

Slack (MET) :             4.334ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][80][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.810ns  (logic 5.233ns (35.335%)  route 9.577ns (64.665%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.334 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[1]
                         net (fo=481, routed)         5.745    14.080    U_DepthAlgorithm_Census/D[10]
    SLICE_X56Y15         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][80][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.447    18.452    U_DepthAlgorithm_Census/clk_50
    SLICE_X56Y15         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][80][10]/C
                         clock pessimism              0.398    18.850    
                         clock uncertainty           -0.226    18.624    
    SLICE_X56Y15         FDRE (Setup_fdre_C_D)       -0.210    18.414    U_DepthAlgorithm_Census/mem_L_reg[2][80][10]
  -------------------------------------------------------------------
                         required time                         18.414    
                         arrival time                         -14.080    
  -------------------------------------------------------------------
                         slack                                  4.334    

Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][70][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.808ns  (logic 5.120ns (34.575%)  route 9.688ns (65.425%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.221 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[0]
                         net (fo=481, routed)         5.857    14.078    U_DepthAlgorithm_Census/D[9]
    SLICE_X30Y3          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][70][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.445    18.450    U_DepthAlgorithm_Census/clk_50
    SLICE_X30Y3          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][70][9]/C
                         clock pessimism              0.398    18.848    
                         clock uncertainty           -0.226    18.622    
    SLICE_X30Y3          FDRE (Setup_fdre_C_D)       -0.203    18.419    U_DepthAlgorithm_Census/mem_L_reg[2][70][9]
  -------------------------------------------------------------------
                         required time                         18.419    
                         arrival time                         -14.078    
  -------------------------------------------------------------------
                         slack                                  4.341    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][64][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.797ns  (logic 5.120ns (34.601%)  route 9.677ns (65.399%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.221 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[0]
                         net (fo=481, routed)         5.846    14.067    U_DepthAlgorithm_Census/D[9]
    SLICE_X30Y2          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][64][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.446    18.451    U_DepthAlgorithm_Census/clk_50
    SLICE_X30Y2          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][64][9]/C
                         clock pessimism              0.398    18.849    
                         clock uncertainty           -0.226    18.623    
    SLICE_X30Y2          FDRE (Setup_fdre_C_D)       -0.203    18.420    U_DepthAlgorithm_Census/mem_L_reg[2][64][9]
  -------------------------------------------------------------------
                         required time                         18.420    
                         arrival time                         -14.067    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.382ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][90][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.822ns  (logic 5.233ns (35.306%)  route 9.589ns (64.694%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.334 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[1]
                         net (fo=481, routed)         5.757    14.092    U_DepthAlgorithm_Census/D[10]
    SLICE_X60Y20         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][90][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.507    18.512    U_DepthAlgorithm_Census/clk_50
    SLICE_X60Y20         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][90][10]/C
                         clock pessimism              0.398    18.910    
                         clock uncertainty           -0.226    18.684    
    SLICE_X60Y20         FDRE (Setup_fdre_C_D)       -0.210    18.474    U_DepthAlgorithm_Census/mem_L_reg[2][90][10]
  -------------------------------------------------------------------
                         required time                         18.474    
                         arrival time                         -14.092    
  -------------------------------------------------------------------
                         slack                                  4.382    

Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][111][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.702ns  (logic 5.120ns (34.826%)  route 9.582ns (65.174%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.221 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[0]
                         net (fo=481, routed)         5.750    13.972    U_DepthAlgorithm_Census/D[9]
    SLICE_X32Y2          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][111][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.446    18.451    U_DepthAlgorithm_Census/clk_50
    SLICE_X32Y2          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][111][9]/C
                         clock pessimism              0.398    18.849    
                         clock uncertainty           -0.226    18.623    
    SLICE_X32Y2          FDRE (Setup_fdre_C_D)       -0.256    18.367    U_DepthAlgorithm_Census/mem_L_reg[2][111][9]
  -------------------------------------------------------------------
                         required time                         18.367    
                         arrival time                         -13.972    
  -------------------------------------------------------------------
                         slack                                  4.395    

Slack (MET) :             4.399ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][105][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.764ns  (logic 5.233ns (35.444%)  route 9.531ns (64.556%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.334 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[1]
                         net (fo=481, routed)         5.700    14.034    U_DepthAlgorithm_Census/D[10]
    SLICE_X62Y25         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][105][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.502    18.507    U_DepthAlgorithm_Census/clk_50
    SLICE_X62Y25         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][105][10]/C
                         clock pessimism              0.398    18.905    
                         clock uncertainty           -0.226    18.679    
    SLICE_X62Y25         FDRE (Setup_fdre_C_D)       -0.246    18.433    U_DepthAlgorithm_Census/mem_L_reg[2][105][10]
  -------------------------------------------------------------------
                         required time                         18.433    
                         arrival time                         -14.034    
  -------------------------------------------------------------------
                         slack                                  4.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[0][0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.700ns (70.509%)  route 0.293ns (29.491%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.684    -0.497    U_FrameBufferRight/vga_clk
    RAMB36_X0Y23         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.088 r  U_FrameBufferRight/mem_reg_0_0/DOBDO[0]
                         net (fo=11, routed)          0.293     0.380    U_rgb2gray_R/rData[0]
    SLICE_X10Y115        LUT2 (Prop_lut2_I0_O)        0.045     0.425 r  U_rgb2gray_R/mem_L[2][0][0]_i_6/O
                         net (fo=1, routed)           0.000     0.425    U_FrameBufferRight/mem_L_reg[2][158][0][0]
    SLICE_X10Y115        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.495 r  U_FrameBufferRight/mem_L_reg[2][0][0]_i_1/O[0]
                         net (fo=481, routed)         0.000     0.495    U_DepthAlgorithm_Census/D[0]
    SLICE_X10Y115        FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.915    -0.774    U_DepthAlgorithm_Census/clk_50
    SLICE_X10Y115        FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][0]/C
                         clock pessimism              0.555    -0.219    
                         clock uncertainty            0.226     0.007    
    SLICE_X10Y115        FDRE (Hold_fdre_C_D)         0.130     0.137    U_DepthAlgorithm_Census/mem_L_reg[0][0][0]
  -------------------------------------------------------------------
                         required time                         -0.137    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[1][6][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.276ns (25.910%)  route 0.789ns (74.090%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.584    -0.597    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=24, routed)          0.213    -0.243    U_vga_controller/U_Pixel_Counter/Q[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.045    -0.198 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_15/O
                         net (fo=139, routed)         0.312     0.114    U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.045     0.159 r  U_vga_controller/U_Pixel_Counter/mem_R[1][6][13]_i_2/O
                         net (fo=2, routed)           0.061     0.220    U_vga_controller/U_Pixel_Counter/mem_R[1][6][13]_i_2_n_0
    SLICE_X7Y85          LUT5 (Prop_lut5_I3_O)        0.045     0.265 r  U_vga_controller/U_Pixel_Counter/mem_R[1][6][13]_i_1/O
                         net (fo=28, routed)          0.203     0.468    U_DepthAlgorithm_Census/mem_R_reg[1][6][0]_0[0]
    SLICE_X3Y85          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[1][6][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.858    -0.831    U_DepthAlgorithm_Census/clk_50
    SLICE_X3Y85          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[1][6][6]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.226    -0.049    
    SLICE_X3Y85          FDRE (Hold_fdre_C_CE)       -0.039    -0.088    U_DepthAlgorithm_Census/mem_R_reg[1][6][6]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][9][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.276ns (24.956%)  route 0.830ns (75.044%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.584    -0.597    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=24, routed)          0.213    -0.243    U_vga_controller/U_Pixel_Counter/Q[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.045    -0.198 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_15/O
                         net (fo=139, routed)         0.301     0.103    U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I3_O)        0.045     0.148 r  U_vga_controller/U_Pixel_Counter/mem_R[1][9][13]_i_2/O
                         net (fo=2, routed)           0.064     0.212    U_vga_controller/U_Pixel_Counter/mem_R[1][9][13]_i_2_n_0
    SLICE_X5Y85          LUT5 (Prop_lut5_I3_O)        0.045     0.257 r  U_vga_controller/U_Pixel_Counter/mem_R[1][9][13]_i_1/O
                         net (fo=28, routed)          0.252     0.509    U_DepthAlgorithm_Census/mem_R_reg[1][9][0]_0[0]
    SLICE_X7Y88          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][9][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.860    -0.830    U_DepthAlgorithm_Census/clk_50
    SLICE_X7Y88          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][9][7]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.226    -0.048    
    SLICE_X7Y88          FDRE (Hold_fdre_C_CE)       -0.039    -0.087    U_DepthAlgorithm_Census/mem_L_reg[1][9][7]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[1][9][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.276ns (24.956%)  route 0.830ns (75.044%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.584    -0.597    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=24, routed)          0.213    -0.243    U_vga_controller/U_Pixel_Counter/Q[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.045    -0.198 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_15/O
                         net (fo=139, routed)         0.301     0.103    U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I3_O)        0.045     0.148 r  U_vga_controller/U_Pixel_Counter/mem_R[1][9][13]_i_2/O
                         net (fo=2, routed)           0.064     0.212    U_vga_controller/U_Pixel_Counter/mem_R[1][9][13]_i_2_n_0
    SLICE_X5Y85          LUT5 (Prop_lut5_I3_O)        0.045     0.257 r  U_vga_controller/U_Pixel_Counter/mem_R[1][9][13]_i_1/O
                         net (fo=28, routed)          0.252     0.509    U_DepthAlgorithm_Census/mem_R_reg[1][9][0]_0[0]
    SLICE_X7Y88          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[1][9][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.860    -0.830    U_DepthAlgorithm_Census/clk_50
    SLICE_X7Y88          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[1][9][6]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.226    -0.048    
    SLICE_X7Y88          FDRE (Hold_fdre_C_CE)       -0.039    -0.087    U_DepthAlgorithm_Census/mem_R_reg[1][9][6]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][6][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.276ns (23.488%)  route 0.899ns (76.512%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.584    -0.597    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=24, routed)          0.213    -0.243    U_vga_controller/U_Pixel_Counter/Q[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.045    -0.198 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_15/O
                         net (fo=139, routed)         0.312     0.114    U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.045     0.159 r  U_vga_controller/U_Pixel_Counter/mem_R[1][6][13]_i_2/O
                         net (fo=2, routed)           0.061     0.220    U_vga_controller/U_Pixel_Counter/mem_R[1][6][13]_i_2_n_0
    SLICE_X7Y85          LUT5 (Prop_lut5_I3_O)        0.045     0.265 r  U_vga_controller/U_Pixel_Counter/mem_R[1][6][13]_i_1/O
                         net (fo=28, routed)          0.313     0.578    U_DepthAlgorithm_Census/mem_R_reg[1][6][0]_0[0]
    SLICE_X9Y88          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][6][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.831    -0.858    U_DepthAlgorithm_Census/clk_50
    SLICE_X9Y88          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][6][7]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.226    -0.076    
    SLICE_X9Y88          FDRE (Hold_fdre_C_CE)       -0.039    -0.115    U_DepthAlgorithm_Census/mem_L_reg[1][6][7]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][21][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.276ns (22.667%)  route 0.942ns (77.333%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.584    -0.597    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=24, routed)          0.279    -0.177    U_vga_controller/U_Pixel_Counter/Q[2]
    SLICE_X7Y81          LUT4 (Prop_lut4_I1_O)        0.045    -0.132 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_13/O
                         net (fo=88, routed)          0.277     0.145    U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I5_O)        0.045     0.190 r  U_vga_controller/U_Pixel_Counter/mem_R[1][21][13]_i_2/O
                         net (fo=2, routed)           0.146     0.335    U_vga_controller/U_Pixel_Counter/mem_R[1][21][13]_i_2_n_0
    SLICE_X5Y86          LUT5 (Prop_lut5_I3_O)        0.045     0.380 r  U_vga_controller/U_Pixel_Counter/mem_R[1][21][13]_i_1/O
                         net (fo=28, routed)          0.240     0.620    U_DepthAlgorithm_Census/mem_R_reg[1][21][0]_0[0]
    SLICE_X0Y84          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][21][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.857    -0.832    U_DepthAlgorithm_Census/clk_50
    SLICE_X0Y84          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][21][7]/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.226    -0.050    
    SLICE_X0Y84          FDRE (Hold_fdre_C_CE)       -0.039    -0.089    U_DepthAlgorithm_Census/mem_L_reg[1][21][7]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[1][21][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.276ns (22.667%)  route 0.942ns (77.333%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.584    -0.597    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=24, routed)          0.279    -0.177    U_vga_controller/U_Pixel_Counter/Q[2]
    SLICE_X7Y81          LUT4 (Prop_lut4_I1_O)        0.045    -0.132 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_13/O
                         net (fo=88, routed)          0.277     0.145    U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I5_O)        0.045     0.190 r  U_vga_controller/U_Pixel_Counter/mem_R[1][21][13]_i_2/O
                         net (fo=2, routed)           0.146     0.335    U_vga_controller/U_Pixel_Counter/mem_R[1][21][13]_i_2_n_0
    SLICE_X5Y86          LUT5 (Prop_lut5_I3_O)        0.045     0.380 r  U_vga_controller/U_Pixel_Counter/mem_R[1][21][13]_i_1/O
                         net (fo=28, routed)          0.240     0.620    U_DepthAlgorithm_Census/mem_R_reg[1][21][0]_0[0]
    SLICE_X0Y84          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[1][21][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.857    -0.832    U_DepthAlgorithm_Census/clk_50
    SLICE_X0Y84          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[1][21][6]/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.226    -0.050    
    SLICE_X0Y84          FDRE (Hold_fdre_C_CE)       -0.039    -0.089    U_DepthAlgorithm_Census/mem_R_reg[1][21][6]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][20][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.276ns (22.276%)  route 0.963ns (77.724%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.585    -0.596    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=10, routed)          0.259    -0.197    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X5Y83          LUT4 (Prop_lut4_I0_O)        0.045    -0.152 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_17/O
                         net (fo=57, routed)          0.288     0.136    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I2_O)        0.045     0.181 r  U_vga_controller/U_Pixel_Counter/mem_R[1][20][13]_i_2/O
                         net (fo=2, routed)           0.221     0.403    U_vga_controller/U_Pixel_Counter/mem_R[1][20][13]_i_2_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I3_O)        0.045     0.448 r  U_vga_controller/U_Pixel_Counter/mem_R[1][20][13]_i_1/O
                         net (fo=28, routed)          0.195     0.643    U_DepthAlgorithm_Census/mem_R_reg[1][20][0]_0[0]
    SLICE_X2Y83          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][20][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.856    -0.833    U_DepthAlgorithm_Census/clk_50
    SLICE_X2Y83          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][20][7]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.226    -0.051    
    SLICE_X2Y83          FDRE (Hold_fdre_C_CE)       -0.016    -0.067    U_DepthAlgorithm_Census/mem_L_reg[1][20][7]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.643    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[1][20][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.276ns (22.276%)  route 0.963ns (77.724%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.585    -0.596    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=10, routed)          0.259    -0.197    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X5Y83          LUT4 (Prop_lut4_I0_O)        0.045    -0.152 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_17/O
                         net (fo=57, routed)          0.288     0.136    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I2_O)        0.045     0.181 r  U_vga_controller/U_Pixel_Counter/mem_R[1][20][13]_i_2/O
                         net (fo=2, routed)           0.221     0.403    U_vga_controller/U_Pixel_Counter/mem_R[1][20][13]_i_2_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I3_O)        0.045     0.448 r  U_vga_controller/U_Pixel_Counter/mem_R[1][20][13]_i_1/O
                         net (fo=28, routed)          0.195     0.643    U_DepthAlgorithm_Census/mem_R_reg[1][20][0]_0[0]
    SLICE_X2Y83          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[1][20][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.856    -0.833    U_DepthAlgorithm_Census/clk_50
    SLICE_X2Y83          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[1][20][6]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.226    -0.051    
    SLICE_X2Y83          FDRE (Hold_fdre_C_CE)       -0.016    -0.067    U_DepthAlgorithm_Census/mem_R_reg[1][20][6]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.643    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][13][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.276ns (22.075%)  route 0.974ns (77.925%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.585    -0.596    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=10, routed)          0.259    -0.197    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X5Y83          LUT4 (Prop_lut4_I0_O)        0.045    -0.152 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_17/O
                         net (fo=57, routed)          0.355     0.203    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.045     0.248 r  U_vga_controller/U_Pixel_Counter/mem_R[1][13][13]_i_2/O
                         net (fo=2, routed)           0.176     0.424    U_vga_controller/U_Pixel_Counter/mem_R[1][13][13]_i_2_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I1_O)        0.045     0.469 r  U_vga_controller/U_Pixel_Counter/mem_L[0][13][13]_i_1/O
                         net (fo=28, routed)          0.185     0.654    U_DepthAlgorithm_Census/mem_R_reg[0][13][0]_0[0]
    SLICE_X6Y91          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][13][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.860    -0.829    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y91          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][13][3]/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.226    -0.047    
    SLICE_X6Y91          FDRE (Hold_fdre_C_CE)       -0.016    -0.063    U_DepthAlgorithm_Census/mem_R_reg[0][13][3]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.718    





---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0_1
  To Clock:  clk_50_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.301ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.301ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][37][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.810ns  (logic 5.233ns (35.335%)  route 9.577ns (64.665%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.334 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[1]
                         net (fo=481, routed)         5.745    14.080    U_DepthAlgorithm_Census/D[10]
    SLICE_X57Y15         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][37][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.447    18.452    U_DepthAlgorithm_Census/clk_50
    SLICE_X57Y15         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][37][10]/C
                         clock pessimism              0.398    18.850    
                         clock uncertainty           -0.224    18.626    
    SLICE_X57Y15         FDRE (Setup_fdre_C_D)       -0.246    18.380    U_DepthAlgorithm_Census/mem_L_reg[2][37][10]
  -------------------------------------------------------------------
                         required time                         18.380    
                         arrival time                         -14.080    
  -------------------------------------------------------------------
                         slack                                  4.301    

Slack (MET) :             4.301ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][53][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.814ns  (logic 5.120ns (34.562%)  route 9.694ns (65.438%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.221 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[0]
                         net (fo=481, routed)         5.863    14.084    U_DepthAlgorithm_Census/D[9]
    SLICE_X28Y0          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][53][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.448    18.453    U_DepthAlgorithm_Census/clk_50
    SLICE_X28Y0          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][53][9]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.224    18.627    
    SLICE_X28Y0          FDRE (Setup_fdre_C_D)       -0.242    18.385    U_DepthAlgorithm_Census/mem_L_reg[2][53][9]
  -------------------------------------------------------------------
                         required time                         18.385    
                         arrival time                         -14.084    
  -------------------------------------------------------------------
                         slack                                  4.301    

Slack (MET) :             4.315ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][89][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.856ns  (logic 5.233ns (35.226%)  route 9.623ns (64.774%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.334 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[1]
                         net (fo=481, routed)         5.791    14.126    U_DepthAlgorithm_Census/D[10]
    SLICE_X59Y19         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][89][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.507    18.512    U_DepthAlgorithm_Census/clk_50
    SLICE_X59Y19         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][89][10]/C
                         clock pessimism              0.398    18.910    
                         clock uncertainty           -0.224    18.686    
    SLICE_X59Y19         FDRE (Setup_fdre_C_D)       -0.246    18.440    U_DepthAlgorithm_Census/mem_L_reg[2][89][10]
  -------------------------------------------------------------------
                         required time                         18.440    
                         arrival time                         -14.126    
  -------------------------------------------------------------------
                         slack                                  4.315    

Slack (MET) :             4.318ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][86][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.852ns  (logic 5.233ns (35.233%)  route 9.619ns (64.767%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.334 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[1]
                         net (fo=481, routed)         5.788    14.122    U_DepthAlgorithm_Census/D[10]
    SLICE_X59Y20         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][86][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.507    18.512    U_DepthAlgorithm_Census/clk_50
    SLICE_X59Y20         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][86][10]/C
                         clock pessimism              0.398    18.910    
                         clock uncertainty           -0.224    18.686    
    SLICE_X59Y20         FDRE (Setup_fdre_C_D)       -0.246    18.440    U_DepthAlgorithm_Census/mem_L_reg[2][86][10]
  -------------------------------------------------------------------
                         required time                         18.440    
                         arrival time                         -14.122    
  -------------------------------------------------------------------
                         slack                                  4.318    

Slack (MET) :             4.337ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][80][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.810ns  (logic 5.233ns (35.335%)  route 9.577ns (64.665%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.334 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[1]
                         net (fo=481, routed)         5.745    14.080    U_DepthAlgorithm_Census/D[10]
    SLICE_X56Y15         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][80][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.447    18.452    U_DepthAlgorithm_Census/clk_50
    SLICE_X56Y15         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][80][10]/C
                         clock pessimism              0.398    18.850    
                         clock uncertainty           -0.224    18.626    
    SLICE_X56Y15         FDRE (Setup_fdre_C_D)       -0.210    18.416    U_DepthAlgorithm_Census/mem_L_reg[2][80][10]
  -------------------------------------------------------------------
                         required time                         18.416    
                         arrival time                         -14.080    
  -------------------------------------------------------------------
                         slack                                  4.337    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][70][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.808ns  (logic 5.120ns (34.575%)  route 9.688ns (65.425%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.221 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[0]
                         net (fo=481, routed)         5.857    14.078    U_DepthAlgorithm_Census/D[9]
    SLICE_X30Y3          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][70][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.445    18.450    U_DepthAlgorithm_Census/clk_50
    SLICE_X30Y3          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][70][9]/C
                         clock pessimism              0.398    18.848    
                         clock uncertainty           -0.224    18.624    
    SLICE_X30Y3          FDRE (Setup_fdre_C_D)       -0.203    18.421    U_DepthAlgorithm_Census/mem_L_reg[2][70][9]
  -------------------------------------------------------------------
                         required time                         18.421    
                         arrival time                         -14.078    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][64][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.797ns  (logic 5.120ns (34.601%)  route 9.677ns (65.399%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.221 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[0]
                         net (fo=481, routed)         5.846    14.067    U_DepthAlgorithm_Census/D[9]
    SLICE_X30Y2          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][64][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.446    18.451    U_DepthAlgorithm_Census/clk_50
    SLICE_X30Y2          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][64][9]/C
                         clock pessimism              0.398    18.849    
                         clock uncertainty           -0.224    18.625    
    SLICE_X30Y2          FDRE (Setup_fdre_C_D)       -0.203    18.422    U_DepthAlgorithm_Census/mem_L_reg[2][64][9]
  -------------------------------------------------------------------
                         required time                         18.422    
                         arrival time                         -14.067    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.385ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][90][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.822ns  (logic 5.233ns (35.306%)  route 9.589ns (64.694%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.334 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[1]
                         net (fo=481, routed)         5.757    14.092    U_DepthAlgorithm_Census/D[10]
    SLICE_X60Y20         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][90][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.507    18.512    U_DepthAlgorithm_Census/clk_50
    SLICE_X60Y20         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][90][10]/C
                         clock pessimism              0.398    18.910    
                         clock uncertainty           -0.224    18.686    
    SLICE_X60Y20         FDRE (Setup_fdre_C_D)       -0.210    18.476    U_DepthAlgorithm_Census/mem_L_reg[2][90][10]
  -------------------------------------------------------------------
                         required time                         18.476    
                         arrival time                         -14.092    
  -------------------------------------------------------------------
                         slack                                  4.385    

Slack (MET) :             4.398ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][111][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.702ns  (logic 5.120ns (34.826%)  route 9.582ns (65.174%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.221 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[0]
                         net (fo=481, routed)         5.750    13.972    U_DepthAlgorithm_Census/D[9]
    SLICE_X32Y2          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][111][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.446    18.451    U_DepthAlgorithm_Census/clk_50
    SLICE_X32Y2          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][111][9]/C
                         clock pessimism              0.398    18.849    
                         clock uncertainty           -0.224    18.625    
    SLICE_X32Y2          FDRE (Setup_fdre_C_D)       -0.256    18.369    U_DepthAlgorithm_Census/mem_L_reg[2][111][9]
  -------------------------------------------------------------------
                         required time                         18.369    
                         arrival time                         -13.972    
  -------------------------------------------------------------------
                         slack                                  4.398    

Slack (MET) :             4.401ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][105][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.764ns  (logic 5.233ns (35.444%)  route 9.531ns (64.556%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.782    -0.730    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.724 r  U_FrameBufferRight/mem_reg_0_4/DOBDO[0]
                         net (fo=10, routed)          2.076     3.800    U_FrameBufferRight/rData[4]
    SLICE_X9Y114         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  U_FrameBufferRight/gray0__1_carry_i_1/O
                         net (fo=2, routed)           0.542     4.494    U_FrameBufferRight/DI[2]
    SLICE_X10Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.820 r  U_FrameBufferRight/gray0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.820    U_rgb2gray_R/mem_L_reg[2][158][0][3]
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.196 r  U_rgb2gray_R/gray0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.196    U_rgb2gray_R/gray0__1_carry_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.519 r  U_rgb2gray_R/gray0__1_carry__0/O[1]
                         net (fo=2, routed)           0.757     6.276    U_rgb2gray_R/mem_reg_0_3[1]
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306     6.582 r  U_rgb2gray_R/mem_L[2][0][12]_i_9/O
                         net (fo=1, routed)           0.000     6.582    U_FrameBufferRight/mem_L[2][0][8]_i_2_1[0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.834 r  U_FrameBufferRight/mem_L_reg[2][0][12]_i_7/O[0]
                         net (fo=1, routed)           0.456     7.290    U_rgb2gray_R/mem_L_reg[2][158][12]_1[3]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.295     7.585 r  U_rgb2gray_R/mem_L[2][0][8]_i_2/O
                         net (fo=1, routed)           0.000     7.585    U_rgb2gray_R/mem_L[2][0][8]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.986 r  U_rgb2gray_R/mem_L_reg[2][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    U_rgb2gray_R/mem_L_reg[2][0][8]_i_1_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.334 r  U_rgb2gray_R/mem_L_reg[2][0][12]_i_1/O[1]
                         net (fo=481, routed)         5.700    14.034    U_DepthAlgorithm_Census/D[10]
    SLICE_X62Y25         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][105][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       1.502    18.507    U_DepthAlgorithm_Census/clk_50
    SLICE_X62Y25         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][105][10]/C
                         clock pessimism              0.398    18.905    
                         clock uncertainty           -0.224    18.681    
    SLICE_X62Y25         FDRE (Setup_fdre_C_D)       -0.246    18.435    U_DepthAlgorithm_Census/mem_L_reg[2][105][10]
  -------------------------------------------------------------------
                         required time                         18.435    
                         arrival time                         -14.034    
  -------------------------------------------------------------------
                         slack                                  4.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[0][0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.700ns (70.509%)  route 0.293ns (29.491%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.684    -0.497    U_FrameBufferRight/vga_clk
    RAMB36_X0Y23         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.088 r  U_FrameBufferRight/mem_reg_0_0/DOBDO[0]
                         net (fo=11, routed)          0.293     0.380    U_rgb2gray_R/rData[0]
    SLICE_X10Y115        LUT2 (Prop_lut2_I0_O)        0.045     0.425 r  U_rgb2gray_R/mem_L[2][0][0]_i_6/O
                         net (fo=1, routed)           0.000     0.425    U_FrameBufferRight/mem_L_reg[2][158][0][0]
    SLICE_X10Y115        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.495 r  U_FrameBufferRight/mem_L_reg[2][0][0]_i_1/O[0]
                         net (fo=481, routed)         0.000     0.495    U_DepthAlgorithm_Census/D[0]
    SLICE_X10Y115        FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.915    -0.774    U_DepthAlgorithm_Census/clk_50
    SLICE_X10Y115        FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][0]/C
                         clock pessimism              0.555    -0.219    
                         clock uncertainty            0.224     0.005    
    SLICE_X10Y115        FDRE (Hold_fdre_C_D)         0.130     0.135    U_DepthAlgorithm_Census/mem_L_reg[0][0][0]
  -------------------------------------------------------------------
                         required time                         -0.135    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[1][6][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.276ns (25.910%)  route 0.789ns (74.090%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.584    -0.597    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=24, routed)          0.213    -0.243    U_vga_controller/U_Pixel_Counter/Q[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.045    -0.198 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_15/O
                         net (fo=139, routed)         0.312     0.114    U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.045     0.159 r  U_vga_controller/U_Pixel_Counter/mem_R[1][6][13]_i_2/O
                         net (fo=2, routed)           0.061     0.220    U_vga_controller/U_Pixel_Counter/mem_R[1][6][13]_i_2_n_0
    SLICE_X7Y85          LUT5 (Prop_lut5_I3_O)        0.045     0.265 r  U_vga_controller/U_Pixel_Counter/mem_R[1][6][13]_i_1/O
                         net (fo=28, routed)          0.203     0.468    U_DepthAlgorithm_Census/mem_R_reg[1][6][0]_0[0]
    SLICE_X3Y85          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[1][6][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.858    -0.831    U_DepthAlgorithm_Census/clk_50
    SLICE_X3Y85          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[1][6][6]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.224    -0.052    
    SLICE_X3Y85          FDRE (Hold_fdre_C_CE)       -0.039    -0.091    U_DepthAlgorithm_Census/mem_R_reg[1][6][6]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][9][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.276ns (24.956%)  route 0.830ns (75.044%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.584    -0.597    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=24, routed)          0.213    -0.243    U_vga_controller/U_Pixel_Counter/Q[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.045    -0.198 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_15/O
                         net (fo=139, routed)         0.301     0.103    U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I3_O)        0.045     0.148 r  U_vga_controller/U_Pixel_Counter/mem_R[1][9][13]_i_2/O
                         net (fo=2, routed)           0.064     0.212    U_vga_controller/U_Pixel_Counter/mem_R[1][9][13]_i_2_n_0
    SLICE_X5Y85          LUT5 (Prop_lut5_I3_O)        0.045     0.257 r  U_vga_controller/U_Pixel_Counter/mem_R[1][9][13]_i_1/O
                         net (fo=28, routed)          0.252     0.509    U_DepthAlgorithm_Census/mem_R_reg[1][9][0]_0[0]
    SLICE_X7Y88          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][9][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.860    -0.830    U_DepthAlgorithm_Census/clk_50
    SLICE_X7Y88          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][9][7]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.224    -0.051    
    SLICE_X7Y88          FDRE (Hold_fdre_C_CE)       -0.039    -0.090    U_DepthAlgorithm_Census/mem_L_reg[1][9][7]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[1][9][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.276ns (24.956%)  route 0.830ns (75.044%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.584    -0.597    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=24, routed)          0.213    -0.243    U_vga_controller/U_Pixel_Counter/Q[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.045    -0.198 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_15/O
                         net (fo=139, routed)         0.301     0.103    U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I3_O)        0.045     0.148 r  U_vga_controller/U_Pixel_Counter/mem_R[1][9][13]_i_2/O
                         net (fo=2, routed)           0.064     0.212    U_vga_controller/U_Pixel_Counter/mem_R[1][9][13]_i_2_n_0
    SLICE_X5Y85          LUT5 (Prop_lut5_I3_O)        0.045     0.257 r  U_vga_controller/U_Pixel_Counter/mem_R[1][9][13]_i_1/O
                         net (fo=28, routed)          0.252     0.509    U_DepthAlgorithm_Census/mem_R_reg[1][9][0]_0[0]
    SLICE_X7Y88          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[1][9][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.860    -0.830    U_DepthAlgorithm_Census/clk_50
    SLICE_X7Y88          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[1][9][6]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.224    -0.051    
    SLICE_X7Y88          FDRE (Hold_fdre_C_CE)       -0.039    -0.090    U_DepthAlgorithm_Census/mem_R_reg[1][9][6]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][6][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.276ns (23.488%)  route 0.899ns (76.512%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.584    -0.597    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=24, routed)          0.213    -0.243    U_vga_controller/U_Pixel_Counter/Q[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.045    -0.198 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_15/O
                         net (fo=139, routed)         0.312     0.114    U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.045     0.159 r  U_vga_controller/U_Pixel_Counter/mem_R[1][6][13]_i_2/O
                         net (fo=2, routed)           0.061     0.220    U_vga_controller/U_Pixel_Counter/mem_R[1][6][13]_i_2_n_0
    SLICE_X7Y85          LUT5 (Prop_lut5_I3_O)        0.045     0.265 r  U_vga_controller/U_Pixel_Counter/mem_R[1][6][13]_i_1/O
                         net (fo=28, routed)          0.313     0.578    U_DepthAlgorithm_Census/mem_R_reg[1][6][0]_0[0]
    SLICE_X9Y88          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][6][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.831    -0.858    U_DepthAlgorithm_Census/clk_50
    SLICE_X9Y88          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][6][7]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.224    -0.079    
    SLICE_X9Y88          FDRE (Hold_fdre_C_CE)       -0.039    -0.118    U_DepthAlgorithm_Census/mem_L_reg[1][6][7]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][21][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.276ns (22.667%)  route 0.942ns (77.333%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.584    -0.597    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=24, routed)          0.279    -0.177    U_vga_controller/U_Pixel_Counter/Q[2]
    SLICE_X7Y81          LUT4 (Prop_lut4_I1_O)        0.045    -0.132 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_13/O
                         net (fo=88, routed)          0.277     0.145    U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I5_O)        0.045     0.190 r  U_vga_controller/U_Pixel_Counter/mem_R[1][21][13]_i_2/O
                         net (fo=2, routed)           0.146     0.335    U_vga_controller/U_Pixel_Counter/mem_R[1][21][13]_i_2_n_0
    SLICE_X5Y86          LUT5 (Prop_lut5_I3_O)        0.045     0.380 r  U_vga_controller/U_Pixel_Counter/mem_R[1][21][13]_i_1/O
                         net (fo=28, routed)          0.240     0.620    U_DepthAlgorithm_Census/mem_R_reg[1][21][0]_0[0]
    SLICE_X0Y84          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][21][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.857    -0.832    U_DepthAlgorithm_Census/clk_50
    SLICE_X0Y84          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][21][7]/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.224    -0.053    
    SLICE_X0Y84          FDRE (Hold_fdre_C_CE)       -0.039    -0.092    U_DepthAlgorithm_Census/mem_L_reg[1][21][7]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[1][21][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.276ns (22.667%)  route 0.942ns (77.333%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.584    -0.597    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=24, routed)          0.279    -0.177    U_vga_controller/U_Pixel_Counter/Q[2]
    SLICE_X7Y81          LUT4 (Prop_lut4_I1_O)        0.045    -0.132 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_13/O
                         net (fo=88, routed)          0.277     0.145    U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I5_O)        0.045     0.190 r  U_vga_controller/U_Pixel_Counter/mem_R[1][21][13]_i_2/O
                         net (fo=2, routed)           0.146     0.335    U_vga_controller/U_Pixel_Counter/mem_R[1][21][13]_i_2_n_0
    SLICE_X5Y86          LUT5 (Prop_lut5_I3_O)        0.045     0.380 r  U_vga_controller/U_Pixel_Counter/mem_R[1][21][13]_i_1/O
                         net (fo=28, routed)          0.240     0.620    U_DepthAlgorithm_Census/mem_R_reg[1][21][0]_0[0]
    SLICE_X0Y84          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[1][21][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.857    -0.832    U_DepthAlgorithm_Census/clk_50
    SLICE_X0Y84          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[1][21][6]/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.224    -0.053    
    SLICE_X0Y84          FDRE (Hold_fdre_C_CE)       -0.039    -0.092    U_DepthAlgorithm_Census/mem_R_reg[1][21][6]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][20][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.276ns (22.276%)  route 0.963ns (77.724%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.585    -0.596    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=10, routed)          0.259    -0.197    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X5Y83          LUT4 (Prop_lut4_I0_O)        0.045    -0.152 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_17/O
                         net (fo=57, routed)          0.288     0.136    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I2_O)        0.045     0.181 r  U_vga_controller/U_Pixel_Counter/mem_R[1][20][13]_i_2/O
                         net (fo=2, routed)           0.221     0.403    U_vga_controller/U_Pixel_Counter/mem_R[1][20][13]_i_2_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I3_O)        0.045     0.448 r  U_vga_controller/U_Pixel_Counter/mem_R[1][20][13]_i_1/O
                         net (fo=28, routed)          0.195     0.643    U_DepthAlgorithm_Census/mem_R_reg[1][20][0]_0[0]
    SLICE_X2Y83          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][20][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.856    -0.833    U_DepthAlgorithm_Census/clk_50
    SLICE_X2Y83          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][20][7]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.224    -0.054    
    SLICE_X2Y83          FDRE (Hold_fdre_C_CE)       -0.016    -0.070    U_DepthAlgorithm_Census/mem_L_reg[1][20][7]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.643    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[1][20][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.276ns (22.276%)  route 0.963ns (77.724%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.585    -0.596    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=10, routed)          0.259    -0.197    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X5Y83          LUT4 (Prop_lut4_I0_O)        0.045    -0.152 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_17/O
                         net (fo=57, routed)          0.288     0.136    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I2_O)        0.045     0.181 r  U_vga_controller/U_Pixel_Counter/mem_R[1][20][13]_i_2/O
                         net (fo=2, routed)           0.221     0.403    U_vga_controller/U_Pixel_Counter/mem_R[1][20][13]_i_2_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I3_O)        0.045     0.448 r  U_vga_controller/U_Pixel_Counter/mem_R[1][20][13]_i_1/O
                         net (fo=28, routed)          0.195     0.643    U_DepthAlgorithm_Census/mem_R_reg[1][20][0]_0[0]
    SLICE_X2Y83          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[1][20][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.856    -0.833    U_DepthAlgorithm_Census/clk_50
    SLICE_X2Y83          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[1][20][6]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.224    -0.054    
    SLICE_X2Y83          FDRE (Hold_fdre_C_CE)       -0.016    -0.070    U_DepthAlgorithm_Census/mem_R_reg[1][20][6]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.643    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][13][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.276ns (22.075%)  route 0.974ns (77.925%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.585    -0.596    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=10, routed)          0.259    -0.197    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X5Y83          LUT4 (Prop_lut4_I0_O)        0.045    -0.152 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_17/O
                         net (fo=57, routed)          0.355     0.203    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.045     0.248 r  U_vga_controller/U_Pixel_Counter/mem_R[1][13][13]_i_2/O
                         net (fo=2, routed)           0.176     0.424    U_vga_controller/U_Pixel_Counter/mem_R[1][13][13]_i_2_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I1_O)        0.045     0.469 r  U_vga_controller/U_Pixel_Counter/mem_L[0][13][13]_i_1/O
                         net (fo=28, routed)          0.185     0.654    U_DepthAlgorithm_Census/mem_R_reg[0][13][0]_0[0]
    SLICE_X6Y91          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][13][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=14452, routed)       0.860    -0.829    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y91          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][13][3]/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.224    -0.050    
    SLICE_X6Y91          FDRE (Hold_fdre_C_CE)       -0.016    -0.066    U_DepthAlgorithm_Census/mem_R_reg[0][13][3]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.720    





---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       25.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.114ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.058ns  (logic 5.940ns (42.254%)  route 8.118ns (57.746%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[10])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[10]
                         net (fo=2, routed)           1.123     8.275    U_vga_controller/U_Pixel_Counter/P[10]
    SLICE_X11Y81         LUT4 (Prop_lut4_I0_O)        0.152     8.427 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10__0/O
                         net (fo=16, routed)          4.730    13.157    U_FrameBufferRight/ADDRBWRADDR[10]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774    38.271    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.271    
                         arrival time                         -13.157    
  -------------------------------------------------------------------
                         slack                                 25.114    

Slack (MET) :             25.123ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.053ns  (logic 5.936ns (42.241%)  route 8.117ns (57.759%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[0]
                         net (fo=2, routed)           1.014     8.166    U_vga_controller/U_Pixel_Counter/P[0]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.148     8.314 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20/O
                         net (fo=16, routed)          4.838    13.152    U_FrameBufferRight/ADDRBWRADDR[0]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.770    38.275    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                         -13.152    
  -------------------------------------------------------------------
                         slack                                 25.123    

Slack (MET) :             25.157ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.022ns  (logic 5.940ns (42.363%)  route 8.082ns (57.637%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[6])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[6]
                         net (fo=2, routed)           1.007     8.158    U_vga_controller/U_Pixel_Counter/P[6]
    SLICE_X11Y80         LUT4 (Prop_lut4_I0_O)        0.152     8.310 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_14__0/O
                         net (fo=16, routed)          4.811    13.121    U_FrameBufferRight/ADDRBWRADDR[6]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.768    38.277    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.277    
                         arrival time                         -13.121    
  -------------------------------------------------------------------
                         slack                                 25.157    

Slack (MET) :             25.170ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.002ns  (logic 5.937ns (42.401%)  route 8.065ns (57.599%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[12])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[12]
                         net (fo=2, routed)           0.978     8.129    U_vga_controller/U_Pixel_Counter/P[12]
    SLICE_X11Y80         LUT4 (Prop_lut4_I0_O)        0.149     8.278 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_8__0/O
                         net (fo=16, routed)          4.823    13.101    U_FrameBufferRight/ADDRBWRADDR[12]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.774    38.271    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.271    
                         arrival time                         -13.101    
  -------------------------------------------------------------------
                         slack                                 25.170    

Slack (MET) :             25.185ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.991ns  (logic 5.938ns (42.440%)  route 8.053ns (57.560%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[4])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[4]
                         net (fo=2, routed)           1.085     8.236    U_vga_controller/U_Pixel_Counter/P[4]
    SLICE_X12Y81         LUT5 (Prop_lut5_I0_O)        0.150     8.386 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_16/O
                         net (fo=16, routed)          4.704    13.090    U_FrameBufferRight/ADDRBWRADDR[4]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.770    38.275    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                         -13.090    
  -------------------------------------------------------------------
                         slack                                 25.185    

Slack (MET) :             25.263ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.915ns  (logic 5.941ns (42.696%)  route 7.974ns (57.304%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[8])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[8]
                         net (fo=2, routed)           0.899     8.051    U_vga_controller/U_Pixel_Counter/P[8]
    SLICE_X11Y80         LUT4 (Prop_lut4_I0_O)        0.153     8.204 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_12__0/O
                         net (fo=16, routed)          4.810    13.014    U_FrameBufferRight/ADDRBWRADDR[8]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.769    38.276    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.276    
                         arrival time                         -13.014    
  -------------------------------------------------------------------
                         slack                                 25.263    

Slack (MET) :             25.329ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.051ns  (logic 5.912ns (42.074%)  route 8.139ns (57.926%))
  Logic Levels:           3  (DSP48E1=1 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[5])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[5]
                         net (fo=2, routed)           1.018     8.170    U_vga_controller/U_Pixel_Counter/P[5]
    SLICE_X12Y81         LUT6 (Prop_lut6_I0_O)        0.124     8.294 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15__0/O
                         net (fo=16, routed)          4.857    13.150    U_FrameBufferRight/ADDRBWRADDR[5]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    38.479    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.479    
                         arrival time                         -13.150    
  -------------------------------------------------------------------
                         slack                                 25.329    

Slack (MET) :             25.371ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.802ns  (logic 5.937ns (43.017%)  route 7.865ns (56.983%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[3])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[3]
                         net (fo=2, routed)           0.924     8.076    U_vga_controller/U_Pixel_Counter/P[3]
    SLICE_X9Y80          LUT5 (Prop_lut5_I0_O)        0.149     8.225 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17/O
                         net (fo=16, routed)          4.676    12.901    U_FrameBufferRight/ADDRBWRADDR[3]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.774    38.271    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.271    
                         arrival time                         -12.901    
  -------------------------------------------------------------------
                         slack                                 25.371    

Slack (MET) :             25.379ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.794ns  (logic 5.937ns (43.041%)  route 7.857ns (56.959%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[9])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[9]
                         net (fo=2, routed)           0.910     8.062    U_vga_controller/U_Pixel_Counter/P[9]
    SLICE_X11Y81         LUT4 (Prop_lut4_I0_O)        0.149     8.211 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_11__0/O
                         net (fo=16, routed)          4.682    12.893    U_FrameBufferRight/ADDRBWRADDR[9]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.774    38.271    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         38.271    
                         arrival time                         -12.893    
  -------------------------------------------------------------------
                         slack                                 25.379    

Slack (MET) :             25.448ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_3/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.720ns  (logic 5.940ns (43.295%)  route 7.780ns (56.705%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.657 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.611    -0.901    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.482 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.431     0.949    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.299     1.248 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=7, routed)           0.833     2.082    U_qvga_addr_decoder/D[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_D[1]_P[10])
                                                      5.070     7.152 r  U_qvga_addr_decoder/qvga_addr10/P[10]
                         net (fo=2, routed)           1.123     8.275    U_vga_controller/U_Pixel_Counter/P[10]
    SLICE_X11Y81         LUT4 (Prop_lut4_I0_O)        0.152     8.427 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10__0/O
                         net (fo=16, routed)          4.392    12.819    U_FrameBufferRight/ADDRBWRADDR[10]
    RAMB36_X0Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.653    38.657    U_FrameBufferRight/vga_clk
    RAMB36_X0Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.491    39.148    
                         clock uncertainty           -0.106    39.041    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774    38.267    U_FrameBufferRight/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         38.267    
                         arrival time                         -12.819    
  -------------------------------------------------------------------
                         slack                                 25.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.542%)  route 0.175ns (48.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.584    -0.597    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=24, routed)          0.175    -0.281    U_vga_controller/U_Pixel_Counter/Q[2]
    SLICE_X5Y82          LUT6 (Prop_lut6_I2_O)        0.045    -0.236 r  U_vga_controller/U_Pixel_Counter/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    U_vga_controller/U_Pixel_Counter/h_counter_0[5]
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.854    -0.836    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.106    -0.476    
    SLICE_X5Y82          FDCE (Hold_fdce_C_D)         0.092    -0.384    U_vga_controller/U_Pixel_Counter/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.583    -0.598    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=12, routed)          0.192    -0.266    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[0]
    SLICE_X7Y80          LUT5 (Prop_lut5_I2_O)        0.042    -0.224 r  U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1_n_0
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.851    -0.838    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.106    -0.492    
    SLICE_X7Y80          FDCE (Hold_fdce_C_D)         0.107    -0.385    U_vga_controller/U_Pixel_Counter/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.646%)  route 0.189ns (50.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.557    -0.624    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=10, routed)          0.189    -0.295    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[3]
    SLICE_X9Y80          LUT6 (Prop_lut6_I1_O)        0.045    -0.250 r  U_vga_controller/U_Pixel_Counter/v_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    U_vga_controller/U_Pixel_Counter/v_counter[5]_i_1_n_0
    SLICE_X9Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.823    -0.866    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X9Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                         clock pessimism              0.255    -0.611    
                         clock uncertainty            0.106    -0.505    
    SLICE_X9Y80          FDCE (Hold_fdce_C_D)         0.091    -0.414    U_vga_controller/U_Pixel_Counter/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.327%)  route 0.204ns (52.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.585    -0.596    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=10, routed)          0.204    -0.252    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X5Y82          LUT3 (Prop_lut3_I2_O)        0.042    -0.210 r  U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1_n_0
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.854    -0.836    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.106    -0.490    
    SLICE_X5Y82          FDCE (Hold_fdce_C_D)         0.107    -0.383    U_vga_controller/U_Pixel_Counter/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.583    -0.598    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=12, routed)          0.192    -0.266    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[0]
    SLICE_X7Y80          LUT2 (Prop_lut2_I0_O)        0.045    -0.221 r  U_vga_controller/U_Pixel_Counter/v_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    U_vga_controller/U_Pixel_Counter/v_counter[1]_i_1_n_0
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.851    -0.838    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.106    -0.492    
    SLICE_X7Y80          FDCE (Hold_fdce_C_D)         0.091    -0.401    U_vga_controller/U_Pixel_Counter/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.557    -0.624    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=10, routed)          0.192    -0.292    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[3]
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.045    -0.247 r  U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1_n_0
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.824    -0.865    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                         clock pessimism              0.241    -0.624    
                         clock uncertainty            0.106    -0.518    
    SLICE_X9Y81          FDCE (Hold_fdce_C_D)         0.091    -0.427    U_vga_controller/U_Pixel_Counter/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.033%)  route 0.193ns (50.967%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.585    -0.596    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/Q
                         net (fo=14, routed)          0.193    -0.262    U_vga_controller/U_Pixel_Counter/Q[0]
    SLICE_X5Y82          LUT4 (Prop_lut4_I0_O)        0.045    -0.217 r  U_vga_controller/U_Pixel_Counter/h_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    U_vga_controller/U_Pixel_Counter/h_counter_0[6]
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.854    -0.836    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X5Y82          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.106    -0.490    
    SLICE_X5Y82          FDCE (Hold_fdce_C_D)         0.092    -0.398    U_vga_controller/U_Pixel_Counter/h_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (49.007%)  route 0.194ns (50.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.583    -0.598    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=12, routed)          0.194    -0.264    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[0]
    SLICE_X7Y80          LUT6 (Prop_lut6_I3_O)        0.045    -0.219 r  U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1_n_0
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.851    -0.838    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X7Y80          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.106    -0.492    
    SLICE_X7Y80          FDCE (Hold_fdce_C_D)         0.092    -0.400    U_vga_controller/U_Pixel_Counter/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.881%)  route 0.202ns (52.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.557    -0.624    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/Q
                         net (fo=24, routed)          0.202    -0.281    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[8]
    SLICE_X9Y81          LUT6 (Prop_lut6_I2_O)        0.045    -0.236 r  U_vga_controller/U_Pixel_Counter/v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.236    U_vga_controller/U_Pixel_Counter/v_counter[9]_i_2_n_0
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.824    -0.865    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                         clock pessimism              0.241    -0.624    
                         clock uncertainty            0.106    -0.518    
    SLICE_X9Y81          FDCE (Hold_fdce_C_D)         0.092    -0.426    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.639%)  route 0.204ns (52.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.557    -0.624    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=25, routed)          0.204    -0.279    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X9Y81          LUT3 (Prop_lut3_I0_O)        0.045    -0.234 r  U_vga_controller/U_Pixel_Counter/v_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    U_vga_controller/U_Pixel_Counter/v_counter[6]_i_1_n_0
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.824    -0.865    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X9Y81          FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                         clock pessimism              0.241    -0.624    
                         clock uncertainty            0.106    -0.518    
    SLICE_X9Y81          FDCE (Hold_fdce_C_D)         0.092    -0.426    U_vga_controller/U_Pixel_Counter/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.192    





