
  Linking design 'fft_chip'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (86 designs)              fft_chip.CEL, etc
  slow (library)              /home/student/Desktop/Workspace/SMIC18/db/slow.db
  SP018W_V1p5_max (library)   /home/student/Desktop/Workspace/SMIC18/db/SP018W_V1p5_max.db

Load global CTS reference options from NID to stack
# GUI Debug: Building dc from empty. -- Time: 1sec 247ms
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_chip
Version: D-2010.03-ICC-SP5-2
Date   : Fri Mar 22 05:18:51 2019
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: slow
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125/125

  Startpoint: data_in[1] (input port clocked by clk)
  Endpoint: inst_fft/s_p0/R6_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              4.30       4.30
  input external delay                     3.70       8.00 f
  data_in[1] (in)                          0.32       8.32 f
  PIW_data_in1/C (PIW)                     1.03 *     9.35 f
  inst_fft/data_in[1] (fft)                0.00       9.35 f
  inst_fft/s_p0/data_in_1[1] (s_p)         0.00       9.35 f
  inst_fft/s_p0/R6_reg_1_/D (EDFFX1)       0.20 *     9.55 f
  data arrival time                                   9.55

  clock clk (rise edge)                    7.40       7.40
  clock network delay (ideal)              4.30      11.70
  clock uncertainty                       -0.50      11.20
  inst_fft/s_p0/R6_reg_1_/CK (EDFFX1)      0.00      11.20 r
  library setup time                      -0.70      10.50
  data required time                                 10.50
  -----------------------------------------------------------
  data required time                                 10.50
  data arrival time                                  -9.55
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: inst_fft/p_s0/data_out_3_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[15]
            (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             4.30       4.30
  inst_fft/p_s0/data_out_3_reg_15_/CK (EDFFX1)            0.00 #     4.30 r
  inst_fft/p_s0/data_out_3_reg_15_/Q (EDFFX1)             2.19       6.49 r
  inst_fft/p_s0/data_out_3[15] (p_s)                      0.00       6.49 r
  inst_fft/data_out[15] (fft)                             0.00       6.49 r
  PO8W_data_out15/PAD (PO8W)                              2.03 *     8.52 r
  data_out[15] (out)                                      0.00 *     8.52 r
  data arrival time                                                  8.52

  clock clk (rise edge)                                   7.40       7.40
  clock network delay (ideal)                             4.30      11.70
  clock uncertainty                                      -0.50      11.20
  output external delay                                  -3.70       7.50
  data required time                                                 7.50
  --------------------------------------------------------------------------
  data required time                                                 7.50
  data arrival time                                                 -8.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.02


  Startpoint: inst_fft/s_p0/data_out_1_reg_50_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: inst_fft/reg10/R12_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             4.30       4.30
  inst_fft/s_p0/data_out_1_reg_50_/CK (DFFHQX2)           0.00 #     4.30 r
  inst_fft/s_p0/data_out_1_reg_50_/Q (DFFHQX2)            0.68       4.98 r
  inst_fft/s_p0/data_out_1[50] (s_p)                      0.00       4.98 r
  inst_fft/mux0/data_in_2[50] (mux)                       0.00       4.98 r
  inst_fft/mux0/U29/Y (NAND2X2)                           0.16 *     5.14 f
  inst_fft/mux0/U28/Y (INVX4)                             0.07 *     5.21 r
  inst_fft/mux0/U95/Y (NAND2X2)                           0.07 *     5.28 f
  inst_fft/mux0/U102/Y (AND2X4)                           0.20 *     5.48 f
  inst_fft/mux0/U65/Y (OAI2BB1X4)                         0.37 *     5.85 r
  inst_fft/mux0/data_out[50] (mux)                        0.00       5.85 r
  inst_fft/butterfly0/calc_in[50] (butterfly)             0.00       5.85 r
  inst_fft/butterfly0/multiBII/in_17bit[16] (multi16_11)
                                                          0.00       5.85 r
  inst_fft/butterfly0/multiBII/U9/Y (INVX8)               0.16 *     6.00 f
  inst_fft/butterfly0/multiBII/U5/Y (CLKINVX8)            0.09 *     6.10 r
  inst_fft/butterfly0/multiBII/U29/Y (NOR2X2)             0.07 *     6.16 f
  inst_fft/butterfly0/multiBII/U49/Y (AOI211X2)           0.36 *     6.52 r
  inst_fft/butterfly0/multiBII/out[2] (multi16_11)        0.00       6.52 r
  inst_fft/butterfly0/U21/Y (BUFX12)                      0.22 *     6.74 r
  inst_fft/butterfly0/sub_275/B[2] (butterfly_DW01_sub_84)
                                                          0.00       6.74 r
  inst_fft/butterfly0/sub_275/U130/Y (NAND2BX4)           0.10 *     6.84 f
  inst_fft/butterfly0/sub_275/U6/Y (INVX4)                0.07 *     6.91 r
  inst_fft/butterfly0/sub_275/U62/Y (INVX4)               0.05 *     6.96 f
  inst_fft/butterfly0/sub_275/U152/Y (AOI21X4)            0.15 *     7.11 r
  inst_fft/butterfly0/sub_275/U171/Y (XOR2X4)             0.33 *     7.44 r
  inst_fft/butterfly0/sub_275/U25/Y (INVX20)              0.27 *     7.71 f
  inst_fft/butterfly0/sub_275/DIFF[3] (butterfly_DW01_sub_84)
                                                          0.00       7.71 f
  inst_fft/butterfly0/add_1_root_add_0_root_add_292_3/A[3] (butterfly_DW01_add_164)
                                                          0.00       7.71 f
  inst_fft/butterfly0/add_1_root_add_0_root_add_292_3/U31/Y (NAND2XL)
                                                          0.30 *     8.01 r
  inst_fft/butterfly0/add_1_root_add_0_root_add_292_3/U112/Y (BUFX4)
                                                          0.22 *     8.23 r
  inst_fft/butterfly0/add_1_root_add_0_root_add_292_3/U62/Y (INVX8)
                                                          0.07 *     8.31 f
  inst_fft/butterfly0/add_1_root_add_0_root_add_292_3/U96/Y (NOR2X2)
                                                          0.24 *     8.55 r
  inst_fft/butterfly0/add_1_root_add_0_root_add_292_3/U222/Y (XOR2X4)
                                                          0.28 *     8.83 r
  inst_fft/butterfly0/add_1_root_add_0_root_add_292_3/SUM[3] (butterfly_DW01_add_164)
                                                          0.00       8.83 r
  inst_fft/butterfly0/add_0_root_add_0_root_add_292_3/B[3] (butterfly_DW01_add_158)
                                                          0.00       8.83 r
  inst_fft/butterfly0/add_0_root_add_0_root_add_292_3/U170/Y (NAND2X1)
                                                          0.66 *     9.49 f
  inst_fft/butterfly0/add_0_root_add_0_root_add_292_3/U142/Y (NAND2X4)
                                                          0.42 *     9.91 r
  inst_fft/butterfly0/add_0_root_add_0_root_add_292_3/U35/Y (INVX8)
                                                          0.06 *     9.97 f
  inst_fft/butterfly0/add_0_root_add_0_root_add_292_3/U180/Y (OAI21X4)
                                                          0.17 *    10.14 r
  inst_fft/butterfly0/add_0_root_add_0_root_add_292_3/U156/Y (XOR2X1)
                                                          1.08 *    11.21 f
  inst_fft/butterfly0/add_0_root_add_0_root_add_292_3/U22/Y (BUFX3)
                                                          0.65 *    11.86 f
  inst_fft/butterfly0/add_0_root_add_0_root_add_292_3/SUM[5] (butterfly_DW01_add_158)
                                                          0.00      11.86 f
  inst_fft/butterfly0/calc_out[22] (butterfly)            0.00      11.86 f
  inst_fft/reg10/data_in_2[22] (reg1)                     0.00      11.86 f
  inst_fft/reg10/R12_reg_22_/D (EDFFX1)                   0.03 *    11.89 f
  data arrival time                                                 11.89

  clock clk (rise edge)                                   7.40       7.40
  clock network delay (ideal)                             4.30      11.70
  clock uncertainty                                      -0.50      11.20
  inst_fft/reg10/R12_reg_22_/CK (EDFFX1)                  0.00      11.20 r
  library setup time                                     -0.71      10.49
  data required time                                                10.49
  --------------------------------------------------------------------------
  data required time                                                10.49
  data arrival time                                                -11.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.39


1
