ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"stm32h7xx_hal_rcc_ex.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c"
  19              		.section	.text.HAL_RCCEx_PeriphCLKConfig,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_RCCEx_PeriphCLKConfig
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_RCCEx_PeriphCLKConfig:
  27              	.LFB144:
   1:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
   2:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   ******************************************************************************
   3:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @file    stm32h7xx_hal_rcc_ex.c
   4:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @author  MCD Application Team
   5:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief   Extended RCC HAL module driver.
   6:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *          functionalities RCC extension peripheral:
   8:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *           + Extended Peripheral Control functions
   9:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
  10:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   ******************************************************************************
  11:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @attention
  12:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
  13:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * Copyright (c) 2017 STMicroelectronics.
  14:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * All rights reserved.
  15:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
  16:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * This software is licensed under terms that can be found in the LICENSE file in
  17:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * the root directory of this software component.
  18:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  19:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   ******************************************************************************
  20:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  21:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  22:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Includes ------------------------------------------------------------------*/
  23:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #include "stm32h7xx_hal.h"
  24:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  25:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @addtogroup STM32H7xx_HAL_Driver
  26:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @{
  27:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  28:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  29:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx  RCCEx
  30:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief RCC HAL module driver
  31:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @{
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 2


  32:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  33:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  34:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #ifdef HAL_RCC_MODULE_ENABLED
  35:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  36:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Private typedef -----------------------------------------------------------*/
  37:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Private defines -----------------------------------------------------------*/
  38:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_defines RCCEx Private Defines
  39:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  * @{
  40:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  */
  41:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #define PLL2_TIMEOUT_VALUE         PLL_TIMEOUT_VALUE    /* 2 ms */
  42:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #define PLL3_TIMEOUT_VALUE         PLL_TIMEOUT_VALUE    /* 2 ms */
  43:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  44:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #define DIVIDER_P_UPDATE          0U
  45:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #define DIVIDER_Q_UPDATE          1U
  46:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #define DIVIDER_R_UPDATE          2U
  47:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
  48:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
  49:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  50:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  51:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Private macros ------------------------------------------------------------*/
  52:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Macros RCCEx Private Macros
  53:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  * @{
  54:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  */
  55:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
  56:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
  57:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  58:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  59:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Private variables ---------------------------------------------------------*/
  60:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Private function prototypes -----------------------------------------------*/
  61:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider);
  62:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider);
  63:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  64:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Exported functions --------------------------------------------------------*/
  65:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions RCCEx Exported Functions
  66:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @{
  67:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  68:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  69:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions
  70:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  *  @brief  Extended Peripheral Control functions
  71:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  *
  72:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** @verbatim
  73:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  ===============================================================================
  74:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                 ##### Extended Peripheral Control functions  #####
  75:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  ===============================================================================
  76:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     [..]
  77:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
  78:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     frequencies.
  79:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     [..]
  80:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     (@) Important note: Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to
  81:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         select the RTC clock source; in this case the Backup domain will be reset in
  82:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         order to modify the RTC Clock source, as consequence RTC registers (including
  83:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         the backup registers) and RCC_BDCR register are set to their reset values.
  84:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  85:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** @endverbatim
  86:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @{
  87:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  88:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 3


  89:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Initializes the RCC extended peripherals clocks according to the specified
  90:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         parameters in the RCC_PeriphCLKInitTypeDef.
  91:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PeriphClkInit: pointer to an RCC_PeriphCLKInitTypeDef structure that
  92:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         contains the configuration information for the Extended Peripherals
  93:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         clocks (SDMMC, CKPER, FMC, QSPI*, OSPI*, DSI, SPI45, SPDIF, DFSDM1, DFSDM2*, FDCAN, SWP
  94:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         USART234578, USART16 (USART16910*), RNG, HRTIM1*, I2C123 (I2C1235*), USB, CEC, LPTIM1, 
  95:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         SAI4A*, SAI4B*, SPI6, RTC).
  96:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select
  97:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         the RTC clock source; in this case the Backup domain will be reset in
  98:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         order to modify the RTC Clock source, as consequence RTC registers (including
  99:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         the backup registers) are set to their reset values.
 100:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
 101:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * (*) : Available on some STM32H7 lines only.
 102:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
 103:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval HAL status
 104:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
 105:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
  28              		.loc 1 106 1
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 280
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32 0000 2DE9B04F 		push	{r4, r5, r7, r8, r9, r10, fp, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 32
  35              		.cfi_offset 4, -32
  36              		.cfi_offset 5, -28
  37              		.cfi_offset 7, -24
  38              		.cfi_offset 8, -20
  39              		.cfi_offset 9, -16
  40              		.cfi_offset 10, -12
  41              		.cfi_offset 11, -8
  42              		.cfi_offset 14, -4
  43 0004 C6B0     		sub	sp, sp, #280
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 312
  46 0006 00AF     		add	r7, sp, #0
  47              	.LCFI2:
  48              		.cfi_def_cfa_register 7
  49 0008 C7F80401 		str	r0, [r7, #260]
 107:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tmpreg;
 108:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tickstart;
 109:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
  50              		.loc 1 109 21
  51 000c 0023     		movs	r3, #0
  52 000e 87F81731 		strb	r3, [r7, #279]
 110:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;   /* Final status */
  53              		.loc 1 110 21
  54 0012 0023     		movs	r3, #0
  55 0014 87F81631 		strb	r3, [r7, #278]
 111:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 112:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SPDIFRX configuration -------------------------------*/
 113:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 114:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  56              		.loc 1 114 22
  57 0018 D7F80431 		ldr	r3, [r7, #260]
  58 001c D3E90023 		ldrd	r2, [r3]
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 4


  59              		.loc 1 114 46
  60 0020 02F00064 		and	r4, r2, #134217728
  61 0024 0025     		movs	r5, #0
  62              		.loc 1 114 6
  63 0026 54EA0503 		orrs	r3, r4, r5
  64 002a 49D0     		beq	.L2
 115:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 116:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 117:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->SpdifrxClockSelection)
  65              		.loc 1 117 26
  66 002c D7F80431 		ldr	r3, [r7, #260]
  67 0030 5B6E     		ldr	r3, [r3, #100]
  68              		.loc 1 117 5
  69 0032 B3F5401F 		cmp	r3, #3145728
  70 0036 2FD0     		beq	.L212
  71 0038 B3F5401F 		cmp	r3, #3145728
  72 003c 28D8     		bhi	.L4
  73 003e B3F5001F 		cmp	r3, #2097152
  74 0042 1AD0     		beq	.L5
  75 0044 B3F5001F 		cmp	r3, #2097152
  76 0048 22D8     		bhi	.L4
  77 004a 002B     		cmp	r3, #0
  78 004c 03D0     		beq	.L6
  79 004e B3F5801F 		cmp	r3, #1048576
  80 0052 07D0     		beq	.L7
  81 0054 1CE0     		b	.L4
  82              	.L6:
 118:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 119:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
 120:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Enable PLL1Q Clock output generated form System PLL . */
 121:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
  83              		.loc 1 121 9
  84 0056 AB4B     		ldr	r3, .L254
  85 0058 DB6A     		ldr	r3, [r3, #44]
  86 005a AA4A     		ldr	r2, .L254
  87 005c 43F40033 		orr	r3, r3, #131072
  88 0060 D362     		str	r3, [r2, #44]
 122:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 123:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPDIFRX clock source configuration done later after clock selection check */
 124:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
  89              		.loc 1 124 9
  90 0062 1AE0     		b	.L8
  91              	.L7:
 125:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 126:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/
 127:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 128:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
  92              		.loc 1 128 33
  93 0064 D7F80431 		ldr	r3, [r7, #260]
  94 0068 0833     		adds	r3, r3, #8
  95              		.loc 1 128 15
  96 006a 0221     		movs	r1, #2
  97 006c 1846     		mov	r0, r3
  98 006e FFF7FEFF 		bl	RCCEx_PLL2_Config
  99 0072 0346     		mov	r3, r0
 100 0074 87F81731 		strb	r3, [r7, #279]
 129:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 5


 130:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPDIFRX clock source configuration done later after clock selection check */
 131:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 101              		.loc 1 131 9
 102 0078 0FE0     		b	.L8
 103              	.L5:
 132:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 133:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
 134:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 104              		.loc 1 134 33
 105 007a D7F80431 		ldr	r3, [r7, #260]
 106 007e 2833     		adds	r3, r3, #40
 107              		.loc 1 134 15
 108 0080 0221     		movs	r1, #2
 109 0082 1846     		mov	r0, r3
 110 0084 FFF7FEFF 		bl	RCCEx_PLL3_Config
 111 0088 0346     		mov	r3, r0
 112 008a 87F81731 		strb	r3, [r7, #279]
 135:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 136:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPDIFRX clock source configuration done later after clock selection check */
 137:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 113              		.loc 1 137 9
 114 008e 04E0     		b	.L8
 115              	.L4:
 138:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 139:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPDIFRXCLKSOURCE_HSI:
 140:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Internal OSC clock is used as source of SPDIFRX clock*/
 141:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPDIFRX clock source configuration done later after clock selection check */
 142:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 143:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 144:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
 145:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 116              		.loc 1 145 13
 117 0090 0123     		movs	r3, #1
 118 0092 87F81731 		strb	r3, [r7, #279]
 146:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 119              		.loc 1 146 9
 120 0096 00E0     		b	.L8
 121              	.L212:
 142:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 122              		.loc 1 142 9
 123 0098 00BF     		nop
 124              	.L8:
 147:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 148:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 149:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 125              		.loc 1 149 8
 126 009a 97F81731 		ldrb	r3, [r7, #279]	@ zero_extendqisi2
 127 009e 002B     		cmp	r3, #0
 128 00a0 0AD1     		bne	.L9
 150:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 151:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SPDIFRX clock*/
 152:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 129              		.loc 1 152 7
 130 00a2 984B     		ldr	r3, .L254
 131 00a4 1B6D     		ldr	r3, [r3, #80]
 132 00a6 23F44011 		bic	r1, r3, #3145728
 133 00aa D7F80431 		ldr	r3, [r7, #260]
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 6


 134 00ae 5B6E     		ldr	r3, [r3, #100]
 135 00b0 944A     		ldr	r2, .L254
 136 00b2 0B43     		orrs	r3, r3, r1
 137 00b4 1365     		str	r3, [r2, #80]
 138 00b6 03E0     		b	.L2
 139              	.L9:
 153:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 154:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 155:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 156:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 157:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 140              		.loc 1 157 14
 141 00b8 97F81731 		ldrb	r3, [r7, #279]
 142 00bc 87F81631 		strb	r3, [r7, #278]
 143              	.L2:
 158:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 159:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 160:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 161:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI1 configuration -------------------------------*/
 162:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 144              		.loc 1 162 22
 145 00c0 D7F80431 		ldr	r3, [r7, #260]
 146 00c4 D3E90023 		ldrd	r2, [r3]
 147              		.loc 1 162 46
 148 00c8 02F48078 		and	r8, r2, #256
 149 00cc 4FF00009 		mov	r9, #0
 150              		.loc 1 162 6
 151 00d0 58EA0903 		orrs	r3, r8, r9
 152 00d4 47D0     		beq	.L10
 163:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 164:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->Sai1ClockSelection)
 153              		.loc 1 164 26
 154 00d6 D7F80431 		ldr	r3, [r7, #260]
 155 00da 9B6D     		ldr	r3, [r3, #88]
 156              		.loc 1 164 5
 157 00dc 042B     		cmp	r3, #4
 158 00de 2AD8     		bhi	.L11
 159 00e0 01A2     		adr	r2, .L13
 160 00e2 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 161 00e6 00BF     		.p2align 2
 162              	.L13:
 163 00e8 FD000000 		.word	.L17+1
 164 00ec 0B010000 		.word	.L16+1
 165 00f0 21010000 		.word	.L15+1
 166 00f4 3F010000 		.word	.L213+1
 167 00f8 3F010000 		.word	.L213+1
 168              		.p2align 1
 169              	.L17:
 165:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 166:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
 167:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Enable SAI Clock output generated form System PLL . */
 168:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 170              		.loc 1 168 9
 171 00fc 814B     		ldr	r3, .L254
 172 00fe DB6A     		ldr	r3, [r3, #44]
 173 0100 804A     		ldr	r2, .L254
 174 0102 43F40033 		orr	r3, r3, #131072
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 7


 175 0106 D362     		str	r3, [r2, #44]
 169:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 170:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI1 clock source configuration done later after clock selection check */
 171:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 176              		.loc 1 171 9
 177 0108 1AE0     		b	.L18
 178              	.L16:
 172:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 173:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/
 174:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 175:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 179              		.loc 1 175 33
 180 010a D7F80431 		ldr	r3, [r7, #260]
 181 010e 0833     		adds	r3, r3, #8
 182              		.loc 1 175 15
 183 0110 0021     		movs	r1, #0
 184 0112 1846     		mov	r0, r3
 185 0114 FFF7FEFF 		bl	RCCEx_PLL2_Config
 186 0118 0346     		mov	r3, r0
 187 011a 87F81731 		strb	r3, [r7, #279]
 176:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 177:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI1 clock source configuration done later after clock selection check */
 178:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 188              		.loc 1 178 9
 189 011e 0FE0     		b	.L18
 190              	.L15:
 179:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 180:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
 181:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 191              		.loc 1 181 33
 192 0120 D7F80431 		ldr	r3, [r7, #260]
 193 0124 2833     		adds	r3, r3, #40
 194              		.loc 1 181 15
 195 0126 0021     		movs	r1, #0
 196 0128 1846     		mov	r0, r3
 197 012a FFF7FEFF 		bl	RCCEx_PLL3_Config
 198 012e 0346     		mov	r3, r0
 199 0130 87F81731 		strb	r3, [r7, #279]
 182:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 183:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI1 clock source configuration done later after clock selection check */
 184:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 200              		.loc 1 184 9
 201 0134 04E0     		b	.L18
 202              	.L11:
 185:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 186:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI1CLKSOURCE_PIN:
 187:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* External clock is used as source of SAI1 clock*/
 188:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI1 clock source configuration done later after clock selection check */
 189:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 190:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 191:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI1CLKSOURCE_CLKP:
 192:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
 193:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI1 clock source configuration done later after clock selection check */
 194:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 195:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 196:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
 197:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 8


 203              		.loc 1 197 13
 204 0136 0123     		movs	r3, #1
 205 0138 87F81731 		strb	r3, [r7, #279]
 198:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 206              		.loc 1 198 9
 207 013c 00E0     		b	.L18
 208              	.L213:
 189:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 209              		.loc 1 189 9
 210 013e 00BF     		nop
 211              	.L18:
 199:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 200:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 201:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 212              		.loc 1 201 8
 213 0140 97F81731 		ldrb	r3, [r7, #279]	@ zero_extendqisi2
 214 0144 002B     		cmp	r3, #0
 215 0146 0AD1     		bne	.L19
 202:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 203:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI1 clock*/
 204:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 216              		.loc 1 204 7
 217 0148 6E4B     		ldr	r3, .L254
 218 014a 1B6D     		ldr	r3, [r3, #80]
 219 014c 23F00701 		bic	r1, r3, #7
 220 0150 D7F80431 		ldr	r3, [r7, #260]
 221 0154 9B6D     		ldr	r3, [r3, #88]
 222 0156 6B4A     		ldr	r2, .L254
 223 0158 0B43     		orrs	r3, r3, r1
 224 015a 1365     		str	r3, [r2, #80]
 225 015c 03E0     		b	.L10
 226              	.L19:
 205:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 206:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 207:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 208:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 209:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 227              		.loc 1 209 14
 228 015e 97F81731 		ldrb	r3, [r7, #279]
 229 0162 87F81631 		strb	r3, [r7, #278]
 230              	.L10:
 210:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 211:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 212:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 213:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI3)
 214:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI2/3 configuration -------------------------------*/
 215:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 216:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 217:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->Sai23ClockSelection)
 218:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 219:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
 220:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Enable SAI Clock output generated form System PLL . */
 221:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 222:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 223:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2/3 clock source configuration done later after clock selection check */
 224:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 225:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 9


 226:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */
 227:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 228:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 229:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 230:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2/3 clock source configuration done later after clock selection check */
 231:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 232:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 233:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
 234:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 235:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 236:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2/3 clock source configuration done later after clock selection check */
 237:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 238:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 239:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI23CLKSOURCE_PIN:
 240:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* External clock is used as source of SAI2/3 clock*/
 241:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2/3 clock source configuration done later after clock selection check */
 242:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 243:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 244:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI23CLKSOURCE_CLKP:
 245:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
 246:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2/3 clock source configuration done later after clock selection check */
 247:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 248:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 249:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
 250:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 251:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 252:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 253:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 254:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 255:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 256:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI2/3 clock*/
 257:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 258:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 259:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 260:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 261:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 262:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 263:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 264:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 265:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 266:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* SAI3 */
 267:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 268:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_CDCCIP1R_SAI2ASEL)
 269:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI2A configuration -------------------------------*/
 270:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 271:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 272:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->Sai2AClockSelection)
 273:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 274:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
 275:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Enable SAI2A Clock output generated form System PLL . */
 276:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 277:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 278:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2A clock source configuration done later after clock selection check */
 279:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 280:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 281:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */
 282:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 10


 283:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 284:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 285:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2A clock source configuration done later after clock selection check */
 286:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 287:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 288:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
 289:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 290:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 291:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2A clock source configuration done later after clock selection check */
 292:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 293:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 294:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2ACLKSOURCE_PIN:
 295:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* External clock is used as source of SAI2A clock*/
 296:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2A clock source configuration done later after clock selection check */
 297:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 298:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 299:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2ACLKSOURCE_CLKP:
 300:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI, HSE, or CSI oscillator is used as source of SAI2A clock */
 301:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2A clock source configuration done later after clock selection check */
 302:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 303:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 304:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2ACLKSOURCE_SPDIF:
 305:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPDIF clock is used as source of SAI2A clock */
 306:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2A clock source configuration done later after clock selection check */
 307:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 308:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 309:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
 310:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 311:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 312:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 313:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 314:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 315:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 316:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI2A clock*/
 317:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 318:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 319:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 320:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 321:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 322:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 323:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 324:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 325:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*SAI2A*/
 326:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 327:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_CDCCIP1R_SAI2BSEL)
 328:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 329:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI2B configuration -------------------------------*/
 330:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 331:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 332:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->Sai2BClockSelection)
 333:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 334:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
 335:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Enable SAI Clock output generated form System PLL . */
 336:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 337:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 338:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2B clock source configuration done later after clock selection check */
 339:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 11


 340:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 341:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */
 342:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 343:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 344:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 345:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2B clock source configuration done later after clock selection check */
 346:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 347:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 348:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
 349:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 350:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 351:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2B clock source configuration done later after clock selection check */
 352:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 353:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 354:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2BCLKSOURCE_PIN:
 355:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* External clock is used as source of SAI2B clock*/
 356:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2B clock source configuration done later after clock selection check */
 357:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 358:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 359:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2BCLKSOURCE_CLKP:
 360:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI, HSE, or CSI oscillator is used as source of SAI2B clock */
 361:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2B clock source configuration done later after clock selection check */
 362:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 363:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 364:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2BCLKSOURCE_SPDIF:
 365:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPDIF clock is used as source of SAI2B clock */
 366:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2B clock source configuration done later after clock selection check */
 367:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 368:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 369:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
 370:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 371:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 372:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 373:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 374:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 375:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 376:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI2B clock*/
 377:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 378:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 379:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 380:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 381:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 382:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 383:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 384:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 385:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*SAI2B*/
 386:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 387:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI4)
 388:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI4A configuration -------------------------------*/
 389:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 231              		.loc 1 389 22
 232 0166 D7F80431 		ldr	r3, [r7, #260]
 233 016a D3E90023 		ldrd	r2, [r3]
 234              		.loc 1 389 46
 235 016e 02F4806A 		and	r10, r2, #1024
 236 0172 4FF0000B 		mov	fp, #0
 237              		.loc 1 389 6
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 12


 238 0176 5AEA0B03 		orrs	r3, r10, fp
 239 017a 5BD0     		beq	.L20
 390:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 391:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->Sai4AClockSelection)
 240              		.loc 1 391 26
 241 017c D7F80431 		ldr	r3, [r7, #260]
 242 0180 D3F8A430 		ldr	r3, [r3, #164]
 243              		.loc 1 391 5
 244 0184 B3F5200F 		cmp	r3, #10485760
 245 0188 3BD0     		beq	.L214
 246 018a B3F5200F 		cmp	r3, #10485760
 247 018e 34D8     		bhi	.L22
 248 0190 B3F5000F 		cmp	r3, #8388608
 249 0194 37D0     		beq	.L215
 250 0196 B3F5000F 		cmp	r3, #8388608
 251 019a 2ED8     		bhi	.L22
 252 019c B3F5C00F 		cmp	r3, #6291456
 253 01a0 33D0     		beq	.L216
 254 01a2 B3F5C00F 		cmp	r3, #6291456
 255 01a6 28D8     		bhi	.L22
 256 01a8 B3F5800F 		cmp	r3, #4194304
 257 01ac 1AD0     		beq	.L25
 258 01ae B3F5800F 		cmp	r3, #4194304
 259 01b2 22D8     		bhi	.L22
 260 01b4 002B     		cmp	r3, #0
 261 01b6 03D0     		beq	.L26
 262 01b8 B3F5001F 		cmp	r3, #2097152
 263 01bc 07D0     		beq	.L27
 264 01be 1CE0     		b	.L22
 265              	.L26:
 392:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 393:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
 394:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Enable SAI Clock output generated form System PLL . */
 395:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 266              		.loc 1 395 9
 267 01c0 504B     		ldr	r3, .L254
 268 01c2 DB6A     		ldr	r3, [r3, #44]
 269 01c4 4F4A     		ldr	r2, .L254
 270 01c6 43F40033 		orr	r3, r3, #131072
 271 01ca D362     		str	r3, [r2, #44]
 396:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 397:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI1 clock source configuration done later after clock selection check */
 398:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 272              		.loc 1 398 9
 273 01cc 1EE0     		b	.L28
 274              	.L27:
 399:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 400:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
 401:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 402:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 275              		.loc 1 402 33
 276 01ce D7F80431 		ldr	r3, [r7, #260]
 277 01d2 0833     		adds	r3, r3, #8
 278              		.loc 1 402 15
 279 01d4 0021     		movs	r1, #0
 280 01d6 1846     		mov	r0, r3
 281 01d8 FFF7FEFF 		bl	RCCEx_PLL2_Config
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 13


 282 01dc 0346     		mov	r3, r0
 283 01de 87F81731 		strb	r3, [r7, #279]
 403:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 404:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2 clock source configuration done later after clock selection check */
 405:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 284              		.loc 1 405 9
 285 01e2 13E0     		b	.L28
 286              	.L25:
 406:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 407:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
 408:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 287              		.loc 1 408 33
 288 01e4 D7F80431 		ldr	r3, [r7, #260]
 289 01e8 2833     		adds	r3, r3, #40
 290              		.loc 1 408 15
 291 01ea 0021     		movs	r1, #0
 292 01ec 1846     		mov	r0, r3
 293 01ee FFF7FEFF 		bl	RCCEx_PLL3_Config
 294 01f2 0346     		mov	r3, r0
 295 01f4 87F81731 		strb	r3, [r7, #279]
 409:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 410:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI1 clock source configuration done later after clock selection check */
 411:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 296              		.loc 1 411 9
 297 01f8 08E0     		b	.L28
 298              	.L22:
 412:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 413:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_PIN:
 414:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* External clock is used as source of SAI2 clock*/
 415:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2 clock source configuration done later after clock selection check */
 416:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 417:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 418:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_CLKP:
 419:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI, HSE, or CSI oscillator is used as source of SAI2 clock */
 420:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI1 clock source configuration done later after clock selection check */
 421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 422:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 423:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_VER_3_0)
 424:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_SPDIF:
 425:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPDIF clock is used as source of SAI4A clock */
 426:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI4A clock source configuration done later after clock selection check */
 427:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 428:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* RCC_VER_3_0 */
 429:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 430:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
 431:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 299              		.loc 1 431 13
 300 01fa 0123     		movs	r3, #1
 301 01fc 87F81731 		strb	r3, [r7, #279]
 432:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 302              		.loc 1 432 9
 303 0200 04E0     		b	.L28
 304              	.L214:
 427:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* RCC_VER_3_0 */
 305              		.loc 1 427 9
 306 0202 00BF     		nop
 307 0204 02E0     		b	.L28
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 14


 308              	.L215:
 421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 309              		.loc 1 421 9
 310 0206 00BF     		nop
 311 0208 00E0     		b	.L28
 312              	.L216:
 416:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 313              		.loc 1 416 9
 314 020a 00BF     		nop
 315              	.L28:
 433:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 434:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 435:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 316              		.loc 1 435 8
 317 020c 97F81731 		ldrb	r3, [r7, #279]	@ zero_extendqisi2
 318 0210 002B     		cmp	r3, #0
 319 0212 0BD1     		bne	.L29
 436:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 437:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI4A clock*/
 438:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 320              		.loc 1 438 7
 321 0214 3B4B     		ldr	r3, .L254
 322 0216 9B6D     		ldr	r3, [r3, #88]
 323 0218 23F46001 		bic	r1, r3, #14680064
 324 021c D7F80431 		ldr	r3, [r7, #260]
 325 0220 D3F8A430 		ldr	r3, [r3, #164]
 326 0224 374A     		ldr	r2, .L254
 327 0226 0B43     		orrs	r3, r3, r1
 328 0228 9365     		str	r3, [r2, #88]
 329 022a 03E0     		b	.L20
 330              	.L29:
 439:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 440:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 441:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 443:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 331              		.loc 1 443 14
 332 022c 97F81731 		ldrb	r3, [r7, #279]
 333 0230 87F81631 		strb	r3, [r7, #278]
 334              	.L20:
 444:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 445:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 446:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI4B configuration -------------------------------*/
 447:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 335              		.loc 1 447 22
 336 0234 D7F80431 		ldr	r3, [r7, #260]
 337 0238 D3E90023 		ldrd	r2, [r3]
 338              		.loc 1 447 46
 339 023c 02F40063 		and	r3, r2, #2048
 340 0240 C7F8F830 		str	r3, [r7, #248]
 341 0244 0023     		movs	r3, #0
 342 0246 C7F8FC30 		str	r3, [r7, #252]
 343              		.loc 1 447 6
 344 024a D7E93E12 		ldrd	r1, [r7, #248]
 345 024e 0B46     		mov	r3, r1
 346 0250 1343     		orrs	r3, r3, r2
 347 0252 5DD0     		beq	.L30
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 15


 448:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 449:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->Sai4BClockSelection)
 348              		.loc 1 449 26
 349 0254 D7F80431 		ldr	r3, [r7, #260]
 350 0258 D3F8A830 		ldr	r3, [r3, #168]
 351              		.loc 1 449 5
 352 025c B3F1A06F 		cmp	r3, #83886080
 353 0260 3BD0     		beq	.L217
 354 0262 B3F1A06F 		cmp	r3, #83886080
 355 0266 34D8     		bhi	.L32
 356 0268 B3F1806F 		cmp	r3, #67108864
 357 026c 37D0     		beq	.L218
 358 026e B3F1806F 		cmp	r3, #67108864
 359 0272 2ED8     		bhi	.L32
 360 0274 B3F1407F 		cmp	r3, #50331648
 361 0278 33D0     		beq	.L219
 362 027a B3F1407F 		cmp	r3, #50331648
 363 027e 28D8     		bhi	.L32
 364 0280 B3F1007F 		cmp	r3, #33554432
 365 0284 1AD0     		beq	.L35
 366 0286 B3F1007F 		cmp	r3, #33554432
 367 028a 22D8     		bhi	.L32
 368 028c 002B     		cmp	r3, #0
 369 028e 03D0     		beq	.L36
 370 0290 B3F1807F 		cmp	r3, #16777216
 371 0294 07D0     		beq	.L37
 372 0296 1CE0     		b	.L32
 373              	.L36:
 450:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 451:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
 452:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Enable SAI Clock output generated form System PLL . */
 453:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 374              		.loc 1 453 9
 375 0298 1A4B     		ldr	r3, .L254
 376 029a DB6A     		ldr	r3, [r3, #44]
 377 029c 194A     		ldr	r2, .L254
 378 029e 43F40033 		orr	r3, r3, #131072
 379 02a2 D362     		str	r3, [r2, #44]
 454:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 455:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI1 clock source configuration done later after clock selection check */
 456:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 380              		.loc 1 456 9
 381 02a4 1EE0     		b	.L38
 382              	.L37:
 457:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 458:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
 459:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 460:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 383              		.loc 1 460 33
 384 02a6 D7F80431 		ldr	r3, [r7, #260]
 385 02aa 0833     		adds	r3, r3, #8
 386              		.loc 1 460 15
 387 02ac 0021     		movs	r1, #0
 388 02ae 1846     		mov	r0, r3
 389 02b0 FFF7FEFF 		bl	RCCEx_PLL2_Config
 390 02b4 0346     		mov	r3, r0
 391 02b6 87F81731 		strb	r3, [r7, #279]
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 16


 461:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 462:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2 clock source configuration done later after clock selection check */
 463:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 392              		.loc 1 463 9
 393 02ba 13E0     		b	.L38
 394              	.L35:
 464:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 465:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
 466:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 395              		.loc 1 466 33
 396 02bc D7F80431 		ldr	r3, [r7, #260]
 397 02c0 2833     		adds	r3, r3, #40
 398              		.loc 1 466 15
 399 02c2 0021     		movs	r1, #0
 400 02c4 1846     		mov	r0, r3
 401 02c6 FFF7FEFF 		bl	RCCEx_PLL3_Config
 402 02ca 0346     		mov	r3, r0
 403 02cc 87F81731 		strb	r3, [r7, #279]
 467:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 468:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI1 clock source configuration done later after clock selection check */
 469:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 404              		.loc 1 469 9
 405 02d0 08E0     		b	.L38
 406              	.L32:
 470:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 471:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_PIN:
 472:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* External clock is used as source of SAI2 clock*/
 473:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI2 clock source configuration done later after clock selection check */
 474:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 475:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 476:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_CLKP:
 477:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI, HSE, or CSI oscillator is used as source of SAI2 clock */
 478:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI1 clock source configuration done later after clock selection check */
 479:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 480:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 481:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_VER_3_0)
 482:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_SPDIF:
 483:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPDIF clock is used as source of SAI4B clock */
 484:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SAI4B clock source configuration done later after clock selection check */
 485:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 486:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* RCC_VER_3_0 */
 487:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 488:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
 489:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 407              		.loc 1 489 13
 408 02d2 0123     		movs	r3, #1
 409 02d4 87F81731 		strb	r3, [r7, #279]
 490:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 410              		.loc 1 490 9
 411 02d8 04E0     		b	.L38
 412              	.L217:
 485:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* RCC_VER_3_0 */
 413              		.loc 1 485 9
 414 02da 00BF     		nop
 415 02dc 02E0     		b	.L38
 416              	.L218:
 479:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 17


 417              		.loc 1 479 9
 418 02de 00BF     		nop
 419 02e0 00E0     		b	.L38
 420              	.L219:
 474:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 421              		.loc 1 474 9
 422 02e2 00BF     		nop
 423              	.L38:
 491:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 492:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 493:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 424              		.loc 1 493 8
 425 02e4 97F81731 		ldrb	r3, [r7, #279]	@ zero_extendqisi2
 426 02e8 002B     		cmp	r3, #0
 427 02ea 0DD1     		bne	.L39
 494:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 495:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI4B clock*/
 496:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 428              		.loc 1 496 7
 429 02ec 054B     		ldr	r3, .L254
 430 02ee 9B6D     		ldr	r3, [r3, #88]
 431 02f0 23F0E061 		bic	r1, r3, #117440512
 432 02f4 D7F80431 		ldr	r3, [r7, #260]
 433 02f8 D3F8A830 		ldr	r3, [r3, #168]
 434 02fc 014A     		ldr	r2, .L254
 435 02fe 0B43     		orrs	r3, r3, r1
 436 0300 9365     		str	r3, [r2, #88]
 437 0302 05E0     		b	.L30
 438              	.L255:
 439              		.align	2
 440              	.L254:
 441 0304 00440258 		.word	1476543488
 442              	.L39:
 497:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 498:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 499:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 500:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 501:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 443              		.loc 1 501 14
 444 0308 97F81731 		ldrb	r3, [r7, #279]
 445 030c 87F81631 		strb	r3, [r7, #278]
 446              	.L30:
 502:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 503:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 504:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*SAI4*/
 505:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 506:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(QUADSPI)
 507:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- QSPI configuration -------------------------------*/
 508:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 509:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 510:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->QspiClockSelection)
 511:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 512:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
 513:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Enable QSPI Clock output generated form System PLL . */
 514:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 515:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 516:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* QSPI clock source configuration done later after clock selection check */
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 18


 517:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 518:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 519:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/
 520:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 521:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 522:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 523:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* QSPI clock source configuration done later after clock selection check */
 524:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 525:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 526:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 527:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_QSPICLKSOURCE_CLKP:
 528:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI, HSE, or CSI oscillator is used as source of QSPI clock */
 529:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* QSPI clock source configuration done later after clock selection check */
 530:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 531:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 532:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_QSPICLKSOURCE_D1HCLK:
 533:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
 534:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 535:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 536:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
 537:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 538:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 539:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 540:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 541:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 542:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 543:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of QSPI clock*/
 544:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 545:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 546:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 547:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 548:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 549:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 550:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 551:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 552:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*QUADSPI*/
 553:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 554:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(OCTOSPI1) || defined(OCTOSPI2)
 555:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- OCTOSPI configuration -------------------------------*/
 556:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 447              		.loc 1 556 22
 448 0310 D7F80431 		ldr	r3, [r7, #260]
 449 0314 D3E90023 		ldrd	r2, [r3]
 450              		.loc 1 556 46
 451 0318 02F00073 		and	r3, r2, #33554432
 452 031c C7F8F030 		str	r3, [r7, #240]
 453 0320 0023     		movs	r3, #0
 454 0322 C7F8F430 		str	r3, [r7, #244]
 455              		.loc 1 556 6
 456 0326 D7E93C12 		ldrd	r1, [r7, #240]
 457 032a 0B46     		mov	r3, r1
 458 032c 1343     		orrs	r3, r3, r2
 459 032e 3AD0     		beq	.L40
 557:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 558:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->OspiClockSelection)
 460              		.loc 1 558 26
 461 0330 D7F80431 		ldr	r3, [r7, #260]
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 19


 462 0334 DB6C     		ldr	r3, [r3, #76]
 463              		.loc 1 558 5
 464 0336 302B     		cmp	r3, #48
 465 0338 1FD0     		beq	.L220
 466 033a 302B     		cmp	r3, #48
 467 033c 19D8     		bhi	.L42
 468 033e 202B     		cmp	r3, #32
 469 0340 0CD0     		beq	.L43
 470 0342 202B     		cmp	r3, #32
 471 0344 15D8     		bhi	.L42
 472 0346 002B     		cmp	r3, #0
 473 0348 19D0     		beq	.L221
 474 034a 102B     		cmp	r3, #16
 475 034c 11D1     		bne	.L42
 559:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 560:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
 561:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Enable OSPI Clock output generated form System PLL . */
 562:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 476              		.loc 1 562 9
 477 034e AA4B     		ldr	r3, .L256
 478 0350 DB6A     		ldr	r3, [r3, #44]
 479 0352 A94A     		ldr	r2, .L256
 480 0354 43F40033 		orr	r3, r3, #131072
 481 0358 D362     		str	r3, [r2, #44]
 563:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 564:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* OSPI clock source configuration done later after clock selection check */
 565:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 482              		.loc 1 565 9
 483 035a 11E0     		b	.L45
 484              	.L43:
 566:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 567:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/
 568:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 569:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 485              		.loc 1 569 33
 486 035c D7F80431 		ldr	r3, [r7, #260]
 487 0360 0833     		adds	r3, r3, #8
 488              		.loc 1 569 15
 489 0362 0221     		movs	r1, #2
 490 0364 1846     		mov	r0, r3
 491 0366 FFF7FEFF 		bl	RCCEx_PLL2_Config
 492 036a 0346     		mov	r3, r0
 493 036c 87F81731 		strb	r3, [r7, #279]
 570:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 571:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* OSPI clock source configuration done later after clock selection check */
 572:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 494              		.loc 1 572 9
 495 0370 06E0     		b	.L45
 496              	.L42:
 573:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 574:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 575:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_OSPICLKSOURCE_CLKP:
 576:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI, HSE, or CSI oscillator is used as source of OSPI clock */
 577:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* OSPI clock source configuration done later after clock selection check */
 578:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 579:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 580:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_OSPICLKSOURCE_HCLK:
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 20


 581:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HCLK clock selected as OSPI kernel peripheral clock */
 582:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 583:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 584:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
 585:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 497              		.loc 1 585 13
 498 0372 0123     		movs	r3, #1
 499 0374 87F81731 		strb	r3, [r7, #279]
 586:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 500              		.loc 1 586 9
 501 0378 02E0     		b	.L45
 502              	.L220:
 578:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 503              		.loc 1 578 9
 504 037a 00BF     		nop
 505 037c 00E0     		b	.L45
 506              	.L221:
 582:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 507              		.loc 1 582 9
 508 037e 00BF     		nop
 509              	.L45:
 587:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 588:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 589:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 510              		.loc 1 589 8
 511 0380 97F81731 		ldrb	r3, [r7, #279]	@ zero_extendqisi2
 512 0384 002B     		cmp	r3, #0
 513 0386 0AD1     		bne	.L46
 590:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 591:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of OSPI clock*/
 592:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 514              		.loc 1 592 7
 515 0388 9B4B     		ldr	r3, .L256
 516 038a DB6C     		ldr	r3, [r3, #76]
 517 038c 23F03001 		bic	r1, r3, #48
 518 0390 D7F80431 		ldr	r3, [r7, #260]
 519 0394 DB6C     		ldr	r3, [r3, #76]
 520 0396 984A     		ldr	r2, .L256
 521 0398 0B43     		orrs	r3, r3, r1
 522 039a D364     		str	r3, [r2, #76]
 523 039c 03E0     		b	.L40
 524              	.L46:
 593:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 594:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 595:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 596:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 597:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 525              		.loc 1 597 14
 526 039e 97F81731 		ldrb	r3, [r7, #279]
 527 03a2 87F81631 		strb	r3, [r7, #278]
 528              	.L40:
 598:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 599:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 600:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*OCTOSPI*/
 601:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 602:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SPI1/2/3 configuration -------------------------------*/
 603:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 21


 529              		.loc 1 603 22
 530 03a6 D7F80431 		ldr	r3, [r7, #260]
 531 03aa D3E90023 		ldrd	r2, [r3]
 532              		.loc 1 603 46
 533 03ae 02F48053 		and	r3, r2, #4096
 534 03b2 C7F8E830 		str	r3, [r7, #232]
 535 03b6 0023     		movs	r3, #0
 536 03b8 C7F8EC30 		str	r3, [r7, #236]
 537              		.loc 1 603 6
 538 03bc D7E93A12 		ldrd	r1, [r7, #232]
 539 03c0 0B46     		mov	r3, r1
 540 03c2 1343     		orrs	r3, r3, r2
 541 03c4 51D0     		beq	.L47
 604:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 605:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->Spi123ClockSelection)
 542              		.loc 1 605 26
 543 03c6 D7F80431 		ldr	r3, [r7, #260]
 544 03ca DB6D     		ldr	r3, [r3, #92]
 545              		.loc 1 605 5
 546 03cc B3F5804F 		cmp	r3, #16384
 547 03d0 35D0     		beq	.L222
 548 03d2 B3F5804F 		cmp	r3, #16384
 549 03d6 2ED8     		bhi	.L49
 550 03d8 B3F5405F 		cmp	r3, #12288
 551 03dc 31D0     		beq	.L223
 552 03de B3F5405F 		cmp	r3, #12288
 553 03e2 28D8     		bhi	.L49
 554 03e4 B3F5005F 		cmp	r3, #8192
 555 03e8 1AD0     		beq	.L51
 556 03ea B3F5005F 		cmp	r3, #8192
 557 03ee 22D8     		bhi	.L49
 558 03f0 002B     		cmp	r3, #0
 559 03f2 03D0     		beq	.L52
 560 03f4 B3F5805F 		cmp	r3, #4096
 561 03f8 07D0     		beq	.L53
 562 03fa 1CE0     		b	.L49
 563              	.L52:
 606:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 607:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
 608:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Enable SPI Clock output generated form System PLL . */
 609:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 564              		.loc 1 609 9
 565 03fc 7E4B     		ldr	r3, .L256
 566 03fe DB6A     		ldr	r3, [r3, #44]
 567 0400 7D4A     		ldr	r2, .L256
 568 0402 43F40033 		orr	r3, r3, #131072
 569 0406 D362     		str	r3, [r2, #44]
 610:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 611:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPI1/2/3 clock source configuration done later after clock selection check */
 612:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 570              		.loc 1 612 9
 571 0408 1CE0     		b	.L54
 572              	.L53:
 613:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 614:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
 615:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 573              		.loc 1 615 33
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 22


 574 040a D7F80431 		ldr	r3, [r7, #260]
 575 040e 0833     		adds	r3, r3, #8
 576              		.loc 1 615 15
 577 0410 0021     		movs	r1, #0
 578 0412 1846     		mov	r0, r3
 579 0414 FFF7FEFF 		bl	RCCEx_PLL2_Config
 580 0418 0346     		mov	r3, r0
 581 041a 87F81731 		strb	r3, [r7, #279]
 616:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 617:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPI1/2/3 clock source configuration done later after clock selection check */
 618:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 582              		.loc 1 618 9
 583 041e 11E0     		b	.L54
 584              	.L51:
 619:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 620:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
 621:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 585              		.loc 1 621 33
 586 0420 D7F80431 		ldr	r3, [r7, #260]
 587 0424 2833     		adds	r3, r3, #40
 588              		.loc 1 621 15
 589 0426 0021     		movs	r1, #0
 590 0428 1846     		mov	r0, r3
 591 042a FFF7FEFF 		bl	RCCEx_PLL3_Config
 592 042e 0346     		mov	r3, r0
 593 0430 87F81731 		strb	r3, [r7, #279]
 622:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 623:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPI1/2/3 clock source configuration done later after clock selection check */
 624:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 594              		.loc 1 624 9
 595 0434 06E0     		b	.L54
 596              	.L49:
 625:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 626:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI123CLKSOURCE_PIN:
 627:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* External clock is used as source of SPI1/2/3 clock*/
 628:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPI1/2/3 clock source configuration done later after clock selection check */
 629:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 630:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 631:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI123CLKSOURCE_CLKP:
 632:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
 633:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPI1/2/3 clock source configuration done later after clock selection check */
 634:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 635:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 636:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
 637:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 597              		.loc 1 637 13
 598 0436 0123     		movs	r3, #1
 599 0438 87F81731 		strb	r3, [r7, #279]
 638:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 600              		.loc 1 638 9
 601 043c 02E0     		b	.L54
 602              	.L222:
 634:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 603              		.loc 1 634 9
 604 043e 00BF     		nop
 605 0440 00E0     		b	.L54
 606              	.L223:
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 23


 629:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 607              		.loc 1 629 9
 608 0442 00BF     		nop
 609              	.L54:
 639:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 640:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 641:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 610              		.loc 1 641 8
 611 0444 97F81731 		ldrb	r3, [r7, #279]	@ zero_extendqisi2
 612 0448 002B     		cmp	r3, #0
 613 044a 0AD1     		bne	.L55
 642:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 643:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SPI1/2/3 clock*/
 644:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 614              		.loc 1 644 7
 615 044c 6A4B     		ldr	r3, .L256
 616 044e 1B6D     		ldr	r3, [r3, #80]
 617 0450 23F4E041 		bic	r1, r3, #28672
 618 0454 D7F80431 		ldr	r3, [r7, #260]
 619 0458 DB6D     		ldr	r3, [r3, #92]
 620 045a 674A     		ldr	r2, .L256
 621 045c 0B43     		orrs	r3, r3, r1
 622 045e 1365     		str	r3, [r2, #80]
 623 0460 03E0     		b	.L47
 624              	.L55:
 645:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 646:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 647:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 648:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 649:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 625              		.loc 1 649 14
 626 0462 97F81731 		ldrb	r3, [r7, #279]
 627 0466 87F81631 		strb	r3, [r7, #278]
 628              	.L47:
 650:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 651:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 652:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 653:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SPI4/5 configuration -------------------------------*/
 654:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 629              		.loc 1 654 22
 630 046a D7F80431 		ldr	r3, [r7, #260]
 631 046e D3E90023 		ldrd	r2, [r3]
 632              		.loc 1 654 46
 633 0472 02F40053 		and	r3, r2, #8192
 634 0476 C7F8E030 		str	r3, [r7, #224]
 635 047a 0023     		movs	r3, #0
 636 047c C7F8E430 		str	r3, [r7, #228]
 637              		.loc 1 654 6
 638 0480 D7E93812 		ldrd	r1, [r7, #224]
 639 0484 0B46     		mov	r3, r1
 640 0486 1343     		orrs	r3, r3, r2
 641 0488 53D0     		beq	.L56
 655:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 656:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->Spi45ClockSelection)
 642              		.loc 1 656 26
 643 048a D7F80431 		ldr	r3, [r7, #260]
 644 048e 1B6E     		ldr	r3, [r3, #96]
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 24


 645              		.loc 1 656 5
 646 0490 B3F5A02F 		cmp	r3, #327680
 647 0494 33D0     		beq	.L224
 648 0496 B3F5A02F 		cmp	r3, #327680
 649 049a 2CD8     		bhi	.L58
 650 049c B3F5802F 		cmp	r3, #262144
 651 04a0 2FD0     		beq	.L225
 652 04a2 B3F5802F 		cmp	r3, #262144
 653 04a6 26D8     		bhi	.L58
 654 04a8 B3F5403F 		cmp	r3, #196608
 655 04ac 2BD0     		beq	.L226
 656 04ae B3F5403F 		cmp	r3, #196608
 657 04b2 20D8     		bhi	.L58
 658 04b4 B3F5003F 		cmp	r3, #131072
 659 04b8 12D0     		beq	.L61
 660 04ba B3F5003F 		cmp	r3, #131072
 661 04be 1AD8     		bhi	.L58
 662 04c0 002B     		cmp	r3, #0
 663 04c2 22D0     		beq	.L227
 664 04c4 B3F5803F 		cmp	r3, #65536
 665 04c8 15D1     		bne	.L58
 657:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 658:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI45CLKSOURCE_PCLK2:      /* CD/D2 PCLK2 as clock source for SPI4/5 */
 659:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPI4/5 clock source configuration done later after clock selection check */
 660:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 661:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 662:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */
 663:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 664:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 666              		.loc 1 664 33
 667 04ca D7F80431 		ldr	r3, [r7, #260]
 668 04ce 0833     		adds	r3, r3, #8
 669              		.loc 1 664 15
 670 04d0 0121     		movs	r1, #1
 671 04d2 1846     		mov	r0, r3
 672 04d4 FFF7FEFF 		bl	RCCEx_PLL2_Config
 673 04d8 0346     		mov	r3, r0
 674 04da 87F81731 		strb	r3, [r7, #279]
 665:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 666:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPI4/5 clock source configuration done later after clock selection check */
 667:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 675              		.loc 1 667 9
 676 04de 15E0     		b	.L64
 677              	.L61:
 668:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
 669:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 678              		.loc 1 669 33
 679 04e0 D7F80431 		ldr	r3, [r7, #260]
 680 04e4 2833     		adds	r3, r3, #40
 681              		.loc 1 669 15
 682 04e6 0121     		movs	r1, #1
 683 04e8 1846     		mov	r0, r3
 684 04ea FFF7FEFF 		bl	RCCEx_PLL3_Config
 685 04ee 0346     		mov	r3, r0
 686 04f0 87F81731 		strb	r3, [r7, #279]
 670:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPI4/5 clock source configuration done later after clock selection check */
 671:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 25


 687              		.loc 1 671 9
 688 04f4 0AE0     		b	.L64
 689              	.L58:
 672:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 673:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI45CLKSOURCE_HSI:
 674:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI oscillator clock is used as source of SPI4/5 clock*/
 675:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPI4/5 clock source configuration done later after clock selection check */
 676:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 677:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 678:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI45CLKSOURCE_CSI:
 679:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /*  CSI oscillator clock is used as source of SPI4/5 clock */
 680:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPI4/5 clock source configuration done later after clock selection check */
 681:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 682:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 683:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI45CLKSOURCE_HSE:
 684:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSE,  oscillator is used as source of SPI4/5 clock */
 685:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPI4/5 clock source configuration done later after clock selection check */
 686:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 687:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 688:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
 689:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 690              		.loc 1 689 13
 691 04f6 0123     		movs	r3, #1
 692 04f8 87F81731 		strb	r3, [r7, #279]
 690:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 693              		.loc 1 690 9
 694 04fc 06E0     		b	.L64
 695              	.L224:
 686:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 696              		.loc 1 686 9
 697 04fe 00BF     		nop
 698 0500 04E0     		b	.L64
 699              	.L225:
 681:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 700              		.loc 1 681 9
 701 0502 00BF     		nop
 702 0504 02E0     		b	.L64
 703              	.L226:
 676:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 704              		.loc 1 676 9
 705 0506 00BF     		nop
 706 0508 00E0     		b	.L64
 707              	.L227:
 660:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 708              		.loc 1 660 9
 709 050a 00BF     		nop
 710              	.L64:
 691:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 692:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 693:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 711              		.loc 1 693 8
 712 050c 97F81731 		ldrb	r3, [r7, #279]	@ zero_extendqisi2
 713 0510 002B     		cmp	r3, #0
 714 0512 0AD1     		bne	.L65
 694:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 695:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SPI4/5 clock*/
 696:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 26


 715              		.loc 1 696 7
 716 0514 384B     		ldr	r3, .L256
 717 0516 1B6D     		ldr	r3, [r3, #80]
 718 0518 23F4E021 		bic	r1, r3, #458752
 719 051c D7F80431 		ldr	r3, [r7, #260]
 720 0520 1B6E     		ldr	r3, [r3, #96]
 721 0522 354A     		ldr	r2, .L256
 722 0524 0B43     		orrs	r3, r3, r1
 723 0526 1365     		str	r3, [r2, #80]
 724 0528 03E0     		b	.L56
 725              	.L65:
 697:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 698:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 699:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 700:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 701:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 726              		.loc 1 701 14
 727 052a 97F81731 		ldrb	r3, [r7, #279]
 728 052e 87F81631 		strb	r3, [r7, #278]
 729              	.L56:
 702:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 703:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 704:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 705:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SPI6 configuration -------------------------------*/
 706:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 730              		.loc 1 706 22
 731 0532 D7F80431 		ldr	r3, [r7, #260]
 732 0536 D3E90023 		ldrd	r2, [r3]
 733              		.loc 1 706 46
 734 053a 02F48043 		and	r3, r2, #16384
 735 053e C7F8D830 		str	r3, [r7, #216]
 736 0542 0023     		movs	r3, #0
 737 0544 C7F8DC30 		str	r3, [r7, #220]
 738              		.loc 1 706 6
 739 0548 D7E93612 		ldrd	r1, [r7, #216]
 740 054c 0B46     		mov	r3, r1
 741 054e 1343     		orrs	r3, r3, r2
 742 0550 58D0     		beq	.L66
 707:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 708:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->Spi6ClockSelection)
 743              		.loc 1 708 26
 744 0552 D7F80431 		ldr	r3, [r7, #260]
 745 0556 D3F8AC30 		ldr	r3, [r3, #172]
 746              		.loc 1 708 5
 747 055a B3F1A04F 		cmp	r3, #1342177280
 748 055e 33D0     		beq	.L228
 749 0560 B3F1A04F 		cmp	r3, #1342177280
 750 0564 2CD8     		bhi	.L68
 751 0566 B3F1804F 		cmp	r3, #1073741824
 752 056a 2FD0     		beq	.L229
 753 056c B3F1804F 		cmp	r3, #1073741824
 754 0570 26D8     		bhi	.L68
 755 0572 B3F1405F 		cmp	r3, #805306368
 756 0576 2BD0     		beq	.L230
 757 0578 B3F1405F 		cmp	r3, #805306368
 758 057c 20D8     		bhi	.L68
 759 057e B3F1005F 		cmp	r3, #536870912
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 27


 760 0582 12D0     		beq	.L71
 761 0584 B3F1005F 		cmp	r3, #536870912
 762 0588 1AD8     		bhi	.L68
 763 058a 002B     		cmp	r3, #0
 764 058c 22D0     		beq	.L231
 765 058e B3F1805F 		cmp	r3, #268435456
 766 0592 15D1     		bne	.L68
 709:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 710:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for SPI6*/
 711:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPI6 clock source configuration done later after clock selection check */
 712:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 713:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 714:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/
 715:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 716:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 767              		.loc 1 716 33
 768 0594 D7F80431 		ldr	r3, [r7, #260]
 769 0598 0833     		adds	r3, r3, #8
 770              		.loc 1 716 15
 771 059a 0121     		movs	r1, #1
 772 059c 1846     		mov	r0, r3
 773 059e FFF7FEFF 		bl	RCCEx_PLL2_Config
 774 05a2 0346     		mov	r3, r0
 775 05a4 87F81731 		strb	r3, [r7, #279]
 717:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 718:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPI6 clock source configuration done later after clock selection check */
 719:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 776              		.loc 1 719 9
 777 05a8 15E0     		b	.L74
 778              	.L71:
 720:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
 721:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 779              		.loc 1 721 33
 780 05aa D7F80431 		ldr	r3, [r7, #260]
 781 05ae 2833     		adds	r3, r3, #40
 782              		.loc 1 721 15
 783 05b0 0121     		movs	r1, #1
 784 05b2 1846     		mov	r0, r3
 785 05b4 FFF7FEFF 		bl	RCCEx_PLL3_Config
 786 05b8 0346     		mov	r3, r0
 787 05ba 87F81731 		strb	r3, [r7, #279]
 722:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPI6 clock source configuration done later after clock selection check */
 723:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 788              		.loc 1 723 9
 789 05be 0AE0     		b	.L74
 790              	.L68:
 724:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 725:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_HSI:
 726:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI oscillator clock is used as source of SPI6 clock*/
 727:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPI6 clock source configuration done later after clock selection check */
 728:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 729:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 730:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_CSI:
 731:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /*  CSI oscillator clock is used as source of SPI6 clock */
 732:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPI6 clock source configuration done later after clock selection check */
 733:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 734:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 28


 735:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_HSE:
 736:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSE,  oscillator is used as source of SPI6 clock */
 737:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPI6 clock source configuration done later after clock selection check */
 738:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 739:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_SPI6CLKSOURCE_PIN)
 740:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_PIN:
 741:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* 2S_CKIN is used as source of SPI6 clock */
 742:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SPI6 clock source configuration done later after clock selection check */
 743:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 744:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
 745:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 746:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
 747:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 791              		.loc 1 747 13
 792 05c0 0123     		movs	r3, #1
 793 05c2 87F81731 		strb	r3, [r7, #279]
 748:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 794              		.loc 1 748 9
 795 05c6 06E0     		b	.L74
 796              	.L228:
 738:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_SPI6CLKSOURCE_PIN)
 797              		.loc 1 738 9
 798 05c8 00BF     		nop
 799 05ca 04E0     		b	.L74
 800              	.L229:
 733:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 801              		.loc 1 733 9
 802 05cc 00BF     		nop
 803 05ce 02E0     		b	.L74
 804              	.L230:
 728:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 805              		.loc 1 728 9
 806 05d0 00BF     		nop
 807 05d2 00E0     		b	.L74
 808              	.L231:
 712:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 809              		.loc 1 712 9
 810 05d4 00BF     		nop
 811              	.L74:
 749:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 750:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 751:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 812              		.loc 1 751 8
 813 05d6 97F81731 		ldrb	r3, [r7, #279]	@ zero_extendqisi2
 814 05da 002B     		cmp	r3, #0
 815 05dc 0ED1     		bne	.L75
 752:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 753:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SPI6 clock*/
 754:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 816              		.loc 1 754 7
 817 05de 064B     		ldr	r3, .L256
 818 05e0 9B6D     		ldr	r3, [r3, #88]
 819 05e2 23F0E041 		bic	r1, r3, #1879048192
 820 05e6 D7F80431 		ldr	r3, [r7, #260]
 821 05ea D3F8AC30 		ldr	r3, [r3, #172]
 822 05ee 024A     		ldr	r2, .L256
 823 05f0 0B43     		orrs	r3, r3, r1
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 29


 824 05f2 9365     		str	r3, [r2, #88]
 825 05f4 06E0     		b	.L66
 826              	.L257:
 827 05f6 00BF     		.align	2
 828              	.L256:
 829 05f8 00440258 		.word	1476543488
 830              	.L75:
 755:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 756:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 757:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 758:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 759:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 831              		.loc 1 759 14
 832 05fc 97F81731 		ldrb	r3, [r7, #279]
 833 0600 87F81631 		strb	r3, [r7, #278]
 834              	.L66:
 760:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 761:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 762:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 763:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DSI)
 764:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- DSI configuration -------------------------------*/
 765:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 766:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 767:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->DsiClockSelection)
 768:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 769:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 770:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_DSICLKSOURCE_PLL2: /* PLL2 is used as clock source for DSI*/
 771:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 772:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 773:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 774:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* DSI clock source configuration done later after clock selection check */
 775:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 776:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 777:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_DSICLKSOURCE_PHY:
 778:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* PHY is used as clock source for DSI*/
 779:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* DSI clock source configuration done later after clock selection check */
 780:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 781:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 782:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
 783:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 784:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 785:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 786:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 787:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 788:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 789:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of DSI clock*/
 790:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 791:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 792:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 793:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 794:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 796:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 797:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 798:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*DSI*/
 799:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 800:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(FDCAN1) || defined(FDCAN2)
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 30


 801:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- FDCAN configuration -------------------------------*/
 802:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 835              		.loc 1 802 22
 836 0604 D7F80431 		ldr	r3, [r7, #260]
 837 0608 D3E90023 		ldrd	r2, [r3]
 838              		.loc 1 802 46
 839 060c 02F40043 		and	r3, r2, #32768
 840 0610 C7F8D030 		str	r3, [r7, #208]
 841 0614 0023     		movs	r3, #0
 842 0616 C7F8D430 		str	r3, [r7, #212]
 843              		.loc 1 802 6
 844 061a D7E93412 		ldrd	r1, [r7, #208]
 845 061e 0B46     		mov	r3, r1
 846 0620 1343     		orrs	r3, r3, r2
 847 0622 37D0     		beq	.L76
 803:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 804:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->FdcanClockSelection)
 848              		.loc 1 804 26
 849 0624 D7F80431 		ldr	r3, [r7, #260]
 850 0628 DB6E     		ldr	r3, [r3, #108]
 851              		.loc 1 804 5
 852 062a B3F1005F 		cmp	r3, #536870912
 853 062e 0ED0     		beq	.L77
 854 0630 B3F1005F 		cmp	r3, #536870912
 855 0634 16D8     		bhi	.L78
 856 0636 002B     		cmp	r3, #0
 857 0638 18D0     		beq	.L232
 858 063a B3F1805F 		cmp	r3, #268435456
 859 063e 11D1     		bne	.L78
 805:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 806:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
 807:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Enable FDCAN Clock output generated form System PLL . */
 808:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 860              		.loc 1 808 9
 861 0640 C44B     		ldr	r3, .L258
 862 0642 DB6A     		ldr	r3, [r3, #44]
 863 0644 C34A     		ldr	r2, .L258
 864 0646 43F40033 		orr	r3, r3, #131072
 865 064a D362     		str	r3, [r2, #44]
 809:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 810:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* FDCAN clock source configuration done later after clock selection check */
 811:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 866              		.loc 1 811 9
 867 064c 0FE0     		b	.L80
 868              	.L77:
 812:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 813:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/
 814:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 815:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 869              		.loc 1 815 33
 870 064e D7F80431 		ldr	r3, [r7, #260]
 871 0652 0833     		adds	r3, r3, #8
 872              		.loc 1 815 15
 873 0654 0121     		movs	r1, #1
 874 0656 1846     		mov	r0, r3
 875 0658 FFF7FEFF 		bl	RCCEx_PLL2_Config
 876 065c 0346     		mov	r3, r0
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 31


 877 065e 87F81731 		strb	r3, [r7, #279]
 816:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 817:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* FDCAN clock source configuration done later after clock selection check */
 818:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 878              		.loc 1 818 9
 879 0662 04E0     		b	.L80
 880              	.L78:
 819:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 820:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_FDCANCLKSOURCE_HSE:
 821:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSE is used as clock source for FDCAN*/
 822:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* FDCAN clock source configuration done later after clock selection check */
 823:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 824:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 825:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
 826:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 881              		.loc 1 826 13
 882 0664 0123     		movs	r3, #1
 883 0666 87F81731 		strb	r3, [r7, #279]
 827:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 884              		.loc 1 827 9
 885 066a 00E0     		b	.L80
 886              	.L232:
 823:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 887              		.loc 1 823 9
 888 066c 00BF     		nop
 889              	.L80:
 828:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 829:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 830:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 890              		.loc 1 830 8
 891 066e 97F81731 		ldrb	r3, [r7, #279]	@ zero_extendqisi2
 892 0672 002B     		cmp	r3, #0
 893 0674 0AD1     		bne	.L81
 831:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 832:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of FDCAN clock*/
 833:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 894              		.loc 1 833 7
 895 0676 B74B     		ldr	r3, .L258
 896 0678 1B6D     		ldr	r3, [r3, #80]
 897 067a 23F04051 		bic	r1, r3, #805306368
 898 067e D7F80431 		ldr	r3, [r7, #260]
 899 0682 DB6E     		ldr	r3, [r3, #108]
 900 0684 B34A     		ldr	r2, .L258
 901 0686 0B43     		orrs	r3, r3, r1
 902 0688 1365     		str	r3, [r2, #80]
 903 068a 03E0     		b	.L76
 904              	.L81:
 834:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 835:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 836:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 837:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 838:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 905              		.loc 1 838 14
 906 068c 97F81731 		ldrb	r3, [r7, #279]
 907 0690 87F81631 		strb	r3, [r7, #278]
 908              	.L76:
 839:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 32


 840:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 841:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*FDCAN1 || FDCAN2*/
 842:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 843:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- FMC configuration -------------------------------*/
 844:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 909              		.loc 1 844 22
 910 0694 D7F80431 		ldr	r3, [r7, #260]
 911 0698 D3E90023 		ldrd	r2, [r3]
 912              		.loc 1 844 46
 913 069c 02F08073 		and	r3, r2, #16777216
 914 06a0 C7F8C830 		str	r3, [r7, #200]
 915 06a4 0023     		movs	r3, #0
 916 06a6 C7F8CC30 		str	r3, [r7, #204]
 917              		.loc 1 844 6
 918 06aa D7E93212 		ldrd	r1, [r7, #200]
 919 06ae 0B46     		mov	r3, r1
 920 06b0 1343     		orrs	r3, r3, r2
 921 06b2 39D0     		beq	.L82
 845:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 846:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->FmcClockSelection)
 922              		.loc 1 846 26
 923 06b4 D7F80431 		ldr	r3, [r7, #260]
 924 06b8 9B6C     		ldr	r3, [r3, #72]
 925              		.loc 1 846 5
 926 06ba 032B     		cmp	r3, #3
 927 06bc 1CD8     		bhi	.L83
 928 06be 01A2     		adr	r2, .L85
 929 06c0 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 930              		.p2align 2
 931              	.L85:
 932 06c4 01070000 		.word	.L233+1
 933 06c8 D5060000 		.word	.L87+1
 934 06cc E3060000 		.word	.L86+1
 935 06d0 01070000 		.word	.L233+1
 936              		.p2align 1
 937              	.L87:
 847:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 848:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
 849:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Enable FMC Clock output generated form System PLL . */
 850:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 938              		.loc 1 850 9
 939 06d4 9F4B     		ldr	r3, .L258
 940 06d6 DB6A     		ldr	r3, [r3, #44]
 941 06d8 9E4A     		ldr	r2, .L258
 942 06da 43F40033 		orr	r3, r3, #131072
 943 06de D362     		str	r3, [r2, #44]
 851:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 852:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* FMC clock source configuration done later after clock selection check */
 853:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 944              		.loc 1 853 9
 945 06e0 0FE0     		b	.L89
 946              	.L86:
 854:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 855:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/
 856:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 857:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 947              		.loc 1 857 33
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 33


 948 06e2 D7F80431 		ldr	r3, [r7, #260]
 949 06e6 0833     		adds	r3, r3, #8
 950              		.loc 1 857 15
 951 06e8 0221     		movs	r1, #2
 952 06ea 1846     		mov	r0, r3
 953 06ec FFF7FEFF 		bl	RCCEx_PLL2_Config
 954 06f0 0346     		mov	r3, r0
 955 06f2 87F81731 		strb	r3, [r7, #279]
 858:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 859:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* FMC clock source configuration done later after clock selection check */
 860:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 956              		.loc 1 860 9
 957 06f6 04E0     		b	.L89
 958              	.L83:
 861:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 862:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_FMCCLKSOURCE_CLKP:
 864:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI, HSE, or CSI oscillator is used as source of FMC clock */
 865:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* FMC clock source configuration done later after clock selection check */
 866:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 867:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 868:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_FMCCLKSOURCE_HCLK:
 869:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
 870:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 871:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 872:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
 873:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 959              		.loc 1 873 13
 960 06f8 0123     		movs	r3, #1
 961 06fa 87F81731 		strb	r3, [r7, #279]
 874:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 962              		.loc 1 874 9
 963 06fe 00E0     		b	.L89
 964              	.L233:
 870:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 965              		.loc 1 870 9
 966 0700 00BF     		nop
 967              	.L89:
 875:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 876:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 877:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 968              		.loc 1 877 8
 969 0702 97F81731 		ldrb	r3, [r7, #279]	@ zero_extendqisi2
 970 0706 002B     		cmp	r3, #0
 971 0708 0AD1     		bne	.L90
 878:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 879:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of FMC clock*/
 880:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 972              		.loc 1 880 7
 973 070a 924B     		ldr	r3, .L258
 974 070c DB6C     		ldr	r3, [r3, #76]
 975 070e 23F00301 		bic	r1, r3, #3
 976 0712 D7F80431 		ldr	r3, [r7, #260]
 977 0716 9B6C     		ldr	r3, [r3, #72]
 978 0718 8E4A     		ldr	r2, .L258
 979 071a 0B43     		orrs	r3, r3, r1
 980 071c D364     		str	r3, [r2, #76]
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 34


 981 071e 03E0     		b	.L82
 982              	.L90:
 881:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 882:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 883:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 884:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 885:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 983              		.loc 1 885 14
 984 0720 97F81731 		ldrb	r3, [r7, #279]
 985 0724 87F81631 		strb	r3, [r7, #278]
 986              	.L82:
 886:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 887:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 888:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 889:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- RTC configuration -------------------------------*/
 890:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 987              		.loc 1 890 22
 988 0728 D7F80431 		ldr	r3, [r7, #260]
 989 072c D3E90023 		ldrd	r2, [r3]
 990              		.loc 1 890 46
 991 0730 02F48003 		and	r3, r2, #4194304
 992 0734 C7F8C030 		str	r3, [r7, #192]
 993 0738 0023     		movs	r3, #0
 994 073a C7F8C430 		str	r3, [r7, #196]
 995              		.loc 1 890 6
 996 073e D7E93012 		ldrd	r1, [r7, #192]
 997 0742 0B46     		mov	r3, r1
 998 0744 1343     		orrs	r3, r3, r2
 999 0746 00F09980 		beq	.L91
 891:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 892:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* check for RTC Parameters used to output RTCCLK */
 893:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 894:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 895:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable write access to Backup domain */
 896:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     SET_BIT(PWR->CR1, PWR_CR1_DBP);
 1000              		.loc 1 896 5
 1001 074a 834B     		ldr	r3, .L258+4
 1002 074c 1B68     		ldr	r3, [r3]
 1003 074e 824A     		ldr	r2, .L258+4
 1004 0750 43F48073 		orr	r3, r3, #256
 1005 0754 1360     		str	r3, [r2]
 897:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 898:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Wait for Backup domain Write protection disable */
 899:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 1006              		.loc 1 899 17
 1007 0756 FFF7FEFF 		bl	HAL_GetTick
 1008 075a C7F81001 		str	r0, [r7, #272]
 900:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 901:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 1009              		.loc 1 901 11
 1010 075e 0BE0     		b	.L92
 1011              	.L94:
 902:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 903:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 1012              		.loc 1 903 12
 1013 0760 FFF7FEFF 		bl	HAL_GetTick
 1014 0764 0246     		mov	r2, r0
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 35


 1015              		.loc 1 903 26 discriminator 1
 1016 0766 D7F81031 		ldr	r3, [r7, #272]
 1017 076a D31A     		subs	r3, r2, r3
 1018              		.loc 1 903 10 discriminator 1
 1019 076c 642B     		cmp	r3, #100
 1020 076e 03D9     		bls	.L92
 904:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 905:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_TIMEOUT;
 1021              		.loc 1 905 13
 1022 0770 0323     		movs	r3, #3
 1023 0772 87F81731 		strb	r3, [r7, #279]
 906:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1024              		.loc 1 906 9
 1025 0776 05E0     		b	.L93
 1026              	.L92:
 901:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1027              		.loc 1 901 16
 1028 0778 774B     		ldr	r3, .L258+4
 1029 077a 1B68     		ldr	r3, [r3]
 901:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1030              		.loc 1 901 22
 1031 077c 03F48073 		and	r3, r3, #256
 901:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1032              		.loc 1 901 37
 1033 0780 002B     		cmp	r3, #0
 1034 0782 EDD0     		beq	.L94
 1035              	.L93:
 907:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 908:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 909:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 910:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 1036              		.loc 1 910 8
 1037 0784 97F81731 		ldrb	r3, [r7, #279]	@ zero_extendqisi2
 1038 0788 002B     		cmp	r3, #0
 1039 078a 73D1     		bne	.L95
 911:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 912:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Reset the Backup domain only if the RTC Clock source selection is modified */
 913:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 1040              		.loc 1 913 15
 1041 078c 714B     		ldr	r3, .L258
 1042 078e 1A6F     		ldr	r2, [r3, #112]
 1043              		.loc 1 913 58
 1044 0790 D7F80431 		ldr	r3, [r7, #260]
 1045 0794 D3F8B030 		ldr	r3, [r3, #176]
 1046              		.loc 1 913 41
 1047 0798 5340     		eors	r3, r3, r2
 1048 079a 03F44073 		and	r3, r3, #768
 1049              		.loc 1 913 10
 1050 079e 002B     		cmp	r3, #0
 1051 07a0 15D0     		beq	.L96
 914:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 915:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Store the content of BDCR register before the reset of Backup Domain */
 916:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 1052              		.loc 1 916 22
 1053 07a2 6C4B     		ldr	r3, .L258
 1054 07a4 1B6F     		ldr	r3, [r3, #112]
 1055              		.loc 1 916 16
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 36


 1056 07a6 23F44073 		bic	r3, r3, #768
 1057 07aa C7F80C31 		str	r3, [r7, #268]
 917:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* RTC Clock selection can be changed only if the Backup Domain is reset */
 918:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_FORCE();
 1058              		.loc 1 918 9
 1059 07ae 694B     		ldr	r3, .L258
 1060 07b0 1B6F     		ldr	r3, [r3, #112]
 1061 07b2 684A     		ldr	r2, .L258
 1062 07b4 43F48033 		orr	r3, r3, #65536
 1063 07b8 1367     		str	r3, [r2, #112]
 919:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_RELEASE();
 1064              		.loc 1 919 9
 1065 07ba 664B     		ldr	r3, .L258
 1066 07bc 1B6F     		ldr	r3, [r3, #112]
 1067 07be 654A     		ldr	r2, .L258
 1068 07c0 23F48033 		bic	r3, r3, #65536
 1069 07c4 1367     		str	r3, [r2, #112]
 920:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Restore the Content of BDCR register */
 921:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         RCC->BDCR = tmpreg;
 1070              		.loc 1 921 12
 1071 07c6 634A     		ldr	r2, .L258
 1072              		.loc 1 921 19
 1073 07c8 D7F80C31 		ldr	r3, [r7, #268]
 1074 07cc 1367     		str	r3, [r2, #112]
 1075              	.L96:
 922:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 923:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 924:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait fo
 925:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 1076              		.loc 1 925 24
 1077 07ce D7F80431 		ldr	r3, [r7, #260]
 1078 07d2 D3F8B030 		ldr	r3, [r3, #176]
 1079              		.loc 1 925 10
 1080 07d6 B3F5807F 		cmp	r3, #256
 1081 07da 18D1     		bne	.L97
 926:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 927:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Get Start Tick*/
 928:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         tickstart = HAL_GetTick();
 1082              		.loc 1 928 21
 1083 07dc FFF7FEFF 		bl	HAL_GetTick
 1084 07e0 C7F81001 		str	r0, [r7, #272]
 929:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 930:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Wait till LSE is ready */
 931:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 1085              		.loc 1 931 15
 1086 07e4 0DE0     		b	.L98
 1087              	.L99:
 932:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
 933:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 1088              		.loc 1 933 16
 1089 07e6 FFF7FEFF 		bl	HAL_GetTick
 1090 07ea 0246     		mov	r2, r0
 1091              		.loc 1 933 30 discriminator 1
 1092 07ec D7F81031 		ldr	r3, [r7, #272]
 1093 07f0 D21A     		subs	r2, r2, r3
 1094              		.loc 1 933 14 discriminator 1
 1095 07f2 41F28833 		movw	r3, #5000
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 37


 1096 07f6 9A42     		cmp	r2, r3
 1097 07f8 03D9     		bls	.L98
 934:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 935:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             ret = HAL_TIMEOUT;
 1098              		.loc 1 935 17
 1099 07fa 0323     		movs	r3, #3
 1100 07fc 87F81731 		strb	r3, [r7, #279]
 936:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             break;
 1101              		.loc 1 936 13
 1102 0800 05E0     		b	.L97
 1103              	.L98:
 931:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
 1104              		.loc 1 931 16
 1105 0802 544B     		ldr	r3, .L258
 1106 0804 1B6F     		ldr	r3, [r3, #112]
 1107 0806 03F00203 		and	r3, r3, #2
 931:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
 1108              		.loc 1 931 52
 1109 080a 002B     		cmp	r3, #0
 1110 080c EBD0     		beq	.L99
 1111              	.L97:
 937:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 938:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 939:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 940:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 941:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if (ret == HAL_OK)
 1112              		.loc 1 941 10
 1113 080e 97F81731 		ldrb	r3, [r7, #279]	@ zero_extendqisi2
 1114 0812 002B     		cmp	r3, #0
 1115 0814 29D1     		bne	.L100
 942:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 943:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 1116              		.loc 1 943 9
 1117 0816 D7F80431 		ldr	r3, [r7, #260]
 1118 081a D3F8B030 		ldr	r3, [r3, #176]
 1119 081e 03F44073 		and	r3, r3, #768
 1120 0822 B3F5407F 		cmp	r3, #768
 1121 0826 0ED1     		bne	.L101
 1122              		.loc 1 943 9 is_stmt 0 discriminator 1
 1123 0828 4A4B     		ldr	r3, .L258
 1124 082a 1B69     		ldr	r3, [r3, #16]
 1125 082c 23F47C51 		bic	r1, r3, #16128
 1126 0830 D7F80431 		ldr	r3, [r7, #260]
 1127 0834 D3F8B030 		ldr	r3, [r3, #176]
 1128 0838 1A09     		lsrs	r2, r3, #4
 1129 083a 484B     		ldr	r3, .L258+8
 1130 083c 1340     		ands	r3, r3, r2
 1131 083e 454A     		ldr	r2, .L258
 1132 0840 0B43     		orrs	r3, r3, r1
 1133 0842 1361     		str	r3, [r2, #16]
 1134 0844 05E0     		b	.L102
 1135              	.L101:
 1136              		.loc 1 943 9 discriminator 2
 1137 0846 434B     		ldr	r3, .L258
 1138 0848 1B69     		ldr	r3, [r3, #16]
 1139 084a 424A     		ldr	r2, .L258
 1140 084c 23F47C53 		bic	r3, r3, #16128
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 38


 1141 0850 1361     		str	r3, [r2, #16]
 1142              	.L102:
 1143              		.loc 1 943 9 discriminator 4
 1144 0852 404B     		ldr	r3, .L258
 1145 0854 196F     		ldr	r1, [r3, #112]
 1146 0856 D7F80431 		ldr	r3, [r7, #260]
 1147 085a D3F8B030 		ldr	r3, [r3, #176]
 1148 085e C3F30B03 		ubfx	r3, r3, #0, #12
 1149 0862 3C4A     		ldr	r2, .L258
 1150 0864 0B43     		orrs	r3, r3, r1
 1151 0866 1367     		str	r3, [r2, #112]
 1152 0868 08E0     		b	.L91
 1153              	.L100:
 944:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 945:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       else
 946:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 947:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* set overall return value */
 948:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         status = ret;
 1154              		.loc 1 948 16 is_stmt 1
 1155 086a 97F81731 		ldrb	r3, [r7, #279]
 1156 086e 87F81631 		strb	r3, [r7, #278]
 1157 0872 03E0     		b	.L91
 1158              	.L95:
 949:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 950:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 951:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 952:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 953:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 954:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1159              		.loc 1 954 14
 1160 0874 97F81731 		ldrb	r3, [r7, #279]
 1161 0878 87F81631 		strb	r3, [r7, #278]
 1162              	.L91:
 955:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 956:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 957:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 958:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 959:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*-------------------------- USART1/6 configuration --------------------------*/
 960:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 1163              		.loc 1 960 22
 1164 087c D7F80431 		ldr	r3, [r7, #260]
 1165 0880 D3E90023 		ldrd	r2, [r3]
 1166              		.loc 1 960 46
 1167 0884 02F00103 		and	r3, r2, #1
 1168 0888 C7F8B830 		str	r3, [r7, #184]
 1169 088c 0023     		movs	r3, #0
 1170 088e C7F8BC30 		str	r3, [r7, #188]
 1171              		.loc 1 960 6
 1172 0892 D7E92E12 		ldrd	r1, [r7, #184]
 1173 0896 0B46     		mov	r3, r1
 1174 0898 1343     		orrs	r3, r3, r2
 1175 089a 00F08F80 		beq	.L103
 961:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 962:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->Usart16ClockSelection)
 1176              		.loc 1 962 26
 1177 089e D7F80431 		ldr	r3, [r7, #260]
 1178 08a2 9B6F     		ldr	r3, [r3, #120]
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 39


 1179              		.loc 1 962 5
 1180 08a4 282B     		cmp	r3, #40
 1181 08a6 71D8     		bhi	.L104
 1182 08a8 01A2     		adr	r2, .L106
 1183 08aa 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1184 08ae 00BF     		.p2align 2
 1185              	.L106:
 1186 08b0 95090000 		.word	.L234+1
 1187 08b4 8D090000 		.word	.L104+1
 1188 08b8 8D090000 		.word	.L104+1
 1189 08bc 8D090000 		.word	.L104+1
 1190 08c0 8D090000 		.word	.L104+1
 1191 08c4 8D090000 		.word	.L104+1
 1192 08c8 8D090000 		.word	.L104+1
 1193 08cc 8D090000 		.word	.L104+1
 1194 08d0 61090000 		.word	.L110+1
 1195 08d4 8D090000 		.word	.L104+1
 1196 08d8 8D090000 		.word	.L104+1
 1197 08dc 8D090000 		.word	.L104+1
 1198 08e0 8D090000 		.word	.L104+1
 1199 08e4 8D090000 		.word	.L104+1
 1200 08e8 8D090000 		.word	.L104+1
 1201 08ec 8D090000 		.word	.L104+1
 1202 08f0 77090000 		.word	.L109+1
 1203 08f4 8D090000 		.word	.L104+1
 1204 08f8 8D090000 		.word	.L104+1
 1205 08fc 8D090000 		.word	.L104+1
 1206 0900 8D090000 		.word	.L104+1
 1207 0904 8D090000 		.word	.L104+1
 1208 0908 8D090000 		.word	.L104+1
 1209 090c 8D090000 		.word	.L104+1
 1210 0910 95090000 		.word	.L234+1
 1211 0914 8D090000 		.word	.L104+1
 1212 0918 8D090000 		.word	.L104+1
 1213 091c 8D090000 		.word	.L104+1
 1214 0920 8D090000 		.word	.L104+1
 1215 0924 8D090000 		.word	.L104+1
 1216 0928 8D090000 		.word	.L104+1
 1217 092c 8D090000 		.word	.L104+1
 1218 0930 95090000 		.word	.L234+1
 1219 0934 8D090000 		.word	.L104+1
 1220 0938 8D090000 		.word	.L104+1
 1221 093c 8D090000 		.word	.L104+1
 1222 0940 8D090000 		.word	.L104+1
 1223 0944 8D090000 		.word	.L104+1
 1224 0948 8D090000 		.word	.L104+1
 1225 094c 8D090000 		.word	.L104+1
 1226 0950 95090000 		.word	.L234+1
 1227              		.p2align 1
 1228              	.L259:
 1229              		.align	2
 1230              	.L258:
 1231 0954 00440258 		.word	1476543488
 1232 0958 00480258 		.word	1476544512
 1233 095c CFFFFF00 		.word	16777167
 1234              	.L110:
 963:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 40


 964:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
 965:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* USART1/6 clock source configuration done later after clock selection check */
 966:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 967:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 968:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
 969:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 1235              		.loc 1 969 33
 1236 0960 D7F80431 		ldr	r3, [r7, #260]
 1237 0964 0833     		adds	r3, r3, #8
 1238              		.loc 1 969 15
 1239 0966 0121     		movs	r1, #1
 1240 0968 1846     		mov	r0, r3
 1241 096a FFF7FEFF 		bl	RCCEx_PLL2_Config
 1242 096e 0346     		mov	r3, r0
 1243 0970 87F81731 		strb	r3, [r7, #279]
 970:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* USART1/6 clock source configuration done later after clock selection check */
 971:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1244              		.loc 1 971 9
 1245 0974 0FE0     		b	.L112
 1246              	.L109:
 972:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 973:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
 974:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 1247              		.loc 1 974 33
 1248 0976 D7F80431 		ldr	r3, [r7, #260]
 1249 097a 2833     		adds	r3, r3, #40
 1250              		.loc 1 974 15
 1251 097c 0121     		movs	r1, #1
 1252 097e 1846     		mov	r0, r3
 1253 0980 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1254 0984 0346     		mov	r3, r0
 1255 0986 87F81731 		strb	r3, [r7, #279]
 975:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* USART1/6 clock source configuration done later after clock selection check */
 976:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1256              		.loc 1 976 9
 1257 098a 04E0     		b	.L112
 1258              	.L104:
 977:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 978:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_USART16CLKSOURCE_HSI:
 979:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI oscillator clock is used as source of USART1/6 clock */
 980:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* USART1/6 clock source configuration done later after clock selection check */
 981:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 982:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 983:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_USART16CLKSOURCE_CSI:
 984:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* CSI oscillator clock is used as source of USART1/6 clock */
 985:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* USART1/6 clock source configuration done later after clock selection check */
 986:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 987:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 988:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_USART16CLKSOURCE_LSE:
 989:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LSE,  oscillator is used as source of USART1/6 clock */
 990:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* USART1/6 clock source configuration done later after clock selection check */
 991:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 992:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 993:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
 994:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 1259              		.loc 1 994 13
 1260 098c 0123     		movs	r3, #1
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 41


 1261 098e 87F81731 		strb	r3, [r7, #279]
 995:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1262              		.loc 1 995 9
 1263 0992 00E0     		b	.L112
 1264              	.L234:
 966:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1265              		.loc 1 966 9
 1266 0994 00BF     		nop
 1267              	.L112:
 996:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 997:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 998:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 1268              		.loc 1 998 8
 1269 0996 97F81731 		ldrb	r3, [r7, #279]	@ zero_extendqisi2
 1270 099a 002B     		cmp	r3, #0
 1271 099c 0AD1     		bne	.L113
 999:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1000:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of USART1/6 clock */
1001:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 1272              		.loc 1 1001 7
 1273 099e BF4B     		ldr	r3, .L260
 1274 09a0 5B6D     		ldr	r3, [r3, #84]
 1275 09a2 23F03801 		bic	r1, r3, #56
 1276 09a6 D7F80431 		ldr	r3, [r7, #260]
 1277 09aa 9B6F     		ldr	r3, [r3, #120]
 1278 09ac BB4A     		ldr	r2, .L260
 1279 09ae 0B43     		orrs	r3, r3, r1
 1280 09b0 5365     		str	r3, [r2, #84]
 1281 09b2 03E0     		b	.L103
 1282              	.L113:
1002:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1003:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1004:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1005:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1006:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1283              		.loc 1 1006 14
 1284 09b4 97F81731 		ldrb	r3, [r7, #279]
 1285 09b8 87F81631 		strb	r3, [r7, #278]
 1286              	.L103:
1007:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1008:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1009:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1010:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
1011:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234
 1287              		.loc 1 1011 22
 1288 09bc D7F80431 		ldr	r3, [r7, #260]
 1289 09c0 D3E90023 		ldrd	r2, [r3]
 1290              		.loc 1 1011 46
 1291 09c4 02F00203 		and	r3, r2, #2
 1292 09c8 C7F8B030 		str	r3, [r7, #176]
 1293 09cc 0023     		movs	r3, #0
 1294 09ce C7F8B430 		str	r3, [r7, #180]
 1295              		.loc 1 1011 6
 1296 09d2 D7E92C12 		ldrd	r1, [r7, #176]
 1297 09d6 0B46     		mov	r3, r1
 1298 09d8 1343     		orrs	r3, r3, r2
 1299 09da 41D0     		beq	.L114
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 42


1012:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1013:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->Usart234578ClockSelection)
 1300              		.loc 1 1013 26
 1301 09dc D7F80431 		ldr	r3, [r7, #260]
 1302 09e0 5B6F     		ldr	r3, [r3, #116]
 1303              		.loc 1 1013 5
 1304 09e2 052B     		cmp	r3, #5
 1305 09e4 24D8     		bhi	.L115
 1306 09e6 01A2     		adr	r2, .L117
 1307 09e8 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1308              		.p2align 2
 1309              	.L117:
 1310 09ec 390A0000 		.word	.L235+1
 1311 09f0 050A0000 		.word	.L121+1
 1312 09f4 1B0A0000 		.word	.L120+1
 1313 09f8 390A0000 		.word	.L235+1
 1314 09fc 390A0000 		.word	.L235+1
 1315 0a00 390A0000 		.word	.L235+1
 1316              		.p2align 1
 1317              	.L121:
1014:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1015:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
1016:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
1017:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1018:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1019:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
1020:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 1318              		.loc 1 1020 33
 1319 0a04 D7F80431 		ldr	r3, [r7, #260]
 1320 0a08 0833     		adds	r3, r3, #8
 1321              		.loc 1 1020 15
 1322 0a0a 0121     		movs	r1, #1
 1323 0a0c 1846     		mov	r0, r3
 1324 0a0e FFF7FEFF 		bl	RCCEx_PLL2_Config
 1325 0a12 0346     		mov	r3, r0
 1326 0a14 87F81731 		strb	r3, [r7, #279]
1021:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
1022:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1327              		.loc 1 1022 9
 1328 0a18 0FE0     		b	.L123
 1329              	.L120:
1023:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1024:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
1025:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 1330              		.loc 1 1025 33
 1331 0a1a D7F80431 		ldr	r3, [r7, #260]
 1332 0a1e 2833     		adds	r3, r3, #40
 1333              		.loc 1 1025 15
 1334 0a20 0121     		movs	r1, #1
 1335 0a22 1846     		mov	r0, r3
 1336 0a24 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1337 0a28 0346     		mov	r3, r0
 1338 0a2a 87F81731 		strb	r3, [r7, #279]
1026:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
1027:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1339              		.loc 1 1027 9
 1340 0a2e 04E0     		b	.L123
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 43


 1341              	.L115:
1028:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1029:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_USART234578CLKSOURCE_HSI:
1030:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI oscillator clock is used as source of USART2/3/4/5/7/8 clock */
1031:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
1032:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1033:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1034:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_USART234578CLKSOURCE_CSI:
1035:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* CSI oscillator clock is used as source of USART2/3/4/5/7/8 clock */
1036:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
1037:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1038:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1039:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_USART234578CLKSOURCE_LSE:
1040:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
1041:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
1042:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1043:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1044:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
1045:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 1342              		.loc 1 1045 13
 1343 0a30 0123     		movs	r3, #1
 1344 0a32 87F81731 		strb	r3, [r7, #279]
1046:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1345              		.loc 1 1046 9
 1346 0a36 00E0     		b	.L123
 1347              	.L235:
1017:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1348              		.loc 1 1017 9
 1349 0a38 00BF     		nop
 1350              	.L123:
1047:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1048:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1049:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 1351              		.loc 1 1049 8
 1352 0a3a 97F81731 		ldrb	r3, [r7, #279]	@ zero_extendqisi2
 1353 0a3e 002B     		cmp	r3, #0
 1354 0a40 0AD1     		bne	.L124
1050:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1051:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of USART2/3/4/5/7/8 clock */
1052:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 1355              		.loc 1 1052 7
 1356 0a42 964B     		ldr	r3, .L260
 1357 0a44 5B6D     		ldr	r3, [r3, #84]
 1358 0a46 23F00701 		bic	r1, r3, #7
 1359 0a4a D7F80431 		ldr	r3, [r7, #260]
 1360 0a4e 5B6F     		ldr	r3, [r3, #116]
 1361 0a50 924A     		ldr	r2, .L260
 1362 0a52 0B43     		orrs	r3, r3, r1
 1363 0a54 5365     		str	r3, [r2, #84]
 1364 0a56 03E0     		b	.L114
 1365              	.L124:
1053:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1054:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1055:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1056:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1057:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1366              		.loc 1 1057 14
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 44


 1367 0a58 97F81731 		ldrb	r3, [r7, #279]
 1368 0a5c 87F81631 		strb	r3, [r7, #278]
 1369              	.L114:
1058:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1059:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1060:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1061:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*-------------------------- LPUART1 Configuration -------------------------*/
1062:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 1370              		.loc 1 1062 22
 1371 0a60 D7F80431 		ldr	r3, [r7, #260]
 1372 0a64 D3E90023 		ldrd	r2, [r3]
 1373              		.loc 1 1062 46
 1374 0a68 02F00403 		and	r3, r2, #4
 1375 0a6c C7F8A830 		str	r3, [r7, #168]
 1376 0a70 0023     		movs	r3, #0
 1377 0a72 C7F8AC30 		str	r3, [r7, #172]
 1378              		.loc 1 1062 6
 1379 0a76 D7E92A12 		ldrd	r1, [r7, #168]
 1380 0a7a 0B46     		mov	r3, r1
 1381 0a7c 1343     		orrs	r3, r3, r2
 1382 0a7e 44D0     		beq	.L125
1063:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1064:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->Lpuart1ClockSelection)
 1383              		.loc 1 1064 26
 1384 0a80 D7F80431 		ldr	r3, [r7, #260]
 1385 0a84 D3F89030 		ldr	r3, [r3, #144]
 1386              		.loc 1 1064 5
 1387 0a88 052B     		cmp	r3, #5
 1388 0a8a 25D8     		bhi	.L126
 1389 0a8c 01A2     		adr	r2, .L128
 1390 0a8e 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1391 0a92 00BF     		.p2align 2
 1392              	.L128:
 1393 0a94 E10A0000 		.word	.L236+1
 1394 0a98 AD0A0000 		.word	.L132+1
 1395 0a9c C30A0000 		.word	.L131+1
 1396 0aa0 E10A0000 		.word	.L236+1
 1397 0aa4 E10A0000 		.word	.L236+1
 1398 0aa8 E10A0000 		.word	.L236+1
 1399              		.p2align 1
 1400              	.L132:
1065:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1066:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
1067:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPUART1 clock source configuration done later after clock selection check */
1068:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1069:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1070:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
1071:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 1401              		.loc 1 1071 33
 1402 0aac D7F80431 		ldr	r3, [r7, #260]
 1403 0ab0 0833     		adds	r3, r3, #8
 1404              		.loc 1 1071 15
 1405 0ab2 0121     		movs	r1, #1
 1406 0ab4 1846     		mov	r0, r3
 1407 0ab6 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1408 0aba 0346     		mov	r3, r0
 1409 0abc 87F81731 		strb	r3, [r7, #279]
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 45


1072:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPUART1 clock source configuration done later after clock selection check */
1073:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1410              		.loc 1 1073 9
 1411 0ac0 0FE0     		b	.L134
 1412              	.L131:
1074:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1075:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
1076:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 1413              		.loc 1 1076 33
 1414 0ac2 D7F80431 		ldr	r3, [r7, #260]
 1415 0ac6 2833     		adds	r3, r3, #40
 1416              		.loc 1 1076 15
 1417 0ac8 0121     		movs	r1, #1
 1418 0aca 1846     		mov	r0, r3
 1419 0acc FFF7FEFF 		bl	RCCEx_PLL3_Config
 1420 0ad0 0346     		mov	r3, r0
 1421 0ad2 87F81731 		strb	r3, [r7, #279]
1077:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPUART1 clock source configuration done later after clock selection check */
1078:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1422              		.loc 1 1078 9
 1423 0ad6 04E0     		b	.L134
 1424              	.L126:
1079:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1080:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPUART1CLKSOURCE_HSI:
1081:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI oscillator clock is used as source of LPUART1 clock */
1082:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPUART1 clock source configuration done later after clock selection check */
1083:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1084:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1085:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPUART1CLKSOURCE_CSI:
1086:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* CSI oscillator clock is used as source of LPUART1 clock */
1087:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPUART1 clock source configuration done later after clock selection check */
1088:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1089:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1090:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPUART1CLKSOURCE_LSE:
1091:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LSE,  oscillator is used as source of LPUART1 clock */
1092:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPUART1 clock source configuration done later after clock selection check */
1093:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1094:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1095:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
1096:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 1425              		.loc 1 1096 13
 1426 0ad8 0123     		movs	r3, #1
 1427 0ada 87F81731 		strb	r3, [r7, #279]
1097:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1428              		.loc 1 1097 9
 1429 0ade 00E0     		b	.L134
 1430              	.L236:
1068:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1431              		.loc 1 1068 9
 1432 0ae0 00BF     		nop
 1433              	.L134:
1098:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1099:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1100:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 1434              		.loc 1 1100 8
 1435 0ae2 97F81731 		ldrb	r3, [r7, #279]	@ zero_extendqisi2
 1436 0ae6 002B     		cmp	r3, #0
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 46


 1437 0ae8 0BD1     		bne	.L135
1101:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1102:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of LPUART1 clock */
1103:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 1438              		.loc 1 1103 7
 1439 0aea 6C4B     		ldr	r3, .L260
 1440 0aec 9B6D     		ldr	r3, [r3, #88]
 1441 0aee 23F00701 		bic	r1, r3, #7
 1442 0af2 D7F80431 		ldr	r3, [r7, #260]
 1443 0af6 D3F89030 		ldr	r3, [r3, #144]
 1444 0afa 684A     		ldr	r2, .L260
 1445 0afc 0B43     		orrs	r3, r3, r1
 1446 0afe 9365     		str	r3, [r2, #88]
 1447 0b00 03E0     		b	.L125
 1448              	.L135:
1104:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1105:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1107:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1108:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1449              		.loc 1 1108 14
 1450 0b02 97F81731 		ldrb	r3, [r7, #279]
 1451 0b06 87F81631 		strb	r3, [r7, #278]
 1452              	.L125:
1109:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1110:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1111:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1112:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- LPTIM1 configuration -------------------------------*/
1113:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 1453              		.loc 1 1113 22
 1454 0b0a D7F80431 		ldr	r3, [r7, #260]
 1455 0b0e D3E90023 		ldrd	r2, [r3]
 1456              		.loc 1 1113 46
 1457 0b12 02F02003 		and	r3, r2, #32
 1458 0b16 C7F8A030 		str	r3, [r7, #160]
 1459 0b1a 0023     		movs	r3, #0
 1460 0b1c C7F8A430 		str	r3, [r7, #164]
 1461              		.loc 1 1113 6
 1462 0b20 D7E92812 		ldrd	r1, [r7, #160]
 1463 0b24 0B46     		mov	r3, r1
 1464 0b26 1343     		orrs	r3, r3, r2
 1465 0b28 55D0     		beq	.L136
1114:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1115:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->Lptim1ClockSelection)
 1466              		.loc 1 1115 26
 1467 0b2a D7F80431 		ldr	r3, [r7, #260]
 1468 0b2e D3F88C30 		ldr	r3, [r3, #140]
 1469              		.loc 1 1115 5
 1470 0b32 B3F1A04F 		cmp	r3, #1342177280
 1471 0b36 33D0     		beq	.L237
 1472 0b38 B3F1A04F 		cmp	r3, #1342177280
 1473 0b3c 2CD8     		bhi	.L138
 1474 0b3e B3F1804F 		cmp	r3, #1073741824
 1475 0b42 2FD0     		beq	.L238
 1476 0b44 B3F1804F 		cmp	r3, #1073741824
 1477 0b48 26D8     		bhi	.L138
 1478 0b4a B3F1405F 		cmp	r3, #805306368
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 47


 1479 0b4e 2BD0     		beq	.L239
 1480 0b50 B3F1405F 		cmp	r3, #805306368
 1481 0b54 20D8     		bhi	.L138
 1482 0b56 B3F1005F 		cmp	r3, #536870912
 1483 0b5a 12D0     		beq	.L141
 1484 0b5c B3F1005F 		cmp	r3, #536870912
 1485 0b60 1AD8     		bhi	.L138
 1486 0b62 002B     		cmp	r3, #0
 1487 0b64 22D0     		beq	.L240
 1488 0b66 B3F1805F 		cmp	r3, #268435456
 1489 0b6a 15D1     		bne	.L138
1116:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1117:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM1CLKSOURCE_PCLK1:      /* CD/D2 PCLK1 as clock source for LPTIM1*/
1118:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPTIM1 clock source configuration done later after clock selection check */
1119:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1120:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1121:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/
1122:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1123:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 1490              		.loc 1 1123 33
 1491 0b6c D7F80431 		ldr	r3, [r7, #260]
 1492 0b70 0833     		adds	r3, r3, #8
 1493              		.loc 1 1123 15
 1494 0b72 0021     		movs	r1, #0
 1495 0b74 1846     		mov	r0, r3
 1496 0b76 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1497 0b7a 0346     		mov	r3, r0
 1498 0b7c 87F81731 		strb	r3, [r7, #279]
1124:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1125:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPTIM1 clock source configuration done later after clock selection check */
1126:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1499              		.loc 1 1126 9
 1500 0b80 15E0     		b	.L144
 1501              	.L141:
1127:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1128:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
1129:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 1502              		.loc 1 1129 33
 1503 0b82 D7F80431 		ldr	r3, [r7, #260]
 1504 0b86 2833     		adds	r3, r3, #40
 1505              		.loc 1 1129 15
 1506 0b88 0221     		movs	r1, #2
 1507 0b8a 1846     		mov	r0, r3
 1508 0b8c FFF7FEFF 		bl	RCCEx_PLL3_Config
 1509 0b90 0346     		mov	r3, r0
 1510 0b92 87F81731 		strb	r3, [r7, #279]
1130:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1131:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPTIM1 clock source configuration done later after clock selection check */
1132:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1511              		.loc 1 1132 9
 1512 0b96 0AE0     		b	.L144
 1513              	.L138:
1133:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1134:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM1CLKSOURCE_LSE:
1135:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* External low speed OSC clock is used as source of LPTIM1 clock*/
1136:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPTIM1 clock source configuration done later after clock selection check */
1137:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 48


1138:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1139:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM1CLKSOURCE_LSI:
1140:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Internal  low speed OSC clock is used  as source of LPTIM1 clock*/
1141:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPTIM1 clock source configuration done later after clock selection check */
1142:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1143:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM1CLKSOURCE_CLKP:
1144:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
1145:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPTIM1 clock source configuration done later after clock selection check */
1146:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1147:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1148:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
1149:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 1514              		.loc 1 1149 13
 1515 0b98 0123     		movs	r3, #1
 1516 0b9a 87F81731 		strb	r3, [r7, #279]
1150:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1517              		.loc 1 1150 9
 1518 0b9e 06E0     		b	.L144
 1519              	.L237:
1146:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1520              		.loc 1 1146 9
 1521 0ba0 00BF     		nop
 1522 0ba2 04E0     		b	.L144
 1523              	.L238:
1142:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM1CLKSOURCE_CLKP:
 1524              		.loc 1 1142 9
 1525 0ba4 00BF     		nop
 1526 0ba6 02E0     		b	.L144
 1527              	.L239:
1137:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1528              		.loc 1 1137 9
 1529 0ba8 00BF     		nop
 1530 0baa 00E0     		b	.L144
 1531              	.L240:
1119:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1532              		.loc 1 1119 9
 1533 0bac 00BF     		nop
 1534              	.L144:
1151:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1152:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1153:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 1535              		.loc 1 1153 8
 1536 0bae 97F81731 		ldrb	r3, [r7, #279]	@ zero_extendqisi2
 1537 0bb2 002B     		cmp	r3, #0
 1538 0bb4 0BD1     		bne	.L145
1154:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1155:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of LPTIM1 clock*/
1156:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 1539              		.loc 1 1156 7
 1540 0bb6 394B     		ldr	r3, .L260
 1541 0bb8 5B6D     		ldr	r3, [r3, #84]
 1542 0bba 23F0E041 		bic	r1, r3, #1879048192
 1543 0bbe D7F80431 		ldr	r3, [r7, #260]
 1544 0bc2 D3F88C30 		ldr	r3, [r3, #140]
 1545 0bc6 354A     		ldr	r2, .L260
 1546 0bc8 0B43     		orrs	r3, r3, r1
 1547 0bca 5365     		str	r3, [r2, #84]
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 49


 1548 0bcc 03E0     		b	.L136
 1549              	.L145:
1157:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1158:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1159:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1160:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1161:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1550              		.loc 1 1161 14
 1551 0bce 97F81731 		ldrb	r3, [r7, #279]
 1552 0bd2 87F81631 		strb	r3, [r7, #278]
 1553              	.L136:
1162:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1163:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1164:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1165:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- LPTIM2 configuration -------------------------------*/
1166:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 1554              		.loc 1 1166 22
 1555 0bd6 D7F80431 		ldr	r3, [r7, #260]
 1556 0bda D3E90023 		ldrd	r2, [r3]
 1557              		.loc 1 1166 46
 1558 0bde 02F04003 		and	r3, r2, #64
 1559 0be2 C7F89830 		str	r3, [r7, #152]
 1560 0be6 0023     		movs	r3, #0
 1561 0be8 C7F89C30 		str	r3, [r7, #156]
 1562              		.loc 1 1166 6
 1563 0bec D7E92612 		ldrd	r1, [r7, #152]
 1564 0bf0 0B46     		mov	r3, r1
 1565 0bf2 1343     		orrs	r3, r3, r2
 1566 0bf4 58D0     		beq	.L146
1167:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1168:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->Lptim2ClockSelection)
 1567              		.loc 1 1168 26
 1568 0bf6 D7F80431 		ldr	r3, [r7, #260]
 1569 0bfa D3F89830 		ldr	r3, [r3, #152]
 1570              		.loc 1 1168 5
 1571 0bfe B3F5A05F 		cmp	r3, #5120
 1572 0c02 33D0     		beq	.L241
 1573 0c04 B3F5A05F 		cmp	r3, #5120
 1574 0c08 2CD8     		bhi	.L148
 1575 0c0a B3F5805F 		cmp	r3, #4096
 1576 0c0e 2FD0     		beq	.L242
 1577 0c10 B3F5805F 		cmp	r3, #4096
 1578 0c14 26D8     		bhi	.L148
 1579 0c16 B3F5406F 		cmp	r3, #3072
 1580 0c1a 2BD0     		beq	.L243
 1581 0c1c B3F5406F 		cmp	r3, #3072
 1582 0c20 20D8     		bhi	.L148
 1583 0c22 B3F5006F 		cmp	r3, #2048
 1584 0c26 12D0     		beq	.L151
 1585 0c28 B3F5006F 		cmp	r3, #2048
 1586 0c2c 1AD8     		bhi	.L148
 1587 0c2e 002B     		cmp	r3, #0
 1588 0c30 22D0     		beq	.L244
 1589 0c32 B3F5806F 		cmp	r3, #1024
 1590 0c36 15D1     		bne	.L148
1169:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1170:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM2CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM2*/
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 50


1171:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPTIM2 clock source configuration done later after clock selection check */
1172:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1173:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1174:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/
1175:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1176:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 1591              		.loc 1 1176 33
 1592 0c38 D7F80431 		ldr	r3, [r7, #260]
 1593 0c3c 0833     		adds	r3, r3, #8
 1594              		.loc 1 1176 15
 1595 0c3e 0021     		movs	r1, #0
 1596 0c40 1846     		mov	r0, r3
 1597 0c42 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1598 0c46 0346     		mov	r3, r0
 1599 0c48 87F81731 		strb	r3, [r7, #279]
1177:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1178:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPTIM2 clock source configuration done later after clock selection check */
1179:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1600              		.loc 1 1179 9
 1601 0c4c 15E0     		b	.L154
 1602              	.L151:
1180:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1181:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
1182:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 1603              		.loc 1 1182 33
 1604 0c4e D7F80431 		ldr	r3, [r7, #260]
 1605 0c52 2833     		adds	r3, r3, #40
 1606              		.loc 1 1182 15
 1607 0c54 0221     		movs	r1, #2
 1608 0c56 1846     		mov	r0, r3
 1609 0c58 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1610 0c5c 0346     		mov	r3, r0
 1611 0c5e 87F81731 		strb	r3, [r7, #279]
1183:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1184:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPTIM2 clock source configuration done later after clock selection check */
1185:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1612              		.loc 1 1185 9
 1613 0c62 0AE0     		b	.L154
 1614              	.L148:
1186:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1187:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM2CLKSOURCE_LSE:
1188:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* External low speed OSC clock is used as source of LPTIM2 clock*/
1189:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPTIM2 clock source configuration done later after clock selection check */
1190:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1191:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1192:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM2CLKSOURCE_LSI:
1193:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Internal  low speed OSC clock is used  as source of LPTIM2 clock*/
1194:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPTIM2 clock source configuration done later after clock selection check */
1195:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1196:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM2CLKSOURCE_CLKP:
1197:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
1198:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPTIM2 clock source configuration done later after clock selection check */
1199:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1200:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1201:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
1202:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 1615              		.loc 1 1202 13
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 51


 1616 0c64 0123     		movs	r3, #1
 1617 0c66 87F81731 		strb	r3, [r7, #279]
1203:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1618              		.loc 1 1203 9
 1619 0c6a 06E0     		b	.L154
 1620              	.L241:
1199:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1621              		.loc 1 1199 9
 1622 0c6c 00BF     		nop
 1623 0c6e 04E0     		b	.L154
 1624              	.L242:
1195:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM2CLKSOURCE_CLKP:
 1625              		.loc 1 1195 9
 1626 0c70 00BF     		nop
 1627 0c72 02E0     		b	.L154
 1628              	.L243:
1190:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1629              		.loc 1 1190 9
 1630 0c74 00BF     		nop
 1631 0c76 00E0     		b	.L154
 1632              	.L244:
1172:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1633              		.loc 1 1172 9
 1634 0c78 00BF     		nop
 1635              	.L154:
1204:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1205:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1206:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 1636              		.loc 1 1206 8
 1637 0c7a 97F81731 		ldrb	r3, [r7, #279]	@ zero_extendqisi2
 1638 0c7e 002B     		cmp	r3, #0
 1639 0c80 0ED1     		bne	.L155
1207:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1208:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of LPTIM2 clock*/
1209:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 1640              		.loc 1 1209 7
 1641 0c82 064B     		ldr	r3, .L260
 1642 0c84 9B6D     		ldr	r3, [r3, #88]
 1643 0c86 23F4E051 		bic	r1, r3, #7168
 1644 0c8a D7F80431 		ldr	r3, [r7, #260]
 1645 0c8e D3F89830 		ldr	r3, [r3, #152]
 1646 0c92 024A     		ldr	r2, .L260
 1647 0c94 0B43     		orrs	r3, r3, r1
 1648 0c96 9365     		str	r3, [r2, #88]
 1649 0c98 06E0     		b	.L146
 1650              	.L261:
 1651 0c9a 00BF     		.align	2
 1652              	.L260:
 1653 0c9c 00440258 		.word	1476543488
 1654              	.L155:
1210:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1211:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1212:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1213:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1214:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1655              		.loc 1 1214 14
 1656 0ca0 97F81731 		ldrb	r3, [r7, #279]
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 52


 1657 0ca4 87F81631 		strb	r3, [r7, #278]
 1658              	.L146:
1215:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1216:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1217:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1218:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- LPTIM345 configuration -------------------------------*/
1219:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 1659              		.loc 1 1219 22
 1660 0ca8 D7F80431 		ldr	r3, [r7, #260]
 1661 0cac D3E90023 		ldrd	r2, [r3]
 1662              		.loc 1 1219 46
 1663 0cb0 02F08003 		and	r3, r2, #128
 1664 0cb4 C7F89030 		str	r3, [r7, #144]
 1665 0cb8 0023     		movs	r3, #0
 1666 0cba C7F89430 		str	r3, [r7, #148]
 1667              		.loc 1 1219 6
 1668 0cbe D7E92412 		ldrd	r1, [r7, #144]
 1669 0cc2 0B46     		mov	r3, r1
 1670 0cc4 1343     		orrs	r3, r3, r2
 1671 0cc6 55D0     		beq	.L156
1220:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1221:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->Lptim345ClockSelection)
 1672              		.loc 1 1221 26
 1673 0cc8 D7F80431 		ldr	r3, [r7, #260]
 1674 0ccc D3F89C30 		ldr	r3, [r3, #156]
 1675              		.loc 1 1221 5
 1676 0cd0 B3F5204F 		cmp	r3, #40960
 1677 0cd4 33D0     		beq	.L245
 1678 0cd6 B3F5204F 		cmp	r3, #40960
 1679 0cda 2CD8     		bhi	.L158
 1680 0cdc B3F5004F 		cmp	r3, #32768
 1681 0ce0 2FD0     		beq	.L246
 1682 0ce2 B3F5004F 		cmp	r3, #32768
 1683 0ce6 26D8     		bhi	.L158
 1684 0ce8 B3F5C04F 		cmp	r3, #24576
 1685 0cec 2BD0     		beq	.L247
 1686 0cee B3F5C04F 		cmp	r3, #24576
 1687 0cf2 20D8     		bhi	.L158
 1688 0cf4 B3F5804F 		cmp	r3, #16384
 1689 0cf8 12D0     		beq	.L161
 1690 0cfa B3F5804F 		cmp	r3, #16384
 1691 0cfe 1AD8     		bhi	.L158
 1692 0d00 002B     		cmp	r3, #0
 1693 0d02 22D0     		beq	.L248
 1694 0d04 B3F5005F 		cmp	r3, #8192
 1695 0d08 15D1     		bne	.L158
1222:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1223:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1224:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5
1225:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1226:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1227:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1228:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
1229:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 1696              		.loc 1 1229 33
 1697 0d0a D7F80431 		ldr	r3, [r7, #260]
 1698 0d0e 0833     		adds	r3, r3, #8
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 53


 1699              		.loc 1 1229 15
 1700 0d10 0021     		movs	r1, #0
 1701 0d12 1846     		mov	r0, r3
 1702 0d14 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1703 0d18 0346     		mov	r3, r0
 1704 0d1a 87F81731 		strb	r3, [r7, #279]
1230:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1231:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1232:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1705              		.loc 1 1232 9
 1706 0d1e 15E0     		b	.L164
 1707              	.L161:
1233:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1234:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
1235:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 1708              		.loc 1 1235 33
 1709 0d20 D7F80431 		ldr	r3, [r7, #260]
 1710 0d24 2833     		adds	r3, r3, #40
 1711              		.loc 1 1235 15
 1712 0d26 0221     		movs	r1, #2
 1713 0d28 1846     		mov	r0, r3
 1714 0d2a FFF7FEFF 		bl	RCCEx_PLL3_Config
 1715 0d2e 0346     		mov	r3, r0
 1716 0d30 87F81731 		strb	r3, [r7, #279]
1236:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1237:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1238:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1717              		.loc 1 1238 9
 1718 0d34 0AE0     		b	.L164
 1719              	.L158:
1239:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1240:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM345CLKSOURCE_LSE:
1241:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* External low speed OSC clock is used as source of LPTIM3/4/5 clock */
1242:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1243:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1244:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1245:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM345CLKSOURCE_LSI:
1246:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Internal  low speed OSC clock is used  as source of LPTIM3/4/5 clock */
1247:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1248:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1249:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM345CLKSOURCE_CLKP:
1250:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
1251:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1252:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1253:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1254:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
1255:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 1720              		.loc 1 1255 13
 1721 0d36 0123     		movs	r3, #1
 1722 0d38 87F81731 		strb	r3, [r7, #279]
1256:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1723              		.loc 1 1256 9
 1724 0d3c 06E0     		b	.L164
 1725              	.L245:
1252:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1726              		.loc 1 1252 9
 1727 0d3e 00BF     		nop
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 54


 1728 0d40 04E0     		b	.L164
 1729              	.L246:
1248:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_LPTIM345CLKSOURCE_CLKP:
 1730              		.loc 1 1248 9
 1731 0d42 00BF     		nop
 1732 0d44 02E0     		b	.L164
 1733              	.L247:
1243:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1734              		.loc 1 1243 9
 1735 0d46 00BF     		nop
 1736 0d48 00E0     		b	.L164
 1737              	.L248:
1226:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1738              		.loc 1 1226 9
 1739 0d4a 00BF     		nop
 1740              	.L164:
1257:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1258:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1259:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 1741              		.loc 1 1259 8
 1742 0d4c 97F81731 		ldrb	r3, [r7, #279]	@ zero_extendqisi2
 1743 0d50 002B     		cmp	r3, #0
 1744 0d52 0BD1     		bne	.L165
1260:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1261:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of LPTIM3/4/5 clock */
1262:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 1745              		.loc 1 1262 7
 1746 0d54 A04B     		ldr	r3, .L262
 1747 0d56 9B6D     		ldr	r3, [r3, #88]
 1748 0d58 23F46041 		bic	r1, r3, #57344
 1749 0d5c D7F80431 		ldr	r3, [r7, #260]
 1750 0d60 D3F89C30 		ldr	r3, [r3, #156]
 1751 0d64 9C4A     		ldr	r2, .L262
 1752 0d66 0B43     		orrs	r3, r3, r1
 1753 0d68 9365     		str	r3, [r2, #88]
 1754 0d6a 03E0     		b	.L156
 1755              	.L165:
1263:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1264:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1265:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1266:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1267:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1756              		.loc 1 1267 14
 1757 0d6c 97F81731 		ldrb	r3, [r7, #279]
 1758 0d70 87F81631 		strb	r3, [r7, #278]
 1759              	.L156:
1268:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1269:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1270:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1271:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
1272:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(I2C5)
1273:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 1760              		.loc 1 1273 22
 1761 0d74 D7F80431 		ldr	r3, [r7, #260]
 1762 0d78 D3E90023 		ldrd	r2, [r3]
 1763              		.loc 1 1273 46
 1764 0d7c 02F00803 		and	r3, r2, #8
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 55


 1765 0d80 C7F88830 		str	r3, [r7, #136]
 1766 0d84 0023     		movs	r3, #0
 1767 0d86 C7F88C30 		str	r3, [r7, #140]
 1768              		.loc 1 1273 6
 1769 0d8a D7E92212 		ldrd	r1, [r7, #136]
 1770 0d8e 0B46     		mov	r3, r1
 1771 0d90 1343     		orrs	r3, r3, r2
 1772 0d92 1ED0     		beq	.L166
1274:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1275:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1276:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));
1277:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1278:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 1773              		.loc 1 1278 23
 1774 0d94 D7F80431 		ldr	r3, [r7, #260]
 1775 0d98 D3F88030 		ldr	r3, [r3, #128]
 1776              		.loc 1 1278 8
 1777 0d9c B3F5805F 		cmp	r3, #4096
 1778 0da0 0CD1     		bne	.L167
1279:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1280:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 1779              		.loc 1 1280 29
 1780 0da2 D7F80431 		ldr	r3, [r7, #260]
 1781 0da6 2833     		adds	r3, r3, #40
 1782              		.loc 1 1280 11
 1783 0da8 0221     		movs	r1, #2
 1784 0daa 1846     		mov	r0, r3
 1785 0dac FFF7FEFF 		bl	RCCEx_PLL3_Config
 1786 0db0 0346     		mov	r3, r0
 1787              		.loc 1 1280 10 discriminator 1
 1788 0db2 002B     		cmp	r3, #0
 1789 0db4 02D0     		beq	.L167
1281:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1282:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         status = HAL_ERROR;
 1790              		.loc 1 1282 16
 1791 0db6 0123     		movs	r3, #1
 1792 0db8 87F81631 		strb	r3, [r7, #278]
 1793              	.L167:
1283:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1284:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1285:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1286:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 1794              		.loc 1 1286 5
 1795 0dbc 864B     		ldr	r3, .L262
 1796 0dbe 5B6D     		ldr	r3, [r3, #84]
 1797 0dc0 23F44051 		bic	r1, r3, #12288
 1798 0dc4 D7F80431 		ldr	r3, [r7, #260]
 1799 0dc8 D3F88030 		ldr	r3, [r3, #128]
 1800 0dcc 824A     		ldr	r2, .L262
 1801 0dce 0B43     		orrs	r3, r3, r1
 1802 0dd0 5365     		str	r3, [r2, #84]
 1803              	.L166:
1287:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1288:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1289:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
1290:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
1291:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 56


1292:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1293:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));
1294:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1295:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
1296:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1297:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
1298:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1299:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         status = HAL_ERROR;
1300:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1301:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1302:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1303:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
1304:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1305:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1306:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* I2C5 */
1307:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1308:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ I2C4 Configuration ------------------------*/
1309:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 1804              		.loc 1 1309 22
 1805 0dd2 D7F80431 		ldr	r3, [r7, #260]
 1806 0dd6 D3E90023 		ldrd	r2, [r3]
 1807              		.loc 1 1309 46
 1808 0dda 02F01003 		and	r3, r2, #16
 1809 0dde C7F88030 		str	r3, [r7, #128]
 1810 0de2 0023     		movs	r3, #0
 1811 0de4 C7F88430 		str	r3, [r7, #132]
 1812              		.loc 1 1309 6
 1813 0de8 D7E92012 		ldrd	r1, [r7, #128]
 1814 0dec 0B46     		mov	r3, r1
 1815 0dee 1343     		orrs	r3, r3, r2
 1816 0df0 1ED0     		beq	.L168
1310:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1311:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1312:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
1313:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1314:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 1817              		.loc 1 1314 23
 1818 0df2 D7F80431 		ldr	r3, [r7, #260]
 1819 0df6 D3F89430 		ldr	r3, [r3, #148]
 1820              		.loc 1 1314 8
 1821 0dfa B3F5807F 		cmp	r3, #256
 1822 0dfe 0CD1     		bne	.L169
1315:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1316:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 1823              		.loc 1 1316 29
 1824 0e00 D7F80431 		ldr	r3, [r7, #260]
 1825 0e04 2833     		adds	r3, r3, #40
 1826              		.loc 1 1316 11
 1827 0e06 0221     		movs	r1, #2
 1828 0e08 1846     		mov	r0, r3
 1829 0e0a FFF7FEFF 		bl	RCCEx_PLL3_Config
 1830 0e0e 0346     		mov	r3, r0
 1831              		.loc 1 1316 10 discriminator 1
 1832 0e10 002B     		cmp	r3, #0
 1833 0e12 02D0     		beq	.L169
1317:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1318:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         status = HAL_ERROR;
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 57


 1834              		.loc 1 1318 16
 1835 0e14 0123     		movs	r3, #1
 1836 0e16 87F81631 		strb	r3, [r7, #278]
 1837              	.L169:
1319:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1320:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1321:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1322:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 1838              		.loc 1 1322 5
 1839 0e1a 6F4B     		ldr	r3, .L262
 1840 0e1c 9B6D     		ldr	r3, [r3, #88]
 1841 0e1e 23F44071 		bic	r1, r3, #768
 1842 0e22 D7F80431 		ldr	r3, [r7, #260]
 1843 0e26 D3F89430 		ldr	r3, [r3, #148]
 1844 0e2a 6B4A     		ldr	r2, .L262
 1845 0e2c 0B43     		orrs	r3, r3, r1
 1846 0e2e 9365     		str	r3, [r2, #88]
 1847              	.L168:
1323:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1324:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1325:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1326:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- ADC configuration -------------------------------*/
1327:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 1848              		.loc 1 1327 22
 1849 0e30 D7F80431 		ldr	r3, [r7, #260]
 1850 0e34 D3E90023 		ldrd	r2, [r3]
 1851              		.loc 1 1327 46
 1852 0e38 02F40023 		and	r3, r2, #524288
 1853 0e3c BB67     		str	r3, [r7, #120]
 1854 0e3e 0023     		movs	r3, #0
 1855 0e40 FB67     		str	r3, [r7, #124]
 1856              		.loc 1 1327 6
 1857 0e42 D7E91E12 		ldrd	r1, [r7, #120]
 1858 0e46 0B46     		mov	r3, r1
 1859 0e48 1343     		orrs	r3, r3, r2
 1860 0e4a 3ED0     		beq	.L170
1328:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1329:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->AdcClockSelection)
 1861              		.loc 1 1329 26
 1862 0e4c D7F80431 		ldr	r3, [r7, #260]
 1863 0e50 D3F8A030 		ldr	r3, [r3, #160]
 1864              		.loc 1 1329 5
 1865 0e54 B3F5003F 		cmp	r3, #131072
 1866 0e58 22D0     		beq	.L249
 1867 0e5a B3F5003F 		cmp	r3, #131072
 1868 0e5e 1BD8     		bhi	.L172
 1869 0e60 002B     		cmp	r3, #0
 1870 0e62 03D0     		beq	.L173
 1871 0e64 B3F5803F 		cmp	r3, #65536
 1872 0e68 0BD0     		beq	.L174
 1873 0e6a 15E0     		b	.L172
 1874              	.L173:
1330:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1331:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1332:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/
1333:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1334:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 58


 1875              		.loc 1 1334 33
 1876 0e6c D7F80431 		ldr	r3, [r7, #260]
 1877 0e70 0833     		adds	r3, r3, #8
 1878              		.loc 1 1334 15
 1879 0e72 0021     		movs	r1, #0
 1880 0e74 1846     		mov	r0, r3
 1881 0e76 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1882 0e7a 0346     		mov	r3, r0
 1883 0e7c 87F81731 		strb	r3, [r7, #279]
1335:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1336:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* ADC clock source configuration done later after clock selection check */
1337:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1884              		.loc 1 1337 9
 1885 0e80 0FE0     		b	.L175
 1886              	.L174:
1338:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1339:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
1340:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 1887              		.loc 1 1340 33
 1888 0e82 D7F80431 		ldr	r3, [r7, #260]
 1889 0e86 2833     		adds	r3, r3, #40
 1890              		.loc 1 1340 15
 1891 0e88 0221     		movs	r1, #2
 1892 0e8a 1846     		mov	r0, r3
 1893 0e8c FFF7FEFF 		bl	RCCEx_PLL3_Config
 1894 0e90 0346     		mov	r3, r0
 1895 0e92 87F81731 		strb	r3, [r7, #279]
1341:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1342:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* ADC clock source configuration done later after clock selection check */
1343:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1896              		.loc 1 1343 9
 1897 0e96 04E0     		b	.L175
 1898              	.L172:
1344:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1345:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_ADCCLKSOURCE_CLKP:
1346:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
1347:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* ADC clock source configuration done later after clock selection check */
1348:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1349:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1350:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
1351:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 1899              		.loc 1 1351 13
 1900 0e98 0123     		movs	r3, #1
 1901 0e9a 87F81731 		strb	r3, [r7, #279]
1352:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1902              		.loc 1 1352 9
 1903 0e9e 00E0     		b	.L175
 1904              	.L249:
1348:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1905              		.loc 1 1348 9
 1906 0ea0 00BF     		nop
 1907              	.L175:
1353:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1354:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1355:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 1908              		.loc 1 1355 8
 1909 0ea2 97F81731 		ldrb	r3, [r7, #279]	@ zero_extendqisi2
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 59


 1910 0ea6 002B     		cmp	r3, #0
 1911 0ea8 0BD1     		bne	.L176
1356:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1357:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of ADC clock*/
1358:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 1912              		.loc 1 1358 7
 1913 0eaa 4B4B     		ldr	r3, .L262
 1914 0eac 9B6D     		ldr	r3, [r3, #88]
 1915 0eae 23F44031 		bic	r1, r3, #196608
 1916 0eb2 D7F80431 		ldr	r3, [r7, #260]
 1917 0eb6 D3F8A030 		ldr	r3, [r3, #160]
 1918 0eba 474A     		ldr	r2, .L262
 1919 0ebc 0B43     		orrs	r3, r3, r1
 1920 0ebe 9365     		str	r3, [r2, #88]
 1921 0ec0 03E0     		b	.L170
 1922              	.L176:
1359:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1360:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1361:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1362:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1363:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1923              		.loc 1 1363 14
 1924 0ec2 97F81731 		ldrb	r3, [r7, #279]
 1925 0ec6 87F81631 		strb	r3, [r7, #278]
 1926              	.L170:
1364:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1365:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1366:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1367:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ USB Configuration -------------------------*/
1368:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 1927              		.loc 1 1368 22
 1928 0eca D7F80431 		ldr	r3, [r7, #260]
 1929 0ece D3E90023 		ldrd	r2, [r3]
 1930              		.loc 1 1368 46
 1931 0ed2 02F48023 		and	r3, r2, #262144
 1932 0ed6 3B67     		str	r3, [r7, #112]
 1933 0ed8 0023     		movs	r3, #0
 1934 0eda 7B67     		str	r3, [r7, #116]
 1935              		.loc 1 1368 6
 1936 0edc D7E91C12 		ldrd	r1, [r7, #112]
 1937 0ee0 0B46     		mov	r3, r1
 1938 0ee2 1343     		orrs	r3, r3, r2
 1939 0ee4 3BD0     		beq	.L177
1369:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1370:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1371:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->UsbClockSelection)
 1940              		.loc 1 1371 26
 1941 0ee6 D7F80431 		ldr	r3, [r7, #260]
 1942 0eea D3F88430 		ldr	r3, [r3, #132]
 1943              		.loc 1 1371 5
 1944 0eee B3F5401F 		cmp	r3, #3145728
 1945 0ef2 1FD0     		beq	.L250
 1946 0ef4 B3F5401F 		cmp	r3, #3145728
 1947 0ef8 18D8     		bhi	.L179
 1948 0efa B3F5801F 		cmp	r3, #1048576
 1949 0efe 03D0     		beq	.L180
 1950 0f00 B3F5001F 		cmp	r3, #2097152
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 60


 1951 0f04 07D0     		beq	.L181
 1952 0f06 11E0     		b	.L179
 1953              	.L180:
1372:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1373:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
1374:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Enable USB Clock output generated form System USB . */
1375:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 1954              		.loc 1 1375 9
 1955 0f08 334B     		ldr	r3, .L262
 1956 0f0a DB6A     		ldr	r3, [r3, #44]
 1957 0f0c 324A     		ldr	r2, .L262
 1958 0f0e 43F40033 		orr	r3, r3, #131072
 1959 0f12 D362     		str	r3, [r2, #44]
1376:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1377:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* USB clock source configuration done later after clock selection check */
1378:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1960              		.loc 1 1378 9
 1961 0f14 0FE0     		b	.L182
 1962              	.L181:
1379:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1380:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/
1381:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1382:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 1963              		.loc 1 1382 33
 1964 0f16 D7F80431 		ldr	r3, [r7, #260]
 1965 0f1a 2833     		adds	r3, r3, #40
 1966              		.loc 1 1382 15
 1967 0f1c 0121     		movs	r1, #1
 1968 0f1e 1846     		mov	r0, r3
 1969 0f20 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1970 0f24 0346     		mov	r3, r0
 1971 0f26 87F81731 		strb	r3, [r7, #279]
1383:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1384:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* USB clock source configuration done later after clock selection check */
1385:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1972              		.loc 1 1385 9
 1973 0f2a 04E0     		b	.L182
 1974              	.L179:
1386:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1387:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_USBCLKSOURCE_HSI48:
1388:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI48 oscillator is used as source of USB clock */
1389:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* USB clock source configuration done later after clock selection check */
1390:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1391:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1392:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
1393:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 1975              		.loc 1 1393 13
 1976 0f2c 0123     		movs	r3, #1
 1977 0f2e 87F81731 		strb	r3, [r7, #279]
1394:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1978              		.loc 1 1394 9
 1979 0f32 00E0     		b	.L182
 1980              	.L250:
1390:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1981              		.loc 1 1390 9
 1982 0f34 00BF     		nop
 1983              	.L182:
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 61


1395:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1396:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1397:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 1984              		.loc 1 1397 8
 1985 0f36 97F81731 		ldrb	r3, [r7, #279]	@ zero_extendqisi2
 1986 0f3a 002B     		cmp	r3, #0
 1987 0f3c 0BD1     		bne	.L183
1398:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1399:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of USB clock*/
1400:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 1988              		.loc 1 1400 7
 1989 0f3e 264B     		ldr	r3, .L262
 1990 0f40 5B6D     		ldr	r3, [r3, #84]
 1991 0f42 23F44011 		bic	r1, r3, #3145728
 1992 0f46 D7F80431 		ldr	r3, [r7, #260]
 1993 0f4a D3F88430 		ldr	r3, [r3, #132]
 1994 0f4e 224A     		ldr	r2, .L262
 1995 0f50 0B43     		orrs	r3, r3, r1
 1996 0f52 5365     		str	r3, [r2, #84]
 1997 0f54 03E0     		b	.L177
 1998              	.L183:
1401:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1402:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1403:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1404:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1405:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1999              		.loc 1 1405 14
 2000 0f56 97F81731 		ldrb	r3, [r7, #279]
 2001 0f5a 87F81631 		strb	r3, [r7, #278]
 2002              	.L177:
1406:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1407:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1408:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1409:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1410:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------------- SDMMC Configuration ------------------------------------*
1411:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 2003              		.loc 1 1411 22
 2004 0f5e D7F80431 		ldr	r3, [r7, #260]
 2005 0f62 D3E90023 		ldrd	r2, [r3]
 2006              		.loc 1 1411 46
 2007 0f66 02F48033 		and	r3, r2, #65536
 2008 0f6a BB66     		str	r3, [r7, #104]
 2009 0f6c 0023     		movs	r3, #0
 2010 0f6e FB66     		str	r3, [r7, #108]
 2011              		.loc 1 1411 6
 2012 0f70 D7E91A12 		ldrd	r1, [r7, #104]
 2013 0f74 0B46     		mov	r3, r1
 2014 0f76 1343     		orrs	r3, r3, r2
 2015 0f78 34D0     		beq	.L184
1412:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1413:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1414:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));
1415:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1416:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->SdmmcClockSelection)
 2016              		.loc 1 1416 26
 2017 0f7a D7F80431 		ldr	r3, [r7, #260]
 2018 0f7e 1B6D     		ldr	r3, [r3, #80]
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 62


 2019              		.loc 1 1416 5
 2020 0f80 002B     		cmp	r3, #0
 2021 0f82 03D0     		beq	.L185
 2022 0f84 B3F5803F 		cmp	r3, #65536
 2023 0f88 07D0     		beq	.L186
 2024 0f8a 11E0     		b	.L211
 2025              	.L185:
1417:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1418:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
1419:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Enable SDMMC Clock output generated form System PLL . */
1420:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 2026              		.loc 1 1420 9
 2027 0f8c 124B     		ldr	r3, .L262
 2028 0f8e DB6A     		ldr	r3, [r3, #44]
 2029 0f90 114A     		ldr	r2, .L262
 2030 0f92 43F40033 		orr	r3, r3, #131072
 2031 0f96 D362     		str	r3, [r2, #44]
1421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1422:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SDMMC clock source configuration done later after clock selection check */
1423:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 2032              		.loc 1 1423 9
 2033 0f98 0EE0     		b	.L188
 2034              	.L186:
1424:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1425:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/
1426:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1427:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 2035              		.loc 1 1427 33
 2036 0f9a D7F80431 		ldr	r3, [r7, #260]
 2037 0f9e 0833     		adds	r3, r3, #8
 2038              		.loc 1 1427 15
 2039 0fa0 0221     		movs	r1, #2
 2040 0fa2 1846     		mov	r0, r3
 2041 0fa4 FFF7FEFF 		bl	RCCEx_PLL2_Config
 2042 0fa8 0346     		mov	r3, r0
 2043 0faa 87F81731 		strb	r3, [r7, #279]
1428:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1429:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* SDMMC clock source configuration done later after clock selection check */
1430:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 2044              		.loc 1 1430 9
 2045 0fae 03E0     		b	.L188
 2046              	.L211:
1431:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1432:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
1433:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 2047              		.loc 1 1433 13
 2048 0fb0 0123     		movs	r3, #1
 2049 0fb2 87F81731 		strb	r3, [r7, #279]
1434:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 2050              		.loc 1 1434 9
 2051 0fb6 00BF     		nop
 2052              	.L188:
1435:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1436:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1437:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 2053              		.loc 1 1437 8
 2054 0fb8 97F81731 		ldrb	r3, [r7, #279]	@ zero_extendqisi2
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 63


 2055 0fbc 002B     		cmp	r3, #0
 2056 0fbe 0DD1     		bne	.L189
1438:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1439:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SDMMC clock*/
1440:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 2057              		.loc 1 1440 7
 2058 0fc0 054B     		ldr	r3, .L262
 2059 0fc2 DB6C     		ldr	r3, [r3, #76]
 2060 0fc4 23F48031 		bic	r1, r3, #65536
 2061 0fc8 D7F80431 		ldr	r3, [r7, #260]
 2062 0fcc 1B6D     		ldr	r3, [r3, #80]
 2063 0fce 024A     		ldr	r2, .L262
 2064 0fd0 0B43     		orrs	r3, r3, r1
 2065 0fd2 D364     		str	r3, [r2, #76]
 2066 0fd4 06E0     		b	.L184
 2067              	.L263:
 2068 0fd6 00BF     		.align	2
 2069              	.L262:
 2070 0fd8 00440258 		.word	1476543488
 2071              	.L189:
1441:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1443:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1444:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1445:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 2072              		.loc 1 1445 14
 2073 0fdc 97F81731 		ldrb	r3, [r7, #279]
 2074 0fe0 87F81631 		strb	r3, [r7, #278]
 2075              	.L184:
1446:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1447:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1448:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1449:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(LTDC)
1450:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*-------------------------------------- LTDC Configuration -----------------------------------*/
1451:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 2076              		.loc 1 1451 22
 2077 0fe4 D7F80431 		ldr	r3, [r7, #260]
 2078 0fe8 D3E90023 		ldrd	r2, [r3]
 2079              		.loc 1 1451 46
 2080 0fec 02F00053 		and	r3, r2, #536870912
 2081 0ff0 3B66     		str	r3, [r7, #96]
 2082 0ff2 0023     		movs	r3, #0
 2083 0ff4 7B66     		str	r3, [r7, #100]
 2084              		.loc 1 1451 6
 2085 0ff6 D7E91812 		ldrd	r1, [r7, #96]
 2086 0ffa 0B46     		mov	r3, r1
 2087 0ffc 1343     		orrs	r3, r3, r2
 2088 0ffe 0CD0     		beq	.L190
1452:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1453:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 2089              		.loc 1 1453 27
 2090 1000 D7F80431 		ldr	r3, [r7, #260]
 2091 1004 2833     		adds	r3, r3, #40
 2092              		.loc 1 1453 9
 2093 1006 0221     		movs	r1, #2
 2094 1008 1846     		mov	r0, r3
 2095 100a FFF7FEFF 		bl	RCCEx_PLL3_Config
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 64


 2096 100e 0346     		mov	r3, r0
 2097              		.loc 1 1453 8 discriminator 1
 2098 1010 002B     		cmp	r3, #0
 2099 1012 02D0     		beq	.L190
1454:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1455:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = HAL_ERROR;
 2100              		.loc 1 1455 14
 2101 1014 0123     		movs	r3, #1
 2102 1016 87F81631 		strb	r3, [r7, #278]
 2103              	.L190:
1456:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1457:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1458:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* LTDC */
1459:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1460:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ RNG Configuration -------------------------*/
1461:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 2104              		.loc 1 1461 22
 2105 101a D7F80431 		ldr	r3, [r7, #260]
 2106 101e D3E90023 		ldrd	r2, [r3]
 2107              		.loc 1 1461 46
 2108 1022 02F40033 		and	r3, r2, #131072
 2109 1026 BB65     		str	r3, [r7, #88]
 2110 1028 0023     		movs	r3, #0
 2111 102a FB65     		str	r3, [r7, #92]
 2112              		.loc 1 1461 6
 2113 102c D7E91612 		ldrd	r1, [r7, #88]
 2114 1030 0B46     		mov	r3, r1
 2115 1032 1343     		orrs	r3, r3, r2
 2116 1034 36D0     		beq	.L191
1462:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1463:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1464:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (PeriphClkInit->RngClockSelection)
 2117              		.loc 1 1464 26
 2118 1036 D7F80431 		ldr	r3, [r7, #260]
 2119 103a DB6F     		ldr	r3, [r3, #124]
 2120              		.loc 1 1464 5
 2121 103c B3F5407F 		cmp	r3, #768
 2122 1040 18D0     		beq	.L251
 2123 1042 B3F5407F 		cmp	r3, #768
 2124 1046 11D8     		bhi	.L193
 2125 1048 B3F5007F 		cmp	r3, #512
 2126 104c 14D0     		beq	.L252
 2127 104e B3F5007F 		cmp	r3, #512
 2128 1052 0BD8     		bhi	.L193
 2129 1054 002B     		cmp	r3, #0
 2130 1056 11D0     		beq	.L253
 2131 1058 B3F5807F 		cmp	r3, #256
 2132 105c 06D1     		bne	.L193
1465:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1466:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
1467:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Enable RNG Clock output generated form System RNG . */
1468:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 2133              		.loc 1 1468 9
 2134 105e B74B     		ldr	r3, .L264
 2135 1060 DB6A     		ldr	r3, [r3, #44]
 2136 1062 B64A     		ldr	r2, .L264
 2137 1064 43F40033 		orr	r3, r3, #131072
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 65


 2138 1068 D362     		str	r3, [r2, #44]
1469:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1470:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* RNG clock source configuration done later after clock selection check */
1471:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 2139              		.loc 1 1471 9
 2140 106a 08E0     		b	.L196
 2141              	.L193:
1472:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1473:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_RNGCLKSOURCE_LSE: /* LSE is used as clock source for RNG*/
1474:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1475:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* RNG clock source configuration done later after clock selection check */
1476:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1477:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1478:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_RNGCLKSOURCE_LSI: /* LSI is used as clock source for RNG*/
1479:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1480:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* RNG clock source configuration done later after clock selection check */
1481:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1482:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_RNGCLKSOURCE_HSI48:
1483:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* HSI48 oscillator is used as source of RNG clock */
1484:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* RNG clock source configuration done later after clock selection check */
1485:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
1486:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1487:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
1488:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 2142              		.loc 1 1488 13
 2143 106c 0123     		movs	r3, #1
 2144 106e 87F81731 		strb	r3, [r7, #279]
1489:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 2145              		.loc 1 1489 9
 2146 1072 04E0     		b	.L196
 2147              	.L251:
1481:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_RNGCLKSOURCE_HSI48:
 2148              		.loc 1 1481 9
 2149 1074 00BF     		nop
 2150 1076 02E0     		b	.L196
 2151              	.L252:
1476:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 2152              		.loc 1 1476 9
 2153 1078 00BF     		nop
 2154 107a 00E0     		b	.L196
 2155              	.L253:
1485:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 2156              		.loc 1 1485 9
 2157 107c 00BF     		nop
 2158              	.L196:
1490:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1491:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1492:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 2159              		.loc 1 1492 8
 2160 107e 97F81731 		ldrb	r3, [r7, #279]	@ zero_extendqisi2
 2161 1082 002B     		cmp	r3, #0
 2162 1084 0AD1     		bne	.L197
1493:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1494:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of RNG clock*/
1495:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 2163              		.loc 1 1495 7
 2164 1086 AD4B     		ldr	r3, .L264
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 66


 2165 1088 5B6D     		ldr	r3, [r3, #84]
 2166 108a 23F44071 		bic	r1, r3, #768
 2167 108e D7F80431 		ldr	r3, [r7, #260]
 2168 1092 DB6F     		ldr	r3, [r3, #124]
 2169 1094 A94A     		ldr	r2, .L264
 2170 1096 0B43     		orrs	r3, r3, r1
 2171 1098 5365     		str	r3, [r2, #84]
 2172 109a 03E0     		b	.L191
 2173              	.L197:
1496:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1497:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1498:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1499:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1500:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 2174              		.loc 1 1500 14
 2175 109c 97F81731 		ldrb	r3, [r7, #279]
 2176 10a0 87F81631 		strb	r3, [r7, #278]
 2177              	.L191:
1501:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1502:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1503:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1504:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1505:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ SWPMI1 Configuration ------------------------*/
1506:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 2178              		.loc 1 1506 22
 2179 10a4 D7F80431 		ldr	r3, [r7, #260]
 2180 10a8 D3E90023 		ldrd	r2, [r3]
 2181              		.loc 1 1506 46
 2182 10ac 02F48013 		and	r3, r2, #1048576
 2183 10b0 3B65     		str	r3, [r7, #80]
 2184 10b2 0023     		movs	r3, #0
 2185 10b4 7B65     		str	r3, [r7, #84]
 2186              		.loc 1 1506 6
 2187 10b6 D7E91412 		ldrd	r1, [r7, #80]
 2188 10ba 0B46     		mov	r3, r1
 2189 10bc 1343     		orrs	r3, r3, r2
 2190 10be 09D0     		beq	.L198
1507:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1508:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1509:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
1510:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1511:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the SWPMI1 interface clock source */
1512:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 2191              		.loc 1 1512 5
 2192 10c0 9E4B     		ldr	r3, .L264
 2193 10c2 1B6D     		ldr	r3, [r3, #80]
 2194 10c4 23F00041 		bic	r1, r3, #-2147483648
 2195 10c8 D7F80431 		ldr	r3, [r7, #260]
 2196 10cc 1B6F     		ldr	r3, [r3, #112]
 2197 10ce 9B4A     		ldr	r2, .L264
 2198 10d0 0B43     		orrs	r3, r3, r1
 2199 10d2 1365     		str	r3, [r2, #80]
 2200              	.L198:
1513:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1514:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(HRTIM1)
1515:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ HRTIM1 clock Configuration ----------------*/
1516:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 67


1517:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1518:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1519:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
1520:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1521:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the HRTIM1 clock source */
1522:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
1523:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1524:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*HRTIM1*/
1525:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ DFSDM1 Configuration ------------------------*/
1526:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 2201              		.loc 1 1526 22
 2202 10d4 D7F80431 		ldr	r3, [r7, #260]
 2203 10d8 D3E90023 		ldrd	r2, [r3]
 2204              		.loc 1 1526 46
 2205 10dc 02F40013 		and	r3, r2, #2097152
 2206 10e0 BB64     		str	r3, [r7, #72]
 2207 10e2 0023     		movs	r3, #0
 2208 10e4 FB64     		str	r3, [r7, #76]
 2209              		.loc 1 1526 6
 2210 10e6 D7E91212 		ldrd	r1, [r7, #72]
 2211 10ea 0B46     		mov	r3, r1
 2212 10ec 1343     		orrs	r3, r3, r2
 2213 10ee 09D0     		beq	.L199
1527:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1528:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1529:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
1530:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1531:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the DFSDM1 interface clock source */
1532:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 2214              		.loc 1 1532 5
 2215 10f0 924B     		ldr	r3, .L264
 2216 10f2 1B6D     		ldr	r3, [r3, #80]
 2217 10f4 23F08071 		bic	r1, r3, #16777216
 2218 10f8 D7F80431 		ldr	r3, [r7, #260]
 2219 10fc 9B6E     		ldr	r3, [r3, #104]
 2220 10fe 8F4A     		ldr	r2, .L264
 2221 1100 0B43     		orrs	r3, r3, r1
 2222 1102 1365     		str	r3, [r2, #80]
 2223              	.L199:
1533:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1534:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1535:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DFSDM2_BASE)
1536:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ DFSDM2 Configuration ------------------------*/
1537:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
1538:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1539:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1540:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));
1541:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1542:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the DFSDM2 interface clock source */
1543:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
1544:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1545:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /* DFSDM2 */
1546:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1547:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------------ TIM configuration --------------------------------------*/
1548:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 2224              		.loc 1 1548 22
 2225 1104 D7F80431 		ldr	r3, [r7, #260]
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 68


 2226 1108 D3E90023 		ldrd	r2, [r3]
 2227              		.loc 1 1548 46
 2228 110c 02F08043 		and	r3, r2, #1073741824
 2229 1110 3B64     		str	r3, [r7, #64]
 2230 1112 0023     		movs	r3, #0
 2231 1114 7B64     		str	r3, [r7, #68]
 2232              		.loc 1 1548 6
 2233 1116 D7E91012 		ldrd	r1, [r7, #64]
 2234 111a 0B46     		mov	r3, r1
 2235 111c 1343     		orrs	r3, r3, r2
 2236 111e 0ED0     		beq	.L200
1549:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1550:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1551:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
1552:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1553:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure Timer Prescaler */
1554:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 2237              		.loc 1 1554 5
 2238 1120 864B     		ldr	r3, .L264
 2239 1122 1B69     		ldr	r3, [r3, #16]
 2240 1124 854A     		ldr	r2, .L264
 2241 1126 23F40043 		bic	r3, r3, #32768
 2242 112a 1361     		str	r3, [r2, #16]
 2243 112c 834B     		ldr	r3, .L264
 2244 112e 1969     		ldr	r1, [r3, #16]
 2245 1130 D7F80431 		ldr	r3, [r7, #260]
 2246 1134 D3F8B430 		ldr	r3, [r3, #180]
 2247 1138 804A     		ldr	r2, .L264
 2248 113a 0B43     		orrs	r3, r3, r1
 2249 113c 1361     		str	r3, [r2, #16]
 2250              	.L200:
1555:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1556:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1557:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------------ CKPER configuration --------------------------------------
1558:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 2251              		.loc 1 1558 22
 2252 113e D7F80431 		ldr	r3, [r7, #260]
 2253 1142 D3E90023 		ldrd	r2, [r3]
 2254              		.loc 1 1558 46
 2255 1146 02F00043 		and	r3, r2, #-2147483648
 2256 114a BB63     		str	r3, [r7, #56]
 2257 114c 0023     		movs	r3, #0
 2258 114e FB63     		str	r3, [r7, #60]
 2259              		.loc 1 1558 6
 2260 1150 D7E90E12 		ldrd	r1, [r7, #56]
 2261 1154 0B46     		mov	r3, r1
 2262 1156 1343     		orrs	r3, r3, r2
 2263 1158 09D0     		beq	.L201
1559:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1560:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1561:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));
1562:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1563:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the CKPER clock source */
1564:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 2264              		.loc 1 1564 5
 2265 115a 784B     		ldr	r3, .L264
 2266 115c DB6C     		ldr	r3, [r3, #76]
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 69


 2267 115e 23F04051 		bic	r1, r3, #805306368
 2268 1162 D7F80431 		ldr	r3, [r7, #260]
 2269 1166 5B6D     		ldr	r3, [r3, #84]
 2270 1168 744A     		ldr	r2, .L264
 2271 116a 0B43     		orrs	r3, r3, r1
 2272 116c D364     		str	r3, [r2, #76]
 2273              	.L201:
1565:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1566:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1567:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ CEC Configuration ------------------------*/
1568:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 2274              		.loc 1 1568 22
 2275 116e D7F80431 		ldr	r3, [r7, #260]
 2276 1172 D3E90023 		ldrd	r2, [r3]
 2277              		.loc 1 1568 46
 2278 1176 02F40003 		and	r3, r2, #8388608
 2279 117a 3B63     		str	r3, [r7, #48]
 2280 117c 0023     		movs	r3, #0
 2281 117e 7B63     		str	r3, [r7, #52]
 2282              		.loc 1 1568 6
 2283 1180 D7E90C12 		ldrd	r1, [r7, #48]
 2284 1184 0B46     		mov	r3, r1
 2285 1186 1343     		orrs	r3, r3, r2
 2286 1188 0AD0     		beq	.L202
1569:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1570:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1571:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
1572:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1573:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the CEC interface clock source */
1574:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 2287              		.loc 1 1574 5
 2288 118a 6C4B     		ldr	r3, .L264
 2289 118c 5B6D     		ldr	r3, [r3, #84]
 2290 118e 23F44001 		bic	r1, r3, #12582912
 2291 1192 D7F80431 		ldr	r3, [r7, #260]
 2292 1196 D3F88830 		ldr	r3, [r3, #136]
 2293 119a 684A     		ldr	r2, .L264
 2294 119c 0B43     		orrs	r3, r3, r1
 2295 119e 5365     		str	r3, [r2, #84]
 2296              	.L202:
1575:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1576:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1577:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- PLL2 configuration -------------------------------*/
1578:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 2297              		.loc 1 1578 22
 2298 11a0 D7F80431 		ldr	r3, [r7, #260]
 2299 11a4 D3E90023 		ldrd	r2, [r3]
 2300              		.loc 1 1578 46
 2301 11a8 0021     		movs	r1, #0
 2302 11aa B962     		str	r1, [r7, #40]
 2303 11ac 03F00103 		and	r3, r3, #1
 2304 11b0 FB62     		str	r3, [r7, #44]
 2305              		.loc 1 1578 6
 2306 11b2 D7E90A12 		ldrd	r1, [r7, #40]
 2307 11b6 0B46     		mov	r3, r1
 2308 11b8 1343     		orrs	r3, r3, r2
 2309 11ba 11D0     		beq	.L203
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 70


1579:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1580:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 2310              		.loc 1 1580 29
 2311 11bc D7F80431 		ldr	r3, [r7, #260]
 2312 11c0 0833     		adds	r3, r3, #8
 2313              		.loc 1 1580 11
 2314 11c2 0021     		movs	r1, #0
 2315 11c4 1846     		mov	r0, r3
 2316 11c6 FFF7FEFF 		bl	RCCEx_PLL2_Config
 2317 11ca 0346     		mov	r3, r0
 2318 11cc 87F81731 		strb	r3, [r7, #279]
1581:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     
1582:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 2319              		.loc 1 1582 8
 2320 11d0 97F81731 		ldrb	r3, [r7, #279]	@ zero_extendqisi2
 2321 11d4 002B     		cmp	r3, #0
 2322 11d6 03D0     		beq	.L203
1583:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1584:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /*Nothing to do*/
1585:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1586:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1587:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1588:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1589:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 2323              		.loc 1 1589 14
 2324 11d8 97F81731 		ldrb	r3, [r7, #279]
 2325 11dc 87F81631 		strb	r3, [r7, #278]
 2326              	.L203:
1590:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     } 
1591:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1592:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   
1593:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   
1594:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 2327              		.loc 1 1594 22
 2328 11e0 D7F80431 		ldr	r3, [r7, #260]
 2329 11e4 D3E90023 		ldrd	r2, [r3]
 2330              		.loc 1 1594 46
 2331 11e8 0021     		movs	r1, #0
 2332 11ea 3962     		str	r1, [r7, #32]
 2333 11ec 03F00203 		and	r3, r3, #2
 2334 11f0 7B62     		str	r3, [r7, #36]
 2335              		.loc 1 1594 6
 2336 11f2 D7E90812 		ldrd	r1, [r7, #32]
 2337 11f6 0B46     		mov	r3, r1
 2338 11f8 1343     		orrs	r3, r3, r2
 2339 11fa 11D0     		beq	.L204
1595:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1596:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 2340              		.loc 1 1596 29
 2341 11fc D7F80431 		ldr	r3, [r7, #260]
 2342 1200 0833     		adds	r3, r3, #8
 2343              		.loc 1 1596 11
 2344 1202 0121     		movs	r1, #1
 2345 1204 1846     		mov	r0, r3
 2346 1206 FFF7FEFF 		bl	RCCEx_PLL2_Config
 2347 120a 0346     		mov	r3, r0
 2348 120c 87F81731 		strb	r3, [r7, #279]
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 71


1597:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     
1598:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 2349              		.loc 1 1598 8
 2350 1210 97F81731 		ldrb	r3, [r7, #279]	@ zero_extendqisi2
 2351 1214 002B     		cmp	r3, #0
 2352 1216 03D0     		beq	.L204
1599:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1600:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /*Nothing to do*/
1601:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1602:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1603:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1604:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1605:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 2353              		.loc 1 1605 14
 2354 1218 97F81731 		ldrb	r3, [r7, #279]
 2355 121c 87F81631 		strb	r3, [r7, #278]
 2356              	.L204:
1606:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1607:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1608:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   
1609:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   
1610:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 2357              		.loc 1 1610 22
 2358 1220 D7F80431 		ldr	r3, [r7, #260]
 2359 1224 D3E90023 		ldrd	r2, [r3]
 2360              		.loc 1 1610 46
 2361 1228 0021     		movs	r1, #0
 2362 122a B961     		str	r1, [r7, #24]
 2363 122c 03F00403 		and	r3, r3, #4
 2364 1230 FB61     		str	r3, [r7, #28]
 2365              		.loc 1 1610 6
 2366 1232 D7E90612 		ldrd	r1, [r7, #24]
 2367 1236 0B46     		mov	r3, r1
 2368 1238 1343     		orrs	r3, r3, r2
 2369 123a 11D0     		beq	.L205
1611:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1612:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 2370              		.loc 1 1612 29
 2371 123c D7F80431 		ldr	r3, [r7, #260]
 2372 1240 0833     		adds	r3, r3, #8
 2373              		.loc 1 1612 11
 2374 1242 0221     		movs	r1, #2
 2375 1244 1846     		mov	r0, r3
 2376 1246 FFF7FEFF 		bl	RCCEx_PLL2_Config
 2377 124a 0346     		mov	r3, r0
 2378 124c 87F81731 		strb	r3, [r7, #279]
1613:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     
1614:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 2379              		.loc 1 1614 8
 2380 1250 97F81731 		ldrb	r3, [r7, #279]	@ zero_extendqisi2
 2381 1254 002B     		cmp	r3, #0
 2382 1256 03D0     		beq	.L205
1615:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1616:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /*Nothing to do*/
1617:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1618:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1619:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 72


1620:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1621:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 2383              		.loc 1 1621 14
 2384 1258 97F81731 		ldrb	r3, [r7, #279]
 2385 125c 87F81631 		strb	r3, [r7, #278]
 2386              	.L205:
1622:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1623:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1624:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   
1625:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1626:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- PLL3 configuration -------------------------------*/
1627:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 2387              		.loc 1 1627 22
 2388 1260 D7F80431 		ldr	r3, [r7, #260]
 2389 1264 D3E90023 		ldrd	r2, [r3]
 2390              		.loc 1 1627 46
 2391 1268 0021     		movs	r1, #0
 2392 126a 3961     		str	r1, [r7, #16]
 2393 126c 03F00803 		and	r3, r3, #8
 2394 1270 7B61     		str	r3, [r7, #20]
 2395              		.loc 1 1627 6
 2396 1272 D7E90412 		ldrd	r1, [r7, #16]
 2397 1276 0B46     		mov	r3, r1
 2398 1278 1343     		orrs	r3, r3, r2
 2399 127a 11D0     		beq	.L206
1628:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1629:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 2400              		.loc 1 1629 29
 2401 127c D7F80431 		ldr	r3, [r7, #260]
 2402 1280 2833     		adds	r3, r3, #40
 2403              		.loc 1 1629 11
 2404 1282 0021     		movs	r1, #0
 2405 1284 1846     		mov	r0, r3
 2406 1286 FFF7FEFF 		bl	RCCEx_PLL3_Config
 2407 128a 0346     		mov	r3, r0
 2408 128c 87F81731 		strb	r3, [r7, #279]
1630:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   
1631:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 2409              		.loc 1 1631 8
 2410 1290 97F81731 		ldrb	r3, [r7, #279]	@ zero_extendqisi2
 2411 1294 002B     		cmp	r3, #0
 2412 1296 03D0     		beq	.L206
1632:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1633:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /*Nothing to do*/
1634:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1635:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1636:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1637:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1638:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 2413              		.loc 1 1638 14
 2414 1298 97F81731 		ldrb	r3, [r7, #279]
 2415 129c 87F81631 		strb	r3, [r7, #278]
 2416              	.L206:
1639:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1640:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1641:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   
1642:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 73


1643:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 2417              		.loc 1 1643 22
 2418 12a0 D7F80431 		ldr	r3, [r7, #260]
 2419 12a4 D3E90023 		ldrd	r2, [r3]
 2420              		.loc 1 1643 46
 2421 12a8 0021     		movs	r1, #0
 2422 12aa B960     		str	r1, [r7, #8]
 2423 12ac 03F01003 		and	r3, r3, #16
 2424 12b0 FB60     		str	r3, [r7, #12]
 2425              		.loc 1 1643 6
 2426 12b2 D7E90212 		ldrd	r1, [r7, #8]
 2427 12b6 0B46     		mov	r3, r1
 2428 12b8 1343     		orrs	r3, r3, r2
 2429 12ba 11D0     		beq	.L207
1644:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1645:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 2430              		.loc 1 1645 29
 2431 12bc D7F80431 		ldr	r3, [r7, #260]
 2432 12c0 2833     		adds	r3, r3, #40
 2433              		.loc 1 1645 11
 2434 12c2 0121     		movs	r1, #1
 2435 12c4 1846     		mov	r0, r3
 2436 12c6 FFF7FEFF 		bl	RCCEx_PLL3_Config
 2437 12ca 0346     		mov	r3, r0
 2438 12cc 87F81731 		strb	r3, [r7, #279]
1646:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     
1647:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 2439              		.loc 1 1647 8
 2440 12d0 97F81731 		ldrb	r3, [r7, #279]	@ zero_extendqisi2
 2441 12d4 002B     		cmp	r3, #0
 2442 12d6 03D0     		beq	.L207
1648:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1649:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /*Nothing to do*/
1650:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1651:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1652:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1653:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1654:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 2443              		.loc 1 1654 14
 2444 12d8 97F81731 		ldrb	r3, [r7, #279]
 2445 12dc 87F81631 		strb	r3, [r7, #278]
 2446              	.L207:
1655:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1656:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1657:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   
1658:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   
1659:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 2447              		.loc 1 1659 22
 2448 12e0 D7F80431 		ldr	r3, [r7, #260]
 2449 12e4 D3E90023 		ldrd	r2, [r3]
 2450              		.loc 1 1659 46
 2451 12e8 0021     		movs	r1, #0
 2452 12ea 3960     		str	r1, [r7]
 2453 12ec 03F02003 		and	r3, r3, #32
 2454 12f0 7B60     		str	r3, [r7, #4]
 2455              		.loc 1 1659 6
 2456 12f2 D7E90012 		ldrd	r1, [r7]
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 74


 2457 12f6 0B46     		mov	r3, r1
 2458 12f8 1343     		orrs	r3, r3, r2
 2459 12fa 11D0     		beq	.L208
1660:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1661:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 2460              		.loc 1 1661 29
 2461 12fc D7F80431 		ldr	r3, [r7, #260]
 2462 1300 2833     		adds	r3, r3, #40
 2463              		.loc 1 1661 11
 2464 1302 0221     		movs	r1, #2
 2465 1304 1846     		mov	r0, r3
 2466 1306 FFF7FEFF 		bl	RCCEx_PLL3_Config
 2467 130a 0346     		mov	r3, r0
 2468 130c 87F81731 		strb	r3, [r7, #279]
1662:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     
1663:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 2469              		.loc 1 1663 8
 2470 1310 97F81731 		ldrb	r3, [r7, #279]	@ zero_extendqisi2
 2471 1314 002B     		cmp	r3, #0
 2472 1316 03D0     		beq	.L208
1664:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1665:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /*Nothing to do*/
1666:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1667:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1668:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1669:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1670:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 2473              		.loc 1 1670 14
 2474 1318 97F81731 		ldrb	r3, [r7, #279]
 2475 131c 87F81631 		strb	r3, [r7, #278]
 2476              	.L208:
1671:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     } 
1672:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1673:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1674:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (status == HAL_OK)
 2477              		.loc 1 1674 6
 2478 1320 97F81631 		ldrb	r3, [r7, #278]	@ zero_extendqisi2
 2479 1324 002B     		cmp	r3, #0
 2480 1326 01D1     		bne	.L209
1675:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1676:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     return HAL_OK;
 2481              		.loc 1 1676 12
 2482 1328 0023     		movs	r3, #0
 2483 132a 00E0     		b	.L210
 2484              	.L209:
1677:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1678:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return HAL_ERROR;
 2485              		.loc 1 1678 10
 2486 132c 0123     		movs	r3, #1
 2487              	.L210:
1679:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 2488              		.loc 1 1679 1
 2489 132e 1846     		mov	r0, r3
 2490 1330 07F58C77 		add	r7, r7, #280
 2491              	.LCFI3:
 2492              		.cfi_def_cfa_offset 32
 2493 1334 BD46     		mov	sp, r7
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 75


 2494              	.LCFI4:
 2495              		.cfi_def_cfa_register 13
 2496              		@ sp needed
 2497 1336 BDE8B08F 		pop	{r4, r5, r7, r8, r9, r10, fp, pc}
 2498              	.L265:
 2499 133a 00BF     		.align	2
 2500              	.L264:
 2501 133c 00440258 		.word	1476543488
 2502              		.cfi_endproc
 2503              	.LFE144:
 2505              		.section	.text.HAL_RCCEx_GetPeriphCLKConfig,"ax",%progbits
 2506              		.align	1
 2507              		.global	HAL_RCCEx_GetPeriphCLKConfig
 2508              		.syntax unified
 2509              		.thumb
 2510              		.thumb_func
 2512              	HAL_RCCEx_GetPeriphCLKConfig:
 2513              	.LFB145:
1680:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1681:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
1682:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal RCC configuration registers.
1683:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PeriphClkInit: pointer to an RCC_PeriphCLKInitTypeDef structure that
1684:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         returns the configuration information for the Extended Peripherals clocks :
1685:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         (SDMMC, CKPER, FMC, QSPI*, OSPI*, DSI*, SPI45, SPDIF, DFSDM1, DFSDM2*, FDCAN, SWPMI, SA
1686:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         USART234578, USART16, RNG, HRTIM1*, I2C123 (I2C1235*), USB, CEC, LPTIM1, LPUART1, I2C4,
1687:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         SAI4A*, SAI4B*, SPI6, RTC, TIM).
1688:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
1689:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
1690:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *   (*) : Available on some STM32H7 lines only.
1691:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
1692:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
1693:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 2514              		.loc 1 1693 1
 2515              		.cfi_startproc
 2516              		@ args = 0, pretend = 0, frame = 16
 2517              		@ frame_needed = 1, uses_anonymous_args = 0
 2518              		@ link register save eliminated.
 2519 0000 2DE9F00F 		push	{r4, r5, r6, r7, r8, r9, r10, fp}
 2520              	.LCFI5:
 2521              		.cfi_def_cfa_offset 32
 2522              		.cfi_offset 4, -32
 2523              		.cfi_offset 5, -28
 2524              		.cfi_offset 6, -24
 2525              		.cfi_offset 7, -20
 2526              		.cfi_offset 8, -16
 2527              		.cfi_offset 9, -12
 2528              		.cfi_offset 10, -8
 2529              		.cfi_offset 11, -4
 2530 0004 84B0     		sub	sp, sp, #16
 2531              	.LCFI6:
 2532              		.cfi_def_cfa_offset 48
 2533 0006 00AF     		add	r7, sp, #0
 2534              	.LCFI7:
 2535              		.cfi_def_cfa_register 7
 2536 0008 F860     		str	r0, [r7, #12]
1694:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set all possible values for the extended clock type parameter------------*/
1695:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection =
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 76


 2537              		.loc 1 1695 39
 2538 000a FE68     		ldr	r6, [r7, #12]
 2539 000c A848     		ldr	r0, .L270
 2540 000e 4FF00001 		mov	r1, #0
 2541 0012 C6E90001 		strd	r0, [r6]
1696:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     RCC_PERIPHCLK_USART16 | RCC_PERIPHCLK_USART234578 | RCC_PERIPHCLK_LPUART1 |
1697:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     RCC_PERIPHCLK_I2C4    | RCC_PERIPHCLK_LPTIM1      | RCC_PERIPHCLK_LPTIM2  | RCC_PERIPHCLK_LPTIM
1698:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     RCC_PERIPHCLK_SAI1    | RCC_PERIPHCLK_SPI123      | RCC_PERIPHCLK_SPI45   | RCC_PERIPHCLK_SPI6 
1699:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     RCC_PERIPHCLK_FDCAN   | RCC_PERIPHCLK_SDMMC       | RCC_PERIPHCLK_RNG     | RCC_PERIPHCLK_USB  
1700:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     RCC_PERIPHCLK_ADC     | RCC_PERIPHCLK_SWPMI1      | RCC_PERIPHCLK_DFSDM1  | RCC_PERIPHCLK_RTC  
1701:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     RCC_PERIPHCLK_CEC     | RCC_PERIPHCLK_FMC         | RCC_PERIPHCLK_SPDIFRX | RCC_PERIPHCLK_TIM  
1702:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     RCC_PERIPHCLK_CKPER;
1703:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1704:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(I2C5)
1705:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2C1235;
 2542              		.loc 1 1705 16
 2543 0016 F968     		ldr	r1, [r7, #12]
 2544 0018 D1E90001 		ldrd	r0, [r1]
 2545              		.loc 1 1705 39
 2546 001c 40F00806 		orr	r6, r0, #8
 2547 0020 3246     		mov	r2, r6
 2548 0022 0B46     		mov	r3, r1
 2549 0024 F968     		ldr	r1, [r7, #12]
 2550 0026 C1E90023 		strd	r2, [r1]
1706:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
1707:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2C123;
1708:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*I2C5*/
1709:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_CDCCIP1R_SAI2ASEL)
1710:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI2A;
1711:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* RCC_CDCCIP1R_SAI2ASEL */
1712:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_CDCCIP1R_SAI2BSEL)
1713:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI2B;
1714:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* RCC_CDCCIP1R_SAI2BSEL */
1715:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI3)
1716:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI23;
1717:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* SAI3 */
1718:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI4)
1719:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI4A;
 2551              		.loc 1 1719 16
 2552 002a F968     		ldr	r1, [r7, #12]
 2553 002c D1E90001 		ldrd	r0, [r1]
 2554              		.loc 1 1719 39
 2555 0030 40F4806A 		orr	r10, r0, #1024
 2556 0034 8B46     		mov	fp, r1
 2557 0036 F968     		ldr	r1, [r7, #12]
 2558 0038 C1E900AB 		strd	r10, [r1]
1720:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI4B;
 2559              		.loc 1 1720 16
 2560 003c F968     		ldr	r1, [r7, #12]
 2561 003e D1E90001 		ldrd	r0, [r1]
 2562              		.loc 1 1720 39
 2563 0042 40F40068 		orr	r8, r0, #2048
 2564 0046 8946     		mov	r9, r1
 2565 0048 F968     		ldr	r1, [r7, #12]
 2566 004a C1E90089 		strd	r8, [r1]
1721:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* SAI4 */
1722:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DFSDM2_BASE)
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 77


1723:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_DFSDM2;
1724:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* DFSDM2 */
1725:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(QUADSPI)
1726:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_QSPI;
1727:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* QUADSPI */
1728:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(OCTOSPI1) || defined(OCTOSPI2)
1729:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_OSPI;
 2567              		.loc 1 1729 16
 2568 004e F968     		ldr	r1, [r7, #12]
 2569 0050 D1E90001 		ldrd	r0, [r1]
 2570              		.loc 1 1729 39
 2571 0054 40F00074 		orr	r4, r0, #33554432
 2572 0058 0D46     		mov	r5, r1
 2573 005a F968     		ldr	r1, [r7, #12]
 2574 005c C1E90045 		strd	r4, [r1]
1730:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* OCTOSPI1 || OCTOSPI2 */
1731:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(HRTIM1)
1732:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_HRTIM1;
1733:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* HRTIM1 */
1734:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(LTDC)
1735:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_LTDC;
 2575              		.loc 1 1735 16
 2576 0060 F968     		ldr	r1, [r7, #12]
 2577 0062 D1E90001 		ldrd	r0, [r1]
 2578              		.loc 1 1735 39
 2579 0066 40F00053 		orr	r3, r0, #536870912
 2580 006a 3B60     		str	r3, [r7]
 2581 006c 7960     		str	r1, [r7, #4]
 2582 006e F968     		ldr	r1, [r7, #12]
 2583 0070 D7E90034 		ldrd	r3, [r7]
 2584 0074 C1E90034 		strd	r3, [r1]
1736:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* LTDC */
1737:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DSI)
1738:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_DSI;
1739:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* DSI */
1740:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1741:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the PLL3 Clock configuration -----------------------------------------------*/
1742:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3M = (uint32_t)((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> RCC_PLLCKSELR_DI
 2585              		.loc 1 1742 46
 2586 0078 8E4B     		ldr	r3, .L270+4
 2587 007a 9B6A     		ldr	r3, [r3, #40]
 2588              		.loc 1 1742 31
 2589 007c 1B0D     		lsrs	r3, r3, #20
 2590 007e 03F03F02 		and	r2, r3, #63
 2591              		.loc 1 1742 29
 2592 0082 FB68     		ldr	r3, [r7, #12]
 2593 0084 9A62     		str	r2, [r3, #40]
1743:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3N = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) >> RCC_PLL3DIVR_N3_Pos) 
 2594              		.loc 1 1743 46
 2595 0086 8B4B     		ldr	r3, .L270+4
 2596 0088 1B6C     		ldr	r3, [r3, #64]
 2597              		.loc 1 1743 31
 2598 008a C3F30803 		ubfx	r3, r3, #0, #9
 2599              		.loc 1 1743 100
 2600 008e 5A1C     		adds	r2, r3, #1
 2601              		.loc 1 1743 29
 2602 0090 FB68     		ldr	r3, [r7, #12]
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 78


 2603 0092 DA62     		str	r2, [r3, #44]
1744:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3R = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> RCC_PLL3DIVR_R3_Pos) 
 2604              		.loc 1 1744 46
 2605 0094 874B     		ldr	r3, .L270+4
 2606 0096 1B6C     		ldr	r3, [r3, #64]
 2607              		.loc 1 1744 31
 2608 0098 1B0E     		lsrs	r3, r3, #24
 2609 009a 03F07F03 		and	r3, r3, #127
 2610              		.loc 1 1744 100
 2611 009e 5A1C     		adds	r2, r3, #1
 2612              		.loc 1 1744 29
 2613 00a0 FB68     		ldr	r3, [r7, #12]
 2614 00a2 9A63     		str	r2, [r3, #56]
1745:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3P = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> RCC_PLL3DIVR_P3_Pos) 
 2615              		.loc 1 1745 46
 2616 00a4 834B     		ldr	r3, .L270+4
 2617 00a6 1B6C     		ldr	r3, [r3, #64]
 2618              		.loc 1 1745 31
 2619 00a8 5B0A     		lsrs	r3, r3, #9
 2620 00aa 03F07F03 		and	r3, r3, #127
 2621              		.loc 1 1745 100
 2622 00ae 5A1C     		adds	r2, r3, #1
 2623              		.loc 1 1745 29
 2624 00b0 FB68     		ldr	r3, [r7, #12]
 2625 00b2 1A63     		str	r2, [r3, #48]
1746:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3Q = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> RCC_PLL3DIVR_Q3_Pos) 
 2626              		.loc 1 1746 46
 2627 00b4 7F4B     		ldr	r3, .L270+4
 2628 00b6 1B6C     		ldr	r3, [r3, #64]
 2629              		.loc 1 1746 31
 2630 00b8 1B0C     		lsrs	r3, r3, #16
 2631 00ba 03F07F03 		and	r3, r3, #127
 2632              		.loc 1 1746 100
 2633 00be 5A1C     		adds	r2, r3, #1
 2634              		.loc 1 1746 29
 2635 00c0 FB68     		ldr	r3, [r7, #12]
 2636 00c2 5A63     		str	r2, [r3, #52]
1747:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3RGE = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL3RGE) >> RCC_PLLCFGR_PLL3
 2637              		.loc 1 1747 48
 2638 00c4 7B4B     		ldr	r3, .L270+4
 2639 00c6 DB6A     		ldr	r3, [r3, #44]
 2640              		.loc 1 1747 33
 2641 00c8 9B0A     		lsrs	r3, r3, #10
 2642 00ca 03F00302 		and	r2, r3, #3
 2643              		.loc 1 1747 31
 2644 00ce FB68     		ldr	r3, [r7, #12]
 2645 00d0 DA63     		str	r2, [r3, #60]
1748:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3VCOSEL = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL3VCOSEL) >> RCC_PLLCFG
 2646              		.loc 1 1748 51
 2647 00d2 784B     		ldr	r3, .L270+4
 2648 00d4 DB6A     		ldr	r3, [r3, #44]
 2649              		.loc 1 1748 36
 2650 00d6 5B0A     		lsrs	r3, r3, #9
 2651 00d8 03F00102 		and	r2, r3, #1
 2652              		.loc 1 1748 34
 2653 00dc FB68     		ldr	r3, [r7, #12]
 2654 00de 1A64     		str	r2, [r3, #64]
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 79


1749:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1750:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the PLL2 Clock configuration -----------------------------------------------*/
1751:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2M = (uint32_t)((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> RCC_PLLCKSELR_DI
 2655              		.loc 1 1751 46
 2656 00e0 744B     		ldr	r3, .L270+4
 2657 00e2 9B6A     		ldr	r3, [r3, #40]
 2658              		.loc 1 1751 31
 2659 00e4 1B0B     		lsrs	r3, r3, #12
 2660 00e6 03F03F02 		and	r2, r3, #63
 2661              		.loc 1 1751 29
 2662 00ea FB68     		ldr	r3, [r7, #12]
 2663 00ec 9A60     		str	r2, [r3, #8]
1752:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2N = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) >> RCC_PLL2DIVR_N2_Pos) 
 2664              		.loc 1 1752 46
 2665 00ee 714B     		ldr	r3, .L270+4
 2666 00f0 9B6B     		ldr	r3, [r3, #56]
 2667              		.loc 1 1752 31
 2668 00f2 C3F30803 		ubfx	r3, r3, #0, #9
 2669              		.loc 1 1752 100
 2670 00f6 5A1C     		adds	r2, r3, #1
 2671              		.loc 1 1752 29
 2672 00f8 FB68     		ldr	r3, [r7, #12]
 2673 00fa DA60     		str	r2, [r3, #12]
1753:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2R = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> RCC_PLL2DIVR_R2_Pos) 
 2674              		.loc 1 1753 46
 2675 00fc 6D4B     		ldr	r3, .L270+4
 2676 00fe 9B6B     		ldr	r3, [r3, #56]
 2677              		.loc 1 1753 31
 2678 0100 1B0E     		lsrs	r3, r3, #24
 2679 0102 03F07F03 		and	r3, r3, #127
 2680              		.loc 1 1753 100
 2681 0106 5A1C     		adds	r2, r3, #1
 2682              		.loc 1 1753 29
 2683 0108 FB68     		ldr	r3, [r7, #12]
 2684 010a 9A61     		str	r2, [r3, #24]
1754:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2P = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> RCC_PLL2DIVR_P2_Pos) 
 2685              		.loc 1 1754 46
 2686 010c 694B     		ldr	r3, .L270+4
 2687 010e 9B6B     		ldr	r3, [r3, #56]
 2688              		.loc 1 1754 31
 2689 0110 5B0A     		lsrs	r3, r3, #9
 2690 0112 03F07F03 		and	r3, r3, #127
 2691              		.loc 1 1754 100
 2692 0116 5A1C     		adds	r2, r3, #1
 2693              		.loc 1 1754 29
 2694 0118 FB68     		ldr	r3, [r7, #12]
 2695 011a 1A61     		str	r2, [r3, #16]
1755:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2Q = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> RCC_PLL2DIVR_Q2_Pos) 
 2696              		.loc 1 1755 46
 2697 011c 654B     		ldr	r3, .L270+4
 2698 011e 9B6B     		ldr	r3, [r3, #56]
 2699              		.loc 1 1755 31
 2700 0120 1B0C     		lsrs	r3, r3, #16
 2701 0122 03F07F03 		and	r3, r3, #127
 2702              		.loc 1 1755 100
 2703 0126 5A1C     		adds	r2, r3, #1
 2704              		.loc 1 1755 29
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 80


 2705 0128 FB68     		ldr	r3, [r7, #12]
 2706 012a 5A61     		str	r2, [r3, #20]
1756:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2RGE = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL2RGE) >> RCC_PLLCFGR_PLL2
 2707              		.loc 1 1756 48
 2708 012c 614B     		ldr	r3, .L270+4
 2709 012e DB6A     		ldr	r3, [r3, #44]
 2710              		.loc 1 1756 33
 2711 0130 9B09     		lsrs	r3, r3, #6
 2712 0132 03F00302 		and	r2, r3, #3
 2713              		.loc 1 1756 31
 2714 0136 FB68     		ldr	r3, [r7, #12]
 2715 0138 DA61     		str	r2, [r3, #28]
1757:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2VCOSEL = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL2VCOSEL) >> RCC_PLLCFG
 2716              		.loc 1 1757 51
 2717 013a 5E4B     		ldr	r3, .L270+4
 2718 013c DB6A     		ldr	r3, [r3, #44]
 2719              		.loc 1 1757 36
 2720 013e 5B09     		lsrs	r3, r3, #5
 2721 0140 03F00102 		and	r2, r3, #1
 2722              		.loc 1 1757 34
 2723 0144 FB68     		ldr	r3, [r7, #12]
 2724 0146 1A62     		str	r2, [r3, #32]
1758:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1759:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the USART1 configuration --------------------------------------------*/
1760:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Usart16ClockSelection      = __HAL_RCC_GET_USART16_SOURCE();
 2725              		.loc 1 1760 47
 2726 0148 5A4B     		ldr	r3, .L270+4
 2727 014a 5B6D     		ldr	r3, [r3, #84]
 2728 014c 03F03802 		and	r2, r3, #56
 2729              		.loc 1 1760 45
 2730 0150 FB68     		ldr	r3, [r7, #12]
 2731 0152 9A67     		str	r2, [r3, #120]
1761:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the USART2/3/4/5/7/8 clock source -----------------------------------*/
1762:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Usart234578ClockSelection  = __HAL_RCC_GET_USART234578_SOURCE();
 2732              		.loc 1 1762 47
 2733 0154 574B     		ldr	r3, .L270+4
 2734 0156 5B6D     		ldr	r3, [r3, #84]
 2735 0158 03F00702 		and	r2, r3, #7
 2736              		.loc 1 1762 45
 2737 015c FB68     		ldr	r3, [r7, #12]
 2738 015e 5A67     		str	r2, [r3, #116]
1763:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the LPUART1 clock source --------------------------------------------*/
1764:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Lpuart1ClockSelection      = __HAL_RCC_GET_LPUART1_SOURCE();
 2739              		.loc 1 1764 47
 2740 0160 544B     		ldr	r3, .L270+4
 2741 0162 9B6D     		ldr	r3, [r3, #88]
 2742 0164 03F00702 		and	r2, r3, #7
 2743              		.loc 1 1764 45
 2744 0168 FB68     		ldr	r3, [r7, #12]
 2745 016a C3F89020 		str	r2, [r3, #144]
1765:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(I2C5)
1766:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the I2C1/2/3/5 clock source -----------------------------------------*/
1767:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->I2c1235ClockSelection       = __HAL_RCC_GET_I2C1_SOURCE();
 2746              		.loc 1 1767 48
 2747 016e 514B     		ldr	r3, .L270+4
 2748 0170 5B6D     		ldr	r3, [r3, #84]
 2749 0172 03F44052 		and	r2, r3, #12288
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 81


 2750              		.loc 1 1767 46
 2751 0176 FB68     		ldr	r3, [r7, #12]
 2752 0178 C3F88020 		str	r2, [r3, #128]
1768:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
1769:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the I2C1/2/3 clock source -------------------------------------------*/
1770:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->I2c123ClockSelection       = __HAL_RCC_GET_I2C1_SOURCE();
1771:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*I2C5*/
1772:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the LPTIM1 clock source ---------------------------------------------*/
1773:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim1ClockSelection       = __HAL_RCC_GET_LPTIM1_SOURCE();
 2753              		.loc 1 1773 47
 2754 017c 4D4B     		ldr	r3, .L270+4
 2755 017e 5B6D     		ldr	r3, [r3, #84]
 2756 0180 03F0E042 		and	r2, r3, #1879048192
 2757              		.loc 1 1773 45
 2758 0184 FB68     		ldr	r3, [r7, #12]
 2759 0186 C3F88C20 		str	r2, [r3, #140]
1774:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the LPTIM2 clock source ---------------------------------------------*/
1775:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim2ClockSelection       = __HAL_RCC_GET_LPTIM2_SOURCE();
 2760              		.loc 1 1775 47
 2761 018a 4A4B     		ldr	r3, .L270+4
 2762 018c 9B6D     		ldr	r3, [r3, #88]
 2763 018e 03F4E052 		and	r2, r3, #7168
 2764              		.loc 1 1775 45
 2765 0192 FB68     		ldr	r3, [r7, #12]
 2766 0194 C3F89820 		str	r2, [r3, #152]
1776:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the LPTIM3/4/5 clock source -----------------------------------------*/
1777:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim345ClockSelection     = __HAL_RCC_GET_LPTIM345_SOURCE();
 2767              		.loc 1 1777 47
 2768 0198 464B     		ldr	r3, .L270+4
 2769 019a 9B6D     		ldr	r3, [r3, #88]
 2770 019c 03F46042 		and	r2, r3, #57344
 2771              		.loc 1 1777 45
 2772 01a0 FB68     		ldr	r3, [r7, #12]
 2773 01a2 C3F89C20 		str	r2, [r3, #156]
1778:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI1 clock source -----------------------------------------------*/
1779:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai1ClockSelection         = __HAL_RCC_GET_SAI1_SOURCE();
 2774              		.loc 1 1779 47
 2775 01a6 434B     		ldr	r3, .L270+4
 2776 01a8 1B6D     		ldr	r3, [r3, #80]
 2777 01aa 03F00702 		and	r2, r3, #7
 2778              		.loc 1 1779 45
 2779 01ae FB68     		ldr	r3, [r7, #12]
 2780 01b0 9A65     		str	r2, [r3, #88]
1780:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI3)
1781:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI2/3 clock source ---------------------------------------------*/
1782:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai23ClockSelection        = __HAL_RCC_GET_SAI23_SOURCE();
1783:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*SAI3*/
1784:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_CDCCIP1R_SAI2ASEL_0)
1785:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI2A clock source ---------------------------------------------*/
1786:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai2AClockSelection        = __HAL_RCC_GET_SAI2A_SOURCE();
1787:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*SAI2A*/
1788:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_CDCCIP1R_SAI2BSEL_0)
1789:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI2B clock source ---------------------------------------------*/
1790:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai2BClockSelection        = __HAL_RCC_GET_SAI2B_SOURCE();
1791:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*SAI2B*/
1792:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI4)
1793:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI4A clock source ----------------------------------------------*/
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 82


1794:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai4AClockSelection        = __HAL_RCC_GET_SAI4A_SOURCE();
 2781              		.loc 1 1794 47
 2782 01b2 404B     		ldr	r3, .L270+4
 2783 01b4 9B6D     		ldr	r3, [r3, #88]
 2784 01b6 03F46002 		and	r2, r3, #14680064
 2785              		.loc 1 1794 45
 2786 01ba FB68     		ldr	r3, [r7, #12]
 2787 01bc C3F8A420 		str	r2, [r3, #164]
1795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI4B clock source ----------------------------------------------*/
1796:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai4BClockSelection        = __HAL_RCC_GET_SAI4B_SOURCE();
 2788              		.loc 1 1796 47
 2789 01c0 3C4B     		ldr	r3, .L270+4
 2790 01c2 9B6D     		ldr	r3, [r3, #88]
 2791 01c4 03F0E062 		and	r2, r3, #117440512
 2792              		.loc 1 1796 45
 2793 01c8 FB68     		ldr	r3, [r7, #12]
 2794 01ca C3F8A820 		str	r2, [r3, #168]
1797:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*SAI4*/
1798:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the RTC clock source ------------------------------------------------*/
1799:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->RTCClockSelection          = __HAL_RCC_GET_RTC_SOURCE();
 2795              		.loc 1 1799 47
 2796 01ce 394B     		ldr	r3, .L270+4
 2797 01d0 1B6F     		ldr	r3, [r3, #112]
 2798 01d2 03F44072 		and	r2, r3, #768
 2799              		.loc 1 1799 45
 2800 01d6 FB68     		ldr	r3, [r7, #12]
 2801 01d8 C3F8B020 		str	r2, [r3, #176]
1800:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the USB clock source ------------------------------------------------*/
1801:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->UsbClockSelection          = __HAL_RCC_GET_USB_SOURCE();
 2802              		.loc 1 1801 47
 2803 01dc 354B     		ldr	r3, .L270+4
 2804 01de 5B6D     		ldr	r3, [r3, #84]
 2805 01e0 03F44012 		and	r2, r3, #3145728
 2806              		.loc 1 1801 45
 2807 01e4 FB68     		ldr	r3, [r7, #12]
 2808 01e6 C3F88420 		str	r2, [r3, #132]
1802:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SDMMC clock source ----------------------------------------------*/
1803:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->SdmmcClockSelection        = __HAL_RCC_GET_SDMMC_SOURCE();
 2809              		.loc 1 1803 47
 2810 01ea 324B     		ldr	r3, .L270+4
 2811 01ec DB6C     		ldr	r3, [r3, #76]
 2812 01ee 03F48032 		and	r2, r3, #65536
 2813              		.loc 1 1803 45
 2814 01f2 FB68     		ldr	r3, [r7, #12]
 2815 01f4 1A65     		str	r2, [r3, #80]
1804:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the RNG clock source ------------------------------------------------*/
1805:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->RngClockSelection          = __HAL_RCC_GET_RNG_SOURCE();
 2816              		.loc 1 1805 47
 2817 01f6 2F4B     		ldr	r3, .L270+4
 2818 01f8 5B6D     		ldr	r3, [r3, #84]
 2819 01fa 03F44072 		and	r2, r3, #768
 2820              		.loc 1 1805 45
 2821 01fe FB68     		ldr	r3, [r7, #12]
 2822 0200 DA67     		str	r2, [r3, #124]
1806:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(HRTIM1)
1807:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the HRTIM1 clock source ---------------------------------------------*/
1808:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Hrtim1ClockSelection       = __HAL_RCC_GET_HRTIM1_SOURCE();
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 83


1809:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* HRTIM1 */
1810:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the ADC clock source ------------------------------------------------*/
1811:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->AdcClockSelection          = __HAL_RCC_GET_ADC_SOURCE();
 2823              		.loc 1 1811 47
 2824 0202 2C4B     		ldr	r3, .L270+4
 2825 0204 9B6D     		ldr	r3, [r3, #88]
 2826 0206 03F44032 		and	r2, r3, #196608
 2827              		.loc 1 1811 45
 2828 020a FB68     		ldr	r3, [r7, #12]
 2829 020c C3F8A020 		str	r2, [r3, #160]
1812:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SWPMI1 clock source ---------------------------------------------*/
1813:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Swpmi1ClockSelection       = __HAL_RCC_GET_SWPMI1_SOURCE();
 2830              		.loc 1 1813 47
 2831 0210 284B     		ldr	r3, .L270+4
 2832 0212 1B6D     		ldr	r3, [r3, #80]
 2833 0214 03F00042 		and	r2, r3, #-2147483648
 2834              		.loc 1 1813 45
 2835 0218 FB68     		ldr	r3, [r7, #12]
 2836 021a 1A67     		str	r2, [r3, #112]
1814:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the DFSDM1 clock source ---------------------------------------------*/
1815:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Dfsdm1ClockSelection       = __HAL_RCC_GET_DFSDM1_SOURCE();
 2837              		.loc 1 1815 47
 2838 021c 254B     		ldr	r3, .L270+4
 2839 021e 1B6D     		ldr	r3, [r3, #80]
 2840 0220 03F08072 		and	r2, r3, #16777216
 2841              		.loc 1 1815 45
 2842 0224 FB68     		ldr	r3, [r7, #12]
 2843 0226 9A66     		str	r2, [r3, #104]
1816:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DFSDM2_BASE)
1817:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the DFSDM2 clock source ---------------------------------------------*/
1818:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Dfsdm2ClockSelection       = __HAL_RCC_GET_DFSDM2_SOURCE();
1819:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* DFSDM2 */
1820:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SPDIFRX clock source --------------------------------------------*/
1821:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->SpdifrxClockSelection      = __HAL_RCC_GET_SPDIFRX_SOURCE();
 2844              		.loc 1 1821 47
 2845 0228 224B     		ldr	r3, .L270+4
 2846 022a 1B6D     		ldr	r3, [r3, #80]
 2847 022c 03F44012 		and	r2, r3, #3145728
 2848              		.loc 1 1821 45
 2849 0230 FB68     		ldr	r3, [r7, #12]
 2850 0232 5A66     		str	r2, [r3, #100]
1822:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SPI1/2/3 clock source -------------------------------------------*/
1823:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Spi123ClockSelection       = __HAL_RCC_GET_SPI123_SOURCE();
 2851              		.loc 1 1823 47
 2852 0234 1F4B     		ldr	r3, .L270+4
 2853 0236 1B6D     		ldr	r3, [r3, #80]
 2854 0238 03F4E042 		and	r2, r3, #28672
 2855              		.loc 1 1823 45
 2856 023c FB68     		ldr	r3, [r7, #12]
 2857 023e DA65     		str	r2, [r3, #92]
1824:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SPI4/5 clock source ---------------------------------------------*/
1825:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Spi45ClockSelection        = __HAL_RCC_GET_SPI45_SOURCE();
 2858              		.loc 1 1825 47
 2859 0240 1C4B     		ldr	r3, .L270+4
 2860 0242 1B6D     		ldr	r3, [r3, #80]
 2861 0244 03F4E022 		and	r2, r3, #458752
 2862              		.loc 1 1825 45
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 84


 2863 0248 FB68     		ldr	r3, [r7, #12]
 2864 024a 1A66     		str	r2, [r3, #96]
1826:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SPI6 clock source -----------------------------------------------*/
1827:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Spi6ClockSelection         = __HAL_RCC_GET_SPI6_SOURCE();
 2865              		.loc 1 1827 47
 2866 024c 194B     		ldr	r3, .L270+4
 2867 024e 9B6D     		ldr	r3, [r3, #88]
 2868 0250 03F0E042 		and	r2, r3, #1879048192
 2869              		.loc 1 1827 45
 2870 0254 FB68     		ldr	r3, [r7, #12]
 2871 0256 C3F8AC20 		str	r2, [r3, #172]
1828:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the FDCAN clock source ----------------------------------------------*/
1829:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->FdcanClockSelection        = __HAL_RCC_GET_FDCAN_SOURCE();
 2872              		.loc 1 1829 47
 2873 025a 164B     		ldr	r3, .L270+4
 2874 025c 1B6D     		ldr	r3, [r3, #80]
 2875 025e 03F04052 		and	r2, r3, #805306368
 2876              		.loc 1 1829 45
 2877 0262 FB68     		ldr	r3, [r7, #12]
 2878 0264 DA66     		str	r2, [r3, #108]
1830:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the CEC clock source ------------------------------------------------*/
1831:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->CecClockSelection          = __HAL_RCC_GET_CEC_SOURCE();
 2879              		.loc 1 1831 47
 2880 0266 134B     		ldr	r3, .L270+4
 2881 0268 5B6D     		ldr	r3, [r3, #84]
 2882 026a 03F44002 		and	r2, r3, #12582912
 2883              		.loc 1 1831 45
 2884 026e FB68     		ldr	r3, [r7, #12]
 2885 0270 C3F88820 		str	r2, [r3, #136]
1832:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the FMC clock source ------------------------------------------------*/
1833:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->FmcClockSelection          = __HAL_RCC_GET_FMC_SOURCE();
 2886              		.loc 1 1833 47
 2887 0274 0F4B     		ldr	r3, .L270+4
 2888 0276 DB6C     		ldr	r3, [r3, #76]
 2889 0278 03F00302 		and	r2, r3, #3
 2890              		.loc 1 1833 45
 2891 027c FB68     		ldr	r3, [r7, #12]
 2892 027e 9A64     		str	r2, [r3, #72]
1834:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(QUADSPI)
1835:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the QSPI clock source -----------------------------------------------*/
1836:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->QspiClockSelection         = __HAL_RCC_GET_QSPI_SOURCE();
1837:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* QUADSPI */
1838:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(OCTOSPI1) || defined(OCTOSPI2)
1839:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the OSPI clock source -----------------------------------------------*/
1840:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->OspiClockSelection         = __HAL_RCC_GET_OSPI_SOURCE();
 2893              		.loc 1 1840 47
 2894 0280 0C4B     		ldr	r3, .L270+4
 2895 0282 DB6C     		ldr	r3, [r3, #76]
 2896 0284 03F03002 		and	r2, r3, #48
 2897              		.loc 1 1840 45
 2898 0288 FB68     		ldr	r3, [r7, #12]
 2899 028a DA64     		str	r2, [r3, #76]
1841:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* OCTOSPI1 || OCTOSPI2 */
1842:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1843:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DSI)
1844:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the DSI clock source ------------------------------------------------*/
1845:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->DsiClockSelection          = __HAL_RCC_GET_DSI_SOURCE();
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 85


1846:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*DSI*/
1847:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1848:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the CKPER clock source ----------------------------------------------*/
1849:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->CkperClockSelection        = __HAL_RCC_GET_CLKP_SOURCE();
 2900              		.loc 1 1849 47
 2901 028c 094B     		ldr	r3, .L270+4
 2902 028e DB6C     		ldr	r3, [r3, #76]
 2903 0290 03F04052 		and	r2, r3, #805306368
 2904              		.loc 1 1849 45
 2905 0294 FB68     		ldr	r3, [r7, #12]
 2906 0296 5A65     		str	r2, [r3, #84]
1850:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1851:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the TIM Prescaler configuration -------------------------------------*/
1852:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if ((RCC->CFGR & RCC_CFGR_TIMPRE) == 0U)
 2907              		.loc 1 1852 11
 2908 0298 064B     		ldr	r3, .L270+4
 2909 029a 1B69     		ldr	r3, [r3, #16]
 2910              		.loc 1 1852 18
 2911 029c 03F40043 		and	r3, r3, #32768
 2912              		.loc 1 1852 6
 2913 02a0 002B     		cmp	r3, #0
 2914 02a2 09D1     		bne	.L267
1853:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1854:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 2915              		.loc 1 1854 37
 2916 02a4 FB68     		ldr	r3, [r7, #12]
 2917 02a6 0022     		movs	r2, #0
 2918 02a8 C3F8B420 		str	r2, [r3, #180]
1855:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1856:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
1857:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1858:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
1859:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1860:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 2919              		.loc 1 1860 1
 2920 02ac 09E0     		b	.L269
 2921              	.L271:
 2922 02ae 00BF     		.align	2
 2923              	.L270:
 2924 02b0 F7F1FFC9 		.word	-905973257
 2925 02b4 00440258 		.word	1476543488
 2926              	.L267:
1858:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 2927              		.loc 1 1858 37
 2928 02b8 FB68     		ldr	r3, [r7, #12]
 2929 02ba 4FF40042 		mov	r2, #32768
 2930 02be C3F8B420 		str	r2, [r3, #180]
 2931              	.L269:
 2932              		.loc 1 1860 1
 2933 02c2 00BF     		nop
 2934 02c4 1037     		adds	r7, r7, #16
 2935              	.LCFI8:
 2936              		.cfi_def_cfa_offset 32
 2937 02c6 BD46     		mov	sp, r7
 2938              	.LCFI9:
 2939              		.cfi_def_cfa_register 13
 2940              		@ sp needed
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 86


 2941 02c8 BDE8F00F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp}
 2942              	.LCFI10:
 2943              		.cfi_restore 11
 2944              		.cfi_restore 10
 2945              		.cfi_restore 9
 2946              		.cfi_restore 8
 2947              		.cfi_restore 7
 2948              		.cfi_restore 6
 2949              		.cfi_restore 5
 2950              		.cfi_restore 4
 2951              		.cfi_def_cfa_offset 0
 2952 02cc 7047     		bx	lr
 2953              		.cfi_endproc
 2954              	.LFE145:
 2956 02ce 00BF     		.section	.text.HAL_RCCEx_GetPeriphCLKFreq,"ax",%progbits
 2957              		.align	1
 2958              		.global	HAL_RCCEx_GetPeriphCLKFreq
 2959              		.syntax unified
 2960              		.thumb
 2961              		.thumb_func
 2963              	HAL_RCCEx_GetPeriphCLKFreq:
 2964              	.LFB146:
1861:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1862:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
1863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Return the peripheral clock frequency for a given peripheral(SAI..)
1864:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Return 0 if peripheral clock identifier not managed by this API
1865:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PeriphClk: Peripheral clock identifier
1866:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
1867:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI1  : SAI1 peripheral clock
1868:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI23 : SAI2/3  peripheral clock (*)
1869:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI2A : SAI2A peripheral clock (*)
1870:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI2B : SAI2B peripheral clock (*)
1871:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI4A : SAI4A peripheral clock (*)
1872:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI4B : SAI4B peripheral clock (*)
1873:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SPI123: SPI1/2/3 peripheral clock
1874:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_ADC   : ADC peripheral clock
1875:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SDMMC : SDMMC peripheral clock
1876:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SPI6  : SPI6 peripheral clock
1877:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval Frequency in KHz
1878:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
1879:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *  (*) : Available on some STM32H7 lines only.
1880:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
1881:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
1882:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 2965              		.loc 1 1882 1
 2966              		.cfi_startproc
 2967              		@ args = 0, pretend = 0, frame = 64
 2968              		@ frame_needed = 1, uses_anonymous_args = 0
 2969 0000 80B5     		push	{r7, lr}
 2970              	.LCFI11:
 2971              		.cfi_def_cfa_offset 8
 2972              		.cfi_offset 7, -8
 2973              		.cfi_offset 14, -4
 2974 0002 90B0     		sub	sp, sp, #64
 2975              	.LCFI12:
 2976              		.cfi_def_cfa_offset 72
 2977 0004 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 87


 2978              	.LCFI13:
 2979              		.cfi_def_cfa_register 7
 2980 0006 C7E90001 		strd	r0, [r7]
1883:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PLL1_ClocksTypeDef pll1_clocks;
1884:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PLL2_ClocksTypeDef pll2_clocks;
1885:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PLL3_ClocksTypeDef pll3_clocks;
1886:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1887:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* This variable is used to store the clock frequency (value in Hz) */
1888:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t frequency;
1889:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* This variable is used to store the SAI and CKP clock source */
1890:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t saiclocksource;
1891:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t ckpclocksource;
1892:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t srcclk;
1893:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1894:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (PeriphClk == RCC_PERIPHCLK_SAI1)
 2981              		.loc 1 1894 6
 2982 000a D7E90023 		ldrd	r2, [r7]
 2983 000e A2F58071 		sub	r1, r2, #256
 2984 0012 0B43     		orrs	r3, r3, r1
 2985 0014 40F09480 		bne	.L273
1895:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1896:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1897:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 2986              		.loc 1 1897 22
 2987 0018 9B4B     		ldr	r3, .L422
 2988 001a 1B6D     		ldr	r3, [r3, #80]
 2989              		.loc 1 1897 20
 2990 001c 03F00703 		and	r3, r3, #7
 2991 0020 3B63     		str	r3, [r7, #48]
1898:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1899:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (saiclocksource)
 2992              		.loc 1 1899 5
 2993 0022 3B6B     		ldr	r3, [r7, #48]
 2994 0024 042B     		cmp	r3, #4
 2995 0026 00F28780 		bhi	.L274
 2996 002a 01A2     		adr	r2, .L276
 2997 002c 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 2998              		.p2align 2
 2999              	.L276:
 3000 0030 45000000 		.word	.L280+1
 3001 0034 6D000000 		.word	.L279+1
 3002 0038 95000000 		.word	.L278+1
 3003 003c 31010000 		.word	.L277+1
 3004 0040 BD000000 		.word	.L275+1
 3005              		.p2align 1
 3006              	.L280:
1900:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1901:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
1902:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1903:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 3007              		.loc 1 1903 13
 3008 0044 904B     		ldr	r3, .L422
 3009 0046 1B68     		ldr	r3, [r3]
 3010 0048 03F00073 		and	r3, r3, #33554432
 3011              		.loc 1 1903 12
 3012 004c B3F1007F 		cmp	r3, #33554432
 3013 0050 08D1     		bne	.L281
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 88


1904:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1905:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 3014              		.loc 1 1905 11
 3015 0052 07F12403 		add	r3, r7, #36
 3016 0056 1846     		mov	r0, r3
 3017 0058 FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
1906:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 3018              		.loc 1 1906 21
 3019 005c BB6A     		ldr	r3, [r7, #40]
 3020 005e FB63     		str	r3, [r7, #60]
1907:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1908:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
1909:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1910:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
1911:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1912:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3021              		.loc 1 1912 9
 3022 0060 00F093BC 		b	.L292
 3023              	.L281:
1910:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3024              		.loc 1 1910 21
 3025 0064 0023     		movs	r3, #0
 3026 0066 FB63     		str	r3, [r7, #60]
 3027              		.loc 1 1912 9
 3028 0068 00F08FBC 		b	.L292
 3029              	.L279:
1913:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1914:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
1915:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1916:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 3030              		.loc 1 1916 13
 3031 006c 864B     		ldr	r3, .L422
 3032 006e 1B68     		ldr	r3, [r3]
 3033 0070 03F00063 		and	r3, r3, #134217728
 3034              		.loc 1 1916 12
 3035 0074 B3F1006F 		cmp	r3, #134217728
 3036 0078 08D1     		bne	.L284
1917:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1918:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 3037              		.loc 1 1918 11
 3038 007a 07F11803 		add	r3, r7, #24
 3039 007e 1846     		mov	r0, r3
 3040 0080 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
1919:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 3041              		.loc 1 1919 21
 3042 0084 BB69     		ldr	r3, [r7, #24]
 3043 0086 FB63     		str	r3, [r7, #60]
1920:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1921:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
1922:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1923:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
1924:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1925:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3044              		.loc 1 1925 9
 3045 0088 00F07FBC 		b	.L292
 3046              	.L284:
1923:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 89


 3047              		.loc 1 1923 21
 3048 008c 0023     		movs	r3, #0
 3049 008e FB63     		str	r3, [r7, #60]
 3050              		.loc 1 1925 9
 3051 0090 00F07BBC 		b	.L292
 3052              	.L278:
1926:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1927:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1928:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
1929:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1930:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 3053              		.loc 1 1930 13
 3054 0094 7C4B     		ldr	r3, .L422
 3055 0096 1B68     		ldr	r3, [r3]
 3056 0098 03F00053 		and	r3, r3, #536870912
 3057              		.loc 1 1930 12
 3058 009c B3F1005F 		cmp	r3, #536870912
 3059 00a0 08D1     		bne	.L286
1931:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1932:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 3060              		.loc 1 1932 11
 3061 00a2 07F10C03 		add	r3, r7, #12
 3062 00a6 1846     		mov	r0, r3
 3063 00a8 FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
1933:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
 3064              		.loc 1 1933 21
 3065 00ac FB68     		ldr	r3, [r7, #12]
 3066 00ae FB63     		str	r3, [r7, #60]
1934:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1935:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
1936:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1937:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
1938:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1939:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3067              		.loc 1 1939 9
 3068 00b0 00F06BBC 		b	.L292
 3069              	.L286:
1937:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3070              		.loc 1 1937 21
 3071 00b4 0023     		movs	r3, #0
 3072 00b6 FB63     		str	r3, [r7, #60]
 3073              		.loc 1 1939 9
 3074 00b8 00F067BC 		b	.L292
 3075              	.L275:
1940:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1941:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1942:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
1943:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1944:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1945:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 3076              		.loc 1 1945 26
 3077 00bc 724B     		ldr	r3, .L422
 3078 00be DB6C     		ldr	r3, [r3, #76]
 3079              		.loc 1 1945 24
 3080 00c0 03F04053 		and	r3, r3, #805306368
 3081 00c4 7B63     		str	r3, [r7, #52]
1946:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 90


1947:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 3082              		.loc 1 1947 14
 3083 00c6 704B     		ldr	r3, .L422
 3084 00c8 1B68     		ldr	r3, [r3]
 3085 00ca 03F00403 		and	r3, r3, #4
 3086              		.loc 1 1947 12
 3087 00ce 042B     		cmp	r3, #4
 3088 00d0 0CD1     		bne	.L288
 3089              		.loc 1 1947 54 discriminator 1
 3090 00d2 7B6B     		ldr	r3, [r7, #52]
 3091 00d4 002B     		cmp	r3, #0
 3092 00d6 09D1     		bne	.L288
1948:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1949:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is HSI */
1950:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 3093              		.loc 1 1950 38
 3094 00d8 6B4B     		ldr	r3, .L422
 3095 00da 1B68     		ldr	r3, [r3]
 3096              		.loc 1 1950 66
 3097 00dc DB08     		lsrs	r3, r3, #3
 3098 00de 03F00303 		and	r3, r3, #3
 3099              		.loc 1 1950 21
 3100 00e2 6A4A     		ldr	r2, .L422+4
 3101 00e4 22FA03F3 		lsr	r3, r2, r3
 3102 00e8 FB63     		str	r3, [r7, #60]
 3103 00ea 1FE0     		b	.L289
 3104              	.L288:
1951:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1952:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1953:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI)
 3105              		.loc 1 1953 19
 3106 00ec 664B     		ldr	r3, .L422
 3107 00ee 1B68     		ldr	r3, [r3]
 3108 00f0 03F48073 		and	r3, r3, #256
 3109              		.loc 1 1953 17
 3110 00f4 B3F5807F 		cmp	r3, #256
 3111 00f8 06D1     		bne	.L290
 3112              		.loc 1 1953 59 discriminator 1
 3113 00fa 7B6B     		ldr	r3, [r7, #52]
 3114 00fc B3F1805F 		cmp	r3, #268435456
 3115 0100 02D1     		bne	.L290
1954:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1955:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is CSI */
1956:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = CSI_VALUE;
 3116              		.loc 1 1956 21
 3117 0102 634B     		ldr	r3, .L422+8
 3118 0104 FB63     		str	r3, [r7, #60]
 3119 0106 11E0     		b	.L289
 3120              	.L290:
1957:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1958:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1959:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE)
 3121              		.loc 1 1959 19
 3122 0108 5F4B     		ldr	r3, .L422
 3123 010a 1B68     		ldr	r3, [r3]
 3124 010c 03F40033 		and	r3, r3, #131072
 3125              		.loc 1 1959 17
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 91


 3126 0110 B3F5003F 		cmp	r3, #131072
 3127 0114 06D1     		bne	.L291
 3128              		.loc 1 1959 59 discriminator 1
 3129 0116 7B6B     		ldr	r3, [r7, #52]
 3130 0118 B3F1005F 		cmp	r3, #536870912
 3131 011c 02D1     		bne	.L291
1960:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1961:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is HSE */
1962:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = HSE_VALUE;
 3132              		.loc 1 1962 21
 3133 011e 5D4B     		ldr	r3, .L422+12
 3134 0120 FB63     		str	r3, [r7, #60]
 3135 0122 03E0     		b	.L289
 3136              	.L291:
1963:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1964:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1965:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
1966:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1967:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER is disabled*/
1968:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 3137              		.loc 1 1968 21
 3138 0124 0023     		movs	r3, #0
 3139 0126 FB63     		str	r3, [r7, #60]
1969:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1970:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1971:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3140              		.loc 1 1971 9
 3141 0128 00F02FBC 		b	.L292
 3142              	.L289:
 3143 012c 00F02DBC 		b	.L292
 3144              	.L277:
1972:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1973:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1974:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
1975:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1976:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = EXTERNAL_CLOCK_VALUE;
 3145              		.loc 1 1976 19
 3146 0130 594B     		ldr	r3, .L422+16
 3147 0132 FB63     		str	r3, [r7, #60]
1977:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3148              		.loc 1 1977 9
 3149 0134 00F029BC 		b	.L292
 3150              	.L274:
1978:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1979:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
1980:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1981:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = 0;
 3151              		.loc 1 1981 19
 3152 0138 0023     		movs	r3, #0
 3153 013a FB63     		str	r3, [r7, #60]
1982:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3154              		.loc 1 1982 9
 3155 013c 00F025BC 		b	.L292
 3156              	.L273:
1983:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1984:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1985:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 92


1986:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1987:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI3)
1988:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SAI23)
1989:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1990:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1991:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
1992:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1993:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (saiclocksource)
1994:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1995:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
1996:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1997:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
1998:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1999:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
2000:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
2001:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2002:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2003:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2004:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2005:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2006:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
2007:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2008:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
2009:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2010:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
2011:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2012:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
2013:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
2014:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2015:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2016:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2017:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2018:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2019:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
2020:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2021:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2022:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
2023:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2024:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
2025:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2026:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
2027:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
2028:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2029:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2030:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2031:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2032:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2033:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
2034:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2035:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2036:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
2037:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2038:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2039:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
2040:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2041:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
2042:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 93


2043:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is HSI */
2044:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
2045:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2046:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2047:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI)
2048:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2049:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is CSI */
2050:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = CSI_VALUE;
2051:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2052:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2053:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE)
2054:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2055:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is HSE */
2056:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = HSE_VALUE;
2057:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2058:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2059:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2060:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2061:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER is disabled*/
2062:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2063:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2064:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2065:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
2066:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2067:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2068:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
2069:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2070:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = EXTERNAL_CLOCK_VALUE;
2071:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
2072:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2073:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2074:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2075:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = 0;
2076:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
2077:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2078:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2079:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2080:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* SAI3 */
2081:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2082:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if  defined(RCC_CDCCIP1R_SAI2ASEL)
2083:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2084:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SAI2A)
2085:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2086:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     saiclocksource = __HAL_RCC_GET_SAI2A_SOURCE();
2087:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2088:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (saiclocksource)
2089:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2090:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI2A */
2091:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2092:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
2093:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2094:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
2095:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
2096:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2097:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2098:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2099:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 94


2100:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2101:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
2102:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2103:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI2A */
2104:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2105:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
2106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2107:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
2108:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
2109:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2110:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2111:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2112:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2113:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2114:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
2115:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2116:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2117:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI2A  */
2118:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2119:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
2120:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2121:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
2122:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
2123:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2124:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2125:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2126:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2127:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2128:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
2129:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2130:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2131:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI2A  */
2132:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2133:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2134:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
2135:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2136:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
2137:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2138:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is HSI */
2139:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
2140:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2141:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2142:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI)
2143:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2144:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is CSI */
2145:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = CSI_VALUE;
2146:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2147:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2148:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE)
2149:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2150:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is HSE */
2151:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = HSE_VALUE;
2152:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2153:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2154:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2155:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2156:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER is disabled*/
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 95


2157:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2158:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2159:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2160:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
2161:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2162:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2163:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case (RCC_SAI2ACLKSOURCE_PIN): /* External clock is the clock source for SAI2A */
2164:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2165:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = EXTERNAL_CLOCK_VALUE;
2166:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
2167:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2168:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2169:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2170:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2171:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = 0;
2172:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
2173:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2174:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2175:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2176:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2177:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
2178:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2179:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if  defined(RCC_CDCCIP1R_SAI2BSEL_0)
2180:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SAI2B)
2181:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2182:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2183:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     saiclocksource = __HAL_RCC_GET_SAI2B_SOURCE();
2184:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2185:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (saiclocksource)
2186:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2187:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI2B */
2188:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2189:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
2190:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2191:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
2192:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
2193:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2194:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2195:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2196:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2197:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2198:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
2199:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2200:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI2B */
2201:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2202:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
2203:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2204:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
2205:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
2206:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2207:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2208:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2209:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2210:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2211:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
2212:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2213:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 96


2214:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI2B */
2215:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2216:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
2217:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2218:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
2219:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
2220:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2221:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2222:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2223:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2224:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2225:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
2226:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2227:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2228:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI2B*/
2229:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2230:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2231:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
2232:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2233:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
2234:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2235:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is HSI */
2236:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
2237:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2238:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2239:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI)
2240:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2241:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is CSI */
2242:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = CSI_VALUE;
2243:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2244:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2245:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE)
2246:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2247:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is HSE */
2248:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = HSE_VALUE;
2249:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2250:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2251:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2252:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2253:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER is disabled*/
2254:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2255:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2256:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
2257:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2258:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2259:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case (RCC_SAI2BCLKSOURCE_PIN): /* External clock is the clock source for SAI2B */
2260:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2261:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = EXTERNAL_CLOCK_VALUE;
2262:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
2263:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2264:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2265:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2266:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2267:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = 0;
2268:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
2269:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2270:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 97


2271:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2272:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
2273:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2274:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI4)
2275:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 3157              		.loc 1 2275 11
 3158 0140 D7E90023 		ldrd	r2, [r7]
 3159 0144 A2F58061 		sub	r1, r2, #1024
 3160 0148 0B43     		orrs	r3, r3, r1
 3161 014a 40F0A780 		bne	.L293
2276:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2277:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2278:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 3162              		.loc 1 2278 22
 3163 014e 4E4B     		ldr	r3, .L422
 3164 0150 9B6D     		ldr	r3, [r3, #88]
 3165              		.loc 1 2278 20
 3166 0152 03F46003 		and	r3, r3, #14680064
 3167 0156 3B63     		str	r3, [r7, #48]
2279:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2280:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (saiclocksource)
 3168              		.loc 1 2280 5
 3169 0158 3B6B     		ldr	r3, [r7, #48]
 3170 015a B3F5000F 		cmp	r3, #8388608
 3171 015e 54D0     		beq	.L294
 3172 0160 3B6B     		ldr	r3, [r7, #48]
 3173 0162 B3F5000F 		cmp	r3, #8388608
 3174 0166 00F28B80 		bhi	.L295
 3175 016a 3B6B     		ldr	r3, [r7, #48]
 3176 016c B3F5C00F 		cmp	r3, #6291456
 3177 0170 00F08380 		beq	.L296
 3178 0174 3B6B     		ldr	r3, [r7, #48]
 3179 0176 B3F5C00F 		cmp	r3, #6291456
 3180 017a 00F28180 		bhi	.L295
 3181 017e 3B6B     		ldr	r3, [r7, #48]
 3182 0180 B3F5800F 		cmp	r3, #4194304
 3183 0184 2FD0     		beq	.L297
 3184 0186 3B6B     		ldr	r3, [r7, #48]
 3185 0188 B3F5800F 		cmp	r3, #4194304
 3186 018c 78D8     		bhi	.L295
 3187 018e 3B6B     		ldr	r3, [r7, #48]
 3188 0190 002B     		cmp	r3, #0
 3189 0192 04D0     		beq	.L298
 3190 0194 3B6B     		ldr	r3, [r7, #48]
 3191 0196 B3F5001F 		cmp	r3, #2097152
 3192 019a 12D0     		beq	.L299
 3193 019c 70E0     		b	.L295
 3194              	.L298:
2281:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2282:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
2283:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2284:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 3195              		.loc 1 2284 13
 3196 019e 3A4B     		ldr	r3, .L422
 3197 01a0 1B68     		ldr	r3, [r3]
 3198 01a2 03F00073 		and	r3, r3, #33554432
 3199              		.loc 1 2284 12
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 98


 3200 01a6 B3F1007F 		cmp	r3, #33554432
 3201 01aa 07D1     		bne	.L300
2285:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2286:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 3202              		.loc 1 2286 11
 3203 01ac 07F12403 		add	r3, r7, #36
 3204 01b0 1846     		mov	r0, r3
 3205 01b2 FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
2287:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 3206              		.loc 1 2287 21
 3207 01b6 BB6A     		ldr	r3, [r7, #40]
 3208 01b8 FB63     		str	r3, [r7, #60]
2288:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2289:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2290:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2291:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2292:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2293:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3209              		.loc 1 2293 9
 3210 01ba E6E3     		b	.L292
 3211              	.L300:
2291:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3212              		.loc 1 2291 21
 3213 01bc 0023     		movs	r3, #0
 3214 01be FB63     		str	r3, [r7, #60]
 3215              		.loc 1 2293 9
 3216 01c0 E3E3     		b	.L292
 3217              	.L299:
2294:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2295:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
2296:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2297:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 3218              		.loc 1 2297 13
 3219 01c2 314B     		ldr	r3, .L422
 3220 01c4 1B68     		ldr	r3, [r3]
 3221 01c6 03F00063 		and	r3, r3, #134217728
 3222              		.loc 1 2297 12
 3223 01ca B3F1006F 		cmp	r3, #134217728
 3224 01ce 07D1     		bne	.L303
2298:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2299:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 3225              		.loc 1 2299 11
 3226 01d0 07F11803 		add	r3, r7, #24
 3227 01d4 1846     		mov	r0, r3
 3228 01d6 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2300:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 3229              		.loc 1 2300 21
 3230 01da BB69     		ldr	r3, [r7, #24]
 3231 01dc FB63     		str	r3, [r7, #60]
2301:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2302:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2303:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2304:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2305:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2306:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3232              		.loc 1 2306 9
 3233 01de D4E3     		b	.L292
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 99


 3234              	.L303:
2304:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3235              		.loc 1 2304 21
 3236 01e0 0023     		movs	r3, #0
 3237 01e2 FB63     		str	r3, [r7, #60]
 3238              		.loc 1 2306 9
 3239 01e4 D1E3     		b	.L292
 3240              	.L297:
2307:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2308:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2309:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
2310:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2311:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 3241              		.loc 1 2311 13
 3242 01e6 284B     		ldr	r3, .L422
 3243 01e8 1B68     		ldr	r3, [r3]
 3244 01ea 03F00053 		and	r3, r3, #536870912
 3245              		.loc 1 2311 12
 3246 01ee B3F1005F 		cmp	r3, #536870912
 3247 01f2 07D1     		bne	.L305
2312:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2313:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 3248              		.loc 1 2313 11
 3249 01f4 07F10C03 		add	r3, r7, #12
 3250 01f8 1846     		mov	r0, r3
 3251 01fa FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
2314:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
 3252              		.loc 1 2314 21
 3253 01fe FB68     		ldr	r3, [r7, #12]
 3254 0200 FB63     		str	r3, [r7, #60]
2315:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2316:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2317:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2318:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2319:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2320:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3255              		.loc 1 2320 9
 3256 0202 C2E3     		b	.L292
 3257              	.L305:
2318:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3258              		.loc 1 2318 21
 3259 0204 0023     		movs	r3, #0
 3260 0206 FB63     		str	r3, [r7, #60]
 3261              		.loc 1 2320 9
 3262 0208 BFE3     		b	.L292
 3263              	.L294:
2321:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2322:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2323:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
2324:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2325:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2326:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 3264              		.loc 1 2326 26
 3265 020a 1F4B     		ldr	r3, .L422
 3266 020c DB6C     		ldr	r3, [r3, #76]
 3267              		.loc 1 2326 24
 3268 020e 03F04053 		and	r3, r3, #805306368
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 100


 3269 0212 7B63     		str	r3, [r7, #52]
2327:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2328:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 3270              		.loc 1 2328 14
 3271 0214 1C4B     		ldr	r3, .L422
 3272 0216 1B68     		ldr	r3, [r3]
 3273 0218 03F00403 		and	r3, r3, #4
 3274              		.loc 1 2328 12
 3275 021c 042B     		cmp	r3, #4
 3276 021e 0CD1     		bne	.L307
 3277              		.loc 1 2328 54 discriminator 1
 3278 0220 7B6B     		ldr	r3, [r7, #52]
 3279 0222 002B     		cmp	r3, #0
 3280 0224 09D1     		bne	.L307
2329:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2330:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is HSI */
2331:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 3281              		.loc 1 2331 38
 3282 0226 184B     		ldr	r3, .L422
 3283 0228 1B68     		ldr	r3, [r3]
 3284              		.loc 1 2331 66
 3285 022a DB08     		lsrs	r3, r3, #3
 3286 022c 03F00303 		and	r3, r3, #3
 3287              		.loc 1 2331 21
 3288 0230 164A     		ldr	r2, .L422+4
 3289 0232 22FA03F3 		lsr	r3, r2, r3
 3290 0236 FB63     		str	r3, [r7, #60]
 3291 0238 1EE0     		b	.L308
 3292              	.L307:
2332:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2333:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2334:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI)
 3293              		.loc 1 2334 19
 3294 023a 134B     		ldr	r3, .L422
 3295 023c 1B68     		ldr	r3, [r3]
 3296 023e 03F48073 		and	r3, r3, #256
 3297              		.loc 1 2334 17
 3298 0242 B3F5807F 		cmp	r3, #256
 3299 0246 06D1     		bne	.L309
 3300              		.loc 1 2334 59 discriminator 1
 3301 0248 7B6B     		ldr	r3, [r7, #52]
 3302 024a B3F1805F 		cmp	r3, #268435456
 3303 024e 02D1     		bne	.L309
2335:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2336:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is CSI */
2337:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = CSI_VALUE;
 3304              		.loc 1 2337 21
 3305 0250 0F4B     		ldr	r3, .L422+8
 3306 0252 FB63     		str	r3, [r7, #60]
 3307 0254 10E0     		b	.L308
 3308              	.L309:
2338:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2339:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2340:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE)
 3309              		.loc 1 2340 19
 3310 0256 0C4B     		ldr	r3, .L422
 3311 0258 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 101


 3312 025a 03F40033 		and	r3, r3, #131072
 3313              		.loc 1 2340 17
 3314 025e B3F5003F 		cmp	r3, #131072
 3315 0262 06D1     		bne	.L310
 3316              		.loc 1 2340 59 discriminator 1
 3317 0264 7B6B     		ldr	r3, [r7, #52]
 3318 0266 B3F1005F 		cmp	r3, #536870912
 3319 026a 02D1     		bne	.L310
2341:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2342:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is HSE */
2343:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = HSE_VALUE;
 3320              		.loc 1 2343 21
 3321 026c 094B     		ldr	r3, .L422+12
 3322 026e FB63     		str	r3, [r7, #60]
 3323 0270 02E0     		b	.L308
 3324              	.L310:
2344:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2345:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2346:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2347:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2348:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER is disabled*/
2349:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 3325              		.loc 1 2349 21
 3326 0272 0023     		movs	r3, #0
 3327 0274 FB63     		str	r3, [r7, #60]
2350:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2351:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2352:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3328              		.loc 1 2352 9
 3329 0276 88E3     		b	.L292
 3330              	.L308:
 3331 0278 87E3     		b	.L292
 3332              	.L296:
2353:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2354:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2355:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
2356:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2357:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = EXTERNAL_CLOCK_VALUE;
 3333              		.loc 1 2357 19
 3334 027a 074B     		ldr	r3, .L422+16
 3335 027c FB63     		str	r3, [r7, #60]
2358:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3336              		.loc 1 2358 9
 3337 027e 84E3     		b	.L292
 3338              	.L295:
2359:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2360:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2361:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2362:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2363:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = 0;
 3339              		.loc 1 2363 19
 3340 0280 0023     		movs	r3, #0
 3341 0282 FB63     		str	r3, [r7, #60]
2364:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3342              		.loc 1 2364 9
 3343 0284 81E3     		b	.L292
 3344              	.L423:
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 102


 3345 0286 00BF     		.align	2
 3346              	.L422:
 3347 0288 00440258 		.word	1476543488
 3348 028c 0090D003 		.word	64000000
 3349 0290 00093D00 		.word	4000000
 3350 0294 00366E01 		.word	24000000
 3351 0298 0080BB00 		.word	12288000
 3352              	.L293:
2365:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2366:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2367:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2368:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2369:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 3353              		.loc 1 2369 11
 3354 029c D7E90023 		ldrd	r2, [r7]
 3355 02a0 A2F50061 		sub	r1, r2, #2048
 3356 02a4 0B43     		orrs	r3, r3, r1
 3357 02a6 40F09C80 		bne	.L311
2370:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2371:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2372:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 3358              		.loc 1 2372 22
 3359 02aa 9E4B     		ldr	r3, .L424
 3360 02ac 9B6D     		ldr	r3, [r3, #88]
 3361              		.loc 1 2372 20
 3362 02ae 03F0E063 		and	r3, r3, #117440512
 3363 02b2 3B63     		str	r3, [r7, #48]
2373:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2374:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (saiclocksource)
 3364              		.loc 1 2374 5
 3365 02b4 3B6B     		ldr	r3, [r7, #48]
 3366 02b6 B3F1806F 		cmp	r3, #67108864
 3367 02ba 54D0     		beq	.L312
 3368 02bc 3B6B     		ldr	r3, [r7, #48]
 3369 02be B3F1806F 		cmp	r3, #67108864
 3370 02c2 00F28B80 		bhi	.L313
 3371 02c6 3B6B     		ldr	r3, [r7, #48]
 3372 02c8 B3F1407F 		cmp	r3, #50331648
 3373 02cc 00F08380 		beq	.L314
 3374 02d0 3B6B     		ldr	r3, [r7, #48]
 3375 02d2 B3F1407F 		cmp	r3, #50331648
 3376 02d6 00F28180 		bhi	.L313
 3377 02da 3B6B     		ldr	r3, [r7, #48]
 3378 02dc B3F1007F 		cmp	r3, #33554432
 3379 02e0 2FD0     		beq	.L315
 3380 02e2 3B6B     		ldr	r3, [r7, #48]
 3381 02e4 B3F1007F 		cmp	r3, #33554432
 3382 02e8 78D8     		bhi	.L313
 3383 02ea 3B6B     		ldr	r3, [r7, #48]
 3384 02ec 002B     		cmp	r3, #0
 3385 02ee 04D0     		beq	.L316
 3386 02f0 3B6B     		ldr	r3, [r7, #48]
 3387 02f2 B3F1807F 		cmp	r3, #16777216
 3388 02f6 12D0     		beq	.L317
 3389 02f8 70E0     		b	.L313
 3390              	.L316:
2375:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 103


2376:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
2377:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2378:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 3391              		.loc 1 2378 13
 3392 02fa 8A4B     		ldr	r3, .L424
 3393 02fc 1B68     		ldr	r3, [r3]
 3394 02fe 03F00073 		and	r3, r3, #33554432
 3395              		.loc 1 2378 12
 3396 0302 B3F1007F 		cmp	r3, #33554432
 3397 0306 07D1     		bne	.L318
2379:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2380:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 3398              		.loc 1 2380 11
 3399 0308 07F12403 		add	r3, r7, #36
 3400 030c 1846     		mov	r0, r3
 3401 030e FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
2381:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 3402              		.loc 1 2381 21
 3403 0312 BB6A     		ldr	r3, [r7, #40]
 3404 0314 FB63     		str	r3, [r7, #60]
2382:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2383:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2384:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2385:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2386:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2387:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3405              		.loc 1 2387 9
 3406 0316 38E3     		b	.L292
 3407              	.L318:
2385:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3408              		.loc 1 2385 21
 3409 0318 0023     		movs	r3, #0
 3410 031a FB63     		str	r3, [r7, #60]
 3411              		.loc 1 2387 9
 3412 031c 35E3     		b	.L292
 3413              	.L317:
2388:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2389:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
2390:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2391:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 3414              		.loc 1 2391 13
 3415 031e 814B     		ldr	r3, .L424
 3416 0320 1B68     		ldr	r3, [r3]
 3417 0322 03F00063 		and	r3, r3, #134217728
 3418              		.loc 1 2391 12
 3419 0326 B3F1006F 		cmp	r3, #134217728
 3420 032a 07D1     		bne	.L321
2392:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2393:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 3421              		.loc 1 2393 11
 3422 032c 07F11803 		add	r3, r7, #24
 3423 0330 1846     		mov	r0, r3
 3424 0332 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2394:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 3425              		.loc 1 2394 21
 3426 0336 BB69     		ldr	r3, [r7, #24]
 3427 0338 FB63     		str	r3, [r7, #60]
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 104


2395:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2396:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2397:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2398:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2399:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2400:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3428              		.loc 1 2400 9
 3429 033a 26E3     		b	.L292
 3430              	.L321:
2398:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3431              		.loc 1 2398 21
 3432 033c 0023     		movs	r3, #0
 3433 033e FB63     		str	r3, [r7, #60]
 3434              		.loc 1 2400 9
 3435 0340 23E3     		b	.L292
 3436              	.L315:
2401:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2402:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2403:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
2404:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2405:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 3437              		.loc 1 2405 13
 3438 0342 784B     		ldr	r3, .L424
 3439 0344 1B68     		ldr	r3, [r3]
 3440 0346 03F00053 		and	r3, r3, #536870912
 3441              		.loc 1 2405 12
 3442 034a B3F1005F 		cmp	r3, #536870912
 3443 034e 07D1     		bne	.L323
2406:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2407:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 3444              		.loc 1 2407 11
 3445 0350 07F10C03 		add	r3, r7, #12
 3446 0354 1846     		mov	r0, r3
 3447 0356 FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
2408:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
 3448              		.loc 1 2408 21
 3449 035a FB68     		ldr	r3, [r7, #12]
 3450 035c FB63     		str	r3, [r7, #60]
2409:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2410:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2411:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2412:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2413:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2414:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3451              		.loc 1 2414 9
 3452 035e 14E3     		b	.L292
 3453              	.L323:
2412:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3454              		.loc 1 2412 21
 3455 0360 0023     		movs	r3, #0
 3456 0362 FB63     		str	r3, [r7, #60]
 3457              		.loc 1 2414 9
 3458 0364 11E3     		b	.L292
 3459              	.L312:
2415:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2416:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2417:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 105


2418:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2419:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2420:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 3460              		.loc 1 2420 26
 3461 0366 6F4B     		ldr	r3, .L424
 3462 0368 DB6C     		ldr	r3, [r3, #76]
 3463              		.loc 1 2420 24
 3464 036a 03F04053 		and	r3, r3, #805306368
 3465 036e 7B63     		str	r3, [r7, #52]
2421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2422:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 3466              		.loc 1 2422 14
 3467 0370 6C4B     		ldr	r3, .L424
 3468 0372 1B68     		ldr	r3, [r3]
 3469 0374 03F00403 		and	r3, r3, #4
 3470              		.loc 1 2422 12
 3471 0378 042B     		cmp	r3, #4
 3472 037a 0CD1     		bne	.L325
 3473              		.loc 1 2422 54 discriminator 1
 3474 037c 7B6B     		ldr	r3, [r7, #52]
 3475 037e 002B     		cmp	r3, #0
 3476 0380 09D1     		bne	.L325
2423:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2424:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is HSI */
2425:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 3477              		.loc 1 2425 38
 3478 0382 684B     		ldr	r3, .L424
 3479 0384 1B68     		ldr	r3, [r3]
 3480              		.loc 1 2425 66
 3481 0386 DB08     		lsrs	r3, r3, #3
 3482 0388 03F00303 		and	r3, r3, #3
 3483              		.loc 1 2425 21
 3484 038c 664A     		ldr	r2, .L424+4
 3485 038e 22FA03F3 		lsr	r3, r2, r3
 3486 0392 FB63     		str	r3, [r7, #60]
 3487 0394 1EE0     		b	.L326
 3488              	.L325:
2426:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2427:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2428:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI)
 3489              		.loc 1 2428 19
 3490 0396 634B     		ldr	r3, .L424
 3491 0398 1B68     		ldr	r3, [r3]
 3492 039a 03F48073 		and	r3, r3, #256
 3493              		.loc 1 2428 17
 3494 039e B3F5807F 		cmp	r3, #256
 3495 03a2 06D1     		bne	.L327
 3496              		.loc 1 2428 59 discriminator 1
 3497 03a4 7B6B     		ldr	r3, [r7, #52]
 3498 03a6 B3F1805F 		cmp	r3, #268435456
 3499 03aa 02D1     		bne	.L327
2429:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2430:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is CSI */
2431:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = CSI_VALUE;
 3500              		.loc 1 2431 21
 3501 03ac 5F4B     		ldr	r3, .L424+8
 3502 03ae FB63     		str	r3, [r7, #60]
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 106


 3503 03b0 10E0     		b	.L326
 3504              	.L327:
2432:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2433:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2434:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE)
 3505              		.loc 1 2434 19
 3506 03b2 5C4B     		ldr	r3, .L424
 3507 03b4 1B68     		ldr	r3, [r3]
 3508 03b6 03F40033 		and	r3, r3, #131072
 3509              		.loc 1 2434 17
 3510 03ba B3F5003F 		cmp	r3, #131072
 3511 03be 06D1     		bne	.L328
 3512              		.loc 1 2434 59 discriminator 1
 3513 03c0 7B6B     		ldr	r3, [r7, #52]
 3514 03c2 B3F1005F 		cmp	r3, #536870912
 3515 03c6 02D1     		bne	.L328
2435:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2436:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is HSE */
2437:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = HSE_VALUE;
 3516              		.loc 1 2437 21
 3517 03c8 594B     		ldr	r3, .L424+12
 3518 03ca FB63     		str	r3, [r7, #60]
 3519 03cc 02E0     		b	.L326
 3520              	.L328:
2438:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2439:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2440:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2441:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER is disabled*/
2443:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 3521              		.loc 1 2443 21
 3522 03ce 0023     		movs	r3, #0
 3523 03d0 FB63     		str	r3, [r7, #60]
2444:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2445:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2446:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3524              		.loc 1 2446 9
 3525 03d2 DAE2     		b	.L292
 3526              	.L326:
 3527 03d4 D9E2     		b	.L292
 3528              	.L314:
2447:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2448:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2449:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
2450:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2451:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = EXTERNAL_CLOCK_VALUE;
 3529              		.loc 1 2451 19
 3530 03d6 574B     		ldr	r3, .L424+16
 3531 03d8 FB63     		str	r3, [r7, #60]
2452:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3532              		.loc 1 2452 9
 3533 03da D6E2     		b	.L292
 3534              	.L313:
2453:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2454:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2455:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2456:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 107


2457:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = 0;
 3535              		.loc 1 2457 19
 3536 03dc 0023     		movs	r3, #0
 3537 03de FB63     		str	r3, [r7, #60]
2458:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3538              		.loc 1 2458 9
 3539 03e0 D3E2     		b	.L292
 3540              	.L311:
2459:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2460:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2461:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2462:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*SAI4*/
2463:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 3541              		.loc 1 2463 11
 3542 03e2 D7E90023 		ldrd	r2, [r7]
 3543 03e6 A2F58051 		sub	r1, r2, #4096
 3544 03ea 0B43     		orrs	r3, r3, r1
 3545 03ec 40F0A780 		bne	.L329
2464:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2465:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get SPI1/2/3 clock source */
2466:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 3546              		.loc 1 2466 14
 3547 03f0 4C4B     		ldr	r3, .L424
 3548 03f2 1B6D     		ldr	r3, [r3, #80]
 3549              		.loc 1 2466 12
 3550 03f4 03F4E043 		and	r3, r3, #28672
 3551 03f8 BB63     		str	r3, [r7, #56]
2467:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2468:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (srcclk)
 3552              		.loc 1 2468 5
 3553 03fa BB6B     		ldr	r3, [r7, #56]
 3554 03fc B3F5804F 		cmp	r3, #16384
 3555 0400 55D0     		beq	.L330
 3556 0402 BB6B     		ldr	r3, [r7, #56]
 3557 0404 B3F5804F 		cmp	r3, #16384
 3558 0408 00F29680 		bhi	.L331
 3559 040c BB6B     		ldr	r3, [r7, #56]
 3560 040e B3F5405F 		cmp	r3, #12288
 3561 0412 00F08480 		beq	.L332
 3562 0416 BB6B     		ldr	r3, [r7, #56]
 3563 0418 B3F5405F 		cmp	r3, #12288
 3564 041c 00F28C80 		bhi	.L331
 3565 0420 BB6B     		ldr	r3, [r7, #56]
 3566 0422 B3F5005F 		cmp	r3, #8192
 3567 0426 30D0     		beq	.L333
 3568 0428 BB6B     		ldr	r3, [r7, #56]
 3569 042a B3F5005F 		cmp	r3, #8192
 3570 042e 00F28380 		bhi	.L331
 3571 0432 BB6B     		ldr	r3, [r7, #56]
 3572 0434 002B     		cmp	r3, #0
 3573 0436 04D0     		beq	.L334
 3574 0438 BB6B     		ldr	r3, [r7, #56]
 3575 043a B3F5805F 		cmp	r3, #4096
 3576 043e 12D0     		beq	.L335
 3577 0440 7AE0     		b	.L331
 3578              	.L334:
2469:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 108


2470:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
2471:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2472:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 3579              		.loc 1 2472 13
 3580 0442 384B     		ldr	r3, .L424
 3581 0444 1B68     		ldr	r3, [r3]
 3582 0446 03F00073 		and	r3, r3, #33554432
 3583              		.loc 1 2472 12
 3584 044a B3F1007F 		cmp	r3, #33554432
 3585 044e 07D1     		bne	.L336
2473:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2474:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 3586              		.loc 1 2474 11
 3587 0450 07F12403 		add	r3, r7, #36
 3588 0454 1846     		mov	r0, r3
 3589 0456 FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
2475:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 3590              		.loc 1 2475 21
 3591 045a BB6A     		ldr	r3, [r7, #40]
 3592 045c FB63     		str	r3, [r7, #60]
2476:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2477:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2478:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2479:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2480:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2481:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3593              		.loc 1 2481 9
 3594 045e 94E2     		b	.L292
 3595              	.L336:
2479:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3596              		.loc 1 2479 21
 3597 0460 0023     		movs	r3, #0
 3598 0462 FB63     		str	r3, [r7, #60]
 3599              		.loc 1 2481 9
 3600 0464 91E2     		b	.L292
 3601              	.L335:
2482:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2483:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
2484:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2485:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 3602              		.loc 1 2485 13
 3603 0466 2F4B     		ldr	r3, .L424
 3604 0468 1B68     		ldr	r3, [r3]
 3605 046a 03F00063 		and	r3, r3, #134217728
 3606              		.loc 1 2485 12
 3607 046e B3F1006F 		cmp	r3, #134217728
 3608 0472 07D1     		bne	.L339
2486:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2487:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 3609              		.loc 1 2487 11
 3610 0474 07F11803 		add	r3, r7, #24
 3611 0478 1846     		mov	r0, r3
 3612 047a FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2488:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 3613              		.loc 1 2488 21
 3614 047e BB69     		ldr	r3, [r7, #24]
 3615 0480 FB63     		str	r3, [r7, #60]
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 109


2489:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2490:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2491:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2492:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2493:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2494:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3616              		.loc 1 2494 9
 3617 0482 82E2     		b	.L292
 3618              	.L339:
2492:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3619              		.loc 1 2492 21
 3620 0484 0023     		movs	r3, #0
 3621 0486 FB63     		str	r3, [r7, #60]
 3622              		.loc 1 2494 9
 3623 0488 7FE2     		b	.L292
 3624              	.L333:
2495:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2496:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2497:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
2498:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2499:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 3625              		.loc 1 2499 13
 3626 048a 264B     		ldr	r3, .L424
 3627 048c 1B68     		ldr	r3, [r3]
 3628 048e 03F00053 		and	r3, r3, #536870912
 3629              		.loc 1 2499 12
 3630 0492 B3F1005F 		cmp	r3, #536870912
 3631 0496 07D1     		bne	.L341
2500:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2501:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 3632              		.loc 1 2501 11
 3633 0498 07F10C03 		add	r3, r7, #12
 3634 049c 1846     		mov	r0, r3
 3635 049e FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
2502:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
 3636              		.loc 1 2502 21
 3637 04a2 FB68     		ldr	r3, [r7, #12]
 3638 04a4 FB63     		str	r3, [r7, #60]
2503:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2504:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2505:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2506:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2507:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2508:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3639              		.loc 1 2508 9
 3640 04a6 70E2     		b	.L292
 3641              	.L341:
2506:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3642              		.loc 1 2506 21
 3643 04a8 0023     		movs	r3, #0
 3644 04aa FB63     		str	r3, [r7, #60]
 3645              		.loc 1 2508 9
 3646 04ac 6DE2     		b	.L292
 3647              	.L330:
2509:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2510:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2511:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 110


2512:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2513:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2514:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 3648              		.loc 1 2514 26
 3649 04ae 1D4B     		ldr	r3, .L424
 3650 04b0 DB6C     		ldr	r3, [r3, #76]
 3651              		.loc 1 2514 24
 3652 04b2 03F04053 		and	r3, r3, #805306368
 3653 04b6 7B63     		str	r3, [r7, #52]
2515:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2516:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 3654              		.loc 1 2516 14
 3655 04b8 1A4B     		ldr	r3, .L424
 3656 04ba 1B68     		ldr	r3, [r3]
 3657 04bc 03F00403 		and	r3, r3, #4
 3658              		.loc 1 2516 12
 3659 04c0 042B     		cmp	r3, #4
 3660 04c2 0CD1     		bne	.L343
 3661              		.loc 1 2516 54 discriminator 1
 3662 04c4 7B6B     		ldr	r3, [r7, #52]
 3663 04c6 002B     		cmp	r3, #0
 3664 04c8 09D1     		bne	.L343
2517:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2518:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is HSI */
2519:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 3665              		.loc 1 2519 38
 3666 04ca 164B     		ldr	r3, .L424
 3667 04cc 1B68     		ldr	r3, [r3]
 3668              		.loc 1 2519 66
 3669 04ce DB08     		lsrs	r3, r3, #3
 3670 04d0 03F00303 		and	r3, r3, #3
 3671              		.loc 1 2519 21
 3672 04d4 144A     		ldr	r2, .L424+4
 3673 04d6 22FA03F3 		lsr	r3, r2, r3
 3674 04da FB63     		str	r3, [r7, #60]
 3675 04dc 1EE0     		b	.L344
 3676              	.L343:
2520:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2521:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2522:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI)
 3677              		.loc 1 2522 19
 3678 04de 114B     		ldr	r3, .L424
 3679 04e0 1B68     		ldr	r3, [r3]
 3680 04e2 03F48073 		and	r3, r3, #256
 3681              		.loc 1 2522 17
 3682 04e6 B3F5807F 		cmp	r3, #256
 3683 04ea 06D1     		bne	.L345
 3684              		.loc 1 2522 59 discriminator 1
 3685 04ec 7B6B     		ldr	r3, [r7, #52]
 3686 04ee B3F1805F 		cmp	r3, #268435456
 3687 04f2 02D1     		bne	.L345
2523:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2524:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is CSI */
2525:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = CSI_VALUE;
 3688              		.loc 1 2525 21
 3689 04f4 0D4B     		ldr	r3, .L424+8
 3690 04f6 FB63     		str	r3, [r7, #60]
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 111


 3691 04f8 10E0     		b	.L344
 3692              	.L345:
2526:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2527:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2528:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE)
 3693              		.loc 1 2528 19
 3694 04fa 0A4B     		ldr	r3, .L424
 3695 04fc 1B68     		ldr	r3, [r3]
 3696 04fe 03F40033 		and	r3, r3, #131072
 3697              		.loc 1 2528 17
 3698 0502 B3F5003F 		cmp	r3, #131072
 3699 0506 06D1     		bne	.L346
 3700              		.loc 1 2528 59 discriminator 1
 3701 0508 7B6B     		ldr	r3, [r7, #52]
 3702 050a B3F1005F 		cmp	r3, #536870912
 3703 050e 02D1     		bne	.L346
2529:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2530:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is HSE */
2531:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = HSE_VALUE;
 3704              		.loc 1 2531 21
 3705 0510 074B     		ldr	r3, .L424+12
 3706 0512 FB63     		str	r3, [r7, #60]
 3707 0514 02E0     		b	.L344
 3708              	.L346:
2532:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2533:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2534:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2535:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2536:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER is disabled*/
2537:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 3709              		.loc 1 2537 21
 3710 0516 0023     		movs	r3, #0
 3711 0518 FB63     		str	r3, [r7, #60]
2538:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2539:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2540:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3712              		.loc 1 2540 9
 3713 051a 36E2     		b	.L292
 3714              	.L344:
 3715 051c 35E2     		b	.L292
 3716              	.L332:
2541:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2542:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2543:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
2544:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2545:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = EXTERNAL_CLOCK_VALUE;
 3717              		.loc 1 2545 19
 3718 051e 054B     		ldr	r3, .L424+16
 3719 0520 FB63     		str	r3, [r7, #60]
2546:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3720              		.loc 1 2546 9
 3721 0522 32E2     		b	.L292
 3722              	.L425:
 3723              		.align	2
 3724              	.L424:
 3725 0524 00440258 		.word	1476543488
 3726 0528 0090D003 		.word	64000000
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 112


 3727 052c 00093D00 		.word	4000000
 3728 0530 00366E01 		.word	24000000
 3729 0534 0080BB00 		.word	12288000
 3730              	.L331:
2547:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2548:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2549:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2550:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = 0;
 3731              		.loc 1 2550 19
 3732 0538 0023     		movs	r3, #0
 3733 053a FB63     		str	r3, [r7, #60]
2551:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3734              		.loc 1 2551 9
 3735 053c 25E2     		b	.L292
 3736              	.L329:
2552:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2553:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2554:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2555:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 3737              		.loc 1 2555 11
 3738 053e D7E90023 		ldrd	r2, [r7]
 3739 0542 A2F50051 		sub	r1, r2, #8192
 3740 0546 0B43     		orrs	r3, r3, r1
 3741 0548 40F08580 		bne	.L347
2556:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2557:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get SPI45 clock source */
2558:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 3742              		.loc 1 2558 14
 3743 054c 9C4B     		ldr	r3, .L426
 3744 054e 1B6D     		ldr	r3, [r3, #80]
 3745              		.loc 1 2558 12
 3746 0550 03F4E023 		and	r3, r3, #458752
 3747 0554 BB63     		str	r3, [r7, #56]
2559:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (srcclk)
 3748              		.loc 1 2559 5
 3749 0556 BB6B     		ldr	r3, [r7, #56]
 3750 0558 B3F5A02F 		cmp	r3, #327680
 3751 055c 6BD0     		beq	.L348
 3752 055e BB6B     		ldr	r3, [r7, #56]
 3753 0560 B3F5A02F 		cmp	r3, #327680
 3754 0564 74D8     		bhi	.L349
 3755 0566 BB6B     		ldr	r3, [r7, #56]
 3756 0568 B3F5802F 		cmp	r3, #262144
 3757 056c 56D0     		beq	.L350
 3758 056e BB6B     		ldr	r3, [r7, #56]
 3759 0570 B3F5802F 		cmp	r3, #262144
 3760 0574 6CD8     		bhi	.L349
 3761 0576 BB6B     		ldr	r3, [r7, #56]
 3762 0578 B3F5403F 		cmp	r3, #196608
 3763 057c 3BD0     		beq	.L351
 3764 057e BB6B     		ldr	r3, [r7, #56]
 3765 0580 B3F5403F 		cmp	r3, #196608
 3766 0584 64D8     		bhi	.L349
 3767 0586 BB6B     		ldr	r3, [r7, #56]
 3768 0588 B3F5003F 		cmp	r3, #131072
 3769 058c 21D0     		beq	.L352
 3770 058e BB6B     		ldr	r3, [r7, #56]
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 113


 3771 0590 B3F5003F 		cmp	r3, #131072
 3772 0594 5CD8     		bhi	.L349
 3773 0596 BB6B     		ldr	r3, [r7, #56]
 3774 0598 002B     		cmp	r3, #0
 3775 059a 04D0     		beq	.L353
 3776 059c BB6B     		ldr	r3, [r7, #56]
 3777 059e B3F5803F 		cmp	r3, #65536
 3778 05a2 04D0     		beq	.L354
 3779 05a4 54E0     		b	.L349
 3780              	.L353:
2560:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2561:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
2562:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2563:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 3781              		.loc 1 2563 21
 3782 05a6 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 3783 05aa F863     		str	r0, [r7, #60]
2564:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3784              		.loc 1 2564 9
 3785 05ac EDE1     		b	.L292
 3786              	.L354:
2565:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2566:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
2567:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2568:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 3787              		.loc 1 2568 13
 3788 05ae 844B     		ldr	r3, .L426
 3789 05b0 1B68     		ldr	r3, [r3]
 3790 05b2 03F00063 		and	r3, r3, #134217728
 3791              		.loc 1 2568 12
 3792 05b6 B3F1006F 		cmp	r3, #134217728
 3793 05ba 07D1     		bne	.L356
2569:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2570:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 3794              		.loc 1 2570 11
 3795 05bc 07F11803 		add	r3, r7, #24
 3796 05c0 1846     		mov	r0, r3
 3797 05c2 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2571:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_Q_Frequency;
 3798              		.loc 1 2571 21
 3799 05c6 FB69     		ldr	r3, [r7, #28]
 3800 05c8 FB63     		str	r3, [r7, #60]
2572:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2573:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2574:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2575:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2576:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2577:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3801              		.loc 1 2577 9
 3802 05ca DEE1     		b	.L292
 3803              	.L356:
2575:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3804              		.loc 1 2575 21
 3805 05cc 0023     		movs	r3, #0
 3806 05ce FB63     		str	r3, [r7, #60]
 3807              		.loc 1 2577 9
 3808 05d0 DBE1     		b	.L292
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 114


 3809              	.L352:
2578:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2579:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
2580:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2581:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 3810              		.loc 1 2581 13
 3811 05d2 7B4B     		ldr	r3, .L426
 3812 05d4 1B68     		ldr	r3, [r3]
 3813 05d6 03F00053 		and	r3, r3, #536870912
 3814              		.loc 1 2581 12
 3815 05da B3F1005F 		cmp	r3, #536870912
 3816 05de 07D1     		bne	.L358
2582:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2583:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 3817              		.loc 1 2583 11
 3818 05e0 07F10C03 		add	r3, r7, #12
 3819 05e4 1846     		mov	r0, r3
 3820 05e6 FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
2584:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_Q_Frequency;
 3821              		.loc 1 2584 21
 3822 05ea 3B69     		ldr	r3, [r7, #16]
 3823 05ec FB63     		str	r3, [r7, #60]
2585:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2586:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2587:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2588:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2589:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2590:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3824              		.loc 1 2590 9
 3825 05ee CCE1     		b	.L292
 3826              	.L358:
2588:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3827              		.loc 1 2588 21
 3828 05f0 0023     		movs	r3, #0
 3829 05f2 FB63     		str	r3, [r7, #60]
 3830              		.loc 1 2590 9
 3831 05f4 C9E1     		b	.L292
 3832              	.L351:
2591:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2592:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
2593:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2594:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 3833              		.loc 1 2594 13
 3834 05f6 724B     		ldr	r3, .L426
 3835 05f8 1B68     		ldr	r3, [r3]
 3836 05fa 03F00403 		and	r3, r3, #4
 3837              		.loc 1 2594 12
 3838 05fe 042B     		cmp	r3, #4
 3839 0600 09D1     		bne	.L360
2595:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2596:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 3840              		.loc 1 2596 38
 3841 0602 6F4B     		ldr	r3, .L426
 3842 0604 1B68     		ldr	r3, [r3]
 3843              		.loc 1 2596 66
 3844 0606 DB08     		lsrs	r3, r3, #3
 3845 0608 03F00303 		and	r3, r3, #3
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 115


 3846              		.loc 1 2596 21
 3847 060c 6D4A     		ldr	r2, .L426+4
 3848 060e 22FA03F3 		lsr	r3, r2, r3
 3849 0612 FB63     		str	r3, [r7, #60]
2597:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2598:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2599:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2600:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2601:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2602:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3850              		.loc 1 2602 9
 3851 0614 B9E1     		b	.L292
 3852              	.L360:
2600:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3853              		.loc 1 2600 21
 3854 0616 0023     		movs	r3, #0
 3855 0618 FB63     		str	r3, [r7, #60]
 3856              		.loc 1 2602 9
 3857 061a B6E1     		b	.L292
 3858              	.L350:
2603:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2604:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
2605:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2606:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 3859              		.loc 1 2606 13
 3860 061c 684B     		ldr	r3, .L426
 3861 061e 1B68     		ldr	r3, [r3]
 3862 0620 03F48073 		and	r3, r3, #256
 3863              		.loc 1 2606 12
 3864 0624 B3F5807F 		cmp	r3, #256
 3865 0628 02D1     		bne	.L362
2607:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2608:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = CSI_VALUE;
 3866              		.loc 1 2608 21
 3867 062a 674B     		ldr	r3, .L426+8
 3868 062c FB63     		str	r3, [r7, #60]
2609:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2610:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2611:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2612:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2613:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2614:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3869              		.loc 1 2614 9
 3870 062e ACE1     		b	.L292
 3871              	.L362:
2612:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3872              		.loc 1 2612 21
 3873 0630 0023     		movs	r3, #0
 3874 0632 FB63     		str	r3, [r7, #60]
 3875              		.loc 1 2614 9
 3876 0634 A9E1     		b	.L292
 3877              	.L348:
2615:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2616:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
2617:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2618:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 3878              		.loc 1 2618 13
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 116


 3879 0636 624B     		ldr	r3, .L426
 3880 0638 1B68     		ldr	r3, [r3]
 3881 063a 03F40033 		and	r3, r3, #131072
 3882              		.loc 1 2618 12
 3883 063e B3F5003F 		cmp	r3, #131072
 3884 0642 02D1     		bne	.L364
2619:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2620:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = HSE_VALUE;
 3885              		.loc 1 2620 21
 3886 0644 614B     		ldr	r3, .L426+12
 3887 0646 FB63     		str	r3, [r7, #60]
2621:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2622:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2623:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2624:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2625:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2626:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3888              		.loc 1 2626 9
 3889 0648 9FE1     		b	.L292
 3890              	.L364:
2624:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3891              		.loc 1 2624 21
 3892 064a 0023     		movs	r3, #0
 3893 064c FB63     		str	r3, [r7, #60]
 3894              		.loc 1 2626 9
 3895 064e 9CE1     		b	.L292
 3896              	.L349:
2627:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2628:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2629:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2630:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = 0;
 3897              		.loc 1 2630 19
 3898 0650 0023     		movs	r3, #0
 3899 0652 FB63     		str	r3, [r7, #60]
2631:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3900              		.loc 1 2631 9
 3901 0654 99E1     		b	.L292
 3902              	.L347:
2632:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2633:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2634:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2635:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_ADC)
 3903              		.loc 1 2635 11
 3904 0656 D7E90023 		ldrd	r2, [r7]
 3905 065a A2F50021 		sub	r1, r2, #524288
 3906 065e 0B43     		orrs	r3, r3, r1
 3907 0660 73D1     		bne	.L366
2636:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2637:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get ADC clock source */
2638:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     srcclk = __HAL_RCC_GET_ADC_SOURCE();
 3908              		.loc 1 2638 14
 3909 0662 574B     		ldr	r3, .L426
 3910 0664 9B6D     		ldr	r3, [r3, #88]
 3911              		.loc 1 2638 12
 3912 0666 03F44033 		and	r3, r3, #196608
 3913 066a BB63     		str	r3, [r7, #56]
2639:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 117


2640:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (srcclk)
 3914              		.loc 1 2640 5
 3915 066c BB6B     		ldr	r3, [r7, #56]
 3916 066e B3F5003F 		cmp	r3, #131072
 3917 0672 2FD0     		beq	.L367
 3918 0674 BB6B     		ldr	r3, [r7, #56]
 3919 0676 B3F5003F 		cmp	r3, #131072
 3920 067a 63D8     		bhi	.L368
 3921 067c BB6B     		ldr	r3, [r7, #56]
 3922 067e 002B     		cmp	r3, #0
 3923 0680 04D0     		beq	.L369
 3924 0682 BB6B     		ldr	r3, [r7, #56]
 3925 0684 B3F5803F 		cmp	r3, #65536
 3926 0688 12D0     		beq	.L370
 3927 068a 5BE0     		b	.L368
 3928              	.L369:
2641:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2642:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_ADCCLKSOURCE_PLL2:
2643:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2644:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 3929              		.loc 1 2644 13
 3930 068c 4C4B     		ldr	r3, .L426
 3931 068e 1B68     		ldr	r3, [r3]
 3932 0690 03F00063 		and	r3, r3, #134217728
 3933              		.loc 1 2644 12
 3934 0694 B3F1006F 		cmp	r3, #134217728
 3935 0698 07D1     		bne	.L371
2645:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2646:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 3936              		.loc 1 2646 11
 3937 069a 07F11803 		add	r3, r7, #24
 3938 069e 1846     		mov	r0, r3
 3939 06a0 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2647:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 3940              		.loc 1 2647 21
 3941 06a4 BB69     		ldr	r3, [r7, #24]
 3942 06a6 FB63     		str	r3, [r7, #60]
2648:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2649:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2650:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2651:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2652:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2653:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3943              		.loc 1 2653 9
 3944 06a8 6FE1     		b	.L292
 3945              	.L371:
2651:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3946              		.loc 1 2651 21
 3947 06aa 0023     		movs	r3, #0
 3948 06ac FB63     		str	r3, [r7, #60]
 3949              		.loc 1 2653 9
 3950 06ae 6CE1     		b	.L292
 3951              	.L370:
2654:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2655:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_ADCCLKSOURCE_PLL3:
2656:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2657:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 118


 3952              		.loc 1 2657 13
 3953 06b0 434B     		ldr	r3, .L426
 3954 06b2 1B68     		ldr	r3, [r3]
 3955 06b4 03F00053 		and	r3, r3, #536870912
 3956              		.loc 1 2657 12
 3957 06b8 B3F1005F 		cmp	r3, #536870912
 3958 06bc 07D1     		bne	.L374
2658:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2659:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 3959              		.loc 1 2659 11
 3960 06be 07F10C03 		add	r3, r7, #12
 3961 06c2 1846     		mov	r0, r3
 3962 06c4 FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
2660:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_R_Frequency;
 3963              		.loc 1 2660 21
 3964 06c8 7B69     		ldr	r3, [r7, #20]
 3965 06ca FB63     		str	r3, [r7, #60]
2661:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2662:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2663:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2664:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2665:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2666:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 3966              		.loc 1 2666 9
 3967 06cc 5DE1     		b	.L292
 3968              	.L374:
2664:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3969              		.loc 1 2664 21
 3970 06ce 0023     		movs	r3, #0
 3971 06d0 FB63     		str	r3, [r7, #60]
 3972              		.loc 1 2666 9
 3973 06d2 5AE1     		b	.L292
 3974              	.L367:
2667:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2668:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2669:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_ADCCLKSOURCE_CLKP:
2670:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2671:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2672:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 3975              		.loc 1 2672 26
 3976 06d4 3A4B     		ldr	r3, .L426
 3977 06d6 DB6C     		ldr	r3, [r3, #76]
 3978              		.loc 1 2672 24
 3979 06d8 03F04053 		and	r3, r3, #805306368
 3980 06dc 7B63     		str	r3, [r7, #52]
2673:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2674:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 3981              		.loc 1 2674 14
 3982 06de 384B     		ldr	r3, .L426
 3983 06e0 1B68     		ldr	r3, [r3]
 3984 06e2 03F00403 		and	r3, r3, #4
 3985              		.loc 1 2674 12
 3986 06e6 042B     		cmp	r3, #4
 3987 06e8 0CD1     		bne	.L376
 3988              		.loc 1 2674 54 discriminator 1
 3989 06ea 7B6B     		ldr	r3, [r7, #52]
 3990 06ec 002B     		cmp	r3, #0
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 119


 3991 06ee 09D1     		bne	.L376
2675:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2676:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is HSI */
2677:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 3992              		.loc 1 2677 38
 3993 06f0 334B     		ldr	r3, .L426
 3994 06f2 1B68     		ldr	r3, [r3]
 3995              		.loc 1 2677 66
 3996 06f4 DB08     		lsrs	r3, r3, #3
 3997 06f6 03F00303 		and	r3, r3, #3
 3998              		.loc 1 2677 21
 3999 06fa 324A     		ldr	r2, .L426+4
 4000 06fc 22FA03F3 		lsr	r3, r2, r3
 4001 0700 FB63     		str	r3, [r7, #60]
 4002 0702 1EE0     		b	.L377
 4003              	.L376:
2678:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2679:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2680:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI)
 4004              		.loc 1 2680 19
 4005 0704 2E4B     		ldr	r3, .L426
 4006 0706 1B68     		ldr	r3, [r3]
 4007 0708 03F48073 		and	r3, r3, #256
 4008              		.loc 1 2680 17
 4009 070c B3F5807F 		cmp	r3, #256
 4010 0710 06D1     		bne	.L378
 4011              		.loc 1 2680 59 discriminator 1
 4012 0712 7B6B     		ldr	r3, [r7, #52]
 4013 0714 B3F1805F 		cmp	r3, #268435456
 4014 0718 02D1     		bne	.L378
2681:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2682:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is CSI */
2683:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = CSI_VALUE;
 4015              		.loc 1 2683 21
 4016 071a 2B4B     		ldr	r3, .L426+8
 4017 071c FB63     		str	r3, [r7, #60]
 4018 071e 10E0     		b	.L377
 4019              	.L378:
2684:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2685:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2686:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE)
 4020              		.loc 1 2686 19
 4021 0720 274B     		ldr	r3, .L426
 4022 0722 1B68     		ldr	r3, [r3]
 4023 0724 03F40033 		and	r3, r3, #131072
 4024              		.loc 1 2686 17
 4025 0728 B3F5003F 		cmp	r3, #131072
 4026 072c 06D1     		bne	.L379
 4027              		.loc 1 2686 59 discriminator 1
 4028 072e 7B6B     		ldr	r3, [r7, #52]
 4029 0730 B3F1005F 		cmp	r3, #536870912
 4030 0734 02D1     		bne	.L379
2687:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2688:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER Source is HSE */
2689:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = HSE_VALUE;
 4031              		.loc 1 2689 21
 4032 0736 254B     		ldr	r3, .L426+12
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 120


 4033 0738 FB63     		str	r3, [r7, #60]
 4034 073a 02E0     		b	.L377
 4035              	.L379:
2690:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2691:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2692:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2693:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2694:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           /* In Case the CKPER is disabled*/
2695:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 4036              		.loc 1 2695 21
 4037 073c 0023     		movs	r3, #0
 4038 073e FB63     		str	r3, [r7, #60]
2696:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2697:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2698:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4039              		.loc 1 2698 9
 4040 0740 23E1     		b	.L292
 4041              	.L377:
 4042 0742 22E1     		b	.L292
 4043              	.L368:
2699:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2700:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2701:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2702:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2703:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = 0;
 4044              		.loc 1 2703 19
 4045 0744 0023     		movs	r3, #0
 4046 0746 FB63     		str	r3, [r7, #60]
2704:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4047              		.loc 1 2704 9
 4048 0748 1FE1     		b	.L292
 4049              	.L366:
2705:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2706:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2707:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2708:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 4050              		.loc 1 2708 11
 4051 074a D7E90023 		ldrd	r2, [r7]
 4052 074e A2F58031 		sub	r1, r2, #65536
 4053 0752 0B43     		orrs	r3, r3, r1
 4054 0754 3CD1     		bne	.L380
2709:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2710:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get SDMMC clock source */
2711:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 4055              		.loc 1 2711 14
 4056 0756 1A4B     		ldr	r3, .L426
 4057 0758 DB6C     		ldr	r3, [r3, #76]
 4058              		.loc 1 2711 12
 4059 075a 03F48033 		and	r3, r3, #65536
 4060 075e BB63     		str	r3, [r7, #56]
2712:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2713:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (srcclk)
 4061              		.loc 1 2713 5
 4062 0760 BB6B     		ldr	r3, [r7, #56]
 4063 0762 002B     		cmp	r3, #0
 4064 0764 04D0     		beq	.L381
 4065 0766 BB6B     		ldr	r3, [r7, #56]
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 121


 4066 0768 B3F5803F 		cmp	r3, #65536
 4067 076c 12D0     		beq	.L382
 4068 076e 23E0     		b	.L421
 4069              	.L381:
2714:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2715:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
2716:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2717:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 4070              		.loc 1 2717 13
 4071 0770 134B     		ldr	r3, .L426
 4072 0772 1B68     		ldr	r3, [r3]
 4073 0774 03F00073 		and	r3, r3, #33554432
 4074              		.loc 1 2717 12
 4075 0778 B3F1007F 		cmp	r3, #33554432
 4076 077c 07D1     		bne	.L384
2718:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2719:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 4077              		.loc 1 2719 11
 4078 077e 07F12403 		add	r3, r7, #36
 4079 0782 1846     		mov	r0, r3
 4080 0784 FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
2720:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 4081              		.loc 1 2720 21
 4082 0788 BB6A     		ldr	r3, [r7, #40]
 4083 078a FB63     		str	r3, [r7, #60]
2721:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2722:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2723:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2724:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2725:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2726:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4084              		.loc 1 2726 9
 4085 078c FDE0     		b	.L292
 4086              	.L384:
2724:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4087              		.loc 1 2724 21
 4088 078e 0023     		movs	r3, #0
 4089 0790 FB63     		str	r3, [r7, #60]
 4090              		.loc 1 2726 9
 4091 0792 FAE0     		b	.L292
 4092              	.L382:
2727:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2728:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
2729:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2730:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 4093              		.loc 1 2730 13
 4094 0794 0A4B     		ldr	r3, .L426
 4095 0796 1B68     		ldr	r3, [r3]
 4096 0798 03F00063 		and	r3, r3, #134217728
 4097              		.loc 1 2730 12
 4098 079c B3F1006F 		cmp	r3, #134217728
 4099 07a0 07D1     		bne	.L387
2731:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2732:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 4100              		.loc 1 2732 11
 4101 07a2 07F11803 		add	r3, r7, #24
 4102 07a6 1846     		mov	r0, r3
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 122


 4103 07a8 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2733:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_R_Frequency;
 4104              		.loc 1 2733 21
 4105 07ac 3B6A     		ldr	r3, [r7, #32]
 4106 07ae FB63     		str	r3, [r7, #60]
2734:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2735:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2736:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2737:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2738:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2739:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4107              		.loc 1 2739 9
 4108 07b0 EBE0     		b	.L292
 4109              	.L387:
2737:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4110              		.loc 1 2737 21
 4111 07b2 0023     		movs	r3, #0
 4112 07b4 FB63     		str	r3, [r7, #60]
 4113              		.loc 1 2739 9
 4114 07b6 E8E0     		b	.L292
 4115              	.L421:
2740:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2741:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2742:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2743:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2744:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = 0;
 4116              		.loc 1 2744 19
 4117 07b8 0023     		movs	r3, #0
 4118 07ba FB63     		str	r3, [r7, #60]
2745:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4119              		.loc 1 2745 9
 4120 07bc E5E0     		b	.L292
 4121              	.L427:
 4122 07be 00BF     		.align	2
 4123              	.L426:
 4124 07c0 00440258 		.word	1476543488
 4125 07c4 0090D003 		.word	64000000
 4126 07c8 00093D00 		.word	4000000
 4127 07cc 00366E01 		.word	24000000
 4128              	.L380:
2746:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2747:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2748:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2749:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 4129              		.loc 1 2749 11
 4130 07d0 D7E90023 		ldrd	r2, [r7]
 4131 07d4 A2F58041 		sub	r1, r2, #16384
 4132 07d8 0B43     		orrs	r3, r3, r1
 4133 07da 40F08580 		bne	.L389
2750:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2751:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get SPI6 clock source */
2752:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 4134              		.loc 1 2752 14
 4135 07de 6D4B     		ldr	r3, .L428
 4136 07e0 9B6D     		ldr	r3, [r3, #88]
 4137              		.loc 1 2752 12
 4138 07e2 03F0E043 		and	r3, r3, #1879048192
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 123


 4139 07e6 BB63     		str	r3, [r7, #56]
2753:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2754:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (srcclk)
 4140              		.loc 1 2754 5
 4141 07e8 BB6B     		ldr	r3, [r7, #56]
 4142 07ea B3F1A04F 		cmp	r3, #1342177280
 4143 07ee 6BD0     		beq	.L390
 4144 07f0 BB6B     		ldr	r3, [r7, #56]
 4145 07f2 B3F1A04F 		cmp	r3, #1342177280
 4146 07f6 74D8     		bhi	.L391
 4147 07f8 BB6B     		ldr	r3, [r7, #56]
 4148 07fa B3F1804F 		cmp	r3, #1073741824
 4149 07fe 56D0     		beq	.L392
 4150 0800 BB6B     		ldr	r3, [r7, #56]
 4151 0802 B3F1804F 		cmp	r3, #1073741824
 4152 0806 6CD8     		bhi	.L391
 4153 0808 BB6B     		ldr	r3, [r7, #56]
 4154 080a B3F1405F 		cmp	r3, #805306368
 4155 080e 3BD0     		beq	.L393
 4156 0810 BB6B     		ldr	r3, [r7, #56]
 4157 0812 B3F1405F 		cmp	r3, #805306368
 4158 0816 64D8     		bhi	.L391
 4159 0818 BB6B     		ldr	r3, [r7, #56]
 4160 081a B3F1005F 		cmp	r3, #536870912
 4161 081e 21D0     		beq	.L394
 4162 0820 BB6B     		ldr	r3, [r7, #56]
 4163 0822 B3F1005F 		cmp	r3, #536870912
 4164 0826 5CD8     		bhi	.L391
 4165 0828 BB6B     		ldr	r3, [r7, #56]
 4166 082a 002B     		cmp	r3, #0
 4167 082c 04D0     		beq	.L395
 4168 082e BB6B     		ldr	r3, [r7, #56]
 4169 0830 B3F1805F 		cmp	r3, #268435456
 4170 0834 04D0     		beq	.L396
 4171 0836 54E0     		b	.L391
 4172              	.L395:
2755:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2756:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
2757:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2758:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = HAL_RCCEx_GetD3PCLK1Freq();
 4173              		.loc 1 2758 21
 4174 0838 FFF7FEFF 		bl	HAL_RCCEx_GetD3PCLK1Freq
 4175 083c F863     		str	r0, [r7, #60]
2759:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4176              		.loc 1 2759 9
 4177 083e A4E0     		b	.L292
 4178              	.L396:
2760:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2761:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
2762:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2763:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 4179              		.loc 1 2763 13
 4180 0840 544B     		ldr	r3, .L428
 4181 0842 1B68     		ldr	r3, [r3]
 4182 0844 03F00063 		and	r3, r3, #134217728
 4183              		.loc 1 2763 12
 4184 0848 B3F1006F 		cmp	r3, #134217728
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 124


 4185 084c 07D1     		bne	.L398
2764:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2765:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 4186              		.loc 1 2765 11
 4187 084e 07F11803 		add	r3, r7, #24
 4188 0852 1846     		mov	r0, r3
 4189 0854 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2766:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_Q_Frequency;
 4190              		.loc 1 2766 21
 4191 0858 FB69     		ldr	r3, [r7, #28]
 4192 085a FB63     		str	r3, [r7, #60]
2767:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2768:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2769:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2770:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2771:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2772:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4193              		.loc 1 2772 9
 4194 085c 95E0     		b	.L292
 4195              	.L398:
2770:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4196              		.loc 1 2770 21
 4197 085e 0023     		movs	r3, #0
 4198 0860 FB63     		str	r3, [r7, #60]
 4199              		.loc 1 2772 9
 4200 0862 92E0     		b	.L292
 4201              	.L394:
2773:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2774:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
2775:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2776:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 4202              		.loc 1 2776 13
 4203 0864 4B4B     		ldr	r3, .L428
 4204 0866 1B68     		ldr	r3, [r3]
 4205 0868 03F00053 		and	r3, r3, #536870912
 4206              		.loc 1 2776 12
 4207 086c B3F1005F 		cmp	r3, #536870912
 4208 0870 07D1     		bne	.L400
2777:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2778:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 4209              		.loc 1 2778 11
 4210 0872 07F10C03 		add	r3, r7, #12
 4211 0876 1846     		mov	r0, r3
 4212 0878 FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
2779:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_Q_Frequency;
 4213              		.loc 1 2779 21
 4214 087c 3B69     		ldr	r3, [r7, #16]
 4215 087e FB63     		str	r3, [r7, #60]
2780:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2781:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2782:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2783:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2784:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2785:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4216              		.loc 1 2785 9
 4217 0880 83E0     		b	.L292
 4218              	.L400:
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 125


2783:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4219              		.loc 1 2783 21
 4220 0882 0023     		movs	r3, #0
 4221 0884 FB63     		str	r3, [r7, #60]
 4222              		.loc 1 2785 9
 4223 0886 80E0     		b	.L292
 4224              	.L393:
2786:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2787:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
2788:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2789:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 4225              		.loc 1 2789 13
 4226 0888 424B     		ldr	r3, .L428
 4227 088a 1B68     		ldr	r3, [r3]
 4228 088c 03F00403 		and	r3, r3, #4
 4229              		.loc 1 2789 12
 4230 0890 042B     		cmp	r3, #4
 4231 0892 09D1     		bne	.L402
2790:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2791:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 4232              		.loc 1 2791 38
 4233 0894 3F4B     		ldr	r3, .L428
 4234 0896 1B68     		ldr	r3, [r3]
 4235              		.loc 1 2791 66
 4236 0898 DB08     		lsrs	r3, r3, #3
 4237 089a 03F00303 		and	r3, r3, #3
 4238              		.loc 1 2791 21
 4239 089e 3E4A     		ldr	r2, .L428+4
 4240 08a0 22FA03F3 		lsr	r3, r2, r3
 4241 08a4 FB63     		str	r3, [r7, #60]
2792:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2793:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2794:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2796:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2797:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4242              		.loc 1 2797 9
 4243 08a6 70E0     		b	.L292
 4244              	.L402:
2795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4245              		.loc 1 2795 21
 4246 08a8 0023     		movs	r3, #0
 4247 08aa FB63     		str	r3, [r7, #60]
 4248              		.loc 1 2797 9
 4249 08ac 6DE0     		b	.L292
 4250              	.L392:
2798:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2799:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
2800:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2801:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 4251              		.loc 1 2801 13
 4252 08ae 394B     		ldr	r3, .L428
 4253 08b0 1B68     		ldr	r3, [r3]
 4254 08b2 03F48073 		and	r3, r3, #256
 4255              		.loc 1 2801 12
 4256 08b6 B3F5807F 		cmp	r3, #256
 4257 08ba 02D1     		bne	.L404
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 126


2802:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2803:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = CSI_VALUE;
 4258              		.loc 1 2803 21
 4259 08bc 374B     		ldr	r3, .L428+8
 4260 08be FB63     		str	r3, [r7, #60]
2804:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2805:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2806:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2807:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2808:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2809:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4261              		.loc 1 2809 9
 4262 08c0 63E0     		b	.L292
 4263              	.L404:
2807:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4264              		.loc 1 2807 21
 4265 08c2 0023     		movs	r3, #0
 4266 08c4 FB63     		str	r3, [r7, #60]
 4267              		.loc 1 2809 9
 4268 08c6 60E0     		b	.L292
 4269              	.L390:
2810:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2811:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
2812:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2813:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 4270              		.loc 1 2813 13
 4271 08c8 324B     		ldr	r3, .L428
 4272 08ca 1B68     		ldr	r3, [r3]
 4273 08cc 03F40033 		and	r3, r3, #131072
 4274              		.loc 1 2813 12
 4275 08d0 B3F5003F 		cmp	r3, #131072
 4276 08d4 02D1     		bne	.L406
2814:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2815:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = HSE_VALUE;
 4277              		.loc 1 2815 21
 4278 08d6 324B     		ldr	r3, .L428+12
 4279 08d8 FB63     		str	r3, [r7, #60]
2816:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2817:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2818:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2819:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2820:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2821:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4280              		.loc 1 2821 9
 4281 08da 56E0     		b	.L292
 4282              	.L406:
2819:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4283              		.loc 1 2819 21
 4284 08dc 0023     		movs	r3, #0
 4285 08de FB63     		str	r3, [r7, #60]
 4286              		.loc 1 2821 9
 4287 08e0 53E0     		b	.L292
 4288              	.L391:
2822:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2823:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_SPI6CLKSOURCE_PIN)
2824:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_PIN: /* External clock is the clock source for SPI6 */
2825:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 127


2826:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = EXTERNAL_CLOCK_VALUE;
2827:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
2828:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2829:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* RCC_SPI6CLKSOURCE_PIN */
2830:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2831:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2832:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = 0;
 4289              		.loc 1 2832 19
 4290 08e2 0023     		movs	r3, #0
 4291 08e4 FB63     		str	r3, [r7, #60]
2833:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4292              		.loc 1 2833 9
 4293 08e6 50E0     		b	.L292
 4294              	.L389:
2834:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2835:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2836:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2837:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 4295              		.loc 1 2837 11
 4296 08e8 D7E90023 		ldrd	r2, [r7]
 4297 08ec A2F50041 		sub	r1, r2, #32768
 4298 08f0 0B43     		orrs	r3, r3, r1
 4299 08f2 48D1     		bne	.L408
2838:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2839:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get FDCAN clock source */
2840:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 4300              		.loc 1 2840 14
 4301 08f4 274B     		ldr	r3, .L428
 4302 08f6 1B6D     		ldr	r3, [r3, #80]
 4303              		.loc 1 2840 12
 4304 08f8 03F04053 		and	r3, r3, #805306368
 4305 08fc BB63     		str	r3, [r7, #56]
2841:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2842:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (srcclk)
 4306              		.loc 1 2842 5
 4307 08fe BB6B     		ldr	r3, [r7, #56]
 4308 0900 B3F1005F 		cmp	r3, #536870912
 4309 0904 2AD0     		beq	.L409
 4310 0906 BB6B     		ldr	r3, [r7, #56]
 4311 0908 B3F1005F 		cmp	r3, #536870912
 4312 090c 38D8     		bhi	.L410
 4313 090e BB6B     		ldr	r3, [r7, #56]
 4314 0910 002B     		cmp	r3, #0
 4315 0912 04D0     		beq	.L411
 4316 0914 BB6B     		ldr	r3, [r7, #56]
 4317 0916 B3F1805F 		cmp	r3, #268435456
 4318 091a 0DD0     		beq	.L412
 4319 091c 30E0     		b	.L410
 4320              	.L411:
2843:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2844:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
2845:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2846:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 4321              		.loc 1 2846 13
 4322 091e 1D4B     		ldr	r3, .L428
 4323 0920 1B68     		ldr	r3, [r3]
 4324 0922 03F40033 		and	r3, r3, #131072
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 128


 4325              		.loc 1 2846 12
 4326 0926 B3F5003F 		cmp	r3, #131072
 4327 092a 02D1     		bne	.L413
2847:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2848:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = HSE_VALUE;
 4328              		.loc 1 2848 21
 4329 092c 1C4B     		ldr	r3, .L428+12
 4330 092e FB63     		str	r3, [r7, #60]
2849:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2850:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2851:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2852:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2853:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2854:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4331              		.loc 1 2854 9
 4332 0930 2BE0     		b	.L292
 4333              	.L413:
2852:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4334              		.loc 1 2852 21
 4335 0932 0023     		movs	r3, #0
 4336 0934 FB63     		str	r3, [r7, #60]
 4337              		.loc 1 2854 9
 4338 0936 28E0     		b	.L292
 4339              	.L412:
2855:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2856:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
2857:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2858:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 4340              		.loc 1 2858 13
 4341 0938 164B     		ldr	r3, .L428
 4342 093a 1B68     		ldr	r3, [r3]
 4343 093c 03F00073 		and	r3, r3, #33554432
 4344              		.loc 1 2858 12
 4345 0940 B3F1007F 		cmp	r3, #33554432
 4346 0944 07D1     		bne	.L416
2859:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2860:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 4347              		.loc 1 2860 11
 4348 0946 07F12403 		add	r3, r7, #36
 4349 094a 1846     		mov	r0, r3
 4350 094c FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
2861:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 4351              		.loc 1 2861 21
 4352 0950 BB6A     		ldr	r3, [r7, #40]
 4353 0952 FB63     		str	r3, [r7, #60]
2862:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2864:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2865:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2866:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2867:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4354              		.loc 1 2867 9
 4355 0954 19E0     		b	.L292
 4356              	.L416:
2865:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4357              		.loc 1 2865 21
 4358 0956 0023     		movs	r3, #0
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 129


 4359 0958 FB63     		str	r3, [r7, #60]
 4360              		.loc 1 2867 9
 4361 095a 16E0     		b	.L292
 4362              	.L409:
2868:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2869:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
2870:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2871:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 4363              		.loc 1 2871 13
 4364 095c 0D4B     		ldr	r3, .L428
 4365 095e 1B68     		ldr	r3, [r3]
 4366 0960 03F00063 		and	r3, r3, #134217728
 4367              		.loc 1 2871 12
 4368 0964 B3F1006F 		cmp	r3, #134217728
 4369 0968 07D1     		bne	.L418
2872:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2873:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 4370              		.loc 1 2873 11
 4371 096a 07F11803 		add	r3, r7, #24
 4372 096e 1846     		mov	r0, r3
 4373 0970 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2874:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_Q_Frequency;
 4374              		.loc 1 2874 21
 4375 0974 FB69     		ldr	r3, [r7, #28]
 4376 0976 FB63     		str	r3, [r7, #60]
2875:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2876:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2877:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2878:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2879:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2880:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4377              		.loc 1 2880 9
 4378 0978 07E0     		b	.L292
 4379              	.L418:
2878:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4380              		.loc 1 2878 21
 4381 097a 0023     		movs	r3, #0
 4382 097c FB63     		str	r3, [r7, #60]
 4383              		.loc 1 2880 9
 4384 097e 04E0     		b	.L292
 4385              	.L410:
2881:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2882:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2883:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2884:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         frequency = 0;
 4386              		.loc 1 2884 19
 4387 0980 0023     		movs	r3, #0
 4388 0982 FB63     		str	r3, [r7, #60]
2885:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4389              		.loc 1 2885 9
 4390 0984 01E0     		b	.L292
 4391              	.L408:
2886:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2887:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2888:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2889:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
2890:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 130


2891:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     frequency = 0;
 4392              		.loc 1 2891 15
 4393 0986 0023     		movs	r3, #0
 4394 0988 FB63     		str	r3, [r7, #60]
 4395              	.L292:
2892:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2893:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2894:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return frequency;
 4396              		.loc 1 2894 10
 4397 098a FB6B     		ldr	r3, [r7, #60]
2895:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 4398              		.loc 1 2895 1
 4399 098c 1846     		mov	r0, r3
 4400 098e 4037     		adds	r7, r7, #64
 4401              	.LCFI14:
 4402              		.cfi_def_cfa_offset 8
 4403 0990 BD46     		mov	sp, r7
 4404              	.LCFI15:
 4405              		.cfi_def_cfa_register 13
 4406              		@ sp needed
 4407 0992 80BD     		pop	{r7, pc}
 4408              	.L429:
 4409              		.align	2
 4410              	.L428:
 4411 0994 00440258 		.word	1476543488
 4412 0998 0090D003 		.word	64000000
 4413 099c 00093D00 		.word	4000000
 4414 09a0 00366E01 		.word	24000000
 4415              		.cfi_endproc
 4416              	.LFE146:
 4418              		.section	.text.HAL_RCCEx_GetD1PCLK1Freq,"ax",%progbits
 4419              		.align	1
 4420              		.global	HAL_RCCEx_GetD1PCLK1Freq
 4421              		.syntax unified
 4422              		.thumb
 4423              		.thumb_func
 4425              	HAL_RCCEx_GetD1PCLK1Freq:
 4426              	.LFB147:
2896:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2897:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2898:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2899:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Returns the D1PCLK1 frequency
2900:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time D1PCLK1 changes, this function must be called to update the
2901:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right D1PCLK1 value. Otherwise, any configuration based on this function will be incorr
2902:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval D1PCLK1 frequency
2903:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2904:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetD1PCLK1Freq(void)
2905:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 4427              		.loc 1 2905 1
 4428              		.cfi_startproc
 4429              		@ args = 0, pretend = 0, frame = 0
 4430              		@ frame_needed = 1, uses_anonymous_args = 0
 4431 0000 80B5     		push	{r7, lr}
 4432              	.LCFI16:
 4433              		.cfi_def_cfa_offset 8
 4434              		.cfi_offset 7, -8
 4435              		.cfi_offset 14, -4
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 131


 4436 0002 00AF     		add	r7, sp, #0
 4437              	.LCFI17:
 4438              		.cfi_def_cfa_register 7
2906:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_D1CFGR_D1PPRE)
2907:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get HCLK source and Compute D1PCLK1 frequency ---------------------------*/
2908:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1PPRE) >> RCC_D1CFG
 4439              		.loc 1 2908 11
 4440 0004 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 4441 0008 0246     		mov	r2, r0
 4442              		.loc 1 2908 58 discriminator 1
 4443 000a 064B     		ldr	r3, .L432
 4444 000c 9B69     		ldr	r3, [r3, #24]
 4445              		.loc 1 2908 88 discriminator 1
 4446 000e 1B09     		lsrs	r3, r3, #4
 4447 0010 03F00703 		and	r3, r3, #7
 4448              		.loc 1 2908 53 discriminator 1
 4449 0014 0449     		ldr	r1, .L432+4
 4450 0016 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 4451              		.loc 1 2908 114 discriminator 1
 4452 0018 03F01F03 		and	r3, r3, #31
 4453              		.loc 1 2908 33 discriminator 1
 4454 001c 22FA03F3 		lsr	r3, r2, r3
2909:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
2910:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get HCLK source and Compute D1PCLK1 frequency ---------------------------*/
2911:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE) >> RCC_CDC
2912:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
2913:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 4455              		.loc 1 2913 1
 4456 0020 1846     		mov	r0, r3
 4457 0022 80BD     		pop	{r7, pc}
 4458              	.L433:
 4459              		.align	2
 4460              	.L432:
 4461 0024 00440258 		.word	1476543488
 4462 0028 00000000 		.word	D1CorePrescTable
 4463              		.cfi_endproc
 4464              	.LFE147:
 4466              		.section	.text.HAL_RCCEx_GetD3PCLK1Freq,"ax",%progbits
 4467              		.align	1
 4468              		.global	HAL_RCCEx_GetD3PCLK1Freq
 4469              		.syntax unified
 4470              		.thumb
 4471              		.thumb_func
 4473              	HAL_RCCEx_GetD3PCLK1Freq:
 4474              	.LFB148:
2914:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2915:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2916:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Returns the D3PCLK1 frequency
2917:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time D3PCLK1 changes, this function must be called to update the
2918:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorr
2919:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval D3PCLK1 frequency
2920:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2921:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
2922:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 4475              		.loc 1 2922 1
 4476              		.cfi_startproc
 4477              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 132


 4478              		@ frame_needed = 1, uses_anonymous_args = 0
 4479 0000 80B5     		push	{r7, lr}
 4480              	.LCFI18:
 4481              		.cfi_def_cfa_offset 8
 4482              		.cfi_offset 7, -8
 4483              		.cfi_offset 14, -4
 4484 0002 00AF     		add	r7, sp, #0
 4485              	.LCFI19:
 4486              		.cfi_def_cfa_register 7
2923:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_D3CFGR_D3PPRE)
2924:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
2925:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFG
 4487              		.loc 1 2925 11
 4488 0004 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 4489 0008 0246     		mov	r2, r0
 4490              		.loc 1 2925 58 discriminator 1
 4491 000a 064B     		ldr	r3, .L436
 4492 000c 1B6A     		ldr	r3, [r3, #32]
 4493              		.loc 1 2925 88 discriminator 1
 4494 000e 1B09     		lsrs	r3, r3, #4
 4495 0010 03F00703 		and	r3, r3, #7
 4496              		.loc 1 2925 53 discriminator 1
 4497 0014 0449     		ldr	r1, .L436+4
 4498 0016 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 4499              		.loc 1 2925 114 discriminator 1
 4500 0018 03F01F03 		and	r3, r3, #31
 4501              		.loc 1 2925 33 discriminator 1
 4502 001c 22FA03F3 		lsr	r3, r2, r3
2926:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
2927:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
2928:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SR
2929:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
2930:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 4503              		.loc 1 2930 1
 4504 0020 1846     		mov	r0, r3
 4505 0022 80BD     		pop	{r7, pc}
 4506              	.L437:
 4507              		.align	2
 4508              	.L436:
 4509 0024 00440258 		.word	1476543488
 4510 0028 00000000 		.word	D1CorePrescTable
 4511              		.cfi_endproc
 4512              	.LFE148:
 4514              		.section	.text.HAL_RCCEx_GetPLL2ClockFreq,"ax",%progbits
 4515              		.align	1
 4516              		.global	HAL_RCCEx_GetPLL2ClockFreq
 4517              		.syntax unified
 4518              		.thumb
 4519              		.thumb_func
 4521              	HAL_RCCEx_GetPLL2ClockFreq:
 4522              	.LFB149:
2931:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2932:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @brief  Returns the PLL2 clock frequencies :PLL2_P_Frequency,PLL2_R_Frequency and PLL2_Q_Frequenc
2933:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   The PLL2 clock frequencies computed by this function is not the real
2934:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         frequency in the chip. It is calculated based on the predefined
2935:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         constant and the selected clock source:
2936:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note     The function returns values based on HSE_VALUE, HSI_VALUE or CSI Value multiplied/div
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 133


2937:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This function can be used by the user application to compute the
2938:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         baud-rate for the communication peripherals or configure other parameters.
2939:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
2940:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time PLL2CLK changes, this function must be called to update the
2941:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorr
2942:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PLL2_Clocks structure.
2943:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2944:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2945:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
2946:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 4523              		.loc 1 2946 1
 4524              		.cfi_startproc
 4525              		@ args = 0, pretend = 0, frame = 32
 4526              		@ frame_needed = 1, uses_anonymous_args = 0
 4527              		@ link register save eliminated.
 4528 0000 80B4     		push	{r7}
 4529              	.LCFI20:
 4530              		.cfi_def_cfa_offset 4
 4531              		.cfi_offset 7, -4
 4532 0002 89B0     		sub	sp, sp, #36
 4533              	.LCFI21:
 4534              		.cfi_def_cfa_offset 40
 4535 0004 00AF     		add	r7, sp, #0
 4536              	.LCFI22:
 4537              		.cfi_def_cfa_register 7
 4538 0006 7860     		str	r0, [r7, #4]
2947:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t  pllsource, pll2m,  pll2fracen, hsivalue;
2948:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   float_t fracn2, pll2vco;
2949:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2950:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
2951:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****      PLL2xCLK = PLL2_VCO / PLL2x
2952:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2953:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 4539              		.loc 1 2953 19
 4540 0008 A14B     		ldr	r3, .L449
 4541 000a 9B6A     		ldr	r3, [r3, #40]
 4542              		.loc 1 2953 13
 4543 000c 03F00303 		and	r3, r3, #3
 4544 0010 BB61     		str	r3, [r7, #24]
2954:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 4545              		.loc 1 2954 16
 4546 0012 9F4B     		ldr	r3, .L449
 4547 0014 9B6A     		ldr	r3, [r3, #40]
 4548              		.loc 1 2954 51
 4549 0016 1B0B     		lsrs	r3, r3, #12
 4550              		.loc 1 2954 9
 4551 0018 03F03F03 		and	r3, r3, #63
 4552 001c 7B61     		str	r3, [r7, #20]
2955:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 4553              		.loc 1 2955 20
 4554 001e 9C4B     		ldr	r3, .L449
 4555 0020 DB6A     		ldr	r3, [r3, #44]
 4556              		.loc 1 2955 56
 4557 0022 1B09     		lsrs	r3, r3, #4
 4558              		.loc 1 2955 14
 4559 0024 03F00103 		and	r3, r3, #1
 4560 0028 3B61     		str	r3, [r7, #16]
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 134


2956:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 4561              		.loc 1 2956 50
 4562 002a 994B     		ldr	r3, .L449
 4563 002c DB6B     		ldr	r3, [r3, #60]
 4564              		.loc 1 2956 86
 4565 002e DB08     		lsrs	r3, r3, #3
 4566 0030 C3F30C03 		ubfx	r3, r3, #0, #13
 4567              		.loc 1 2956 21
 4568 0034 3A69     		ldr	r2, [r7, #16]
 4569 0036 02FB03F3 		mul	r3, r2, r3
 4570              		.loc 1 2956 10
 4571 003a 07EE903A 		vmov	s15, r3	@ int
 4572 003e F8EE677A 		vcvt.f32.u32	s15, s15
 4573 0042 C7ED037A 		vstr.32	s15, [r7, #12]
2957:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2958:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (pll2m != 0U)
 4574              		.loc 1 2958 6
 4575 0046 7B69     		ldr	r3, [r7, #20]
 4576 0048 002B     		cmp	r3, #0
 4577 004a 00F01181 		beq	.L439
2959:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2960:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (pllsource)
 4578              		.loc 1 2960 5
 4579 004e BB69     		ldr	r3, [r7, #24]
 4580 0050 022B     		cmp	r3, #2
 4581 0052 00F08380 		beq	.L440
 4582 0056 BB69     		ldr	r3, [r7, #24]
 4583 0058 022B     		cmp	r3, #2
 4584 005a 00F2A180 		bhi	.L441
 4585 005e BB69     		ldr	r3, [r7, #24]
 4586 0060 002B     		cmp	r3, #0
 4587 0062 03D0     		beq	.L442
 4588 0064 BB69     		ldr	r3, [r7, #24]
 4589 0066 012B     		cmp	r3, #1
 4590 0068 56D0     		beq	.L443
 4591 006a 99E0     		b	.L441
 4592              	.L442:
2961:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2962:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2963:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
2964:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2965:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 4593              		.loc 1 2965 13
 4594 006c 884B     		ldr	r3, .L449
 4595 006e 1B68     		ldr	r3, [r3]
 4596 0070 03F02003 		and	r3, r3, #32
 4597              		.loc 1 2965 12
 4598 0074 002B     		cmp	r3, #0
 4599 0076 2DD0     		beq	.L444
2966:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2967:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 4600              		.loc 1 2967 37
 4601 0078 854B     		ldr	r3, .L449
 4602 007a 1B68     		ldr	r3, [r3]
 4603              		.loc 1 2967 65
 4604 007c DB08     		lsrs	r3, r3, #3
 4605 007e 03F00303 		and	r3, r3, #3
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 135


 4606              		.loc 1 2967 20
 4607 0082 844A     		ldr	r2, .L449+4
 4608 0084 22FA03F3 		lsr	r3, r2, r3
 4609 0088 BB60     		str	r3, [r7, #8]
2968:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC
 4610              		.loc 1 2968 22
 4611 008a BB68     		ldr	r3, [r7, #8]
 4612 008c 07EE903A 		vmov	s15, r3	@ int
 4613 0090 F8EE676A 		vcvt.f32.u32	s13, s15
 4614              		.loc 1 2968 42
 4615 0094 7B69     		ldr	r3, [r7, #20]
 4616 0096 07EE903A 		vmov	s15, r3	@ int
 4617 009a F8EE677A 		vcvt.f32.u32	s15, s15
 4618              		.loc 1 2968 40
 4619 009e 86EEA77A 		vdiv.f32	s14, s13, s15
 4620              		.loc 1 2968 84
 4621 00a2 7B4B     		ldr	r3, .L449
 4622 00a4 9B6B     		ldr	r3, [r3, #56]
 4623              		.loc 1 2968 70
 4624 00a6 C3F30803 		ubfx	r3, r3, #0, #9
 4625              		.loc 1 2968 61
 4626 00aa 07EE903A 		vmov	s15, r3	@ int
 4627 00ae F8EE676A 		vcvt.f32.u32	s13, s15
 4628              		.loc 1 2968 124
 4629 00b2 97ED036A 		vldr.32	s12, [r7, #12]
 4630 00b6 DFED785A 		vldr.32	s11, .L449+8
 4631 00ba C6EE257A 		vdiv.f32	s15, s12, s11
 4632              		.loc 1 2968 114
 4633 00be 76EEA77A 		vadd.f32	s15, s13, s15
 4634              		.loc 1 2968 143
 4635 00c2 F7EE006A 		vmov.f32	s13, #1.0e+0
 4636 00c6 77EEA67A 		vadd.f32	s15, s15, s13
 4637              		.loc 1 2968 19
 4638 00ca 67EE277A 		vmul.f32	s15, s14, s15
 4639 00ce C7ED077A 		vstr.32	s15, [r7, #28]
2969:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2970:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
2971:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2972:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RC
2973:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2974:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4640              		.loc 1 2974 9
 4641 00d2 87E0     		b	.L446
 4642              	.L444:
2972:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4643              		.loc 1 2972 43
 4644 00d4 7B69     		ldr	r3, [r7, #20]
 4645 00d6 07EE903A 		vmov	s15, r3	@ int
 4646 00da F8EE677A 		vcvt.f32.u32	s15, s15
2972:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4647              		.loc 1 2972 41
 4648 00de DFED6F6A 		vldr.32	s13, .L449+12
 4649 00e2 86EEA77A 		vdiv.f32	s14, s13, s15
2972:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4650              		.loc 1 2972 85
 4651 00e6 6A4B     		ldr	r3, .L449
 4652 00e8 9B6B     		ldr	r3, [r3, #56]
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 136


2972:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4653              		.loc 1 2972 71
 4654 00ea C3F30803 		ubfx	r3, r3, #0, #9
2972:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4655              		.loc 1 2972 62
 4656 00ee 07EE903A 		vmov	s15, r3	@ int
 4657 00f2 F8EE676A 		vcvt.f32.u32	s13, s15
2972:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4658              		.loc 1 2972 125
 4659 00f6 97ED036A 		vldr.32	s12, [r7, #12]
 4660 00fa DFED675A 		vldr.32	s11, .L449+8
 4661 00fe C6EE257A 		vdiv.f32	s15, s12, s11
2972:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4662              		.loc 1 2972 115
 4663 0102 76EEA77A 		vadd.f32	s15, s13, s15
2972:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4664              		.loc 1 2972 144
 4665 0106 F7EE006A 		vmov.f32	s13, #1.0e+0
 4666 010a 77EEA67A 		vadd.f32	s15, s15, s13
2972:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4667              		.loc 1 2972 19
 4668 010e 67EE277A 		vmul.f32	s15, s14, s15
 4669 0112 C7ED077A 		vstr.32	s15, [r7, #28]
 4670              		.loc 1 2974 9
 4671 0116 65E0     		b	.L446
 4672              	.L443:
2975:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2976:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
2977:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_
 4673              		.loc 1 2977 41
 4674 0118 7B69     		ldr	r3, [r7, #20]
 4675 011a 07EE903A 		vmov	s15, r3	@ int
 4676 011e F8EE677A 		vcvt.f32.u32	s15, s15
 4677              		.loc 1 2977 39
 4678 0122 DFED5F6A 		vldr.32	s13, .L449+16
 4679 0126 86EEA77A 		vdiv.f32	s14, s13, s15
 4680              		.loc 1 2977 83
 4681 012a 594B     		ldr	r3, .L449
 4682 012c 9B6B     		ldr	r3, [r3, #56]
 4683              		.loc 1 2977 69
 4684 012e C3F30803 		ubfx	r3, r3, #0, #9
 4685              		.loc 1 2977 60
 4686 0132 07EE903A 		vmov	s15, r3	@ int
 4687 0136 F8EE676A 		vcvt.f32.u32	s13, s15
 4688              		.loc 1 2977 123
 4689 013a 97ED036A 		vldr.32	s12, [r7, #12]
 4690 013e DFED565A 		vldr.32	s11, .L449+8
 4691 0142 C6EE257A 		vdiv.f32	s15, s12, s11
 4692              		.loc 1 2977 113
 4693 0146 76EEA77A 		vadd.f32	s15, s13, s15
 4694              		.loc 1 2977 142
 4695 014a F7EE006A 		vmov.f32	s13, #1.0e+0
 4696 014e 77EEA67A 		vadd.f32	s15, s15, s13
 4697              		.loc 1 2977 17
 4698 0152 67EE277A 		vmul.f32	s15, s14, s15
 4699 0156 C7ED077A 		vstr.32	s15, [r7, #28]
2978:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 137


 4700              		.loc 1 2978 9
 4701 015a 43E0     		b	.L446
 4702              	.L440:
2979:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2980:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
2981:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_
 4703              		.loc 1 2981 41
 4704 015c 7B69     		ldr	r3, [r7, #20]
 4705 015e 07EE903A 		vmov	s15, r3	@ int
 4706 0162 F8EE677A 		vcvt.f32.u32	s15, s15
 4707              		.loc 1 2981 39
 4708 0166 DFED4F6A 		vldr.32	s13, .L449+20
 4709 016a 86EEA77A 		vdiv.f32	s14, s13, s15
 4710              		.loc 1 2981 83
 4711 016e 484B     		ldr	r3, .L449
 4712 0170 9B6B     		ldr	r3, [r3, #56]
 4713              		.loc 1 2981 69
 4714 0172 C3F30803 		ubfx	r3, r3, #0, #9
 4715              		.loc 1 2981 60
 4716 0176 07EE903A 		vmov	s15, r3	@ int
 4717 017a F8EE676A 		vcvt.f32.u32	s13, s15
 4718              		.loc 1 2981 123
 4719 017e 97ED036A 		vldr.32	s12, [r7, #12]
 4720 0182 DFED455A 		vldr.32	s11, .L449+8
 4721 0186 C6EE257A 		vdiv.f32	s15, s12, s11
 4722              		.loc 1 2981 113
 4723 018a 76EEA77A 		vadd.f32	s15, s13, s15
 4724              		.loc 1 2981 142
 4725 018e F7EE006A 		vmov.f32	s13, #1.0e+0
 4726 0192 77EEA67A 		vadd.f32	s15, s15, s13
 4727              		.loc 1 2981 17
 4728 0196 67EE277A 		vmul.f32	s15, s14, s15
 4729 019a C7ED077A 		vstr.32	s15, [r7, #28]
2982:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4730              		.loc 1 2982 9
 4731 019e 21E0     		b	.L446
 4732              	.L441:
2983:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2984:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
2985:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_
 4733              		.loc 1 2985 41
 4734 01a0 7B69     		ldr	r3, [r7, #20]
 4735 01a2 07EE903A 		vmov	s15, r3	@ int
 4736 01a6 F8EE677A 		vcvt.f32.u32	s15, s15
 4737              		.loc 1 2985 39
 4738 01aa DFED3D6A 		vldr.32	s13, .L449+16
 4739 01ae 86EEA77A 		vdiv.f32	s14, s13, s15
 4740              		.loc 1 2985 83
 4741 01b2 374B     		ldr	r3, .L449
 4742 01b4 9B6B     		ldr	r3, [r3, #56]
 4743              		.loc 1 2985 69
 4744 01b6 C3F30803 		ubfx	r3, r3, #0, #9
 4745              		.loc 1 2985 60
 4746 01ba 07EE903A 		vmov	s15, r3	@ int
 4747 01be F8EE676A 		vcvt.f32.u32	s13, s15
 4748              		.loc 1 2985 123
 4749 01c2 97ED036A 		vldr.32	s12, [r7, #12]
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 138


 4750 01c6 DFED345A 		vldr.32	s11, .L449+8
 4751 01ca C6EE257A 		vdiv.f32	s15, s12, s11
 4752              		.loc 1 2985 113
 4753 01ce 76EEA77A 		vadd.f32	s15, s13, s15
 4754              		.loc 1 2985 142
 4755 01d2 F7EE006A 		vmov.f32	s13, #1.0e+0
 4756 01d6 77EEA67A 		vadd.f32	s15, s15, s13
 4757              		.loc 1 2985 17
 4758 01da 67EE277A 		vmul.f32	s15, s14, s15
 4759 01de C7ED077A 		vstr.32	s15, [r7, #28]
2986:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4760              		.loc 1 2986 9
 4761 01e2 00BF     		nop
 4762              	.L446:
2987:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2988:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DI
 4763              		.loc 1 2988 92
 4764 01e4 2A4B     		ldr	r3, .L449
 4765 01e6 9B6B     		ldr	r3, [r3, #56]
 4766              		.loc 1 2988 77
 4767 01e8 5B0A     		lsrs	r3, r3, #9
 4768 01ea 03F07F03 		and	r3, r3, #127
 4769              		.loc 1 2988 68
 4770 01ee 07EE903A 		vmov	s15, r3	@ int
 4771 01f2 F8EE677A 		vcvt.f32.u32	s15, s15
 4772              		.loc 1 2988 129
 4773 01f6 B7EE007A 		vmov.f32	s14, #1.0e+0
 4774 01fa 37EE877A 		vadd.f32	s14, s15, s14
 4775              		.loc 1 2988 47
 4776 01fe D7ED076A 		vldr.32	s13, [r7, #28]
 4777 0202 C6EE877A 		vdiv.f32	s15, s13, s14
 4778              		.loc 1 2988 37
 4779 0206 FCEEE77A 		vcvt.u32.f32	s15, s15
 4780 020a 17EE902A 		vmov	r2, s15	@ int
 4781              		.loc 1 2988 35
 4782 020e 7B68     		ldr	r3, [r7, #4]
 4783 0210 1A60     		str	r2, [r3]
2989:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DI
 4784              		.loc 1 2989 92
 4785 0212 1F4B     		ldr	r3, .L449
 4786 0214 9B6B     		ldr	r3, [r3, #56]
 4787              		.loc 1 2989 77
 4788 0216 1B0C     		lsrs	r3, r3, #16
 4789 0218 03F07F03 		and	r3, r3, #127
 4790              		.loc 1 2989 68
 4791 021c 07EE903A 		vmov	s15, r3	@ int
 4792 0220 F8EE677A 		vcvt.f32.u32	s15, s15
 4793              		.loc 1 2989 129
 4794 0224 B7EE007A 		vmov.f32	s14, #1.0e+0
 4795 0228 37EE877A 		vadd.f32	s14, s15, s14
 4796              		.loc 1 2989 47
 4797 022c D7ED076A 		vldr.32	s13, [r7, #28]
 4798 0230 C6EE877A 		vdiv.f32	s15, s13, s14
 4799              		.loc 1 2989 37
 4800 0234 FCEEE77A 		vcvt.u32.f32	s15, s15
 4801 0238 17EE902A 		vmov	r2, s15	@ int
 4802              		.loc 1 2989 35
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 139


 4803 023c 7B68     		ldr	r3, [r7, #4]
 4804 023e 5A60     		str	r2, [r3, #4]
2990:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DI
 4805              		.loc 1 2990 92
 4806 0240 134B     		ldr	r3, .L449
 4807 0242 9B6B     		ldr	r3, [r3, #56]
 4808              		.loc 1 2990 77
 4809 0244 1B0E     		lsrs	r3, r3, #24
 4810 0246 03F07F03 		and	r3, r3, #127
 4811              		.loc 1 2990 68
 4812 024a 07EE903A 		vmov	s15, r3	@ int
 4813 024e F8EE677A 		vcvt.f32.u32	s15, s15
 4814              		.loc 1 2990 129
 4815 0252 B7EE007A 		vmov.f32	s14, #1.0e+0
 4816 0256 37EE877A 		vadd.f32	s14, s15, s14
 4817              		.loc 1 2990 47
 4818 025a D7ED076A 		vldr.32	s13, [r7, #28]
 4819 025e C6EE877A 		vdiv.f32	s15, s13, s14
 4820              		.loc 1 2990 37
 4821 0262 FCEEE77A 		vcvt.u32.f32	s15, s15
 4822 0266 17EE902A 		vmov	r2, s15	@ int
 4823              		.loc 1 2990 35
 4824 026a 7B68     		ldr	r3, [r7, #4]
 4825 026c 9A60     		str	r2, [r3, #8]
2991:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2992:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
2993:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2994:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_P_Frequency = 0U;
2995:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_Q_Frequency = 0U;
2996:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_R_Frequency = 0U;
2997:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2998:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 4826              		.loc 1 2998 1
 4827 026e 08E0     		b	.L448
 4828              	.L439:
2994:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_Q_Frequency = 0U;
 4829              		.loc 1 2994 35
 4830 0270 7B68     		ldr	r3, [r7, #4]
 4831 0272 0022     		movs	r2, #0
 4832 0274 1A60     		str	r2, [r3]
2995:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_R_Frequency = 0U;
 4833              		.loc 1 2995 35
 4834 0276 7B68     		ldr	r3, [r7, #4]
 4835 0278 0022     		movs	r2, #0
 4836 027a 5A60     		str	r2, [r3, #4]
2996:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 4837              		.loc 1 2996 35
 4838 027c 7B68     		ldr	r3, [r7, #4]
 4839 027e 0022     		movs	r2, #0
 4840 0280 9A60     		str	r2, [r3, #8]
 4841              	.L448:
 4842              		.loc 1 2998 1
 4843 0282 00BF     		nop
 4844 0284 2437     		adds	r7, r7, #36
 4845              	.LCFI23:
 4846              		.cfi_def_cfa_offset 4
 4847 0286 BD46     		mov	sp, r7
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 140


 4848              	.LCFI24:
 4849              		.cfi_def_cfa_register 13
 4850              		@ sp needed
 4851 0288 5DF8047B 		ldr	r7, [sp], #4
 4852              	.LCFI25:
 4853              		.cfi_restore 7
 4854              		.cfi_def_cfa_offset 0
 4855 028c 7047     		bx	lr
 4856              	.L450:
 4857 028e 00BF     		.align	2
 4858              	.L449:
 4859 0290 00440258 		.word	1476543488
 4860 0294 0090D003 		.word	64000000
 4861 0298 00000046 		.word	1174405120
 4862 029c 0024744C 		.word	1282679808
 4863 02a0 0024744A 		.word	1249125376
 4864 02a4 001BB74B 		.word	1270291200
 4865              		.cfi_endproc
 4866              	.LFE149:
 4868              		.section	.text.HAL_RCCEx_GetPLL3ClockFreq,"ax",%progbits
 4869              		.align	1
 4870              		.global	HAL_RCCEx_GetPLL3ClockFreq
 4871              		.syntax unified
 4872              		.thumb
 4873              		.thumb_func
 4875              	HAL_RCCEx_GetPLL3ClockFreq:
 4876              	.LFB150:
2999:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3000:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3001:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @brief  Returns the PLL3 clock frequencies :PLL3_P_Frequency,PLL3_R_Frequency and PLL3_Q_Frequenc
3002:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   The PLL3 clock frequencies computed by this function is not the real
3003:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         frequency in the chip. It is calculated based on the predefined
3004:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         constant and the selected clock source:
3005:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note     The function returns values based on HSE_VALUE, HSI_VALUE or CSI Value multiplied/div
3006:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This function can be used by the user application to compute the
3007:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         baud-rate for the communication peripherals or configure other parameters.
3008:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
3009:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time PLL3CLK changes, this function must be called to update the
3010:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorr
3011:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PLL3_Clocks structure.
3012:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3013:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3014:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
3015:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 4877              		.loc 1 3015 1
 4878              		.cfi_startproc
 4879              		@ args = 0, pretend = 0, frame = 32
 4880              		@ frame_needed = 1, uses_anonymous_args = 0
 4881              		@ link register save eliminated.
 4882 0000 80B4     		push	{r7}
 4883              	.LCFI26:
 4884              		.cfi_def_cfa_offset 4
 4885              		.cfi_offset 7, -4
 4886 0002 89B0     		sub	sp, sp, #36
 4887              	.LCFI27:
 4888              		.cfi_def_cfa_offset 40
 4889 0004 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 141


 4890              	.LCFI28:
 4891              		.cfi_def_cfa_register 7
 4892 0006 7860     		str	r0, [r7, #4]
3016:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t pllsource, pll3m, pll3fracen, hsivalue;
3017:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   float_t fracn3, pll3vco;
3018:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3019:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
3020:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****      PLL3xCLK = PLL3_VCO / PLLxR
3021:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3022:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 4893              		.loc 1 3022 19
 4894 0008 A14B     		ldr	r3, .L462
 4895 000a 9B6A     		ldr	r3, [r3, #40]
 4896              		.loc 1 3022 13
 4897 000c 03F00303 		and	r3, r3, #3
 4898 0010 BB61     		str	r3, [r7, #24]
3023:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 4899              		.loc 1 3023 16
 4900 0012 9F4B     		ldr	r3, .L462
 4901 0014 9B6A     		ldr	r3, [r3, #40]
 4902              		.loc 1 3023 51
 4903 0016 1B0D     		lsrs	r3, r3, #20
 4904              		.loc 1 3023 9
 4905 0018 03F03F03 		and	r3, r3, #63
 4906 001c 7B61     		str	r3, [r7, #20]
3024:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 4907              		.loc 1 3024 20
 4908 001e 9C4B     		ldr	r3, .L462
 4909 0020 DB6A     		ldr	r3, [r3, #44]
 4910              		.loc 1 3024 56
 4911 0022 1B0A     		lsrs	r3, r3, #8
 4912              		.loc 1 3024 14
 4913 0024 03F00103 		and	r3, r3, #1
 4914 0028 3B61     		str	r3, [r7, #16]
3025:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 4915              		.loc 1 3025 50
 4916 002a 994B     		ldr	r3, .L462
 4917 002c 5B6C     		ldr	r3, [r3, #68]
 4918              		.loc 1 3025 86
 4919 002e DB08     		lsrs	r3, r3, #3
 4920 0030 C3F30C03 		ubfx	r3, r3, #0, #13
 4921              		.loc 1 3025 21
 4922 0034 3A69     		ldr	r2, [r7, #16]
 4923 0036 02FB03F3 		mul	r3, r2, r3
 4924              		.loc 1 3025 10
 4925 003a 07EE903A 		vmov	s15, r3	@ int
 4926 003e F8EE677A 		vcvt.f32.u32	s15, s15
 4927 0042 C7ED037A 		vstr.32	s15, [r7, #12]
3026:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3027:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (pll3m != 0U)
 4928              		.loc 1 3027 6
 4929 0046 7B69     		ldr	r3, [r7, #20]
 4930 0048 002B     		cmp	r3, #0
 4931 004a 00F01181 		beq	.L452
3028:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3029:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (pllsource)
 4932              		.loc 1 3029 5
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 142


 4933 004e BB69     		ldr	r3, [r7, #24]
 4934 0050 022B     		cmp	r3, #2
 4935 0052 00F08380 		beq	.L453
 4936 0056 BB69     		ldr	r3, [r7, #24]
 4937 0058 022B     		cmp	r3, #2
 4938 005a 00F2A180 		bhi	.L454
 4939 005e BB69     		ldr	r3, [r7, #24]
 4940 0060 002B     		cmp	r3, #0
 4941 0062 03D0     		beq	.L455
 4942 0064 BB69     		ldr	r3, [r7, #24]
 4943 0066 012B     		cmp	r3, #1
 4944 0068 56D0     		beq	.L456
 4945 006a 99E0     		b	.L454
 4946              	.L455:
3030:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3031:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
3032:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3033:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 4947              		.loc 1 3033 13
 4948 006c 884B     		ldr	r3, .L462
 4949 006e 1B68     		ldr	r3, [r3]
 4950 0070 03F02003 		and	r3, r3, #32
 4951              		.loc 1 3033 12
 4952 0074 002B     		cmp	r3, #0
 4953 0076 2DD0     		beq	.L457
3034:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
3035:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 4954              		.loc 1 3035 37
 4955 0078 854B     		ldr	r3, .L462
 4956 007a 1B68     		ldr	r3, [r3]
 4957              		.loc 1 3035 65
 4958 007c DB08     		lsrs	r3, r3, #3
 4959 007e 03F00303 		and	r3, r3, #3
 4960              		.loc 1 3035 20
 4961 0082 844A     		ldr	r2, .L462+4
 4962 0084 22FA03F3 		lsr	r3, r2, r3
 4963 0088 BB60     		str	r3, [r7, #8]
3036:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC
 4964              		.loc 1 3036 22
 4965 008a BB68     		ldr	r3, [r7, #8]
 4966 008c 07EE903A 		vmov	s15, r3	@ int
 4967 0090 F8EE676A 		vcvt.f32.u32	s13, s15
 4968              		.loc 1 3036 42
 4969 0094 7B69     		ldr	r3, [r7, #20]
 4970 0096 07EE903A 		vmov	s15, r3	@ int
 4971 009a F8EE677A 		vcvt.f32.u32	s15, s15
 4972              		.loc 1 3036 40
 4973 009e 86EEA77A 		vdiv.f32	s14, s13, s15
 4974              		.loc 1 3036 84
 4975 00a2 7B4B     		ldr	r3, .L462
 4976 00a4 1B6C     		ldr	r3, [r3, #64]
 4977              		.loc 1 3036 70
 4978 00a6 C3F30803 		ubfx	r3, r3, #0, #9
 4979              		.loc 1 3036 61
 4980 00aa 07EE903A 		vmov	s15, r3	@ int
 4981 00ae F8EE676A 		vcvt.f32.u32	s13, s15
 4982              		.loc 1 3036 124
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 143


 4983 00b2 97ED036A 		vldr.32	s12, [r7, #12]
 4984 00b6 DFED785A 		vldr.32	s11, .L462+8
 4985 00ba C6EE257A 		vdiv.f32	s15, s12, s11
 4986              		.loc 1 3036 114
 4987 00be 76EEA77A 		vadd.f32	s15, s13, s15
 4988              		.loc 1 3036 143
 4989 00c2 F7EE006A 		vmov.f32	s13, #1.0e+0
 4990 00c6 77EEA67A 		vadd.f32	s15, s15, s13
 4991              		.loc 1 3036 19
 4992 00ca 67EE277A 		vmul.f32	s15, s14, s15
 4993 00ce C7ED077A 		vstr.32	s15, [r7, #28]
3037:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
3038:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
3039:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
3040:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RC
3041:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
3042:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 4994              		.loc 1 3042 9
 4995 00d2 87E0     		b	.L459
 4996              	.L457:
3040:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 4997              		.loc 1 3040 43
 4998 00d4 7B69     		ldr	r3, [r7, #20]
 4999 00d6 07EE903A 		vmov	s15, r3	@ int
 5000 00da F8EE677A 		vcvt.f32.u32	s15, s15
3040:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5001              		.loc 1 3040 41
 5002 00de DFED6F6A 		vldr.32	s13, .L462+12
 5003 00e2 86EEA77A 		vdiv.f32	s14, s13, s15
3040:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5004              		.loc 1 3040 85
 5005 00e6 6A4B     		ldr	r3, .L462
 5006 00e8 1B6C     		ldr	r3, [r3, #64]
3040:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5007              		.loc 1 3040 71
 5008 00ea C3F30803 		ubfx	r3, r3, #0, #9
3040:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5009              		.loc 1 3040 62
 5010 00ee 07EE903A 		vmov	s15, r3	@ int
 5011 00f2 F8EE676A 		vcvt.f32.u32	s13, s15
3040:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5012              		.loc 1 3040 125
 5013 00f6 97ED036A 		vldr.32	s12, [r7, #12]
 5014 00fa DFED675A 		vldr.32	s11, .L462+8
 5015 00fe C6EE257A 		vdiv.f32	s15, s12, s11
3040:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5016              		.loc 1 3040 115
 5017 0102 76EEA77A 		vadd.f32	s15, s13, s15
3040:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5018              		.loc 1 3040 144
 5019 0106 F7EE006A 		vmov.f32	s13, #1.0e+0
 5020 010a 77EEA67A 		vadd.f32	s15, s15, s13
3040:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5021              		.loc 1 3040 19
 5022 010e 67EE277A 		vmul.f32	s15, s14, s15
 5023 0112 C7ED077A 		vstr.32	s15, [r7, #28]
 5024              		.loc 1 3042 9
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 144


 5025 0116 65E0     		b	.L459
 5026              	.L456:
3043:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
3044:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_
 5027              		.loc 1 3044 41
 5028 0118 7B69     		ldr	r3, [r7, #20]
 5029 011a 07EE903A 		vmov	s15, r3	@ int
 5030 011e F8EE677A 		vcvt.f32.u32	s15, s15
 5031              		.loc 1 3044 39
 5032 0122 DFED5F6A 		vldr.32	s13, .L462+16
 5033 0126 86EEA77A 		vdiv.f32	s14, s13, s15
 5034              		.loc 1 3044 83
 5035 012a 594B     		ldr	r3, .L462
 5036 012c 1B6C     		ldr	r3, [r3, #64]
 5037              		.loc 1 3044 69
 5038 012e C3F30803 		ubfx	r3, r3, #0, #9
 5039              		.loc 1 3044 60
 5040 0132 07EE903A 		vmov	s15, r3	@ int
 5041 0136 F8EE676A 		vcvt.f32.u32	s13, s15
 5042              		.loc 1 3044 123
 5043 013a 97ED036A 		vldr.32	s12, [r7, #12]
 5044 013e DFED565A 		vldr.32	s11, .L462+8
 5045 0142 C6EE257A 		vdiv.f32	s15, s12, s11
 5046              		.loc 1 3044 113
 5047 0146 76EEA77A 		vadd.f32	s15, s13, s15
 5048              		.loc 1 3044 142
 5049 014a F7EE006A 		vmov.f32	s13, #1.0e+0
 5050 014e 77EEA67A 		vadd.f32	s15, s15, s13
 5051              		.loc 1 3044 17
 5052 0152 67EE277A 		vmul.f32	s15, s14, s15
 5053 0156 C7ED077A 		vstr.32	s15, [r7, #28]
3045:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 5054              		.loc 1 3045 9
 5055 015a 43E0     		b	.L459
 5056              	.L453:
3046:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3047:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
3048:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_
 5057              		.loc 1 3048 41
 5058 015c 7B69     		ldr	r3, [r7, #20]
 5059 015e 07EE903A 		vmov	s15, r3	@ int
 5060 0162 F8EE677A 		vcvt.f32.u32	s15, s15
 5061              		.loc 1 3048 39
 5062 0166 DFED4F6A 		vldr.32	s13, .L462+20
 5063 016a 86EEA77A 		vdiv.f32	s14, s13, s15
 5064              		.loc 1 3048 83
 5065 016e 484B     		ldr	r3, .L462
 5066 0170 1B6C     		ldr	r3, [r3, #64]
 5067              		.loc 1 3048 69
 5068 0172 C3F30803 		ubfx	r3, r3, #0, #9
 5069              		.loc 1 3048 60
 5070 0176 07EE903A 		vmov	s15, r3	@ int
 5071 017a F8EE676A 		vcvt.f32.u32	s13, s15
 5072              		.loc 1 3048 123
 5073 017e 97ED036A 		vldr.32	s12, [r7, #12]
 5074 0182 DFED455A 		vldr.32	s11, .L462+8
 5075 0186 C6EE257A 		vdiv.f32	s15, s12, s11
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 145


 5076              		.loc 1 3048 113
 5077 018a 76EEA77A 		vadd.f32	s15, s13, s15
 5078              		.loc 1 3048 142
 5079 018e F7EE006A 		vmov.f32	s13, #1.0e+0
 5080 0192 77EEA67A 		vadd.f32	s15, s15, s13
 5081              		.loc 1 3048 17
 5082 0196 67EE277A 		vmul.f32	s15, s14, s15
 5083 019a C7ED077A 		vstr.32	s15, [r7, #28]
3049:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 5084              		.loc 1 3049 9
 5085 019e 21E0     		b	.L459
 5086              	.L454:
3050:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3051:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
3052:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_
 5087              		.loc 1 3052 41
 5088 01a0 7B69     		ldr	r3, [r7, #20]
 5089 01a2 07EE903A 		vmov	s15, r3	@ int
 5090 01a6 F8EE677A 		vcvt.f32.u32	s15, s15
 5091              		.loc 1 3052 39
 5092 01aa DFED3D6A 		vldr.32	s13, .L462+16
 5093 01ae 86EEA77A 		vdiv.f32	s14, s13, s15
 5094              		.loc 1 3052 83
 5095 01b2 374B     		ldr	r3, .L462
 5096 01b4 1B6C     		ldr	r3, [r3, #64]
 5097              		.loc 1 3052 69
 5098 01b6 C3F30803 		ubfx	r3, r3, #0, #9
 5099              		.loc 1 3052 60
 5100 01ba 07EE903A 		vmov	s15, r3	@ int
 5101 01be F8EE676A 		vcvt.f32.u32	s13, s15
 5102              		.loc 1 3052 123
 5103 01c2 97ED036A 		vldr.32	s12, [r7, #12]
 5104 01c6 DFED345A 		vldr.32	s11, .L462+8
 5105 01ca C6EE257A 		vdiv.f32	s15, s12, s11
 5106              		.loc 1 3052 113
 5107 01ce 76EEA77A 		vadd.f32	s15, s13, s15
 5108              		.loc 1 3052 142
 5109 01d2 F7EE006A 		vmov.f32	s13, #1.0e+0
 5110 01d6 77EEA67A 		vadd.f32	s15, s15, s13
 5111              		.loc 1 3052 17
 5112 01da 67EE277A 		vmul.f32	s15, s14, s15
 5113 01de C7ED077A 		vstr.32	s15, [r7, #28]
3053:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 5114              		.loc 1 3053 9
 5115 01e2 00BF     		nop
 5116              	.L459:
3054:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3055:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DI
 5117              		.loc 1 3055 92
 5118 01e4 2A4B     		ldr	r3, .L462
 5119 01e6 1B6C     		ldr	r3, [r3, #64]
 5120              		.loc 1 3055 77
 5121 01e8 5B0A     		lsrs	r3, r3, #9
 5122 01ea 03F07F03 		and	r3, r3, #127
 5123              		.loc 1 3055 68
 5124 01ee 07EE903A 		vmov	s15, r3	@ int
 5125 01f2 F8EE677A 		vcvt.f32.u32	s15, s15
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 146


 5126              		.loc 1 3055 129
 5127 01f6 B7EE007A 		vmov.f32	s14, #1.0e+0
 5128 01fa 37EE877A 		vadd.f32	s14, s15, s14
 5129              		.loc 1 3055 47
 5130 01fe D7ED076A 		vldr.32	s13, [r7, #28]
 5131 0202 C6EE877A 		vdiv.f32	s15, s13, s14
 5132              		.loc 1 3055 37
 5133 0206 FCEEE77A 		vcvt.u32.f32	s15, s15
 5134 020a 17EE902A 		vmov	r2, s15	@ int
 5135              		.loc 1 3055 35
 5136 020e 7B68     		ldr	r3, [r7, #4]
 5137 0210 1A60     		str	r2, [r3]
3056:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DI
 5138              		.loc 1 3056 92
 5139 0212 1F4B     		ldr	r3, .L462
 5140 0214 1B6C     		ldr	r3, [r3, #64]
 5141              		.loc 1 3056 77
 5142 0216 1B0C     		lsrs	r3, r3, #16
 5143 0218 03F07F03 		and	r3, r3, #127
 5144              		.loc 1 3056 68
 5145 021c 07EE903A 		vmov	s15, r3	@ int
 5146 0220 F8EE677A 		vcvt.f32.u32	s15, s15
 5147              		.loc 1 3056 129
 5148 0224 B7EE007A 		vmov.f32	s14, #1.0e+0
 5149 0228 37EE877A 		vadd.f32	s14, s15, s14
 5150              		.loc 1 3056 47
 5151 022c D7ED076A 		vldr.32	s13, [r7, #28]
 5152 0230 C6EE877A 		vdiv.f32	s15, s13, s14
 5153              		.loc 1 3056 37
 5154 0234 FCEEE77A 		vcvt.u32.f32	s15, s15
 5155 0238 17EE902A 		vmov	r2, s15	@ int
 5156              		.loc 1 3056 35
 5157 023c 7B68     		ldr	r3, [r7, #4]
 5158 023e 5A60     		str	r2, [r3, #4]
3057:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DI
 5159              		.loc 1 3057 92
 5160 0240 134B     		ldr	r3, .L462
 5161 0242 1B6C     		ldr	r3, [r3, #64]
 5162              		.loc 1 3057 77
 5163 0244 1B0E     		lsrs	r3, r3, #24
 5164 0246 03F07F03 		and	r3, r3, #127
 5165              		.loc 1 3057 68
 5166 024a 07EE903A 		vmov	s15, r3	@ int
 5167 024e F8EE677A 		vcvt.f32.u32	s15, s15
 5168              		.loc 1 3057 129
 5169 0252 B7EE007A 		vmov.f32	s14, #1.0e+0
 5170 0256 37EE877A 		vadd.f32	s14, s15, s14
 5171              		.loc 1 3057 47
 5172 025a D7ED076A 		vldr.32	s13, [r7, #28]
 5173 025e C6EE877A 		vdiv.f32	s15, s13, s14
 5174              		.loc 1 3057 37
 5175 0262 FCEEE77A 		vcvt.u32.f32	s15, s15
 5176 0266 17EE902A 		vmov	r2, s15	@ int
 5177              		.loc 1 3057 35
 5178 026a 7B68     		ldr	r3, [r7, #4]
 5179 026c 9A60     		str	r2, [r3, #8]
3058:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 147


3059:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
3060:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3061:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_P_Frequency = 0U;
3062:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_Q_Frequency = 0U;
3063:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_R_Frequency = 0U;
3064:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3065:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3066:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5180              		.loc 1 3066 1
 5181 026e 08E0     		b	.L461
 5182              	.L452:
3061:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_Q_Frequency = 0U;
 5183              		.loc 1 3061 35
 5184 0270 7B68     		ldr	r3, [r7, #4]
 5185 0272 0022     		movs	r2, #0
 5186 0274 1A60     		str	r2, [r3]
3062:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_R_Frequency = 0U;
 5187              		.loc 1 3062 35
 5188 0276 7B68     		ldr	r3, [r7, #4]
 5189 0278 0022     		movs	r2, #0
 5190 027a 5A60     		str	r2, [r3, #4]
3063:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 5191              		.loc 1 3063 35
 5192 027c 7B68     		ldr	r3, [r7, #4]
 5193 027e 0022     		movs	r2, #0
 5194 0280 9A60     		str	r2, [r3, #8]
 5195              	.L461:
 5196              		.loc 1 3066 1
 5197 0282 00BF     		nop
 5198 0284 2437     		adds	r7, r7, #36
 5199              	.LCFI29:
 5200              		.cfi_def_cfa_offset 4
 5201 0286 BD46     		mov	sp, r7
 5202              	.LCFI30:
 5203              		.cfi_def_cfa_register 13
 5204              		@ sp needed
 5205 0288 5DF8047B 		ldr	r7, [sp], #4
 5206              	.LCFI31:
 5207              		.cfi_restore 7
 5208              		.cfi_def_cfa_offset 0
 5209 028c 7047     		bx	lr
 5210              	.L463:
 5211 028e 00BF     		.align	2
 5212              	.L462:
 5213 0290 00440258 		.word	1476543488
 5214 0294 0090D003 		.word	64000000
 5215 0298 00000046 		.word	1174405120
 5216 029c 0024744C 		.word	1282679808
 5217 02a0 0024744A 		.word	1249125376
 5218 02a4 001BB74B 		.word	1270291200
 5219              		.cfi_endproc
 5220              	.LFE150:
 5222              		.section	.text.HAL_RCCEx_GetPLL1ClockFreq,"ax",%progbits
 5223              		.align	1
 5224              		.global	HAL_RCCEx_GetPLL1ClockFreq
 5225              		.syntax unified
 5226              		.thumb
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 148


 5227              		.thumb_func
 5229              	HAL_RCCEx_GetPLL1ClockFreq:
 5230              	.LFB151:
3067:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3068:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3069:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @brief  Returns the PLL1 clock frequencies :PLL1_P_Frequency,PLL1_R_Frequency and PLL1_Q_Frequenc
3070:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   The PLL1 clock frequencies computed by this function is not the real
3071:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         frequency in the chip. It is calculated based on the predefined
3072:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         constant and the selected clock source:
3073:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note     The function returns values based on HSE_VALUE, HSI_VALUE or CSI Value multiplied/div
3074:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This function can be used by the user application to compute the
3075:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         baud-rate for the communication peripherals or configure other parameters.
3076:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
3077:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time PLL1CLK changes, this function must be called to update the
3078:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorr
3079:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PLL1_Clocks structure.
3080:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3081:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3082:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
3083:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5231              		.loc 1 3083 1
 5232              		.cfi_startproc
 5233              		@ args = 0, pretend = 0, frame = 32
 5234              		@ frame_needed = 1, uses_anonymous_args = 0
 5235              		@ link register save eliminated.
 5236 0000 80B4     		push	{r7}
 5237              	.LCFI32:
 5238              		.cfi_def_cfa_offset 4
 5239              		.cfi_offset 7, -4
 5240 0002 89B0     		sub	sp, sp, #36
 5241              	.LCFI33:
 5242              		.cfi_def_cfa_offset 40
 5243 0004 00AF     		add	r7, sp, #0
 5244              	.LCFI34:
 5245              		.cfi_def_cfa_register 7
 5246 0006 7860     		str	r0, [r7, #4]
3084:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t pllsource, pll1m, pll1fracen, hsivalue;
3085:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   float_t fracn1, pll1vco;
3086:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3087:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 5247              		.loc 1 3087 19
 5248 0008 A04B     		ldr	r3, .L475
 5249 000a 9B6A     		ldr	r3, [r3, #40]
 5250              		.loc 1 3087 13
 5251 000c 03F00303 		and	r3, r3, #3
 5252 0010 BB61     		str	r3, [r7, #24]
3088:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 5253              		.loc 1 3088 16
 5254 0012 9E4B     		ldr	r3, .L475
 5255 0014 9B6A     		ldr	r3, [r3, #40]
 5256              		.loc 1 3088 51
 5257 0016 1B09     		lsrs	r3, r3, #4
 5258              		.loc 1 3088 9
 5259 0018 03F03F03 		and	r3, r3, #63
 5260 001c 7B61     		str	r3, [r7, #20]
3089:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 5261              		.loc 1 3089 19
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 149


 5262 001e 9B4B     		ldr	r3, .L475
 5263 0020 DB6A     		ldr	r3, [r3, #44]
 5264              		.loc 1 3089 14
 5265 0022 03F00103 		and	r3, r3, #1
 5266 0026 3B61     		str	r3, [r7, #16]
3090:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 5267              		.loc 1 3090 50
 5268 0028 984B     		ldr	r3, .L475
 5269 002a 5B6B     		ldr	r3, [r3, #52]
 5270              		.loc 1 3090 86
 5271 002c DB08     		lsrs	r3, r3, #3
 5272 002e C3F30C03 		ubfx	r3, r3, #0, #13
 5273              		.loc 1 3090 21
 5274 0032 3A69     		ldr	r2, [r7, #16]
 5275 0034 02FB03F3 		mul	r3, r2, r3
 5276              		.loc 1 3090 10
 5277 0038 07EE903A 		vmov	s15, r3	@ int
 5278 003c F8EE677A 		vcvt.f32.u32	s15, s15
 5279 0040 C7ED037A 		vstr.32	s15, [r7, #12]
3091:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3092:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (pll1m != 0U)
 5280              		.loc 1 3092 6
 5281 0044 7B69     		ldr	r3, [r7, #20]
 5282 0046 002B     		cmp	r3, #0
 5283 0048 00F01181 		beq	.L465
3093:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3094:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (pllsource)
 5284              		.loc 1 3094 5
 5285 004c BB69     		ldr	r3, [r7, #24]
 5286 004e 022B     		cmp	r3, #2
 5287 0050 00F08380 		beq	.L466
 5288 0054 BB69     		ldr	r3, [r7, #24]
 5289 0056 022B     		cmp	r3, #2
 5290 0058 00F2A180 		bhi	.L467
 5291 005c BB69     		ldr	r3, [r7, #24]
 5292 005e 002B     		cmp	r3, #0
 5293 0060 03D0     		beq	.L468
 5294 0062 BB69     		ldr	r3, [r7, #24]
 5295 0064 012B     		cmp	r3, #1
 5296 0066 56D0     		beq	.L469
 5297 0068 99E0     		b	.L467
 5298              	.L468:
3095:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3096:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3097:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
3098:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3099:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 5299              		.loc 1 3099 13
 5300 006a 884B     		ldr	r3, .L475
 5301 006c 1B68     		ldr	r3, [r3]
 5302 006e 03F02003 		and	r3, r3, #32
 5303              		.loc 1 3099 12
 5304 0072 002B     		cmp	r3, #0
 5305 0074 2DD0     		beq	.L470
3100:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
3101:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 5306              		.loc 1 3101 37
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 150


 5307 0076 854B     		ldr	r3, .L475
 5308 0078 1B68     		ldr	r3, [r3]
 5309              		.loc 1 3101 65
 5310 007a DB08     		lsrs	r3, r3, #3
 5311 007c 03F00303 		and	r3, r3, #3
 5312              		.loc 1 3101 20
 5313 0080 834A     		ldr	r2, .L475+4
 5314 0082 22FA03F3 		lsr	r3, r2, r3
 5315 0086 BB60     		str	r3, [r7, #8]
3102:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC
 5316              		.loc 1 3102 22
 5317 0088 BB68     		ldr	r3, [r7, #8]
 5318 008a 07EE903A 		vmov	s15, r3	@ int
 5319 008e F8EE676A 		vcvt.f32.u32	s13, s15
 5320              		.loc 1 3102 42
 5321 0092 7B69     		ldr	r3, [r7, #20]
 5322 0094 07EE903A 		vmov	s15, r3	@ int
 5323 0098 F8EE677A 		vcvt.f32.u32	s15, s15
 5324              		.loc 1 3102 40
 5325 009c 86EEA77A 		vdiv.f32	s14, s13, s15
 5326              		.loc 1 3102 84
 5327 00a0 7A4B     		ldr	r3, .L475
 5328 00a2 1B6B     		ldr	r3, [r3, #48]
 5329              		.loc 1 3102 70
 5330 00a4 C3F30803 		ubfx	r3, r3, #0, #9
 5331              		.loc 1 3102 61
 5332 00a8 07EE903A 		vmov	s15, r3	@ int
 5333 00ac F8EE676A 		vcvt.f32.u32	s13, s15
 5334              		.loc 1 3102 124
 5335 00b0 97ED036A 		vldr.32	s12, [r7, #12]
 5336 00b4 DFED775A 		vldr.32	s11, .L475+8
 5337 00b8 C6EE257A 		vdiv.f32	s15, s12, s11
 5338              		.loc 1 3102 114
 5339 00bc 76EEA77A 		vadd.f32	s15, s13, s15
 5340              		.loc 1 3102 143
 5341 00c0 F7EE006A 		vmov.f32	s13, #1.0e+0
 5342 00c4 77EEA67A 		vadd.f32	s15, s15, s13
 5343              		.loc 1 3102 19
 5344 00c8 67EE277A 		vmul.f32	s15, s14, s15
 5345 00cc C7ED077A 		vstr.32	s15, [r7, #28]
3103:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
3104:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         else
3105:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
3106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RC
3107:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
3108:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 5346              		.loc 1 3108 9
 5347 00d0 87E0     		b	.L472
 5348              	.L470:
3106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5349              		.loc 1 3106 43
 5350 00d2 7B69     		ldr	r3, [r7, #20]
 5351 00d4 07EE903A 		vmov	s15, r3	@ int
 5352 00d8 F8EE677A 		vcvt.f32.u32	s15, s15
3106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5353              		.loc 1 3106 41
 5354 00dc DFED6E6A 		vldr.32	s13, .L475+12
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 151


 5355 00e0 86EEA77A 		vdiv.f32	s14, s13, s15
3106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5356              		.loc 1 3106 85
 5357 00e4 694B     		ldr	r3, .L475
 5358 00e6 1B6B     		ldr	r3, [r3, #48]
3106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5359              		.loc 1 3106 71
 5360 00e8 C3F30803 		ubfx	r3, r3, #0, #9
3106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5361              		.loc 1 3106 62
 5362 00ec 07EE903A 		vmov	s15, r3	@ int
 5363 00f0 F8EE676A 		vcvt.f32.u32	s13, s15
3106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5364              		.loc 1 3106 125
 5365 00f4 97ED036A 		vldr.32	s12, [r7, #12]
 5366 00f8 DFED665A 		vldr.32	s11, .L475+8
 5367 00fc C6EE257A 		vdiv.f32	s15, s12, s11
3106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5368              		.loc 1 3106 115
 5369 0100 76EEA77A 		vadd.f32	s15, s13, s15
3106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5370              		.loc 1 3106 144
 5371 0104 F7EE006A 		vmov.f32	s13, #1.0e+0
 5372 0108 77EEA67A 		vadd.f32	s15, s15, s13
3106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 5373              		.loc 1 3106 19
 5374 010c 67EE277A 		vmul.f32	s15, s14, s15
 5375 0110 C7ED077A 		vstr.32	s15, [r7, #28]
 5376              		.loc 1 3108 9
 5377 0114 65E0     		b	.L472
 5378              	.L469:
3109:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
3110:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_
 5379              		.loc 1 3110 41
 5380 0116 7B69     		ldr	r3, [r7, #20]
 5381 0118 07EE903A 		vmov	s15, r3	@ int
 5382 011c F8EE677A 		vcvt.f32.u32	s15, s15
 5383              		.loc 1 3110 39
 5384 0120 DFED5E6A 		vldr.32	s13, .L475+16
 5385 0124 86EEA77A 		vdiv.f32	s14, s13, s15
 5386              		.loc 1 3110 83
 5387 0128 584B     		ldr	r3, .L475
 5388 012a 1B6B     		ldr	r3, [r3, #48]
 5389              		.loc 1 3110 69
 5390 012c C3F30803 		ubfx	r3, r3, #0, #9
 5391              		.loc 1 3110 60
 5392 0130 07EE903A 		vmov	s15, r3	@ int
 5393 0134 F8EE676A 		vcvt.f32.u32	s13, s15
 5394              		.loc 1 3110 123
 5395 0138 97ED036A 		vldr.32	s12, [r7, #12]
 5396 013c DFED555A 		vldr.32	s11, .L475+8
 5397 0140 C6EE257A 		vdiv.f32	s15, s12, s11
 5398              		.loc 1 3110 113
 5399 0144 76EEA77A 		vadd.f32	s15, s13, s15
 5400              		.loc 1 3110 142
 5401 0148 F7EE006A 		vmov.f32	s13, #1.0e+0
 5402 014c 77EEA67A 		vadd.f32	s15, s15, s13
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 152


 5403              		.loc 1 3110 17
 5404 0150 67EE277A 		vmul.f32	s15, s14, s15
 5405 0154 C7ED077A 		vstr.32	s15, [r7, #28]
3111:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 5406              		.loc 1 3111 9
 5407 0158 43E0     		b	.L472
 5408              	.L466:
3112:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3113:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
3114:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_
 5409              		.loc 1 3114 41
 5410 015a 7B69     		ldr	r3, [r7, #20]
 5411 015c 07EE903A 		vmov	s15, r3	@ int
 5412 0160 F8EE677A 		vcvt.f32.u32	s15, s15
 5413              		.loc 1 3114 39
 5414 0164 DFED4E6A 		vldr.32	s13, .L475+20
 5415 0168 86EEA77A 		vdiv.f32	s14, s13, s15
 5416              		.loc 1 3114 83
 5417 016c 474B     		ldr	r3, .L475
 5418 016e 1B6B     		ldr	r3, [r3, #48]
 5419              		.loc 1 3114 69
 5420 0170 C3F30803 		ubfx	r3, r3, #0, #9
 5421              		.loc 1 3114 60
 5422 0174 07EE903A 		vmov	s15, r3	@ int
 5423 0178 F8EE676A 		vcvt.f32.u32	s13, s15
 5424              		.loc 1 3114 123
 5425 017c 97ED036A 		vldr.32	s12, [r7, #12]
 5426 0180 DFED445A 		vldr.32	s11, .L475+8
 5427 0184 C6EE257A 		vdiv.f32	s15, s12, s11
 5428              		.loc 1 3114 113
 5429 0188 76EEA77A 		vadd.f32	s15, s13, s15
 5430              		.loc 1 3114 142
 5431 018c F7EE006A 		vmov.f32	s13, #1.0e+0
 5432 0190 77EEA67A 		vadd.f32	s15, s15, s13
 5433              		.loc 1 3114 17
 5434 0194 67EE277A 		vmul.f32	s15, s14, s15
 5435 0198 C7ED077A 		vstr.32	s15, [r7, #28]
3115:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 5436              		.loc 1 3115 9
 5437 019c 21E0     		b	.L472
 5438              	.L467:
3116:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3117:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default:
3118:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_
 5439              		.loc 1 3118 41
 5440 019e 7B69     		ldr	r3, [r7, #20]
 5441 01a0 07EE903A 		vmov	s15, r3	@ int
 5442 01a4 F8EE677A 		vcvt.f32.u32	s15, s15
 5443              		.loc 1 3118 39
 5444 01a8 DFED3B6A 		vldr.32	s13, .L475+12
 5445 01ac 86EEA77A 		vdiv.f32	s14, s13, s15
 5446              		.loc 1 3118 83
 5447 01b0 364B     		ldr	r3, .L475
 5448 01b2 1B6B     		ldr	r3, [r3, #48]
 5449              		.loc 1 3118 69
 5450 01b4 C3F30803 		ubfx	r3, r3, #0, #9
 5451              		.loc 1 3118 60
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 153


 5452 01b8 07EE903A 		vmov	s15, r3	@ int
 5453 01bc F8EE676A 		vcvt.f32.u32	s13, s15
 5454              		.loc 1 3118 123
 5455 01c0 97ED036A 		vldr.32	s12, [r7, #12]
 5456 01c4 DFED335A 		vldr.32	s11, .L475+8
 5457 01c8 C6EE257A 		vdiv.f32	s15, s12, s11
 5458              		.loc 1 3118 113
 5459 01cc 76EEA77A 		vadd.f32	s15, s13, s15
 5460              		.loc 1 3118 142
 5461 01d0 F7EE006A 		vmov.f32	s13, #1.0e+0
 5462 01d4 77EEA67A 		vadd.f32	s15, s15, s13
 5463              		.loc 1 3118 17
 5464 01d8 67EE277A 		vmul.f32	s15, s14, s15
 5465 01dc C7ED077A 		vstr.32	s15, [r7, #28]
3119:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 5466              		.loc 1 3119 9
 5467 01e0 00BF     		nop
 5468              	.L472:
3120:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3121:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3122:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DI
 5469              		.loc 1 3122 92
 5470 01e2 2A4B     		ldr	r3, .L475
 5471 01e4 1B6B     		ldr	r3, [r3, #48]
 5472              		.loc 1 3122 77
 5473 01e6 5B0A     		lsrs	r3, r3, #9
 5474 01e8 03F07F03 		and	r3, r3, #127
 5475              		.loc 1 3122 68
 5476 01ec 07EE903A 		vmov	s15, r3	@ int
 5477 01f0 F8EE677A 		vcvt.f32.u32	s15, s15
 5478              		.loc 1 3122 129
 5479 01f4 B7EE007A 		vmov.f32	s14, #1.0e+0
 5480 01f8 37EE877A 		vadd.f32	s14, s15, s14
 5481              		.loc 1 3122 47
 5482 01fc D7ED076A 		vldr.32	s13, [r7, #28]
 5483 0200 C6EE877A 		vdiv.f32	s15, s13, s14
 5484              		.loc 1 3122 37
 5485 0204 FCEEE77A 		vcvt.u32.f32	s15, s15
 5486 0208 17EE902A 		vmov	r2, s15	@ int
 5487              		.loc 1 3122 35
 5488 020c 7B68     		ldr	r3, [r7, #4]
 5489 020e 1A60     		str	r2, [r3]
3123:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DI
 5490              		.loc 1 3123 92
 5491 0210 1E4B     		ldr	r3, .L475
 5492 0212 1B6B     		ldr	r3, [r3, #48]
 5493              		.loc 1 3123 77
 5494 0214 1B0C     		lsrs	r3, r3, #16
 5495 0216 03F07F03 		and	r3, r3, #127
 5496              		.loc 1 3123 68
 5497 021a 07EE903A 		vmov	s15, r3	@ int
 5498 021e F8EE677A 		vcvt.f32.u32	s15, s15
 5499              		.loc 1 3123 129
 5500 0222 B7EE007A 		vmov.f32	s14, #1.0e+0
 5501 0226 37EE877A 		vadd.f32	s14, s15, s14
 5502              		.loc 1 3123 47
 5503 022a D7ED076A 		vldr.32	s13, [r7, #28]
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 154


 5504 022e C6EE877A 		vdiv.f32	s15, s13, s14
 5505              		.loc 1 3123 37
 5506 0232 FCEEE77A 		vcvt.u32.f32	s15, s15
 5507 0236 17EE902A 		vmov	r2, s15	@ int
 5508              		.loc 1 3123 35
 5509 023a 7B68     		ldr	r3, [r7, #4]
 5510 023c 5A60     		str	r2, [r3, #4]
3124:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DI
 5511              		.loc 1 3124 92
 5512 023e 134B     		ldr	r3, .L475
 5513 0240 1B6B     		ldr	r3, [r3, #48]
 5514              		.loc 1 3124 77
 5515 0242 1B0E     		lsrs	r3, r3, #24
 5516 0244 03F07F03 		and	r3, r3, #127
 5517              		.loc 1 3124 68
 5518 0248 07EE903A 		vmov	s15, r3	@ int
 5519 024c F8EE677A 		vcvt.f32.u32	s15, s15
 5520              		.loc 1 3124 129
 5521 0250 B7EE007A 		vmov.f32	s14, #1.0e+0
 5522 0254 37EE877A 		vadd.f32	s14, s15, s14
 5523              		.loc 1 3124 47
 5524 0258 D7ED076A 		vldr.32	s13, [r7, #28]
 5525 025c C6EE877A 		vdiv.f32	s15, s13, s14
 5526              		.loc 1 3124 37
 5527 0260 FCEEE77A 		vcvt.u32.f32	s15, s15
 5528 0264 17EE902A 		vmov	r2, s15	@ int
 5529              		.loc 1 3124 35
 5530 0268 7B68     		ldr	r3, [r7, #4]
 5531 026a 9A60     		str	r2, [r3, #8]
3125:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3126:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
3127:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3128:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_P_Frequency = 0U;
3129:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_Q_Frequency = 0U;
3130:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_R_Frequency = 0U;
3131:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3132:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3133:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5532              		.loc 1 3133 1
 5533 026c 08E0     		b	.L474
 5534              	.L465:
3128:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_Q_Frequency = 0U;
 5535              		.loc 1 3128 35
 5536 026e 7B68     		ldr	r3, [r7, #4]
 5537 0270 0022     		movs	r2, #0
 5538 0272 1A60     		str	r2, [r3]
3129:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_R_Frequency = 0U;
 5539              		.loc 1 3129 35
 5540 0274 7B68     		ldr	r3, [r7, #4]
 5541 0276 0022     		movs	r2, #0
 5542 0278 5A60     		str	r2, [r3, #4]
3130:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 5543              		.loc 1 3130 35
 5544 027a 7B68     		ldr	r3, [r7, #4]
 5545 027c 0022     		movs	r2, #0
 5546 027e 9A60     		str	r2, [r3, #8]
 5547              	.L474:
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 155


 5548              		.loc 1 3133 1
 5549 0280 00BF     		nop
 5550 0282 2437     		adds	r7, r7, #36
 5551              	.LCFI35:
 5552              		.cfi_def_cfa_offset 4
 5553 0284 BD46     		mov	sp, r7
 5554              	.LCFI36:
 5555              		.cfi_def_cfa_register 13
 5556              		@ sp needed
 5557 0286 5DF8047B 		ldr	r7, [sp], #4
 5558              	.LCFI37:
 5559              		.cfi_restore 7
 5560              		.cfi_def_cfa_offset 0
 5561 028a 7047     		bx	lr
 5562              	.L476:
 5563              		.align	2
 5564              	.L475:
 5565 028c 00440258 		.word	1476543488
 5566 0290 0090D003 		.word	64000000
 5567 0294 00000046 		.word	1174405120
 5568 0298 0024744C 		.word	1282679808
 5569 029c 0024744A 		.word	1249125376
 5570 02a0 001BB74B 		.word	1270291200
 5571              		.cfi_endproc
 5572              	.LFE151:
 5574              		.section	.text.HAL_RCCEx_GetD1SysClockFreq,"ax",%progbits
 5575              		.align	1
 5576              		.global	HAL_RCCEx_GetD1SysClockFreq
 5577              		.syntax unified
 5578              		.thumb
 5579              		.thumb_func
 5581              	HAL_RCCEx_GetD1SysClockFreq:
 5582              	.LFB152:
3134:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3135:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3136:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Returns the main System frequency
3137:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time System clock changes, this function must be called to update the
3138:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right core clock value. Otherwise, any configuration based on this function will be inc
3139:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System current Core Clock Frequency
3140:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         and updated within this function
3141:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval HCLK frequency
3142:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3143:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetD1SysClockFreq(void)
3144:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5583              		.loc 1 3144 1
 5584              		.cfi_startproc
 5585              		@ args = 0, pretend = 0, frame = 8
 5586              		@ frame_needed = 1, uses_anonymous_args = 0
 5587 0000 80B5     		push	{r7, lr}
 5588              	.LCFI38:
 5589              		.cfi_def_cfa_offset 8
 5590              		.cfi_offset 7, -8
 5591              		.cfi_offset 14, -4
 5592 0002 82B0     		sub	sp, sp, #8
 5593              	.LCFI39:
 5594              		.cfi_def_cfa_offset 16
 5595 0004 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 156


 5596              	.LCFI40:
 5597              		.cfi_def_cfa_register 7
3145:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t common_system_clock;
3146:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3147:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_D1CFGR_D1CPRE)
3148:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1
 5598              		.loc 1 3148 25
 5599 0006 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 5600 000a 0246     		mov	r2, r0
 5601              		.loc 1 3148 76 discriminator 1
 5602 000c 104B     		ldr	r3, .L479
 5603 000e 9B69     		ldr	r3, [r3, #24]
 5604              		.loc 1 3148 106 discriminator 1
 5605 0010 1B0A     		lsrs	r3, r3, #8
 5606 0012 03F00F03 		and	r3, r3, #15
 5607              		.loc 1 3148 71 discriminator 1
 5608 0016 0F49     		ldr	r1, .L479+4
 5609 0018 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 5610              		.loc 1 3148 132 discriminator 1
 5611 001a 03F01F03 		and	r3, r3, #31
 5612              		.loc 1 3148 23 discriminator 1
 5613 001e 22FA03F3 		lsr	r3, r2, r3
 5614 0022 7B60     		str	r3, [r7, #4]
3149:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
3150:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_
3151:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
3152:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3153:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Update the SystemD2Clock global variable */
3154:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_D1CFGR_HPRE)
3155:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC
 5615              		.loc 1 3155 66
 5616 0024 0A4B     		ldr	r3, .L479
 5617 0026 9B69     		ldr	r3, [r3, #24]
 5618              		.loc 1 3155 94
 5619 0028 03F00F03 		and	r3, r3, #15
 5620              		.loc 1 3155 61
 5621 002c 094A     		ldr	r2, .L479+4
 5622 002e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 5623              		.loc 1 3155 119
 5624 0030 03F01F03 		and	r3, r3, #31
 5625              		.loc 1 3155 40
 5626 0034 7A68     		ldr	r2, [r7, #4]
 5627 0036 22FA03F3 		lsr	r3, r2, r3
 5628              		.loc 1 3155 17
 5629 003a 074A     		ldr	r2, .L479+8
 5630 003c 1360     		str	r3, [r2]
3156:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
3157:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> R
3158:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
3159:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3160:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DUAL_CORE) && defined(CORE_CM4)
3161:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SystemCoreClock = SystemD2Clock;
3162:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
3163:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SystemCoreClock = common_system_clock;
 5631              		.loc 1 3163 19
 5632 003e 074A     		ldr	r2, .L479+12
 5633 0040 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 157


 5634 0042 1360     		str	r3, [r2]
3164:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* DUAL_CORE && CORE_CM4 */
3165:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3166:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return common_system_clock;
 5635              		.loc 1 3166 10
 5636 0044 7B68     		ldr	r3, [r7, #4]
3167:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5637              		.loc 1 3167 1
 5638 0046 1846     		mov	r0, r3
 5639 0048 0837     		adds	r7, r7, #8
 5640              	.LCFI41:
 5641              		.cfi_def_cfa_offset 8
 5642 004a BD46     		mov	sp, r7
 5643              	.LCFI42:
 5644              		.cfi_def_cfa_register 13
 5645              		@ sp needed
 5646 004c 80BD     		pop	{r7, pc}
 5647              	.L480:
 5648 004e 00BF     		.align	2
 5649              	.L479:
 5650 0050 00440258 		.word	1476543488
 5651 0054 00000000 		.word	D1CorePrescTable
 5652 0058 00000000 		.word	SystemD2Clock
 5653 005c 00000000 		.word	SystemCoreClock
 5654              		.cfi_endproc
 5655              	.LFE152:
 5657              		.section	.text.HAL_RCCEx_EnableLSECSS,"ax",%progbits
 5658              		.align	1
 5659              		.global	HAL_RCCEx_EnableLSECSS
 5660              		.syntax unified
 5661              		.thumb
 5662              		.thumb_func
 5664              	HAL_RCCEx_EnableLSECSS:
 5665              	.LFB153:
3168:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3169:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
3170:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3171:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3172:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group2 Extended System Control functions
3173:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  *  @brief  Extended Peripheral Control functions
3174:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @{
3175:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3176:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3177:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Enables the LSE Clock Security System.
3178:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Prior to enable the LSE Clock Security System, LSE oscillator is to be enabled
3179:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         with HAL_RCC_OscConfig() and the LSE oscillator clock is to be selected as RTC
3180:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         clock with HAL_RCCEx_PeriphCLKConfig().
3181:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3182:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3183:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS(void)
3184:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5666              		.loc 1 3184 1
 5667              		.cfi_startproc
 5668              		@ args = 0, pretend = 0, frame = 0
 5669              		@ frame_needed = 1, uses_anonymous_args = 0
 5670              		@ link register save eliminated.
 5671 0000 80B4     		push	{r7}
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 158


 5672              	.LCFI43:
 5673              		.cfi_def_cfa_offset 4
 5674              		.cfi_offset 7, -4
 5675 0002 00AF     		add	r7, sp, #0
 5676              	.LCFI44:
 5677              		.cfi_def_cfa_register 7
3185:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 5678              		.loc 1 3185 3
 5679 0004 054B     		ldr	r3, .L482
 5680 0006 1B6F     		ldr	r3, [r3, #112]
 5681 0008 044A     		ldr	r2, .L482
 5682 000a 43F02003 		orr	r3, r3, #32
 5683 000e 1367     		str	r3, [r2, #112]
3186:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5684              		.loc 1 3186 1
 5685 0010 00BF     		nop
 5686 0012 BD46     		mov	sp, r7
 5687              	.LCFI45:
 5688              		.cfi_def_cfa_register 13
 5689              		@ sp needed
 5690 0014 5DF8047B 		ldr	r7, [sp], #4
 5691              	.LCFI46:
 5692              		.cfi_restore 7
 5693              		.cfi_def_cfa_offset 0
 5694 0018 7047     		bx	lr
 5695              	.L483:
 5696 001a 00BF     		.align	2
 5697              	.L482:
 5698 001c 00440258 		.word	1476543488
 5699              		.cfi_endproc
 5700              	.LFE153:
 5702              		.section	.text.HAL_RCCEx_DisableLSECSS,"ax",%progbits
 5703              		.align	1
 5704              		.global	HAL_RCCEx_DisableLSECSS
 5705              		.syntax unified
 5706              		.thumb
 5707              		.thumb_func
 5709              	HAL_RCCEx_DisableLSECSS:
 5710              	.LFB154:
3187:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3188:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3189:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Disables the LSE Clock Security System.
3190:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   LSE Clock Security System can only be disabled after a LSE failure detection.
3191:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3192:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3193:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableLSECSS(void)
3194:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5711              		.loc 1 3194 1
 5712              		.cfi_startproc
 5713              		@ args = 0, pretend = 0, frame = 0
 5714              		@ frame_needed = 1, uses_anonymous_args = 0
 5715              		@ link register save eliminated.
 5716 0000 80B4     		push	{r7}
 5717              	.LCFI47:
 5718              		.cfi_def_cfa_offset 4
 5719              		.cfi_offset 7, -4
 5720 0002 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 159


 5721              	.LCFI48:
 5722              		.cfi_def_cfa_register 7
3195:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 5723              		.loc 1 3195 3
 5724 0004 084B     		ldr	r3, .L485
 5725 0006 1B6F     		ldr	r3, [r3, #112]
 5726 0008 074A     		ldr	r2, .L485
 5727 000a 23F02003 		bic	r3, r3, #32
 5728 000e 1367     		str	r3, [r2, #112]
3196:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Disable LSE CSS IT if any */
3197:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_DISABLE_IT(RCC_IT_LSECSS);
 5729              		.loc 1 3197 3
 5730 0010 054B     		ldr	r3, .L485
 5731 0012 1B6E     		ldr	r3, [r3, #96]
 5732 0014 044A     		ldr	r2, .L485
 5733 0016 23F40073 		bic	r3, r3, #512
 5734 001a 1366     		str	r3, [r2, #96]
3198:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5735              		.loc 1 3198 1
 5736 001c 00BF     		nop
 5737 001e BD46     		mov	sp, r7
 5738              	.LCFI49:
 5739              		.cfi_def_cfa_register 13
 5740              		@ sp needed
 5741 0020 5DF8047B 		ldr	r7, [sp], #4
 5742              	.LCFI50:
 5743              		.cfi_restore 7
 5744              		.cfi_def_cfa_offset 0
 5745 0024 7047     		bx	lr
 5746              	.L486:
 5747 0026 00BF     		.align	2
 5748              	.L485:
 5749 0028 00440258 		.word	1476543488
 5750              		.cfi_endproc
 5751              	.LFE154:
 5753              		.section	.text.HAL_RCCEx_EnableLSECSS_IT,"ax",%progbits
 5754              		.align	1
 5755              		.global	HAL_RCCEx_EnableLSECSS_IT
 5756              		.syntax unified
 5757              		.thumb
 5758              		.thumb_func
 5760              	HAL_RCCEx_EnableLSECSS_IT:
 5761              	.LFB155:
3199:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3200:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3201:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Enable the LSE Clock Security System Interrupt & corresponding EXTI line.
3202:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   LSE Clock Security System Interrupt is mapped on EXTI line 18
3203:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3204:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3205:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS_IT(void)
3206:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5762              		.loc 1 3206 1
 5763              		.cfi_startproc
 5764              		@ args = 0, pretend = 0, frame = 0
 5765              		@ frame_needed = 1, uses_anonymous_args = 0
 5766              		@ link register save eliminated.
 5767 0000 80B4     		push	{r7}
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 160


 5768              	.LCFI51:
 5769              		.cfi_def_cfa_offset 4
 5770              		.cfi_offset 7, -4
 5771 0002 00AF     		add	r7, sp, #0
 5772              	.LCFI52:
 5773              		.cfi_def_cfa_register 7
3207:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Enable LSE CSS */
3208:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 5774              		.loc 1 3208 3
 5775 0004 114B     		ldr	r3, .L488
 5776 0006 1B6F     		ldr	r3, [r3, #112]
 5777 0008 104A     		ldr	r2, .L488
 5778 000a 43F02003 		orr	r3, r3, #32
 5779 000e 1367     		str	r3, [r2, #112]
3209:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3210:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Enable LSE CSS IT */
3211:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_ENABLE_IT(RCC_IT_LSECSS);
 5780              		.loc 1 3211 3
 5781 0010 0E4B     		ldr	r3, .L488
 5782 0012 1B6E     		ldr	r3, [r3, #96]
 5783 0014 0D4A     		ldr	r2, .L488
 5784 0016 43F40073 		orr	r3, r3, #512
 5785 001a 1366     		str	r3, [r2, #96]
3212:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3213:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Enable IT on EXTI Line 18 */
3214:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DUAL_CORE) && defined(CORE_CM4)
3215:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_C2_LSECSS_EXTI_ENABLE_IT();
3216:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
3217:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_IT();
 5786              		.loc 1 3217 3
 5787 001c 4FF0B043 		mov	r3, #1476395008
 5788 0020 D3F88030 		ldr	r3, [r3, #128]
 5789 0024 4FF0B042 		mov	r2, #1476395008
 5790 0028 43F48023 		orr	r3, r3, #262144
 5791 002c C2F88030 		str	r3, [r2, #128]
3218:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* DUAL_CORE && CORE_CM4 */
3219:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE();
 5792              		.loc 1 3219 3
 5793 0030 4FF0B043 		mov	r3, #1476395008
 5794 0034 1B68     		ldr	r3, [r3]
 5795 0036 4FF0B042 		mov	r2, #1476395008
 5796 003a 43F48023 		orr	r3, r3, #262144
 5797 003e 1360     		str	r3, [r2]
3220:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5798              		.loc 1 3220 1
 5799 0040 00BF     		nop
 5800 0042 BD46     		mov	sp, r7
 5801              	.LCFI53:
 5802              		.cfi_def_cfa_register 13
 5803              		@ sp needed
 5804 0044 5DF8047B 		ldr	r7, [sp], #4
 5805              	.LCFI54:
 5806              		.cfi_restore 7
 5807              		.cfi_def_cfa_offset 0
 5808 0048 7047     		bx	lr
 5809              	.L489:
 5810 004a 00BF     		.align	2
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 161


 5811              	.L488:
 5812 004c 00440258 		.word	1476543488
 5813              		.cfi_endproc
 5814              	.LFE155:
 5816              		.section	.text.HAL_RCCEx_WakeUpStopCLKConfig,"ax",%progbits
 5817              		.align	1
 5818              		.global	HAL_RCCEx_WakeUpStopCLKConfig
 5819              		.syntax unified
 5820              		.thumb
 5821              		.thumb_func
 5823              	HAL_RCCEx_WakeUpStopCLKConfig:
 5824              	.LFB156:
3221:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3222:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3223:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure the oscillator clock source for wakeup from Stop and CSS backup clock
3224:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  WakeUpClk: Wakeup clock
3225:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
3226:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_STOP_WAKEUPCLOCK_CSI: CSI oscillator selection
3227:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_STOP_WAKEUPCLOCK_HSI: HSI oscillator selection
3228:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This function shall not be called after the Clock Security System on HSE has been
3229:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         enabled.
3230:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3231:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3232:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_WakeUpStopCLKConfig(uint32_t WakeUpClk)
3233:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5825              		.loc 1 3233 1
 5826              		.cfi_startproc
 5827              		@ args = 0, pretend = 0, frame = 8
 5828              		@ frame_needed = 1, uses_anonymous_args = 0
 5829              		@ link register save eliminated.
 5830 0000 80B4     		push	{r7}
 5831              	.LCFI55:
 5832              		.cfi_def_cfa_offset 4
 5833              		.cfi_offset 7, -4
 5834 0002 83B0     		sub	sp, sp, #12
 5835              	.LCFI56:
 5836              		.cfi_def_cfa_offset 16
 5837 0004 00AF     		add	r7, sp, #0
 5838              	.LCFI57:
 5839              		.cfi_def_cfa_register 7
 5840 0006 7860     		str	r0, [r7, #4]
3234:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_STOP_WAKEUPCLOCK(WakeUpClk));
3235:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3236:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(WakeUpClk);
 5841              		.loc 1 3236 3
 5842 0008 064B     		ldr	r3, .L491
 5843 000a 1B69     		ldr	r3, [r3, #16]
 5844 000c 23F04002 		bic	r2, r3, #64
 5845 0010 0449     		ldr	r1, .L491
 5846 0012 7B68     		ldr	r3, [r7, #4]
 5847 0014 1343     		orrs	r3, r3, r2
 5848 0016 0B61     		str	r3, [r1, #16]
3237:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5849              		.loc 1 3237 1
 5850 0018 00BF     		nop
 5851 001a 0C37     		adds	r7, r7, #12
 5852              	.LCFI58:
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 162


 5853              		.cfi_def_cfa_offset 4
 5854 001c BD46     		mov	sp, r7
 5855              	.LCFI59:
 5856              		.cfi_def_cfa_register 13
 5857              		@ sp needed
 5858 001e 5DF8047B 		ldr	r7, [sp], #4
 5859              	.LCFI60:
 5860              		.cfi_restore 7
 5861              		.cfi_def_cfa_offset 0
 5862 0022 7047     		bx	lr
 5863              	.L492:
 5864              		.align	2
 5865              	.L491:
 5866 0024 00440258 		.word	1476543488
 5867              		.cfi_endproc
 5868              	.LFE156:
 5870              		.section	.text.HAL_RCCEx_KerWakeUpStopCLKConfig,"ax",%progbits
 5871              		.align	1
 5872              		.global	HAL_RCCEx_KerWakeUpStopCLKConfig
 5873              		.syntax unified
 5874              		.thumb
 5875              		.thumb_func
 5877              	HAL_RCCEx_KerWakeUpStopCLKConfig:
 5878              	.LFB157:
3238:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3239:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3240:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure the oscillator Kernel clock source for wakeup from Stop
3241:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  WakeUpClk: Kernel Wakeup clock
3242:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
3243:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_STOP_KERWAKEUPCLOCK_CSI: CSI oscillator selection
3244:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_STOP_KERWAKEUPCLOCK_HSI: HSI oscillator selection
3245:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3246:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3247:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_KerWakeUpStopCLKConfig(uint32_t WakeUpClk)
3248:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5879              		.loc 1 3248 1
 5880              		.cfi_startproc
 5881              		@ args = 0, pretend = 0, frame = 8
 5882              		@ frame_needed = 1, uses_anonymous_args = 0
 5883              		@ link register save eliminated.
 5884 0000 80B4     		push	{r7}
 5885              	.LCFI61:
 5886              		.cfi_def_cfa_offset 4
 5887              		.cfi_offset 7, -4
 5888 0002 83B0     		sub	sp, sp, #12
 5889              	.LCFI62:
 5890              		.cfi_def_cfa_offset 16
 5891 0004 00AF     		add	r7, sp, #0
 5892              	.LCFI63:
 5893              		.cfi_def_cfa_register 7
 5894 0006 7860     		str	r0, [r7, #4]
3249:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_STOP_KERWAKEUPCLOCK(WakeUpClk));
3250:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3251:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_KERWAKEUPSTOP_CLK_CONFIG(WakeUpClk);
 5895              		.loc 1 3251 3
 5896 0008 064B     		ldr	r3, .L494
 5897 000a 1B69     		ldr	r3, [r3, #16]
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 163


 5898 000c 23F08002 		bic	r2, r3, #128
 5899 0010 0449     		ldr	r1, .L494
 5900 0012 7B68     		ldr	r3, [r7, #4]
 5901 0014 1343     		orrs	r3, r3, r2
 5902 0016 0B61     		str	r3, [r1, #16]
3252:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5903              		.loc 1 3252 1
 5904 0018 00BF     		nop
 5905 001a 0C37     		adds	r7, r7, #12
 5906              	.LCFI64:
 5907              		.cfi_def_cfa_offset 4
 5908 001c BD46     		mov	sp, r7
 5909              	.LCFI65:
 5910              		.cfi_def_cfa_register 13
 5911              		@ sp needed
 5912 001e 5DF8047B 		ldr	r7, [sp], #4
 5913              	.LCFI66:
 5914              		.cfi_restore 7
 5915              		.cfi_def_cfa_offset 0
 5916 0022 7047     		bx	lr
 5917              	.L495:
 5918              		.align	2
 5919              	.L494:
 5920 0024 00440258 		.word	1476543488
 5921              		.cfi_endproc
 5922              	.LFE157:
 5924              		.section	.text.HAL_RCCEx_WWDGxSysResetConfig,"ax",%progbits
 5925              		.align	1
 5926              		.global	HAL_RCCEx_WWDGxSysResetConfig
 5927              		.syntax unified
 5928              		.thumb
 5929              		.thumb_func
 5931              	HAL_RCCEx_WWDGxSysResetConfig:
 5932              	.LFB158:
3253:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3254:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DUAL_CORE)
3255:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3256:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Enable COREx boot independently of CMx_B option byte value
3257:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  RCC_BootCx: Boot Core to be enabled
3258:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
3259:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_BOOT_C1: CM7 core selection
3260:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_BOOT_C2: CM4 core selection
3261:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This bit can be set by software but is cleared by hardware after a system reset or STAN
3262:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
3263:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3264:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3265:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableBootCore(uint32_t RCC_BootCx)
3266:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
3267:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_BOOT_CORE(RCC_BootCx));
3268:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(RCC->GCR, RCC_BootCx) ;
3269:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
3270:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3271:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*DUAL_CORE*/
3272:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3273:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DUAL_CORE)
3274:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3275:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure WWDGx to generate a system reset not only CPUx reset(default) when a time-out
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 164


3276:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  RCC_WWDGx: WWDGx to be configured
3277:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
3278:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_WWDG1: WWDG1 generates system reset
3279:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_WWDG2: WWDG2 generates system reset
3280:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This bit can be set by software but is cleared by hardware during a system reset
3281:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
3282:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3283:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3284:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_WWDGxSysResetConfig(uint32_t RCC_WWDGx)
3285:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
3286:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_SCOPE_WWDG(RCC_WWDGx));
3287:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(RCC->GCR, RCC_WWDGx) ;
3288:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
3289:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3290:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
3291:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_GCR_WW1RSC)
3292:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3293:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure WWDG1 to generate a system reset not only CPU reset(default) when a time-out 
3294:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  RCC_WWDGx: WWDGx to be configured
3295:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
3296:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_WWDG1: WWDG1 generates system reset
3297:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This bit can be set by software but is cleared by hardware during a system reset
3298:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
3299:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3300:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3301:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_WWDGxSysResetConfig(uint32_t RCC_WWDGx)
3302:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5933              		.loc 1 3302 1
 5934              		.cfi_startproc
 5935              		@ args = 0, pretend = 0, frame = 8
 5936              		@ frame_needed = 1, uses_anonymous_args = 0
 5937              		@ link register save eliminated.
 5938 0000 80B4     		push	{r7}
 5939              	.LCFI67:
 5940              		.cfi_def_cfa_offset 4
 5941              		.cfi_offset 7, -4
 5942 0002 83B0     		sub	sp, sp, #12
 5943              	.LCFI68:
 5944              		.cfi_def_cfa_offset 16
 5945 0004 00AF     		add	r7, sp, #0
 5946              	.LCFI69:
 5947              		.cfi_def_cfa_register 7
 5948 0006 7860     		str	r0, [r7, #4]
3303:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_SCOPE_WWDG(RCC_WWDGx));
3304:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(RCC->GCR, RCC_WWDGx) ;
 5949              		.loc 1 3304 3
 5950 0008 064B     		ldr	r3, .L497
 5951 000a D3F8A020 		ldr	r2, [r3, #160]
 5952 000e 0549     		ldr	r1, .L497
 5953 0010 7B68     		ldr	r3, [r7, #4]
 5954 0012 1343     		orrs	r3, r3, r2
 5955 0014 C1F8A030 		str	r3, [r1, #160]
3305:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5956              		.loc 1 3305 1
 5957 0018 00BF     		nop
 5958 001a 0C37     		adds	r7, r7, #12
 5959              	.LCFI70:
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 165


 5960              		.cfi_def_cfa_offset 4
 5961 001c BD46     		mov	sp, r7
 5962              	.LCFI71:
 5963              		.cfi_def_cfa_register 13
 5964              		@ sp needed
 5965 001e 5DF8047B 		ldr	r7, [sp], #4
 5966              	.LCFI72:
 5967              		.cfi_restore 7
 5968              		.cfi_def_cfa_offset 0
 5969 0022 7047     		bx	lr
 5970              	.L498:
 5971              		.align	2
 5972              	.L497:
 5973 0024 00440258 		.word	1476543488
 5974              		.cfi_endproc
 5975              	.LFE158:
 5977              		.section	.text.HAL_RCCEx_CRSConfig,"ax",%progbits
 5978              		.align	1
 5979              		.global	HAL_RCCEx_CRSConfig
 5980              		.syntax unified
 5981              		.thumb
 5982              		.thumb_func
 5984              	HAL_RCCEx_CRSConfig:
 5985              	.LFB159:
3306:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
3307:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*DUAL_CORE*/
3308:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3309:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3310:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
3311:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3312:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3313:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group3 Extended Clock Recovery System Control functions
3314:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  *  @brief  Extended Clock Recovery System Control functions
3315:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  *
3316:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** @verbatim
3317:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  ===============================================================================
3318:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                 ##### Extended Clock Recovery System Control functions  #####
3319:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  ===============================================================================
3320:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     [..]
3321:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       For devices with Clock Recovery System feature (CRS), RCC Extension HAL driver can be used as
3322:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3323:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) In System clock config, HSI48 needs to be enabled
3324:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3325:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) Enable CRS clock in IP MSP init which will use CRS functions
3326:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3327:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) Call CRS functions as follows:
3328:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           (##) Prepare synchronization configuration necessary for HSI48 calibration
3329:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Default values can be set for frequency Error Measurement (reload and error lim
3330:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                         and also HSI48 oscillator smooth trimming.
3331:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Macro __HAL_RCC_CRS_RELOADVALUE_CALCULATE can be also used to calculate
3332:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                         directly reload value with target and synchronization frequencies values
3333:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           (##) Call function HAL_RCCEx_CRSConfig which
3334:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Resets CRS registers to their default values.
3335:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Configures CRS registers with synchronization configuration
3336:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Enables automatic calibration and frequency error counter feature
3337:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            Note: When using USB LPM (Link Power Management) and the device is in Sleep mode, the
3338:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            periodic USB SOF will not be generated by the host. No SYNC signal will therefore be
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 166


3339:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            provided to the CRS to calibrate the HSI48 on the run. To guarantee the required clock
3340:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            precision after waking up from Sleep mode, the LSE or reference clock on the GPIOs
3341:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            should be used as SYNC signal.
3342:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3343:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           (##) A polling function is provided to wait for complete synchronization
3344:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Call function HAL_RCCEx_CRSWaitSynchronization()
3345:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) According to CRS status, user can decide to adjust again the calibration or con
3346:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                         application if synchronization is OK
3347:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3348:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) User can retrieve information related to synchronization in calling function
3349:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             HAL_RCCEx_CRSGetSynchronizationInfo()
3350:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3351:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) Regarding synchronization status and synchronization information, user can try a new cali
3352:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            in changing synchronization configuration and call again HAL_RCCEx_CRSConfig.
3353:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            Note: When the SYNC event is detected during the down-counting phase (before reaching th
3354:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            it means that the actual frequency is lower than the target (and so, that the TRIM value
3355:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            incremented), while when it is detected during the up-counting phase it means that the a
3356:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            is higher (and that the TRIM value should be decremented).
3357:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3358:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) In interrupt mode, user can resort to the available macros (__HAL_RCC_CRS_XXX_IT). Interr
3359:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           through CRS Handler (CRS_IRQn/CRS_IRQHandler)
3360:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (++) Call function HAL_RCCEx_CRSConfig()
3361:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (++) Enable CRS_IRQn (thanks to NVIC functions)
3362:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (++) Enable CRS interrupt (__HAL_RCC_CRS_ENABLE_IT)
3363:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (++) Implement CRS status management in the following user callbacks called from
3364:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                    HAL_RCCEx_CRS_IRQHandler():
3365:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_SyncOkCallback()
3366:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_SyncWarnCallback()
3367:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_ExpectedSyncCallback()
3368:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_ErrorCallback()
3369:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3370:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) To force a SYNC EVENT, user can use the function HAL_RCCEx_CRSSoftwareSynchronizationGene
3371:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           This function can be called before calling HAL_RCCEx_CRSConfig (for instance in Systick h
3372:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3373:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** @endverbatim
3374:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  * @{
3375:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  */
3376:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3377:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3378:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Start automatic synchronization for polling mode
3379:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  pInit Pointer on RCC_CRSInitTypeDef structure
3380:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3381:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3382:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSConfig(const RCC_CRSInitTypeDef *pInit)
3383:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5986              		.loc 1 3383 1
 5987              		.cfi_startproc
 5988              		@ args = 0, pretend = 0, frame = 16
 5989              		@ frame_needed = 1, uses_anonymous_args = 0
 5990 0000 80B5     		push	{r7, lr}
 5991              	.LCFI73:
 5992              		.cfi_def_cfa_offset 8
 5993              		.cfi_offset 7, -8
 5994              		.cfi_offset 14, -4
 5995 0002 84B0     		sub	sp, sp, #16
 5996              	.LCFI74:
 5997              		.cfi_def_cfa_offset 24
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 167


 5998 0004 00AF     		add	r7, sp, #0
 5999              	.LCFI75:
 6000              		.cfi_def_cfa_register 7
 6001 0006 7860     		str	r0, [r7, #4]
3384:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t value;
3385:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3386:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check the parameters */
3387:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_DIV(pInit->Prescaler));
3388:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_SOURCE(pInit->Source));
3389:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_POLARITY(pInit->Polarity));
3390:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_RELOADVALUE(pInit->ReloadValue));
3391:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_ERRORLIMIT(pInit->ErrorLimitValue));
3392:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));
3393:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3394:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* CONFIGURATION */
3395:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3396:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Before configuration, reset CRS registers to their default values*/
3397:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_FORCE_RESET();
 6002              		.loc 1 3397 3
 6003 0008 264B     		ldr	r3, .L502
 6004 000a D3F89430 		ldr	r3, [r3, #148]
 6005 000e 254A     		ldr	r2, .L502
 6006 0010 43F00203 		orr	r3, r3, #2
 6007 0014 C2F89430 		str	r3, [r2, #148]
3398:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_RELEASE_RESET();
 6008              		.loc 1 3398 3
 6009 0018 224B     		ldr	r3, .L502
 6010 001a D3F89430 		ldr	r3, [r3, #148]
 6011 001e 214A     		ldr	r2, .L502
 6012 0020 23F00203 		bic	r3, r3, #2
 6013 0024 C2F89430 		str	r3, [r2, #148]
3399:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3400:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the SYNCDIV[2:0] bits according to Pre-scaler value */
3401:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the SYNCSRC[1:0] bits according to Source value */
3402:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the SYNCSPOL bit according to Polarity value */
3403:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if ((HAL_GetREVID() <= REV_ID_Y) && (pInit->Source == RCC_CRS_SYNC_SOURCE_USB2))
 6014              		.loc 1 3403 8
 6015 0028 FFF7FEFF 		bl	HAL_GetREVID
 6016 002c 0346     		mov	r3, r0
 6017              		.loc 1 3403 6 discriminator 1
 6018 002e 41F20302 		movw	r2, #4099
 6019 0032 9342     		cmp	r3, r2
 6020 0034 0BD8     		bhi	.L500
 6021              		.loc 1 3403 45 discriminator 1
 6022 0036 7B68     		ldr	r3, [r7, #4]
 6023 0038 5B68     		ldr	r3, [r3, #4]
 6024              		.loc 1 3403 36 discriminator 1
 6025 003a B3F1405F 		cmp	r3, #805306368
 6026 003e 06D1     		bne	.L500
3404:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3405:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Use Rev.Y value of USB2 */
3406:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     value = (pInit->Prescaler | RCC_CRS_SYNC_SOURCE_PIN | pInit->Polarity);
 6027              		.loc 1 3406 19
 6028 0040 7B68     		ldr	r3, [r7, #4]
 6029 0042 1A68     		ldr	r2, [r3]
 6030              		.loc 1 3406 64
 6031 0044 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 168


 6032 0046 9B68     		ldr	r3, [r3, #8]
 6033              		.loc 1 3406 11
 6034 0048 1343     		orrs	r3, r3, r2
 6035 004a FB60     		str	r3, [r7, #12]
 6036 004c 08E0     		b	.L501
 6037              	.L500:
3407:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3408:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
3409:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3410:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
 6038              		.loc 1 3410 19
 6039 004e 7B68     		ldr	r3, [r7, #4]
 6040 0050 1A68     		ldr	r2, [r3]
 6041              		.loc 1 3410 38
 6042 0052 7B68     		ldr	r3, [r7, #4]
 6043 0054 5B68     		ldr	r3, [r3, #4]
 6044              		.loc 1 3410 31
 6045 0056 1A43     		orrs	r2, r2, r3
 6046              		.loc 1 3410 54
 6047 0058 7B68     		ldr	r3, [r7, #4]
 6048 005a 9B68     		ldr	r3, [r3, #8]
 6049              		.loc 1 3410 11
 6050 005c 1343     		orrs	r3, r3, r2
 6051 005e FB60     		str	r3, [r7, #12]
 6052              	.L501:
3411:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3412:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the RELOAD[15:0] bits according to ReloadValue value */
3413:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   value |= pInit->ReloadValue;
 6053              		.loc 1 3413 17
 6054 0060 7B68     		ldr	r3, [r7, #4]
 6055 0062 DB68     		ldr	r3, [r3, #12]
 6056              		.loc 1 3413 9
 6057 0064 FA68     		ldr	r2, [r7, #12]
 6058 0066 1343     		orrs	r3, r3, r2
 6059 0068 FB60     		str	r3, [r7, #12]
3414:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
3415:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
 6060              		.loc 1 3415 18
 6061 006a 7B68     		ldr	r3, [r7, #4]
 6062 006c 1B69     		ldr	r3, [r3, #16]
 6063              		.loc 1 3415 36
 6064 006e 1B04     		lsls	r3, r3, #16
 6065              		.loc 1 3415 9
 6066 0070 FA68     		ldr	r2, [r7, #12]
 6067 0072 1343     		orrs	r3, r3, r2
 6068 0074 FB60     		str	r3, [r7, #12]
3416:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   WRITE_REG(CRS->CFGR, value);
 6069              		.loc 1 3416 3
 6070 0076 0C4A     		ldr	r2, .L502+4
 6071 0078 FB68     		ldr	r3, [r7, #12]
 6072 007a 5360     		str	r3, [r2, #4]
3417:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3418:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Adjust HSI48 oscillator smooth trimming */
3419:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the TRIM[5:0] bits according to RCC_CRS_HSI48CalibrationValue value */
3420:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
 6073              		.loc 1 3420 3
 6074 007c 0A4B     		ldr	r3, .L502+4
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 169


 6075 007e 1B68     		ldr	r3, [r3]
 6076 0080 23F47C52 		bic	r2, r3, #16128
 6077 0084 7B68     		ldr	r3, [r7, #4]
 6078 0086 5B69     		ldr	r3, [r3, #20]
 6079 0088 1B02     		lsls	r3, r3, #8
 6080 008a 0749     		ldr	r1, .L502+4
 6081 008c 1343     		orrs	r3, r3, r2
 6082 008e 0B60     		str	r3, [r1]
3421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3422:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* START AUTOMATIC SYNCHRONIZATION*/
3423:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3424:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Enable Automatic trimming & Frequency error counter */
3425:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
 6083              		.loc 1 3425 3
 6084 0090 054B     		ldr	r3, .L502+4
 6085 0092 1B68     		ldr	r3, [r3]
 6086 0094 044A     		ldr	r2, .L502+4
 6087 0096 43F06003 		orr	r3, r3, #96
 6088 009a 1360     		str	r3, [r2]
3426:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6089              		.loc 1 3426 1
 6090 009c 00BF     		nop
 6091 009e 1037     		adds	r7, r7, #16
 6092              	.LCFI76:
 6093              		.cfi_def_cfa_offset 8
 6094 00a0 BD46     		mov	sp, r7
 6095              	.LCFI77:
 6096              		.cfi_def_cfa_register 13
 6097              		@ sp needed
 6098 00a2 80BD     		pop	{r7, pc}
 6099              	.L503:
 6100              		.align	2
 6101              	.L502:
 6102 00a4 00440258 		.word	1476543488
 6103 00a8 00840040 		.word	1073775616
 6104              		.cfi_endproc
 6105              	.LFE159:
 6107              		.section	.text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate,"ax",%progbits
 6108              		.align	1
 6109              		.global	HAL_RCCEx_CRSSoftwareSynchronizationGenerate
 6110              		.syntax unified
 6111              		.thumb
 6112              		.thumb_func
 6114              	HAL_RCCEx_CRSSoftwareSynchronizationGenerate:
 6115              	.LFB160:
3427:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3428:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3429:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Generate the software synchronization event
3430:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3431:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3432:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSSoftwareSynchronizationGenerate(void)
3433:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6116              		.loc 1 3433 1
 6117              		.cfi_startproc
 6118              		@ args = 0, pretend = 0, frame = 0
 6119              		@ frame_needed = 1, uses_anonymous_args = 0
 6120              		@ link register save eliminated.
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 170


 6121 0000 80B4     		push	{r7}
 6122              	.LCFI78:
 6123              		.cfi_def_cfa_offset 4
 6124              		.cfi_offset 7, -4
 6125 0002 00AF     		add	r7, sp, #0
 6126              	.LCFI79:
 6127              		.cfi_def_cfa_register 7
3434:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_SWSYNC);
 6128              		.loc 1 3434 3
 6129 0004 054B     		ldr	r3, .L505
 6130 0006 1B68     		ldr	r3, [r3]
 6131 0008 044A     		ldr	r2, .L505
 6132 000a 43F08003 		orr	r3, r3, #128
 6133 000e 1360     		str	r3, [r2]
3435:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6134              		.loc 1 3435 1
 6135 0010 00BF     		nop
 6136 0012 BD46     		mov	sp, r7
 6137              	.LCFI80:
 6138              		.cfi_def_cfa_register 13
 6139              		@ sp needed
 6140 0014 5DF8047B 		ldr	r7, [sp], #4
 6141              	.LCFI81:
 6142              		.cfi_restore 7
 6143              		.cfi_def_cfa_offset 0
 6144 0018 7047     		bx	lr
 6145              	.L506:
 6146 001a 00BF     		.align	2
 6147              	.L505:
 6148 001c 00840040 		.word	1073775616
 6149              		.cfi_endproc
 6150              	.LFE160:
 6152              		.section	.text.HAL_RCCEx_CRSGetSynchronizationInfo,"ax",%progbits
 6153              		.align	1
 6154              		.global	HAL_RCCEx_CRSGetSynchronizationInfo
 6155              		.syntax unified
 6156              		.thumb
 6157              		.thumb_func
 6159              	HAL_RCCEx_CRSGetSynchronizationInfo:
 6160              	.LFB161:
3436:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3437:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3438:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Return synchronization info
3439:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  pSynchroInfo Pointer on RCC_CRSSynchroInfoTypeDef structure
3440:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3441:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef *pSynchroInfo)
3443:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6161              		.loc 1 3443 1
 6162              		.cfi_startproc
 6163              		@ args = 0, pretend = 0, frame = 8
 6164              		@ frame_needed = 1, uses_anonymous_args = 0
 6165              		@ link register save eliminated.
 6166 0000 80B4     		push	{r7}
 6167              	.LCFI82:
 6168              		.cfi_def_cfa_offset 4
 6169              		.cfi_offset 7, -4
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 171


 6170 0002 83B0     		sub	sp, sp, #12
 6171              	.LCFI83:
 6172              		.cfi_def_cfa_offset 16
 6173 0004 00AF     		add	r7, sp, #0
 6174              	.LCFI84:
 6175              		.cfi_def_cfa_register 7
 6176 0006 7860     		str	r0, [r7, #4]
3444:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check the parameter */
3445:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(pSynchroInfo != (void *)NULL);
3446:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3447:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the reload value */
3448:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pSynchroInfo->ReloadValue = (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_RELOAD));
 6177              		.loc 1 3448 42
 6178 0008 0E4B     		ldr	r3, .L508
 6179 000a 5B68     		ldr	r3, [r3, #4]
 6180              		.loc 1 3448 31
 6181 000c 9AB2     		uxth	r2, r3
 6182              		.loc 1 3448 29
 6183 000e 7B68     		ldr	r3, [r7, #4]
 6184 0010 1A60     		str	r2, [r3]
3449:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3450:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get HSI48 oscillator smooth trimming */
3451:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pSynchroInfo->HSI48CalibrationValue = (uint32_t)(READ_BIT(CRS->CR, CRS_CR_TRIM) >> CRS_CR_TRIM_Po
 6185              		.loc 1 3451 52
 6186 0012 0C4B     		ldr	r3, .L508
 6187 0014 1B68     		ldr	r3, [r3]
 6188              		.loc 1 3451 41
 6189 0016 1B0A     		lsrs	r3, r3, #8
 6190 0018 03F03F02 		and	r2, r3, #63
 6191              		.loc 1 3451 39
 6192 001c 7B68     		ldr	r3, [r7, #4]
 6193 001e 5A60     		str	r2, [r3, #4]
3452:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3453:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get Frequency error capture */
3454:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pSynchroInfo->FreqErrorCapture = (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FECAP) >> CRS_ISR_FECAP_Po
 6194              		.loc 1 3454 47
 6195 0020 084B     		ldr	r3, .L508
 6196 0022 9B68     		ldr	r3, [r3, #8]
 6197              		.loc 1 3454 36
 6198 0024 1B0C     		lsrs	r3, r3, #16
 6199 0026 9AB2     		uxth	r2, r3
 6200              		.loc 1 3454 34
 6201 0028 7B68     		ldr	r3, [r7, #4]
 6202 002a 9A60     		str	r2, [r3, #8]
3455:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3456:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get Frequency error direction */
3457:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pSynchroInfo->FreqErrorDirection = (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FEDIR));
 6203              		.loc 1 3457 49
 6204 002c 054B     		ldr	r3, .L508
 6205 002e 9B68     		ldr	r3, [r3, #8]
 6206              		.loc 1 3457 38
 6207 0030 03F40042 		and	r2, r3, #32768
 6208              		.loc 1 3457 36
 6209 0034 7B68     		ldr	r3, [r7, #4]
 6210 0036 DA60     		str	r2, [r3, #12]
3458:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6211              		.loc 1 3458 1
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 172


 6212 0038 00BF     		nop
 6213 003a 0C37     		adds	r7, r7, #12
 6214              	.LCFI85:
 6215              		.cfi_def_cfa_offset 4
 6216 003c BD46     		mov	sp, r7
 6217              	.LCFI86:
 6218              		.cfi_def_cfa_register 13
 6219              		@ sp needed
 6220 003e 5DF8047B 		ldr	r7, [sp], #4
 6221              	.LCFI87:
 6222              		.cfi_restore 7
 6223              		.cfi_def_cfa_offset 0
 6224 0042 7047     		bx	lr
 6225              	.L509:
 6226              		.align	2
 6227              	.L508:
 6228 0044 00840040 		.word	1073775616
 6229              		.cfi_endproc
 6230              	.LFE161:
 6232              		.section	.text.HAL_RCCEx_CRSWaitSynchronization,"ax",%progbits
 6233              		.align	1
 6234              		.global	HAL_RCCEx_CRSWaitSynchronization
 6235              		.syntax unified
 6236              		.thumb
 6237              		.thumb_func
 6239              	HAL_RCCEx_CRSWaitSynchronization:
 6240              	.LFB162:
3459:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3460:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3461:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @brief Wait for CRS Synchronization status.
3462:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @param Timeout  Duration of the time-out
3463:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @note  Timeout is based on the maximum time to receive a SYNC event based on synchronization
3464:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *        frequency.
3465:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @note    If Time-out set to HAL_MAX_DELAY, HAL_TIMEOUT will be never returned.
3466:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @retval Combination of Synchronization status
3467:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *          This parameter can be a combination of the following values:
3468:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_TIMEOUT
3469:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCOK
3470:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCWARN
3471:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCERR
3472:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCMISS
3473:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_TRIMOVF
3474:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** */
3475:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_CRSWaitSynchronization(uint32_t Timeout)
3476:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6241              		.loc 1 3476 1
 6242              		.cfi_startproc
 6243              		@ args = 0, pretend = 0, frame = 16
 6244              		@ frame_needed = 1, uses_anonymous_args = 0
 6245 0000 80B5     		push	{r7, lr}
 6246              	.LCFI88:
 6247              		.cfi_def_cfa_offset 8
 6248              		.cfi_offset 7, -8
 6249              		.cfi_offset 14, -4
 6250 0002 84B0     		sub	sp, sp, #16
 6251              	.LCFI89:
 6252              		.cfi_def_cfa_offset 24
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 173


 6253 0004 00AF     		add	r7, sp, #0
 6254              	.LCFI90:
 6255              		.cfi_def_cfa_register 7
 6256 0006 7860     		str	r0, [r7, #4]
3477:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t crsstatus = RCC_CRS_NONE;
 6257              		.loc 1 3477 12
 6258 0008 0023     		movs	r3, #0
 6259 000a FB60     		str	r3, [r7, #12]
3478:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tickstart;
3479:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3480:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get time-out */
3481:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 6260              		.loc 1 3481 15
 6261 000c FFF7FEFF 		bl	HAL_GetTick
 6262 0010 B860     		str	r0, [r7, #8]
 6263              	.L519:
3482:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3483:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Wait for CRS flag or time-out detection */
3484:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   do
3485:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3486:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (Timeout != HAL_MAX_DELAY)
 6264              		.loc 1 3486 8
 6265 0012 7B68     		ldr	r3, [r7, #4]
 6266 0014 B3F1FF3F 		cmp	r3, #-1
 6267 0018 0CD0     		beq	.L511
3487:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3488:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 6268              		.loc 1 3488 13
 6269 001a FFF7FEFF 		bl	HAL_GetTick
 6270 001e 0246     		mov	r2, r0
 6271              		.loc 1 3488 27 discriminator 1
 6272 0020 BB68     		ldr	r3, [r7, #8]
 6273 0022 D31A     		subs	r3, r2, r3
 6274              		.loc 1 3488 10 discriminator 1
 6275 0024 7A68     		ldr	r2, [r7, #4]
 6276 0026 9A42     		cmp	r2, r3
 6277 0028 02D3     		bcc	.L512
 6278              		.loc 1 3488 51 discriminator 1
 6279 002a 7B68     		ldr	r3, [r7, #4]
 6280 002c 002B     		cmp	r3, #0
 6281 002e 01D1     		bne	.L511
 6282              	.L512:
3489:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3490:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         crsstatus = RCC_CRS_TIMEOUT;
 6283              		.loc 1 3490 19
 6284 0030 0123     		movs	r3, #1
 6285 0032 FB60     		str	r3, [r7, #12]
 6286              	.L511:
3491:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3492:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3493:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS SYNCOK flag  */
3494:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCOK))
 6287              		.loc 1 3494 9
 6288 0034 2A4B     		ldr	r3, .L521
 6289 0036 9B68     		ldr	r3, [r3, #8]
 6290 0038 03F00103 		and	r3, r3, #1
 6291              		.loc 1 3494 8
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 174


 6292 003c 012B     		cmp	r3, #1
 6293 003e 06D1     		bne	.L513
3495:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3496:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CRS SYNC event OK */
3497:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCOK;
 6294              		.loc 1 3497 17
 6295 0040 FB68     		ldr	r3, [r7, #12]
 6296 0042 43F00203 		orr	r3, r3, #2
 6297 0046 FB60     		str	r3, [r7, #12]
3498:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3499:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS SYNC event OK bit */
3500:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCOK);
 6298              		.loc 1 3500 7 discriminator 2
 6299 0048 254B     		ldr	r3, .L521
 6300 004a 0122     		movs	r2, #1
 6301 004c DA60     		str	r2, [r3, #12]
 6302              	.L513:
3501:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3502:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3503:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS SYNCWARN flag  */
3504:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCWARN))
 6303              		.loc 1 3504 9
 6304 004e 244B     		ldr	r3, .L521
 6305 0050 9B68     		ldr	r3, [r3, #8]
 6306 0052 03F00203 		and	r3, r3, #2
 6307              		.loc 1 3504 8
 6308 0056 022B     		cmp	r3, #2
 6309 0058 06D1     		bne	.L514
3505:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3506:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CRS SYNC warning */
3507:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCWARN;
 6310              		.loc 1 3507 17
 6311 005a FB68     		ldr	r3, [r7, #12]
 6312 005c 43F00403 		orr	r3, r3, #4
 6313 0060 FB60     		str	r3, [r7, #12]
3508:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3509:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS SYNCWARN bit */
3510:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCWARN);
 6314              		.loc 1 3510 7 discriminator 2
 6315 0062 1F4B     		ldr	r3, .L521
 6316 0064 0222     		movs	r2, #2
 6317 0066 DA60     		str	r2, [r3, #12]
 6318              	.L514:
3511:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3512:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3513:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS TRIM overflow flag  */
3514:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_TRIMOVF))
 6319              		.loc 1 3514 9
 6320 0068 1D4B     		ldr	r3, .L521
 6321 006a 9B68     		ldr	r3, [r3, #8]
 6322 006c 03F48063 		and	r3, r3, #1024
 6323              		.loc 1 3514 8
 6324 0070 B3F5806F 		cmp	r3, #1024
 6325 0074 06D1     		bne	.L515
3515:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3516:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CRS SYNC Error */
3517:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_TRIMOVF;
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 175


 6326              		.loc 1 3517 17
 6327 0076 FB68     		ldr	r3, [r7, #12]
 6328 0078 43F02003 		orr	r3, r3, #32
 6329 007c FB60     		str	r3, [r7, #12]
3518:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3519:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS Error bit */
3520:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_TRIMOVF);
 6330              		.loc 1 3520 7 discriminator 1
 6331 007e 184B     		ldr	r3, .L521
 6332 0080 0422     		movs	r2, #4
 6333 0082 DA60     		str	r2, [r3, #12]
 6334              	.L515:
3521:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3522:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3523:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS Error flag  */
3524:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCERR))
 6335              		.loc 1 3524 9
 6336 0084 164B     		ldr	r3, .L521
 6337 0086 9B68     		ldr	r3, [r3, #8]
 6338 0088 03F48073 		and	r3, r3, #256
 6339              		.loc 1 3524 8
 6340 008c B3F5807F 		cmp	r3, #256
 6341 0090 06D1     		bne	.L516
3525:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3526:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CRS SYNC Error */
3527:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCERR;
 6342              		.loc 1 3527 17
 6343 0092 FB68     		ldr	r3, [r7, #12]
 6344 0094 43F00803 		orr	r3, r3, #8
 6345 0098 FB60     		str	r3, [r7, #12]
3528:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3529:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS Error bit */
3530:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCERR);
 6346              		.loc 1 3530 7 discriminator 1
 6347 009a 114B     		ldr	r3, .L521
 6348 009c 0422     		movs	r2, #4
 6349 009e DA60     		str	r2, [r3, #12]
 6350              	.L516:
3531:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3532:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3533:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS SYNC Missed flag  */
3534:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCMISS))
 6351              		.loc 1 3534 9
 6352 00a0 0F4B     		ldr	r3, .L521
 6353 00a2 9B68     		ldr	r3, [r3, #8]
 6354 00a4 03F40073 		and	r3, r3, #512
 6355              		.loc 1 3534 8
 6356 00a8 B3F5007F 		cmp	r3, #512
 6357 00ac 06D1     		bne	.L517
3535:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3536:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CRS SYNC Missed */
3537:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCMISS;
 6358              		.loc 1 3537 17
 6359 00ae FB68     		ldr	r3, [r7, #12]
 6360 00b0 43F01003 		orr	r3, r3, #16
 6361 00b4 FB60     		str	r3, [r7, #12]
3538:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 176


3539:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS SYNC Missed bit */
3540:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCMISS);
 6362              		.loc 1 3540 7 discriminator 1
 6363 00b6 0A4B     		ldr	r3, .L521
 6364 00b8 0422     		movs	r2, #4
 6365 00ba DA60     		str	r2, [r3, #12]
 6366              	.L517:
3541:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3542:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3543:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS Expected SYNC flag  */
3544:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_ESYNC))
 6367              		.loc 1 3544 9
 6368 00bc 084B     		ldr	r3, .L521
 6369 00be 9B68     		ldr	r3, [r3, #8]
 6370 00c0 03F00803 		and	r3, r3, #8
 6371              		.loc 1 3544 8
 6372 00c4 082B     		cmp	r3, #8
 6373 00c6 02D1     		bne	.L518
3545:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3546:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* frequency error counter reached a zero value */
3547:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_ESYNC);
 6374              		.loc 1 3547 7 discriminator 2
 6375 00c8 054B     		ldr	r3, .L521
 6376 00ca 0822     		movs	r2, #8
 6377 00cc DA60     		str	r2, [r3, #12]
 6378              	.L518:
3548:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3549:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3550:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   while (RCC_CRS_NONE == crsstatus);
 6379              		.loc 1 3550 23
 6380 00ce FB68     		ldr	r3, [r7, #12]
 6381 00d0 002B     		cmp	r3, #0
 6382 00d2 9ED0     		beq	.L519
3551:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3552:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return crsstatus;
 6383              		.loc 1 3552 10
 6384 00d4 FB68     		ldr	r3, [r7, #12]
3553:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6385              		.loc 1 3553 1
 6386 00d6 1846     		mov	r0, r3
 6387 00d8 1037     		adds	r7, r7, #16
 6388              	.LCFI91:
 6389              		.cfi_def_cfa_offset 8
 6390 00da BD46     		mov	sp, r7
 6391              	.LCFI92:
 6392              		.cfi_def_cfa_register 13
 6393              		@ sp needed
 6394 00dc 80BD     		pop	{r7, pc}
 6395              	.L522:
 6396 00de 00BF     		.align	2
 6397              	.L521:
 6398 00e0 00840040 		.word	1073775616
 6399              		.cfi_endproc
 6400              	.LFE162:
 6402              		.section	.text.HAL_RCCEx_CRS_IRQHandler,"ax",%progbits
 6403              		.align	1
 6404              		.global	HAL_RCCEx_CRS_IRQHandler
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 177


 6405              		.syntax unified
 6406              		.thumb
 6407              		.thumb_func
 6409              	HAL_RCCEx_CRS_IRQHandler:
 6410              	.LFB163:
3554:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3555:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3556:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief Handle the Clock Recovery System interrupt request.
3557:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3558:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3559:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_CRS_IRQHandler(void)
3560:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6411              		.loc 1 3560 1
 6412              		.cfi_startproc
 6413              		@ args = 0, pretend = 0, frame = 16
 6414              		@ frame_needed = 1, uses_anonymous_args = 0
 6415 0000 80B5     		push	{r7, lr}
 6416              	.LCFI93:
 6417              		.cfi_def_cfa_offset 8
 6418              		.cfi_offset 7, -8
 6419              		.cfi_offset 14, -4
 6420 0002 84B0     		sub	sp, sp, #16
 6421              	.LCFI94:
 6422              		.cfi_def_cfa_offset 24
 6423 0004 00AF     		add	r7, sp, #0
 6424              	.LCFI95:
 6425              		.cfi_def_cfa_register 7
3561:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t crserror = RCC_CRS_NONE;
 6426              		.loc 1 3561 12
 6427 0006 0023     		movs	r3, #0
 6428 0008 FB60     		str	r3, [r7, #12]
3562:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get current IT flags and IT sources values */
3563:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t itflags = READ_REG(CRS->ISR);
 6429              		.loc 1 3563 22
 6430 000a 334B     		ldr	r3, .L532
 6431              		.loc 1 3563 12
 6432 000c 9B68     		ldr	r3, [r3, #8]
 6433 000e BB60     		str	r3, [r7, #8]
3564:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t itsources = READ_REG(CRS->CR);
 6434              		.loc 1 3564 24
 6435 0010 314B     		ldr	r3, .L532
 6436              		.loc 1 3564 12
 6437 0012 1B68     		ldr	r3, [r3]
 6438 0014 7B60     		str	r3, [r7, #4]
3565:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3566:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check CRS SYNCOK flag  */
3567:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (((itflags & RCC_CRS_FLAG_SYNCOK) != 0U) && ((itsources & RCC_CRS_IT_SYNCOK) != 0U))
 6439              		.loc 1 3567 17
 6440 0016 BB68     		ldr	r3, [r7, #8]
 6441 0018 03F00103 		and	r3, r3, #1
 6442              		.loc 1 3567 6
 6443 001c 002B     		cmp	r3, #0
 6444 001e 0AD0     		beq	.L524
 6445              		.loc 1 3567 62 discriminator 1
 6446 0020 7B68     		ldr	r3, [r7, #4]
 6447 0022 03F00103 		and	r3, r3, #1
 6448              		.loc 1 3567 47 discriminator 1
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 178


 6449 0026 002B     		cmp	r3, #0
 6450 0028 05D0     		beq	.L524
3568:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3569:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Clear CRS SYNC event OK flag */
3570:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_SYNCOKC);
 6451              		.loc 1 3570 5
 6452 002a 2B4B     		ldr	r3, .L532
 6453 002c 0122     		movs	r2, #1
 6454 002e DA60     		str	r2, [r3, #12]
3571:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3572:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* user callback */
3573:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_SyncOkCallback();
 6455              		.loc 1 3573 5
 6456 0030 FFF7FEFF 		bl	HAL_RCCEx_CRS_SyncOkCallback
 6457 0034 4BE0     		b	.L525
 6458              	.L524:
3574:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3575:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check CRS SYNCWARN flag  */
3576:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (((itflags & RCC_CRS_FLAG_SYNCWARN) != 0U) && ((itsources & RCC_CRS_IT_SYNCWARN) != 0U))
 6459              		.loc 1 3576 22
 6460 0036 BB68     		ldr	r3, [r7, #8]
 6461 0038 03F00203 		and	r3, r3, #2
 6462              		.loc 1 3576 11
 6463 003c 002B     		cmp	r3, #0
 6464 003e 0AD0     		beq	.L526
 6465              		.loc 1 3576 69 discriminator 1
 6466 0040 7B68     		ldr	r3, [r7, #4]
 6467 0042 03F00203 		and	r3, r3, #2
 6468              		.loc 1 3576 54 discriminator 1
 6469 0046 002B     		cmp	r3, #0
 6470 0048 05D0     		beq	.L526
3577:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3578:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Clear CRS SYNCWARN flag */
3579:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_SYNCWARNC);
 6471              		.loc 1 3579 5
 6472 004a 234B     		ldr	r3, .L532
 6473 004c 0222     		movs	r2, #2
 6474 004e DA60     		str	r2, [r3, #12]
3580:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3581:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* user callback */
3582:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_SyncWarnCallback();
 6475              		.loc 1 3582 5
 6476 0050 FFF7FEFF 		bl	HAL_RCCEx_CRS_SyncWarnCallback
 6477 0054 3BE0     		b	.L525
 6478              	.L526:
3583:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3584:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check CRS Expected SYNC flag  */
3585:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (((itflags & RCC_CRS_FLAG_ESYNC) != 0U) && ((itsources & RCC_CRS_IT_ESYNC) != 0U))
 6479              		.loc 1 3585 22
 6480 0056 BB68     		ldr	r3, [r7, #8]
 6481 0058 03F00803 		and	r3, r3, #8
 6482              		.loc 1 3585 11
 6483 005c 002B     		cmp	r3, #0
 6484 005e 0AD0     		beq	.L527
 6485              		.loc 1 3585 66 discriminator 1
 6486 0060 7B68     		ldr	r3, [r7, #4]
 6487 0062 03F00803 		and	r3, r3, #8
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 179


 6488              		.loc 1 3585 51 discriminator 1
 6489 0066 002B     		cmp	r3, #0
 6490 0068 05D0     		beq	.L527
3586:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3587:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* frequency error counter reached a zero value */
3588:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_ESYNCC);
 6491              		.loc 1 3588 5
 6492 006a 1B4B     		ldr	r3, .L532
 6493 006c 0822     		movs	r2, #8
 6494 006e DA60     		str	r2, [r3, #12]
3589:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3590:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* user callback */
3591:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_ExpectedSyncCallback();
 6495              		.loc 1 3591 5
 6496 0070 FFF7FEFF 		bl	HAL_RCCEx_CRS_ExpectedSyncCallback
 6497 0074 2BE0     		b	.L525
 6498              	.L527:
3592:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3593:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check CRS Error flags  */
3594:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
3595:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3596:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (((itflags & RCC_CRS_FLAG_ERR) != 0U) && ((itsources & RCC_CRS_IT_ERR) != 0U))
 6499              		.loc 1 3596 19
 6500 0076 BB68     		ldr	r3, [r7, #8]
 6501 0078 03F00403 		and	r3, r3, #4
 6502              		.loc 1 3596 8
 6503 007c 002B     		cmp	r3, #0
 6504 007e 26D0     		beq	.L531
 6505              		.loc 1 3596 61 discriminator 1
 6506 0080 7B68     		ldr	r3, [r7, #4]
 6507 0082 03F00403 		and	r3, r3, #4
 6508              		.loc 1 3596 46 discriminator 1
 6509 0086 002B     		cmp	r3, #0
 6510 0088 21D0     		beq	.L531
3597:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3598:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if ((itflags & RCC_CRS_FLAG_SYNCERR) != 0U)
 6511              		.loc 1 3598 20
 6512 008a BB68     		ldr	r3, [r7, #8]
 6513 008c 03F48073 		and	r3, r3, #256
 6514              		.loc 1 3598 10
 6515 0090 002B     		cmp	r3, #0
 6516 0092 03D0     		beq	.L528
3599:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3600:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_SYNCERR;
 6517              		.loc 1 3600 18
 6518 0094 FB68     		ldr	r3, [r7, #12]
 6519 0096 43F00803 		orr	r3, r3, #8
 6520 009a FB60     		str	r3, [r7, #12]
 6521              	.L528:
3601:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3602:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if ((itflags & RCC_CRS_FLAG_SYNCMISS) != 0U)
 6522              		.loc 1 3602 20
 6523 009c BB68     		ldr	r3, [r7, #8]
 6524 009e 03F40073 		and	r3, r3, #512
 6525              		.loc 1 3602 10
 6526 00a2 002B     		cmp	r3, #0
 6527 00a4 03D0     		beq	.L529
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 180


3603:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3604:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_SYNCMISS;
 6528              		.loc 1 3604 18
 6529 00a6 FB68     		ldr	r3, [r7, #12]
 6530 00a8 43F01003 		orr	r3, r3, #16
 6531 00ac FB60     		str	r3, [r7, #12]
 6532              	.L529:
3605:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3606:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if ((itflags & RCC_CRS_FLAG_TRIMOVF) != 0U)
 6533              		.loc 1 3606 20
 6534 00ae BB68     		ldr	r3, [r7, #8]
 6535 00b0 03F48063 		and	r3, r3, #1024
 6536              		.loc 1 3606 10
 6537 00b4 002B     		cmp	r3, #0
 6538 00b6 03D0     		beq	.L530
3607:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3608:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_TRIMOVF;
 6539              		.loc 1 3608 18
 6540 00b8 FB68     		ldr	r3, [r7, #12]
 6541 00ba 43F02003 		orr	r3, r3, #32
 6542 00be FB60     		str	r3, [r7, #12]
 6543              	.L530:
3609:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3610:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3611:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS Error flags */
3612:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       WRITE_REG(CRS->ICR, CRS_ICR_ERRC);
 6544              		.loc 1 3612 7
 6545 00c0 054B     		ldr	r3, .L532
 6546 00c2 0422     		movs	r2, #4
 6547 00c4 DA60     		str	r2, [r3, #12]
3613:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3614:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* user error callback */
3615:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       HAL_RCCEx_CRS_ErrorCallback(crserror);
 6548              		.loc 1 3615 7
 6549 00c6 F868     		ldr	r0, [r7, #12]
 6550 00c8 FFF7FEFF 		bl	HAL_RCCEx_CRS_ErrorCallback
3616:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3617:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3618:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6551              		.loc 1 3618 1
 6552 00cc FFE7     		b	.L531
 6553              	.L525:
 6554              	.L531:
 6555 00ce 00BF     		nop
 6556 00d0 1037     		adds	r7, r7, #16
 6557              	.LCFI96:
 6558              		.cfi_def_cfa_offset 8
 6559 00d2 BD46     		mov	sp, r7
 6560              	.LCFI97:
 6561              		.cfi_def_cfa_register 13
 6562              		@ sp needed
 6563 00d4 80BD     		pop	{r7, pc}
 6564              	.L533:
 6565 00d6 00BF     		.align	2
 6566              	.L532:
 6567 00d8 00840040 		.word	1073775616
 6568              		.cfi_endproc
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 181


 6569              	.LFE163:
 6571              		.section	.text.HAL_RCCEx_CRS_SyncOkCallback,"ax",%progbits
 6572              		.align	1
 6573              		.weak	HAL_RCCEx_CRS_SyncOkCallback
 6574              		.syntax unified
 6575              		.thumb
 6576              		.thumb_func
 6578              	HAL_RCCEx_CRS_SyncOkCallback:
 6579              	.LFB164:
3619:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3620:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3621:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System SYNCOK interrupt callback.
3622:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval none
3623:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3624:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_SyncOkCallback(void)
3625:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6580              		.loc 1 3625 1
 6581              		.cfi_startproc
 6582              		@ args = 0, pretend = 0, frame = 0
 6583              		@ frame_needed = 1, uses_anonymous_args = 0
 6584              		@ link register save eliminated.
 6585 0000 80B4     		push	{r7}
 6586              	.LCFI98:
 6587              		.cfi_def_cfa_offset 4
 6588              		.cfi_offset 7, -4
 6589 0002 00AF     		add	r7, sp, #0
 6590              	.LCFI99:
 6591              		.cfi_def_cfa_register 7
3626:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
3627:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_SyncOkCallback should be implemented in the user file
3628:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****    */
3629:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6592              		.loc 1 3629 1
 6593 0004 00BF     		nop
 6594 0006 BD46     		mov	sp, r7
 6595              	.LCFI100:
 6596              		.cfi_def_cfa_register 13
 6597              		@ sp needed
 6598 0008 5DF8047B 		ldr	r7, [sp], #4
 6599              	.LCFI101:
 6600              		.cfi_restore 7
 6601              		.cfi_def_cfa_offset 0
 6602 000c 7047     		bx	lr
 6603              		.cfi_endproc
 6604              	.LFE164:
 6606              		.section	.text.HAL_RCCEx_CRS_SyncWarnCallback,"ax",%progbits
 6607              		.align	1
 6608              		.weak	HAL_RCCEx_CRS_SyncWarnCallback
 6609              		.syntax unified
 6610              		.thumb
 6611              		.thumb_func
 6613              	HAL_RCCEx_CRS_SyncWarnCallback:
 6614              	.LFB165:
3630:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3631:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3632:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System SYNCWARN interrupt callback.
3633:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval none
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 182


3634:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3635:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_SyncWarnCallback(void)
3636:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6615              		.loc 1 3636 1
 6616              		.cfi_startproc
 6617              		@ args = 0, pretend = 0, frame = 0
 6618              		@ frame_needed = 1, uses_anonymous_args = 0
 6619              		@ link register save eliminated.
 6620 0000 80B4     		push	{r7}
 6621              	.LCFI102:
 6622              		.cfi_def_cfa_offset 4
 6623              		.cfi_offset 7, -4
 6624 0002 00AF     		add	r7, sp, #0
 6625              	.LCFI103:
 6626              		.cfi_def_cfa_register 7
3637:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
3638:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_SyncWarnCallback should be implemented in the user file
3639:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****    */
3640:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6627              		.loc 1 3640 1
 6628 0004 00BF     		nop
 6629 0006 BD46     		mov	sp, r7
 6630              	.LCFI104:
 6631              		.cfi_def_cfa_register 13
 6632              		@ sp needed
 6633 0008 5DF8047B 		ldr	r7, [sp], #4
 6634              	.LCFI105:
 6635              		.cfi_restore 7
 6636              		.cfi_def_cfa_offset 0
 6637 000c 7047     		bx	lr
 6638              		.cfi_endproc
 6639              	.LFE165:
 6641              		.section	.text.HAL_RCCEx_CRS_ExpectedSyncCallback,"ax",%progbits
 6642              		.align	1
 6643              		.weak	HAL_RCCEx_CRS_ExpectedSyncCallback
 6644              		.syntax unified
 6645              		.thumb
 6646              		.thumb_func
 6648              	HAL_RCCEx_CRS_ExpectedSyncCallback:
 6649              	.LFB166:
3641:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3642:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3643:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System Expected SYNC interrupt callback.
3644:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval none
3645:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3646:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_ExpectedSyncCallback(void)
3647:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6650              		.loc 1 3647 1
 6651              		.cfi_startproc
 6652              		@ args = 0, pretend = 0, frame = 0
 6653              		@ frame_needed = 1, uses_anonymous_args = 0
 6654              		@ link register save eliminated.
 6655 0000 80B4     		push	{r7}
 6656              	.LCFI106:
 6657              		.cfi_def_cfa_offset 4
 6658              		.cfi_offset 7, -4
 6659 0002 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 183


 6660              	.LCFI107:
 6661              		.cfi_def_cfa_register 7
3648:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
3649:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_ExpectedSyncCallback should be implemented in the user file
3650:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****    */
3651:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6662              		.loc 1 3651 1
 6663 0004 00BF     		nop
 6664 0006 BD46     		mov	sp, r7
 6665              	.LCFI108:
 6666              		.cfi_def_cfa_register 13
 6667              		@ sp needed
 6668 0008 5DF8047B 		ldr	r7, [sp], #4
 6669              	.LCFI109:
 6670              		.cfi_restore 7
 6671              		.cfi_def_cfa_offset 0
 6672 000c 7047     		bx	lr
 6673              		.cfi_endproc
 6674              	.LFE166:
 6676              		.section	.text.HAL_RCCEx_CRS_ErrorCallback,"ax",%progbits
 6677              		.align	1
 6678              		.weak	HAL_RCCEx_CRS_ErrorCallback
 6679              		.syntax unified
 6680              		.thumb
 6681              		.thumb_func
 6683              	HAL_RCCEx_CRS_ErrorCallback:
 6684              	.LFB167:
3652:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3653:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3654:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System Error interrupt callback.
3655:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  Error Combination of Error status.
3656:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be a combination of the following values:
3657:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_SYNCERR
3658:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_SYNCMISS
3659:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_TRIMOVF
3660:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval none
3661:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3662:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_ErrorCallback(uint32_t Error)
3663:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6685              		.loc 1 3663 1
 6686              		.cfi_startproc
 6687              		@ args = 0, pretend = 0, frame = 8
 6688              		@ frame_needed = 1, uses_anonymous_args = 0
 6689              		@ link register save eliminated.
 6690 0000 80B4     		push	{r7}
 6691              	.LCFI110:
 6692              		.cfi_def_cfa_offset 4
 6693              		.cfi_offset 7, -4
 6694 0002 83B0     		sub	sp, sp, #12
 6695              	.LCFI111:
 6696              		.cfi_def_cfa_offset 16
 6697 0004 00AF     		add	r7, sp, #0
 6698              	.LCFI112:
 6699              		.cfi_def_cfa_register 7
 6700 0006 7860     		str	r0, [r7, #4]
3664:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Prevent unused argument(s) compilation warning */
3665:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   UNUSED(Error);
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 184


3666:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3667:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
3668:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_ErrorCallback should be implemented in the user file
3669:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****    */
3670:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6701              		.loc 1 3670 1
 6702 0008 00BF     		nop
 6703 000a 0C37     		adds	r7, r7, #12
 6704              	.LCFI113:
 6705              		.cfi_def_cfa_offset 4
 6706 000c BD46     		mov	sp, r7
 6707              	.LCFI114:
 6708              		.cfi_def_cfa_register 13
 6709              		@ sp needed
 6710 000e 5DF8047B 		ldr	r7, [sp], #4
 6711              	.LCFI115:
 6712              		.cfi_restore 7
 6713              		.cfi_def_cfa_offset 0
 6714 0012 7047     		bx	lr
 6715              		.cfi_endproc
 6716              	.LFE167:
 6718              		.section	.text.RCCEx_PLL2_Config,"ax",%progbits
 6719              		.align	1
 6720              		.syntax unified
 6721              		.thumb
 6722              		.thumb_func
 6724              	RCCEx_PLL2_Config:
 6725              	.LFB168:
3671:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3672:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3673:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3674:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
3675:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3676:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3677:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3678:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
3679:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3680:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3681:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_functions RCCEx Private Functions
3682:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  * @{
3683:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  */
3684:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3685:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure the PLL2 VCI,VCO ranges, multiplication and division factors and enable it
3686:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  pll2: Pointer to an RCC_PLL2InitTypeDef structure that
3687:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         contains the configuration parameters  as well as VCI, VCO clock ranges.
3688:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  Divider  divider parameter to be updated
3689:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   PLL2 is temporary disabled to apply new parameters
3690:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
3691:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval HAL status
3692:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3693:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
3694:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6726              		.loc 1 3694 1
 6727              		.cfi_startproc
 6728              		@ args = 0, pretend = 0, frame = 16
 6729              		@ frame_needed = 1, uses_anonymous_args = 0
 6730 0000 80B5     		push	{r7, lr}
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 185


 6731              	.LCFI116:
 6732              		.cfi_def_cfa_offset 8
 6733              		.cfi_offset 7, -8
 6734              		.cfi_offset 14, -4
 6735 0002 84B0     		sub	sp, sp, #16
 6736              	.LCFI117:
 6737              		.cfi_def_cfa_offset 24
 6738 0004 00AF     		add	r7, sp, #0
 6739              	.LCFI118:
 6740              		.cfi_def_cfa_register 7
 6741 0006 7860     		str	r0, [r7, #4]
 6742 0008 3960     		str	r1, [r7]
3695:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3696:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tickstart;
3697:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 6743              		.loc 1 3697 21
 6744 000a 0023     		movs	r3, #0
 6745 000c FB73     		strb	r3, [r7, #15]
3698:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2M_VALUE(pll2->PLL2M));
3699:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2N_VALUE(pll2->PLL2N));
3700:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2P_VALUE(pll2->PLL2P));
3701:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2R_VALUE(pll2->PLL2R));
3702:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2Q_VALUE(pll2->PLL2Q));
3703:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
3704:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
3705:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));
3706:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3707:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check that PLL2 OSC clock source is already set */
3708:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 6746              		.loc 1 3708 7
 6747 000e 534B     		ldr	r3, .L548
 6748 0010 9B6A     		ldr	r3, [r3, #40]
 6749 0012 03F00303 		and	r3, r3, #3
 6750              		.loc 1 3708 6
 6751 0016 032B     		cmp	r3, #3
 6752 0018 01D1     		bne	.L539
3709:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3710:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     return HAL_ERROR;
 6753              		.loc 1 3710 12
 6754 001a 0123     		movs	r3, #1
 6755 001c 99E0     		b	.L540
 6756              	.L539:
3711:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3712:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3713:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3714:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
3715:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3716:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Disable  PLL2. */
3717:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2_DISABLE();
 6757              		.loc 1 3717 5
 6758 001e 4F4B     		ldr	r3, .L548
 6759 0020 1B68     		ldr	r3, [r3]
 6760 0022 4E4A     		ldr	r2, .L548
 6761 0024 23F08063 		bic	r3, r3, #67108864
 6762 0028 1360     		str	r3, [r2]
3718:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3719:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get Start Tick*/
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 186


3720:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 6763              		.loc 1 3720 17
 6764 002a FFF7FEFF 		bl	HAL_GetTick
 6765 002e B860     		str	r0, [r7, #8]
3721:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3722:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Wait till PLL is disabled */
3723:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 6766              		.loc 1 3723 11
 6767 0030 08E0     		b	.L541
 6768              	.L542:
3724:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3725:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 6769              		.loc 1 3725 12
 6770 0032 FFF7FEFF 		bl	HAL_GetTick
 6771 0036 0246     		mov	r2, r0
 6772              		.loc 1 3725 26 discriminator 1
 6773 0038 BB68     		ldr	r3, [r7, #8]
 6774 003a D31A     		subs	r3, r2, r3
 6775              		.loc 1 3725 10 discriminator 1
 6776 003c 022B     		cmp	r3, #2
 6777 003e 01D9     		bls	.L541
3726:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3727:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         return HAL_TIMEOUT;
 6778              		.loc 1 3727 16
 6779 0040 0323     		movs	r3, #3
 6780 0042 86E0     		b	.L540
 6781              	.L541:
3723:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 6782              		.loc 1 3723 12
 6783 0044 454B     		ldr	r3, .L548
 6784 0046 1B68     		ldr	r3, [r3]
 6785 0048 03F00063 		and	r3, r3, #134217728
3723:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 6786              		.loc 1 3723 49
 6787 004c 002B     		cmp	r3, #0
 6788 004e F0D1     		bne	.L542
3728:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3729:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3730:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3731:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure PLL2 multiplication and division factors. */
3732:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 6789              		.loc 1 3732 5
 6790 0050 424B     		ldr	r3, .L548
 6791 0052 9B6A     		ldr	r3, [r3, #40]
 6792 0054 23F47C32 		bic	r2, r3, #258048
 6793 0058 7B68     		ldr	r3, [r7, #4]
 6794 005a 1B68     		ldr	r3, [r3]
 6795 005c 1B03     		lsls	r3, r3, #12
 6796 005e 3F49     		ldr	r1, .L548
 6797 0060 1343     		orrs	r3, r3, r2
 6798 0062 8B62     		str	r3, [r1, #40]
 6799 0064 7B68     		ldr	r3, [r7, #4]
 6800 0066 5B68     		ldr	r3, [r3, #4]
 6801 0068 013B     		subs	r3, r3, #1
 6802 006a C3F30802 		ubfx	r2, r3, #0, #9
 6803 006e 7B68     		ldr	r3, [r7, #4]
 6804 0070 9B68     		ldr	r3, [r3, #8]
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 187


 6805 0072 013B     		subs	r3, r3, #1
 6806 0074 5B02     		lsls	r3, r3, #9
 6807 0076 9BB2     		uxth	r3, r3
 6808 0078 1A43     		orrs	r2, r2, r3
 6809 007a 7B68     		ldr	r3, [r7, #4]
 6810 007c DB68     		ldr	r3, [r3, #12]
 6811 007e 013B     		subs	r3, r3, #1
 6812 0080 1B04     		lsls	r3, r3, #16
 6813 0082 03F4FE03 		and	r3, r3, #8323072
 6814 0086 1A43     		orrs	r2, r2, r3
 6815 0088 7B68     		ldr	r3, [r7, #4]
 6816 008a 1B69     		ldr	r3, [r3, #16]
 6817 008c 013B     		subs	r3, r3, #1
 6818 008e 1B06     		lsls	r3, r3, #24
 6819 0090 03F0FE43 		and	r3, r3, #2130706432
 6820 0094 3149     		ldr	r1, .L548
 6821 0096 1343     		orrs	r3, r3, r2
 6822 0098 8B63     		str	r3, [r1, #56]
3733:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll2->PLL2N,
3734:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll2->PLL2P,
3735:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll2->PLL2Q,
3736:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll2->PLL2R);
3737:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3738:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Select PLL2 input reference frequency range: VCI */
3739:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 6823              		.loc 1 3739 5
 6824 009a 304B     		ldr	r3, .L548
 6825 009c DB6A     		ldr	r3, [r3, #44]
 6826 009e 23F0C002 		bic	r2, r3, #192
 6827 00a2 7B68     		ldr	r3, [r7, #4]
 6828 00a4 5B69     		ldr	r3, [r3, #20]
 6829 00a6 2D49     		ldr	r1, .L548
 6830 00a8 1343     		orrs	r3, r3, r2
 6831 00aa CB62     		str	r3, [r1, #44]
3740:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3741:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Select PLL2 output frequency range : VCO */
3742:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 6832              		.loc 1 3742 5
 6833 00ac 2B4B     		ldr	r3, .L548
 6834 00ae DB6A     		ldr	r3, [r3, #44]
 6835 00b0 23F02002 		bic	r2, r3, #32
 6836 00b4 7B68     		ldr	r3, [r7, #4]
 6837 00b6 9B69     		ldr	r3, [r3, #24]
 6838 00b8 2849     		ldr	r1, .L548
 6839 00ba 1343     		orrs	r3, r3, r2
 6840 00bc CB62     		str	r3, [r1, #44]
3743:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3744:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Disable PLL2FRACN . */
3745:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2FRACN_DISABLE();
 6841              		.loc 1 3745 5
 6842 00be 274B     		ldr	r3, .L548
 6843 00c0 DB6A     		ldr	r3, [r3, #44]
 6844 00c2 264A     		ldr	r2, .L548
 6845 00c4 23F01003 		bic	r3, r3, #16
 6846 00c8 D362     		str	r3, [r2, #44]
3746:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3747:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 188


3748:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 6847              		.loc 1 3748 5
 6848 00ca 244B     		ldr	r3, .L548
 6849 00cc DA6B     		ldr	r2, [r3, #60]
 6850 00ce 244B     		ldr	r3, .L548+4
 6851 00d0 1340     		ands	r3, r3, r2
 6852 00d2 7A68     		ldr	r2, [r7, #4]
 6853 00d4 D269     		ldr	r2, [r2, #28]
 6854 00d6 D200     		lsls	r2, r2, #3
 6855 00d8 2049     		ldr	r1, .L548
 6856 00da 1343     		orrs	r3, r3, r2
 6857 00dc CB63     		str	r3, [r1, #60]
3749:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3750:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable PLL2FRACN . */
3751:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2FRACN_ENABLE();
 6858              		.loc 1 3751 5
 6859 00de 1F4B     		ldr	r3, .L548
 6860 00e0 DB6A     		ldr	r3, [r3, #44]
 6861 00e2 1E4A     		ldr	r2, .L548
 6862 00e4 43F01003 		orr	r3, r3, #16
 6863 00e8 D362     		str	r3, [r2, #44]
3752:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3753:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable the PLL2 clock output */
3754:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (Divider == DIVIDER_P_UPDATE)
 6864              		.loc 1 3754 8
 6865 00ea 3B68     		ldr	r3, [r7]
 6866 00ec 002B     		cmp	r3, #0
 6867 00ee 06D1     		bne	.L543
3755:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3756:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 6868              		.loc 1 3756 7
 6869 00f0 1A4B     		ldr	r3, .L548
 6870 00f2 DB6A     		ldr	r3, [r3, #44]
 6871 00f4 194A     		ldr	r2, .L548
 6872 00f6 43F40023 		orr	r3, r3, #524288
 6873 00fa D362     		str	r3, [r2, #44]
 6874 00fc 0FE0     		b	.L544
 6875              	.L543:
3757:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3758:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else if (Divider == DIVIDER_Q_UPDATE)
 6876              		.loc 1 3758 13
 6877 00fe 3B68     		ldr	r3, [r7]
 6878 0100 012B     		cmp	r3, #1
 6879 0102 06D1     		bne	.L545
3759:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3760:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 6880              		.loc 1 3760 7
 6881 0104 154B     		ldr	r3, .L548
 6882 0106 DB6A     		ldr	r3, [r3, #44]
 6883 0108 144A     		ldr	r2, .L548
 6884 010a 43F48013 		orr	r3, r3, #1048576
 6885 010e D362     		str	r3, [r2, #44]
 6886 0110 05E0     		b	.L544
 6887              	.L545:
3761:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3762:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
3763:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 189


3764:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 6888              		.loc 1 3764 7
 6889 0112 124B     		ldr	r3, .L548
 6890 0114 DB6A     		ldr	r3, [r3, #44]
 6891 0116 114A     		ldr	r2, .L548
 6892 0118 43F40013 		orr	r3, r3, #2097152
 6893 011c D362     		str	r3, [r2, #44]
 6894              	.L544:
3765:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3766:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3767:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable  PLL2. */
3768:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2_ENABLE();
 6895              		.loc 1 3768 5
 6896 011e 0F4B     		ldr	r3, .L548
 6897 0120 1B68     		ldr	r3, [r3]
 6898 0122 0E4A     		ldr	r2, .L548
 6899 0124 43F08063 		orr	r3, r3, #67108864
 6900 0128 1360     		str	r3, [r2]
3769:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3770:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get Start Tick*/
3771:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 6901              		.loc 1 3771 17
 6902 012a FFF7FEFF 		bl	HAL_GetTick
 6903 012e B860     		str	r0, [r7, #8]
3772:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3773:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Wait till PLL2 is ready */
3774:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 6904              		.loc 1 3774 11
 6905 0130 08E0     		b	.L546
 6906              	.L547:
3775:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3776:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 6907              		.loc 1 3776 12
 6908 0132 FFF7FEFF 		bl	HAL_GetTick
 6909 0136 0246     		mov	r2, r0
 6910              		.loc 1 3776 26 discriminator 1
 6911 0138 BB68     		ldr	r3, [r7, #8]
 6912 013a D31A     		subs	r3, r2, r3
 6913              		.loc 1 3776 10 discriminator 1
 6914 013c 022B     		cmp	r3, #2
 6915 013e 01D9     		bls	.L546
3777:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3778:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         return HAL_TIMEOUT;
 6916              		.loc 1 3778 16
 6917 0140 0323     		movs	r3, #3
 6918 0142 06E0     		b	.L540
 6919              	.L546:
3774:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 6920              		.loc 1 3774 12
 6921 0144 054B     		ldr	r3, .L548
 6922 0146 1B68     		ldr	r3, [r3]
 6923 0148 03F00063 		and	r3, r3, #134217728
3774:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 6924              		.loc 1 3774 49
 6925 014c 002B     		cmp	r3, #0
 6926 014e F0D0     		beq	.L547
3779:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 190


3780:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3781:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3782:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3783:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3784:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3785:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return status;
 6927              		.loc 1 3785 10
 6928 0150 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 6929              	.L540:
3786:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6930              		.loc 1 3786 1
 6931 0152 1846     		mov	r0, r3
 6932 0154 1037     		adds	r7, r7, #16
 6933              	.LCFI119:
 6934              		.cfi_def_cfa_offset 8
 6935 0156 BD46     		mov	sp, r7
 6936              	.LCFI120:
 6937              		.cfi_def_cfa_register 13
 6938              		@ sp needed
 6939 0158 80BD     		pop	{r7, pc}
 6940              	.L549:
 6941 015a 00BF     		.align	2
 6942              	.L548:
 6943 015c 00440258 		.word	1476543488
 6944 0160 0700FFFF 		.word	-65529
 6945              		.cfi_endproc
 6946              	.LFE168:
 6948              		.section	.text.RCCEx_PLL3_Config,"ax",%progbits
 6949              		.align	1
 6950              		.syntax unified
 6951              		.thumb
 6952              		.thumb_func
 6954              	RCCEx_PLL3_Config:
 6955              	.LFB169:
3787:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3788:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3789:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3790:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure the PLL3 VCI,VCO ranges, multiplication and division factors and enable it
3791:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  pll3: Pointer to an RCC_PLL3InitTypeDef structure that
3792:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         contains the configuration parameters  as well as VCI, VCO clock ranges.
3793:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  Divider  divider parameter to be updated
3794:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   PLL3 is temporary disabled to apply new parameters
3795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
3796:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval HAL status
3797:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3798:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
3799:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6956              		.loc 1 3799 1
 6957              		.cfi_startproc
 6958              		@ args = 0, pretend = 0, frame = 16
 6959              		@ frame_needed = 1, uses_anonymous_args = 0
 6960 0000 80B5     		push	{r7, lr}
 6961              	.LCFI121:
 6962              		.cfi_def_cfa_offset 8
 6963              		.cfi_offset 7, -8
 6964              		.cfi_offset 14, -4
 6965 0002 84B0     		sub	sp, sp, #16
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 191


 6966              	.LCFI122:
 6967              		.cfi_def_cfa_offset 24
 6968 0004 00AF     		add	r7, sp, #0
 6969              	.LCFI123:
 6970              		.cfi_def_cfa_register 7
 6971 0006 7860     		str	r0, [r7, #4]
 6972 0008 3960     		str	r1, [r7]
3800:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tickstart;
3801:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 6973              		.loc 1 3801 21
 6974 000a 0023     		movs	r3, #0
 6975 000c FB73     		strb	r3, [r7, #15]
3802:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3M_VALUE(pll3->PLL3M));
3803:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3N_VALUE(pll3->PLL3N));
3804:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3P_VALUE(pll3->PLL3P));
3805:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3R_VALUE(pll3->PLL3R));
3806:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3Q_VALUE(pll3->PLL3Q));
3807:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
3808:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
3809:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));
3810:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3811:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check that PLL3 OSC clock source is already set */
3812:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 6976              		.loc 1 3812 7
 6977 000e 534B     		ldr	r3, .L560
 6978 0010 9B6A     		ldr	r3, [r3, #40]
 6979 0012 03F00303 		and	r3, r3, #3
 6980              		.loc 1 3812 6
 6981 0016 032B     		cmp	r3, #3
 6982 0018 01D1     		bne	.L551
3813:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3814:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     return HAL_ERROR;
 6983              		.loc 1 3814 12
 6984 001a 0123     		movs	r3, #1
 6985 001c 99E0     		b	.L552
 6986              	.L551:
3815:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3816:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3817:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3818:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
3819:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3820:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Disable  PLL3. */
3821:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3_DISABLE();
 6987              		.loc 1 3821 5
 6988 001e 4F4B     		ldr	r3, .L560
 6989 0020 1B68     		ldr	r3, [r3]
 6990 0022 4E4A     		ldr	r2, .L560
 6991 0024 23F08053 		bic	r3, r3, #268435456
 6992 0028 1360     		str	r3, [r2]
3822:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3823:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get Start Tick*/
3824:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 6993              		.loc 1 3824 17
 6994 002a FFF7FEFF 		bl	HAL_GetTick
 6995 002e B860     		str	r0, [r7, #8]
3825:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Wait till PLL3 is ready */
3826:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 192


 6996              		.loc 1 3826 11
 6997 0030 08E0     		b	.L553
 6998              	.L554:
3827:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3828:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 6999              		.loc 1 3828 12
 7000 0032 FFF7FEFF 		bl	HAL_GetTick
 7001 0036 0246     		mov	r2, r0
 7002              		.loc 1 3828 26 discriminator 1
 7003 0038 BB68     		ldr	r3, [r7, #8]
 7004 003a D31A     		subs	r3, r2, r3
 7005              		.loc 1 3828 10 discriminator 1
 7006 003c 022B     		cmp	r3, #2
 7007 003e 01D9     		bls	.L553
3829:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3830:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         return HAL_TIMEOUT;
 7008              		.loc 1 3830 16
 7009 0040 0323     		movs	r3, #3
 7010 0042 86E0     		b	.L552
 7011              	.L553:
3826:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 7012              		.loc 1 3826 12
 7013 0044 454B     		ldr	r3, .L560
 7014 0046 1B68     		ldr	r3, [r3]
 7015 0048 03F00053 		and	r3, r3, #536870912
3826:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 7016              		.loc 1 3826 49
 7017 004c 002B     		cmp	r3, #0
 7018 004e F0D1     		bne	.L554
3831:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3832:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3833:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3834:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the PLL3  multiplication and division factors. */
3835:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 7019              		.loc 1 3835 5
 7020 0050 424B     		ldr	r3, .L560
 7021 0052 9B6A     		ldr	r3, [r3, #40]
 7022 0054 23F07C72 		bic	r2, r3, #66060288
 7023 0058 7B68     		ldr	r3, [r7, #4]
 7024 005a 1B68     		ldr	r3, [r3]
 7025 005c 1B05     		lsls	r3, r3, #20
 7026 005e 3F49     		ldr	r1, .L560
 7027 0060 1343     		orrs	r3, r3, r2
 7028 0062 8B62     		str	r3, [r1, #40]
 7029 0064 7B68     		ldr	r3, [r7, #4]
 7030 0066 5B68     		ldr	r3, [r3, #4]
 7031 0068 013B     		subs	r3, r3, #1
 7032 006a C3F30802 		ubfx	r2, r3, #0, #9
 7033 006e 7B68     		ldr	r3, [r7, #4]
 7034 0070 9B68     		ldr	r3, [r3, #8]
 7035 0072 013B     		subs	r3, r3, #1
 7036 0074 5B02     		lsls	r3, r3, #9
 7037 0076 9BB2     		uxth	r3, r3
 7038 0078 1A43     		orrs	r2, r2, r3
 7039 007a 7B68     		ldr	r3, [r7, #4]
 7040 007c DB68     		ldr	r3, [r3, #12]
 7041 007e 013B     		subs	r3, r3, #1
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 193


 7042 0080 1B04     		lsls	r3, r3, #16
 7043 0082 03F4FE03 		and	r3, r3, #8323072
 7044 0086 1A43     		orrs	r2, r2, r3
 7045 0088 7B68     		ldr	r3, [r7, #4]
 7046 008a 1B69     		ldr	r3, [r3, #16]
 7047 008c 013B     		subs	r3, r3, #1
 7048 008e 1B06     		lsls	r3, r3, #24
 7049 0090 03F0FE43 		and	r3, r3, #2130706432
 7050 0094 3149     		ldr	r1, .L560
 7051 0096 1343     		orrs	r3, r3, r2
 7052 0098 0B64     		str	r3, [r1, #64]
3836:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll3->PLL3N,
3837:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll3->PLL3P,
3838:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll3->PLL3Q,
3839:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll3->PLL3R);
3840:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3841:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Select PLL3 input reference frequency range: VCI */
3842:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 7053              		.loc 1 3842 5
 7054 009a 304B     		ldr	r3, .L560
 7055 009c DB6A     		ldr	r3, [r3, #44]
 7056 009e 23F44062 		bic	r2, r3, #3072
 7057 00a2 7B68     		ldr	r3, [r7, #4]
 7058 00a4 5B69     		ldr	r3, [r3, #20]
 7059 00a6 2D49     		ldr	r1, .L560
 7060 00a8 1343     		orrs	r3, r3, r2
 7061 00aa CB62     		str	r3, [r1, #44]
3843:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3844:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Select PLL3 output frequency range : VCO */
3845:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 7062              		.loc 1 3845 5
 7063 00ac 2B4B     		ldr	r3, .L560
 7064 00ae DB6A     		ldr	r3, [r3, #44]
 7065 00b0 23F40072 		bic	r2, r3, #512
 7066 00b4 7B68     		ldr	r3, [r7, #4]
 7067 00b6 9B69     		ldr	r3, [r3, #24]
 7068 00b8 2849     		ldr	r1, .L560
 7069 00ba 1343     		orrs	r3, r3, r2
 7070 00bc CB62     		str	r3, [r1, #44]
3846:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3847:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Disable PLL3FRACN . */
3848:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3FRACN_DISABLE();
 7071              		.loc 1 3848 5
 7072 00be 274B     		ldr	r3, .L560
 7073 00c0 DB6A     		ldr	r3, [r3, #44]
 7074 00c2 264A     		ldr	r2, .L560
 7075 00c4 23F48073 		bic	r3, r3, #256
 7076 00c8 D362     		str	r3, [r2, #44]
3849:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3850:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
3851:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 7077              		.loc 1 3851 5
 7078 00ca 244B     		ldr	r3, .L560
 7079 00cc 5A6C     		ldr	r2, [r3, #68]
 7080 00ce 244B     		ldr	r3, .L560+4
 7081 00d0 1340     		ands	r3, r3, r2
 7082 00d2 7A68     		ldr	r2, [r7, #4]
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 194


 7083 00d4 D269     		ldr	r2, [r2, #28]
 7084 00d6 D200     		lsls	r2, r2, #3
 7085 00d8 2049     		ldr	r1, .L560
 7086 00da 1343     		orrs	r3, r3, r2
 7087 00dc 4B64     		str	r3, [r1, #68]
3852:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3853:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable PLL3FRACN . */
3854:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3FRACN_ENABLE();
 7088              		.loc 1 3854 5
 7089 00de 1F4B     		ldr	r3, .L560
 7090 00e0 DB6A     		ldr	r3, [r3, #44]
 7091 00e2 1E4A     		ldr	r2, .L560
 7092 00e4 43F48073 		orr	r3, r3, #256
 7093 00e8 D362     		str	r3, [r2, #44]
3855:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3856:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable the PLL3 clock output */
3857:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if (Divider == DIVIDER_P_UPDATE)
 7094              		.loc 1 3857 8
 7095 00ea 3B68     		ldr	r3, [r7]
 7096 00ec 002B     		cmp	r3, #0
 7097 00ee 06D1     		bne	.L555
3858:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3859:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 7098              		.loc 1 3859 7
 7099 00f0 1A4B     		ldr	r3, .L560
 7100 00f2 DB6A     		ldr	r3, [r3, #44]
 7101 00f4 194A     		ldr	r2, .L560
 7102 00f6 43F48003 		orr	r3, r3, #4194304
 7103 00fa D362     		str	r3, [r2, #44]
 7104 00fc 0FE0     		b	.L556
 7105              	.L555:
3860:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3861:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else if (Divider == DIVIDER_Q_UPDATE)
 7106              		.loc 1 3861 13
 7107 00fe 3B68     		ldr	r3, [r7]
 7108 0100 012B     		cmp	r3, #1
 7109 0102 06D1     		bne	.L557
3862:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 7110              		.loc 1 3863 7
 7111 0104 154B     		ldr	r3, .L560
 7112 0106 DB6A     		ldr	r3, [r3, #44]
 7113 0108 144A     		ldr	r2, .L560
 7114 010a 43F40003 		orr	r3, r3, #8388608
 7115 010e D362     		str	r3, [r2, #44]
 7116 0110 05E0     		b	.L556
 7117              	.L557:
3864:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3865:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
3866:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3867:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 7118              		.loc 1 3867 7
 7119 0112 124B     		ldr	r3, .L560
 7120 0114 DB6A     		ldr	r3, [r3, #44]
 7121 0116 114A     		ldr	r2, .L560
 7122 0118 43F08073 		orr	r3, r3, #16777216
 7123 011c D362     		str	r3, [r2, #44]
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 195


 7124              	.L556:
3868:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3869:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3870:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable  PLL3. */
3871:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3_ENABLE();
 7125              		.loc 1 3871 5
 7126 011e 0F4B     		ldr	r3, .L560
 7127 0120 1B68     		ldr	r3, [r3]
 7128 0122 0E4A     		ldr	r2, .L560
 7129 0124 43F08053 		orr	r3, r3, #268435456
 7130 0128 1360     		str	r3, [r2]
3872:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3873:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get Start Tick*/
3874:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 7131              		.loc 1 3874 17
 7132 012a FFF7FEFF 		bl	HAL_GetTick
 7133 012e B860     		str	r0, [r7, #8]
3875:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3876:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Wait till PLL3 is ready */
3877:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 7134              		.loc 1 3877 11
 7135 0130 08E0     		b	.L558
 7136              	.L559:
3878:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3879:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 7137              		.loc 1 3879 12
 7138 0132 FFF7FEFF 		bl	HAL_GetTick
 7139 0136 0246     		mov	r2, r0
 7140              		.loc 1 3879 26 discriminator 1
 7141 0138 BB68     		ldr	r3, [r7, #8]
 7142 013a D31A     		subs	r3, r2, r3
 7143              		.loc 1 3879 10 discriminator 1
 7144 013c 022B     		cmp	r3, #2
 7145 013e 01D9     		bls	.L558
3880:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3881:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         return HAL_TIMEOUT;
 7146              		.loc 1 3881 16
 7147 0140 0323     		movs	r3, #3
 7148 0142 06E0     		b	.L552
 7149              	.L558:
3877:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 7150              		.loc 1 3877 12
 7151 0144 054B     		ldr	r3, .L560
 7152 0146 1B68     		ldr	r3, [r3]
 7153 0148 03F00053 		and	r3, r3, #536870912
3877:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 7154              		.loc 1 3877 49
 7155 014c 002B     		cmp	r3, #0
 7156 014e F0D0     		beq	.L559
3882:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3883:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3884:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3885:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3886:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3887:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3888:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return status;
 7157              		.loc 1 3888 10
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 196


 7158 0150 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 7159              	.L552:
3889:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 7160              		.loc 1 3889 1
 7161 0152 1846     		mov	r0, r3
 7162 0154 1037     		adds	r7, r7, #16
 7163              	.LCFI124:
 7164              		.cfi_def_cfa_offset 8
 7165 0156 BD46     		mov	sp, r7
 7166              	.LCFI125:
 7167              		.cfi_def_cfa_register 13
 7168              		@ sp needed
 7169 0158 80BD     		pop	{r7, pc}
 7170              	.L561:
 7171 015a 00BF     		.align	2
 7172              	.L560:
 7173 015c 00440258 		.word	1476543488
 7174 0160 0700FFFF 		.word	-65529
 7175              		.cfi_endproc
 7176              	.LFE169:
 7178              		.section	.text.HAL_RCCEx_LSECSS_IRQHandler,"ax",%progbits
 7179              		.align	1
 7180              		.global	HAL_RCCEx_LSECSS_IRQHandler
 7181              		.syntax unified
 7182              		.thumb
 7183              		.thumb_func
 7185              	HAL_RCCEx_LSECSS_IRQHandler:
 7186              	.LFB170:
3890:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3891:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3892:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief Handle the RCC LSE Clock Security System interrupt request.
3893:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3894:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3895:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_LSECSS_IRQHandler(void)
3896:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 7187              		.loc 1 3896 1
 7188              		.cfi_startproc
 7189              		@ args = 0, pretend = 0, frame = 0
 7190              		@ frame_needed = 1, uses_anonymous_args = 0
 7191 0000 80B5     		push	{r7, lr}
 7192              	.LCFI126:
 7193              		.cfi_def_cfa_offset 8
 7194              		.cfi_offset 7, -8
 7195              		.cfi_offset 14, -4
 7196 0002 00AF     		add	r7, sp, #0
 7197              	.LCFI127:
 7198              		.cfi_def_cfa_register 7
3897:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check RCC LSE CSSF flag  */
3898:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (__HAL_RCC_GET_IT(RCC_IT_LSECSS))
 7199              		.loc 1 3898 7
 7200 0004 074B     		ldr	r3, .L565
 7201 0006 5B6E     		ldr	r3, [r3, #100]
 7202 0008 03F40073 		and	r3, r3, #512
 7203              		.loc 1 3898 6
 7204 000c B3F5007F 		cmp	r3, #512
 7205 0010 05D1     		bne	.L564
3899:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 197


3900:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3901:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Clear RCC LSE CSS pending bit */
3902:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_LSECSS);
 7206              		.loc 1 3902 5
 7207 0012 044B     		ldr	r3, .L565
 7208 0014 4FF40072 		mov	r2, #512
 7209 0018 9A66     		str	r2, [r3, #104]
3903:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3904:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* RCC LSE Clock Security System interrupt user callback */
3905:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     HAL_RCCEx_LSECSS_Callback();
 7210              		.loc 1 3905 5
 7211 001a FFF7FEFF 		bl	HAL_RCCEx_LSECSS_Callback
 7212              	.L564:
3906:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3907:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3908:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 7213              		.loc 1 3908 1
 7214 001e 00BF     		nop
 7215 0020 80BD     		pop	{r7, pc}
 7216              	.L566:
 7217 0022 00BF     		.align	2
 7218              	.L565:
 7219 0024 00440258 		.word	1476543488
 7220              		.cfi_endproc
 7221              	.LFE170:
 7223              		.section	.text.HAL_RCCEx_LSECSS_Callback,"ax",%progbits
 7224              		.align	1
 7225              		.weak	HAL_RCCEx_LSECSS_Callback
 7226              		.syntax unified
 7227              		.thumb
 7228              		.thumb_func
 7230              	HAL_RCCEx_LSECSS_Callback:
 7231              	.LFB171:
3909:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3910:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3911:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  RCCEx LSE Clock Security System interrupt callback.
3912:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval none
3913:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3914:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_LSECSS_Callback(void)
3915:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 7232              		.loc 1 3915 1
 7233              		.cfi_startproc
 7234              		@ args = 0, pretend = 0, frame = 0
 7235              		@ frame_needed = 1, uses_anonymous_args = 0
 7236              		@ link register save eliminated.
 7237 0000 80B4     		push	{r7}
 7238              	.LCFI128:
 7239              		.cfi_def_cfa_offset 4
 7240              		.cfi_offset 7, -4
 7241 0002 00AF     		add	r7, sp, #0
 7242              	.LCFI129:
 7243              		.cfi_def_cfa_register 7
3916:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
3917:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_LSECSS_Callback should be implemented in the user file
3918:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3919:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 7244              		.loc 1 3919 1
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 198


 7245 0004 00BF     		nop
 7246 0006 BD46     		mov	sp, r7
 7247              	.LCFI130:
 7248              		.cfi_def_cfa_register 13
 7249              		@ sp needed
 7250 0008 5DF8047B 		ldr	r7, [sp], #4
 7251              	.LCFI131:
 7252              		.cfi_restore 7
 7253              		.cfi_def_cfa_offset 0
 7254 000c 7047     		bx	lr
 7255              		.cfi_endproc
 7256              	.LFE171:
 7258              		.text
 7259              	.Letext0:
 7260              		.file 2 "D:/MSYS2/mingw64/arm-none-eabi/include/machine/_default_types.h"
 7261              		.file 3 "D:/MSYS2/mingw64/arm-none-eabi/include/sys/_stdint.h"
 7262              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 7263              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h723xx.h"
 7264              		.file 6 "D:/MSYS2/mingw64/arm-none-eabi/include/math.h"
 7265              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 7266              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 7267              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 7268              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 199


DEFINED SYMBOLS
                            *ABS*:00000000 stm32h7xx_hal_rcc_ex.c
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:20     .text.HAL_RCCEx_PeriphCLKConfig:00000000 $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:26     .text.HAL_RCCEx_PeriphCLKConfig:00000000 HAL_RCCEx_PeriphCLKConfig
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:6724   .text.RCCEx_PLL2_Config:00000000 RCCEx_PLL2_Config
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:6954   .text.RCCEx_PLL3_Config:00000000 RCCEx_PLL3_Config
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:163    .text.HAL_RCCEx_PeriphCLKConfig:000000e8 $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:168    .text.HAL_RCCEx_PeriphCLKConfig:000000fc $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:441    .text.HAL_RCCEx_PeriphCLKConfig:00000304 $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:444    .text.HAL_RCCEx_PeriphCLKConfig:00000308 $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:829    .text.HAL_RCCEx_PeriphCLKConfig:000005f8 $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:832    .text.HAL_RCCEx_PeriphCLKConfig:000005fc $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:932    .text.HAL_RCCEx_PeriphCLKConfig:000006c4 $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:936    .text.HAL_RCCEx_PeriphCLKConfig:000006d4 $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:1186   .text.HAL_RCCEx_PeriphCLKConfig:000008b0 $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:1231   .text.HAL_RCCEx_PeriphCLKConfig:00000954 $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:1236   .text.HAL_RCCEx_PeriphCLKConfig:00000960 $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:1310   .text.HAL_RCCEx_PeriphCLKConfig:000009ec $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:1316   .text.HAL_RCCEx_PeriphCLKConfig:00000a04 $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:1393   .text.HAL_RCCEx_PeriphCLKConfig:00000a94 $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:1399   .text.HAL_RCCEx_PeriphCLKConfig:00000aac $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:1653   .text.HAL_RCCEx_PeriphCLKConfig:00000c9c $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:1656   .text.HAL_RCCEx_PeriphCLKConfig:00000ca0 $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:2070   .text.HAL_RCCEx_PeriphCLKConfig:00000fd8 $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:2073   .text.HAL_RCCEx_PeriphCLKConfig:00000fdc $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:2501   .text.HAL_RCCEx_PeriphCLKConfig:0000133c $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:2506   .text.HAL_RCCEx_GetPeriphCLKConfig:00000000 $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:2512   .text.HAL_RCCEx_GetPeriphCLKConfig:00000000 HAL_RCCEx_GetPeriphCLKConfig
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:2924   .text.HAL_RCCEx_GetPeriphCLKConfig:000002b0 $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:2928   .text.HAL_RCCEx_GetPeriphCLKConfig:000002b8 $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:2957   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000 $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:2963   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000 HAL_RCCEx_GetPeriphCLKFreq
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:3000   .text.HAL_RCCEx_GetPeriphCLKFreq:00000030 $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:3005   .text.HAL_RCCEx_GetPeriphCLKFreq:00000044 $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:5229   .text.HAL_RCCEx_GetPLL1ClockFreq:00000000 HAL_RCCEx_GetPLL1ClockFreq
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:4521   .text.HAL_RCCEx_GetPLL2ClockFreq:00000000 HAL_RCCEx_GetPLL2ClockFreq
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:4875   .text.HAL_RCCEx_GetPLL3ClockFreq:00000000 HAL_RCCEx_GetPLL3ClockFreq
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:3347   .text.HAL_RCCEx_GetPeriphCLKFreq:00000288 $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:3354   .text.HAL_RCCEx_GetPeriphCLKFreq:0000029c $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:3725   .text.HAL_RCCEx_GetPeriphCLKFreq:00000524 $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:3732   .text.HAL_RCCEx_GetPeriphCLKFreq:00000538 $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:4124   .text.HAL_RCCEx_GetPeriphCLKFreq:000007c0 $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:4130   .text.HAL_RCCEx_GetPeriphCLKFreq:000007d0 $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:4473   .text.HAL_RCCEx_GetD3PCLK1Freq:00000000 HAL_RCCEx_GetD3PCLK1Freq
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:4411   .text.HAL_RCCEx_GetPeriphCLKFreq:00000994 $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:4419   .text.HAL_RCCEx_GetD1PCLK1Freq:00000000 $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:4425   .text.HAL_RCCEx_GetD1PCLK1Freq:00000000 HAL_RCCEx_GetD1PCLK1Freq
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:4461   .text.HAL_RCCEx_GetD1PCLK1Freq:00000024 $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:4467   .text.HAL_RCCEx_GetD3PCLK1Freq:00000000 $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:4509   .text.HAL_RCCEx_GetD3PCLK1Freq:00000024 $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:4515   .text.HAL_RCCEx_GetPLL2ClockFreq:00000000 $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:4859   .text.HAL_RCCEx_GetPLL2ClockFreq:00000290 $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:4869   .text.HAL_RCCEx_GetPLL3ClockFreq:00000000 $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:5213   .text.HAL_RCCEx_GetPLL3ClockFreq:00000290 $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:5223   .text.HAL_RCCEx_GetPLL1ClockFreq:00000000 $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:5565   .text.HAL_RCCEx_GetPLL1ClockFreq:0000028c $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:5575   .text.HAL_RCCEx_GetD1SysClockFreq:00000000 $t
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 200


C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:5581   .text.HAL_RCCEx_GetD1SysClockFreq:00000000 HAL_RCCEx_GetD1SysClockFreq
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:5650   .text.HAL_RCCEx_GetD1SysClockFreq:00000050 $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:5658   .text.HAL_RCCEx_EnableLSECSS:00000000 $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:5664   .text.HAL_RCCEx_EnableLSECSS:00000000 HAL_RCCEx_EnableLSECSS
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:5698   .text.HAL_RCCEx_EnableLSECSS:0000001c $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:5703   .text.HAL_RCCEx_DisableLSECSS:00000000 $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:5709   .text.HAL_RCCEx_DisableLSECSS:00000000 HAL_RCCEx_DisableLSECSS
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:5749   .text.HAL_RCCEx_DisableLSECSS:00000028 $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:5754   .text.HAL_RCCEx_EnableLSECSS_IT:00000000 $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:5760   .text.HAL_RCCEx_EnableLSECSS_IT:00000000 HAL_RCCEx_EnableLSECSS_IT
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:5812   .text.HAL_RCCEx_EnableLSECSS_IT:0000004c $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:5817   .text.HAL_RCCEx_WakeUpStopCLKConfig:00000000 $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:5823   .text.HAL_RCCEx_WakeUpStopCLKConfig:00000000 HAL_RCCEx_WakeUpStopCLKConfig
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:5866   .text.HAL_RCCEx_WakeUpStopCLKConfig:00000024 $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:5871   .text.HAL_RCCEx_KerWakeUpStopCLKConfig:00000000 $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:5877   .text.HAL_RCCEx_KerWakeUpStopCLKConfig:00000000 HAL_RCCEx_KerWakeUpStopCLKConfig
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:5920   .text.HAL_RCCEx_KerWakeUpStopCLKConfig:00000024 $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:5925   .text.HAL_RCCEx_WWDGxSysResetConfig:00000000 $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:5931   .text.HAL_RCCEx_WWDGxSysResetConfig:00000000 HAL_RCCEx_WWDGxSysResetConfig
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:5973   .text.HAL_RCCEx_WWDGxSysResetConfig:00000024 $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:5978   .text.HAL_RCCEx_CRSConfig:00000000 $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:5984   .text.HAL_RCCEx_CRSConfig:00000000 HAL_RCCEx_CRSConfig
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:6102   .text.HAL_RCCEx_CRSConfig:000000a4 $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:6108   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:00000000 $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:6114   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:00000000 HAL_RCCEx_CRSSoftwareSynchronizationGenerate
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:6148   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:0000001c $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:6153   .text.HAL_RCCEx_CRSGetSynchronizationInfo:00000000 $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:6159   .text.HAL_RCCEx_CRSGetSynchronizationInfo:00000000 HAL_RCCEx_CRSGetSynchronizationInfo
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:6228   .text.HAL_RCCEx_CRSGetSynchronizationInfo:00000044 $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:6233   .text.HAL_RCCEx_CRSWaitSynchronization:00000000 $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:6239   .text.HAL_RCCEx_CRSWaitSynchronization:00000000 HAL_RCCEx_CRSWaitSynchronization
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:6398   .text.HAL_RCCEx_CRSWaitSynchronization:000000e0 $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:6403   .text.HAL_RCCEx_CRS_IRQHandler:00000000 $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:6409   .text.HAL_RCCEx_CRS_IRQHandler:00000000 HAL_RCCEx_CRS_IRQHandler
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:6578   .text.HAL_RCCEx_CRS_SyncOkCallback:00000000 HAL_RCCEx_CRS_SyncOkCallback
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:6613   .text.HAL_RCCEx_CRS_SyncWarnCallback:00000000 HAL_RCCEx_CRS_SyncWarnCallback
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:6648   .text.HAL_RCCEx_CRS_ExpectedSyncCallback:00000000 HAL_RCCEx_CRS_ExpectedSyncCallback
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:6683   .text.HAL_RCCEx_CRS_ErrorCallback:00000000 HAL_RCCEx_CRS_ErrorCallback
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:6567   .text.HAL_RCCEx_CRS_IRQHandler:000000d8 $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:6572   .text.HAL_RCCEx_CRS_SyncOkCallback:00000000 $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:6607   .text.HAL_RCCEx_CRS_SyncWarnCallback:00000000 $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:6642   .text.HAL_RCCEx_CRS_ExpectedSyncCallback:00000000 $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:6677   .text.HAL_RCCEx_CRS_ErrorCallback:00000000 $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:6719   .text.RCCEx_PLL2_Config:00000000 $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:6943   .text.RCCEx_PLL2_Config:0000015c $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:6949   .text.RCCEx_PLL3_Config:00000000 $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:7173   .text.RCCEx_PLL3_Config:0000015c $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:7179   .text.HAL_RCCEx_LSECSS_IRQHandler:00000000 $t
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:7185   .text.HAL_RCCEx_LSECSS_IRQHandler:00000000 HAL_RCCEx_LSECSS_IRQHandler
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:7230   .text.HAL_RCCEx_LSECSS_Callback:00000000 HAL_RCCEx_LSECSS_Callback
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:7219   .text.HAL_RCCEx_LSECSS_IRQHandler:00000024 $d
C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s:7224   .text.HAL_RCCEx_LSECSS_Callback:00000000 $t

UNDEFINED SYMBOLS
HAL_GetTick
HAL_RCC_GetPCLK1Freq
HAL_RCC_GetHCLKFreq
ARM GAS  C:\Users\23671\AppData\Local\Temp\ccZgp7ER.s 			page 201


D1CorePrescTable
HAL_RCC_GetSysClockFreq
SystemD2Clock
SystemCoreClock
HAL_GetREVID
