

================================================================
== Vitis HLS Report for 'forward_fcc'
================================================================
* Date:           Sat Feb 19 18:17:22 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        forward_fcc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+-------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1    |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 2    |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- LOOP1     |        ?|        ?|     4 ~ ?|          -|          -|      ?|        no|
        | + LOOP2    |        6|        ?|         7|          2|          2|  1 ~ ?|       yes|
        | + LOOPADD  |        7|        ?|         7|          7|         11|  1 ~ ?|       yes|
        |- Loop 4    |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 2, depth = 7
  * Pipeline-3: initiation interval (II) = 7, depth = 7
  * Pipeline-4: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 59
* Pipeline : 5
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 22 23 24 }
  Pipeline-2 : II = 2, D = 7, States = { 35 36 37 38 39 40 41 }
  Pipeline-3 : II = 7, D = 7, States = { 43 44 45 46 47 48 49 }
  Pipeline-4 : II = 1, D = 3, States = { 52 53 54 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 12 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 25 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 25 23 
23 --> 24 
24 --> 22 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 51 
33 --> 34 
34 --> 50 35 
35 --> 42 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 35 
42 --> 43 
43 --> 50 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 43 
50 --> 32 
51 --> 59 52 
52 --> 55 53 
53 --> 54 
54 --> 52 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 60 [1/1] (1.00ns)   --->   "%ydimension_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ydimension"   --->   Operation 60 'read' 'ydimension_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 61 [1/1] (1.00ns)   --->   "%xdimension_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %xdimension"   --->   Operation 61 'read' 'xdimension_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 62 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b"   --->   Operation 62 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 63 [1/1] (1.00ns)   --->   "%y_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %y"   --->   Operation 63 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 64 [1/1] (1.00ns)   --->   "%w_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %w"   --->   Operation 64 'read' 'w_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 65 [1/1] (1.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %x"   --->   Operation 65 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 66 [1/1] (3.25ns)   --->   "%x_t = alloca i32 1" [forward_fcc/fwprop.cpp:24]   --->   Operation 66 'alloca' 'x_t' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 67 [1/1] (3.25ns)   --->   "%y_t = alloca i32 1" [forward_fcc/fwprop.cpp:25]   --->   Operation 67 'alloca' 'y_t' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 68 [1/1] (3.25ns)   --->   "%w_t = alloca i32 1" [forward_fcc/fwprop.cpp:27]   --->   Operation 68 'alloca' 'w_t' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 69 [1/1] (3.25ns)   --->   "%mulbuffer_t = alloca i32 1" [forward_fcc/fwprop.cpp:29]   --->   Operation 69 'alloca' 'mulbuffer_t' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i32 %xdimension_read" [forward_fcc/fwprop.cpp:31]   --->   Operation 70 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (2.47ns)   --->   "%icmp_ln31 = icmp_eq  i32 %xdimension_read, i32 0" [forward_fcc/fwprop.cpp:31]   --->   Operation 71 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10"   --->   Operation 72 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_2, i32 0, i32 0, void @empty_16, i32 0, i32 200, void @empty_9, void @empty_15, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_5, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_6, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_3, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xdimension"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdimension, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_4, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdimension, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ydimension"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydimension, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_8, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydimension, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i32 %xdimension_read" [forward_fcc/fwprop.cpp:31]   --->   Operation 90 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %loop-memcpy-expansion21.preheader, void %loop-memcpy-residual-header24" [forward_fcc/fwprop.cpp:31]   --->   Operation 91 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%p_cast = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %x_read, i32 2, i32 31"   --->   Operation 92 'partselect' 'p_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i30 %p_cast"   --->   Operation 93 'sext' 'p_cast_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i32 %p_cast_cast"   --->   Operation 94 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 95 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 95 'readreq' 'empty' <Predicate = (!icmp_ln31)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 96 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 96 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 97 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 97 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 98 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 98 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 99 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 99 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 100 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 100 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 101 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 101 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 102 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion21"   --->   Operation 102 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 3.46>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%loop_index22 = phi i62 %empty_22, void %loop-memcpy-expansion21.split, i62 0, void %loop-memcpy-expansion21.preheader"   --->   Operation 103 'phi' 'loop_index22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (3.46ns)   --->   "%empty_22 = add i62 %loop_index22, i62 1"   --->   Operation 104 'add' 'empty_22' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 105 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (2.79ns)   --->   "%exitcond3810 = icmp_eq  i62 %loop_index22, i62 %sext_ln31" [forward_fcc/fwprop.cpp:31]   --->   Operation 106 'icmp' 'exitcond3810' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 107 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %exitcond3810, void %loop-memcpy-expansion21.split, void %loop-memcpy-residual-header24.loopexit" [forward_fcc/fwprop.cpp:31]   --->   Operation 108 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%empty_25 = trunc i62 %loop_index22"   --->   Operation 109 'trunc' 'empty_25' <Predicate = (!exitcond3810)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 110 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 110 'read' 'gmem_addr_read' <Predicate = (!exitcond3810)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%empty_24 = bitcast i32 %gmem_addr_read"   --->   Operation 111 'bitcast' 'empty_24' <Predicate = (!exitcond3810)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%loop_index22_cast_cast = zext i7 %empty_25"   --->   Operation 112 'zext' 'loop_index22_cast_cast' <Predicate = (!exitcond3810)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%x_t_addr = getelementptr i32 %x_t, i32 0, i32 %loop_index22_cast_cast"   --->   Operation 113 'getelementptr' 'x_t_addr' <Predicate = (!exitcond3810)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 %empty_24, i7 %x_t_addr"   --->   Operation 114 'store' 'store_ln0' <Predicate = (!exitcond3810)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion21"   --->   Operation 115 'br' 'br_ln0' <Predicate = (!exitcond3810)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 6.91>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header24"   --->   Operation 116 'br' 'br_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_12 : Operation 117 [2/2] (6.91ns)   --->   "%mul_ln33 = mul i32 %ydimension_read, i32 %xdimension_read" [forward_fcc/fwprop.cpp:33]   --->   Operation 117 'mul' 'mul_ln33' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 6.91>
ST_13 : Operation 118 [1/2] (6.91ns)   --->   "%mul_ln33 = mul i32 %ydimension_read, i32 %xdimension_read" [forward_fcc/fwprop.cpp:33]   --->   Operation 118 'mul' 'mul_ln33' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 2.47>
ST_14 : Operation 119 [1/1] (2.47ns)   --->   "%icmp_ln33 = icmp_eq  i32 %mul_ln33, i32 0" [forward_fcc/fwprop.cpp:33]   --->   Operation 119 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i32 %mul_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 120 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %loop-memcpy-expansion15.preheader, void %loop-memcpy-residual-header18" [forward_fcc/fwprop.cpp:33]   --->   Operation 121 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %w_read, i32 2, i32 31"   --->   Operation 122 'partselect' 'p_cast1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%p_cast1_cast = sext i30 %p_cast1"   --->   Operation 123 'sext' 'p_cast1_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i32 %p_cast1_cast"   --->   Operation 124 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_15 : Operation 125 [7/7] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %mul_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 125 'readreq' 'empty_39' <Predicate = (!icmp_ln33)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 126 [6/7] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %mul_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 126 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 127 [5/7] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %mul_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 127 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 128 [4/7] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %mul_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 128 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 7.30>
ST_19 : Operation 129 [3/7] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %mul_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 129 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 7.30>
ST_20 : Operation 130 [2/7] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %mul_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 130 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 18> <Delay = 7.30>
ST_21 : Operation 131 [1/7] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %mul_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 131 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 132 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion15"   --->   Operation 132 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 22 <SV = 19> <Delay = 3.46>
ST_22 : Operation 133 [1/1] (0.00ns)   --->   "%loop_index16 = phi i62 %empty_26, void %loop-memcpy-expansion15.split, i62 0, void %loop-memcpy-expansion15.preheader"   --->   Operation 133 'phi' 'loop_index16' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 134 [1/1] (3.46ns)   --->   "%empty_26 = add i62 %loop_index16, i62 1"   --->   Operation 134 'add' 'empty_26' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 135 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 136 [1/1] (2.79ns)   --->   "%exitcond379 = icmp_eq  i62 %loop_index16, i62 %sext_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 136 'icmp' 'exitcond379' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "%empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 137 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %exitcond379, void %loop-memcpy-expansion15.split, void %loop-memcpy-residual-header18.loopexit" [forward_fcc/fwprop.cpp:33]   --->   Operation 138 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 139 [1/1] (0.00ns)   --->   "%empty_29 = trunc i62 %loop_index16"   --->   Operation 139 'trunc' 'empty_29' <Predicate = (!exitcond379)> <Delay = 0.00>

State 23 <SV = 20> <Delay = 7.30>
ST_23 : Operation 140 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1"   --->   Operation 140 'read' 'gmem_addr_1_read' <Predicate = (!exitcond379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 21> <Delay = 3.25>
ST_24 : Operation 141 [1/1] (0.00ns)   --->   "%empty_28 = bitcast i32 %gmem_addr_1_read"   --->   Operation 141 'bitcast' 'empty_28' <Predicate = (!exitcond379)> <Delay = 0.00>
ST_24 : Operation 142 [1/1] (0.00ns)   --->   "%loop_index16_cast_cast = zext i7 %empty_29"   --->   Operation 142 'zext' 'loop_index16_cast_cast' <Predicate = (!exitcond379)> <Delay = 0.00>
ST_24 : Operation 143 [1/1] (0.00ns)   --->   "%w_t_addr = getelementptr i32 %w_t, i32 0, i32 %loop_index16_cast_cast"   --->   Operation 143 'getelementptr' 'w_t_addr' <Predicate = (!exitcond379)> <Delay = 0.00>
ST_24 : Operation 144 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 %empty_28, i7 %w_t_addr"   --->   Operation 144 'store' 'store_ln0' <Predicate = (!exitcond379)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_24 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion15"   --->   Operation 145 'br' 'br_ln0' <Predicate = (!exitcond379)> <Delay = 0.00>

State 25 <SV = 20> <Delay = 7.30>
ST_25 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header18"   --->   Operation 146 'br' 'br_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_25 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln37_3 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %b_read, i32 2, i32 31" [forward_fcc/fwprop.cpp:37]   --->   Operation 147 'partselect' 'trunc_ln37_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i30 %trunc_ln37_3" [forward_fcc/fwprop.cpp:37]   --->   Operation 148 'sext' 'sext_ln37' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 149 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i32 %sext_ln37" [forward_fcc/fwprop.cpp:37]   --->   Operation 149 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 150 [7/7] (7.30ns)   --->   "%gmem_addr_4_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 %ydimension_read" [forward_fcc/fwprop.cpp:37]   --->   Operation 150 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 21> <Delay = 7.30>
ST_26 : Operation 151 [6/7] (7.30ns)   --->   "%gmem_addr_4_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 %ydimension_read" [forward_fcc/fwprop.cpp:37]   --->   Operation 151 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 22> <Delay = 7.30>
ST_27 : Operation 152 [5/7] (7.30ns)   --->   "%gmem_addr_4_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 %ydimension_read" [forward_fcc/fwprop.cpp:37]   --->   Operation 152 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 23> <Delay = 7.30>
ST_28 : Operation 153 [4/7] (7.30ns)   --->   "%gmem_addr_4_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 %ydimension_read" [forward_fcc/fwprop.cpp:37]   --->   Operation 153 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 24> <Delay = 7.30>
ST_29 : Operation 154 [3/7] (7.30ns)   --->   "%gmem_addr_4_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 %ydimension_read" [forward_fcc/fwprop.cpp:37]   --->   Operation 154 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 25> <Delay = 7.30>
ST_30 : Operation 155 [2/7] (7.30ns)   --->   "%gmem_addr_4_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 %ydimension_read" [forward_fcc/fwprop.cpp:37]   --->   Operation 155 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 26> <Delay = 7.30>
ST_31 : Operation 156 [1/1] (2.47ns)   --->   "%cmp101 = icmp_sgt  i32 %xdimension_read, i32 0"   --->   Operation 156 'icmp' 'cmp101' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 157 [1/7] (7.30ns)   --->   "%gmem_addr_4_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 %ydimension_read" [forward_fcc/fwprop.cpp:37]   --->   Operation 157 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 158 [1/1] (1.58ns)   --->   "%br_ln35 = br void" [forward_fcc/fwprop.cpp:35]   --->   Operation 158 'br' 'br_ln35' <Predicate = true> <Delay = 1.58>

State 32 <SV = 27> <Delay = 3.74>
ST_32 : Operation 159 [1/1] (0.00ns)   --->   "%i = phi i32 %add_ln35, void %._crit_edge7, i32 0, void %loop-memcpy-residual-header18" [forward_fcc/fwprop.cpp:35]   --->   Operation 159 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 160 [1/1] (2.55ns)   --->   "%add_ln35 = add i32 %i, i32 1" [forward_fcc/fwprop.cpp:35]   --->   Operation 160 'add' 'add_ln35' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 161 [1/1] (2.47ns)   --->   "%icmp_ln35 = icmp_eq  i32 %i, i32 %ydimension_read" [forward_fcc/fwprop.cpp:35]   --->   Operation 161 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %.split7, void %._crit_edge12.loopexit" [forward_fcc/fwprop.cpp:35]   --->   Operation 162 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i32 %i" [forward_fcc/fwprop.cpp:35]   --->   Operation 163 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_32 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i32 %i" [forward_fcc/fwprop.cpp:37]   --->   Operation 164 'trunc' 'trunc_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_32 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i30 %trunc_ln37" [forward_fcc/fwprop.cpp:37]   --->   Operation 165 'zext' 'zext_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_32 : Operation 166 [1/1] (0.00ns)   --->   "%y_t_addr = getelementptr i32 %y_t, i32 0, i32 %zext_ln37" [forward_fcc/fwprop.cpp:37]   --->   Operation 166 'getelementptr' 'y_t_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_32 : Operation 167 [1/1] (3.74ns)   --->   "%empty_30 = mul i7 %trunc_ln35, i7 %trunc_ln31" [forward_fcc/fwprop.cpp:35]   --->   Operation 167 'mul' 'empty_30' <Predicate = (!icmp_ln35)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 168 [1/1] (2.47ns)   --->   "%icmp_ln53 = icmp_eq  i32 %ydimension_read, i32 0" [forward_fcc/fwprop.cpp:53]   --->   Operation 168 'icmp' 'icmp_ln53' <Predicate = (icmp_ln35)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 28> <Delay = 7.30>
ST_33 : Operation 169 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2" [forward_fcc/fwprop.cpp:37]   --->   Operation 169 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 29> <Delay = 3.25>
ST_34 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [forward_fcc/fwprop.cpp:35]   --->   Operation 170 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 171 [1/1] (0.00ns)   --->   "%bitcast_ln37 = bitcast i32 %gmem_addr_2_read" [forward_fcc/fwprop.cpp:37]   --->   Operation 171 'bitcast' 'bitcast_ln37' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 172 [1/1] (3.25ns)   --->   "%store_ln37 = store i32 %bitcast_ln37, i7 %y_t_addr" [forward_fcc/fwprop.cpp:37]   --->   Operation 172 'store' 'store_ln37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_34 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %cmp101, void %._crit_edge7, void %.lr.ph.preheader" [forward_fcc/fwprop.cpp:39]   --->   Operation 173 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 174 [1/1] (1.58ns)   --->   "%br_ln39 = br void %.lr.ph" [forward_fcc/fwprop.cpp:39]   --->   Operation 174 'br' 'br_ln39' <Predicate = (cmp101)> <Delay = 1.58>

State 35 <SV = 30> <Delay = 5.12>
ST_35 : Operation 175 [1/1] (0.00ns)   --->   "%j = phi i31 %add_ln39, void %.split, i31 0, void %.lr.ph.preheader" [forward_fcc/fwprop.cpp:39]   --->   Operation 175 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 176 [1/1] (2.52ns)   --->   "%add_ln39 = add i31 %j, i31 1" [forward_fcc/fwprop.cpp:39]   --->   Operation 176 'add' 'add_ln39' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i31 %j" [forward_fcc/fwprop.cpp:39]   --->   Operation 177 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 178 [1/1] (2.47ns)   --->   "%icmp_ln39 = icmp_eq  i32 %zext_ln39, i32 %xdimension_read" [forward_fcc/fwprop.cpp:39]   --->   Operation 178 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 179 [1/1] (0.00ns)   --->   "%empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 179 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %.split, void %.lr.ph6.preheader" [forward_fcc/fwprop.cpp:39]   --->   Operation 180 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i31 %j" [forward_fcc/fwprop.cpp:39]   --->   Operation 181 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_35 : Operation 182 [1/1] (1.87ns)   --->   "%add_ln42 = add i7 %trunc_ln39, i7 %empty_30" [forward_fcc/fwprop.cpp:42]   --->   Operation 182 'add' 'add_ln42' <Predicate = (!icmp_ln39)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i7 %add_ln42" [forward_fcc/fwprop.cpp:42]   --->   Operation 183 'zext' 'zext_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_35 : Operation 184 [1/1] (0.00ns)   --->   "%w_t_addr_1 = getelementptr i32 %w_t, i32 0, i32 %zext_ln42" [forward_fcc/fwprop.cpp:42]   --->   Operation 184 'getelementptr' 'w_t_addr_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_35 : Operation 185 [2/2] (3.25ns)   --->   "%w_t_load = load i7 %w_t_addr_1" [forward_fcc/fwprop.cpp:42]   --->   Operation 185 'load' 'w_t_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_35 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i7 %trunc_ln39" [forward_fcc/fwprop.cpp:42]   --->   Operation 186 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_35 : Operation 187 [1/1] (0.00ns)   --->   "%x_t_addr_1 = getelementptr i32 %x_t, i32 0, i32 %zext_ln42_1" [forward_fcc/fwprop.cpp:42]   --->   Operation 187 'getelementptr' 'x_t_addr_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_35 : Operation 188 [2/2] (3.25ns)   --->   "%x_t_load = load i7 %x_t_addr_1" [forward_fcc/fwprop.cpp:42]   --->   Operation 188 'load' 'x_t_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 36 <SV = 31> <Delay = 3.25>
ST_36 : Operation 189 [1/2] (3.25ns)   --->   "%w_t_load = load i7 %w_t_addr_1" [forward_fcc/fwprop.cpp:42]   --->   Operation 189 'load' 'w_t_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_36 : Operation 190 [1/2] (3.25ns)   --->   "%x_t_load = load i7 %x_t_addr_1" [forward_fcc/fwprop.cpp:42]   --->   Operation 190 'load' 'x_t_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 37 <SV = 32> <Delay = 5.70>
ST_37 : Operation 191 [4/4] (5.70ns)   --->   "%mul = fmul i32 %w_t_load, i32 %x_t_load" [forward_fcc/fwprop.cpp:42]   --->   Operation 191 'fmul' 'mul' <Predicate = (!icmp_ln39)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 33> <Delay = 5.70>
ST_38 : Operation 192 [3/4] (5.70ns)   --->   "%mul = fmul i32 %w_t_load, i32 %x_t_load" [forward_fcc/fwprop.cpp:42]   --->   Operation 192 'fmul' 'mul' <Predicate = (!icmp_ln39)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 34> <Delay = 5.70>
ST_39 : Operation 193 [2/4] (5.70ns)   --->   "%mul = fmul i32 %w_t_load, i32 %x_t_load" [forward_fcc/fwprop.cpp:42]   --->   Operation 193 'fmul' 'mul' <Predicate = (!icmp_ln39)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 35> <Delay = 5.70>
ST_40 : Operation 194 [1/4] (5.70ns)   --->   "%mul = fmul i32 %w_t_load, i32 %x_t_load" [forward_fcc/fwprop.cpp:42]   --->   Operation 194 'fmul' 'mul' <Predicate = (!icmp_ln39)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 36> <Delay = 3.25>
ST_41 : Operation 195 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_16" [forward_fcc/fwprop.cpp:39]   --->   Operation 195 'specpipeline' 'specpipeline_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_41 : Operation 196 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [forward_fcc/fwprop.cpp:39]   --->   Operation 196 'specloopname' 'specloopname_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_41 : Operation 197 [1/1] (0.00ns)   --->   "%mulbuffer_t_addr = getelementptr i32 %mulbuffer_t, i32 0, i32 %zext_ln42_1" [forward_fcc/fwprop.cpp:42]   --->   Operation 197 'getelementptr' 'mulbuffer_t_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_41 : Operation 198 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %mul, i7 %mulbuffer_t_addr" [forward_fcc/fwprop.cpp:42]   --->   Operation 198 'store' 'store_ln42' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_41 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 199 'br' 'br_ln0' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 42 <SV = 31> <Delay = 1.58>
ST_42 : Operation 200 [1/1] (1.58ns)   --->   "%br_ln45 = br void %.lr.ph6" [forward_fcc/fwprop.cpp:45]   --->   Operation 200 'br' 'br_ln45' <Predicate = true> <Delay = 1.58>

State 43 <SV = 32> <Delay = 3.25>
ST_43 : Operation 201 [1/1] (0.00ns)   --->   "%j_1 = phi i31 %add_ln45, void %.split5, i31 0, void %.lr.ph6.preheader" [forward_fcc/fwprop.cpp:45]   --->   Operation 201 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 202 [1/1] (0.00ns)   --->   "%add2513 = phi i32 %add, void %.split5, i32 %bitcast_ln37, void %.lr.ph6.preheader" [forward_fcc/fwprop.cpp:48]   --->   Operation 202 'phi' 'add2513' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 203 [1/1] (2.52ns)   --->   "%add_ln45 = add i31 %j_1, i31 1" [forward_fcc/fwprop.cpp:45]   --->   Operation 203 'add' 'add_ln45' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i31 %j_1" [forward_fcc/fwprop.cpp:45]   --->   Operation 204 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 205 [1/1] (2.47ns)   --->   "%icmp_ln45 = icmp_eq  i32 %zext_ln45, i32 %xdimension_read" [forward_fcc/fwprop.cpp:45]   --->   Operation 205 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 206 [1/1] (0.00ns)   --->   "%empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 206 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %.split5, void %._crit_edge7.loopexit" [forward_fcc/fwprop.cpp:45]   --->   Operation 207 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i31 %j_1" [forward_fcc/fwprop.cpp:48]   --->   Operation 208 'trunc' 'trunc_ln48' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_43 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i7 %trunc_ln48" [forward_fcc/fwprop.cpp:48]   --->   Operation 209 'zext' 'zext_ln48' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_43 : Operation 210 [1/1] (0.00ns)   --->   "%mulbuffer_t_addr_1 = getelementptr i32 %mulbuffer_t, i32 0, i32 %zext_ln48" [forward_fcc/fwprop.cpp:48]   --->   Operation 210 'getelementptr' 'mulbuffer_t_addr_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_43 : Operation 211 [2/2] (3.25ns)   --->   "%mulbuffer_t_load = load i7 %mulbuffer_t_addr_1" [forward_fcc/fwprop.cpp:48]   --->   Operation 211 'load' 'mulbuffer_t_load' <Predicate = (!icmp_ln45)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 44 <SV = 33> <Delay = 3.25>
ST_44 : Operation 212 [1/2] (3.25ns)   --->   "%mulbuffer_t_load = load i7 %mulbuffer_t_addr_1" [forward_fcc/fwprop.cpp:48]   --->   Operation 212 'load' 'mulbuffer_t_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 45 <SV = 34> <Delay = 7.25>
ST_45 : Operation 213 [5/5] (7.25ns)   --->   "%add = fadd i32 %add2513, i32 %mulbuffer_t_load" [forward_fcc/fwprop.cpp:48]   --->   Operation 213 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 35> <Delay = 7.25>
ST_46 : Operation 214 [4/5] (7.25ns)   --->   "%add = fadd i32 %add2513, i32 %mulbuffer_t_load" [forward_fcc/fwprop.cpp:48]   --->   Operation 214 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 36> <Delay = 7.25>
ST_47 : Operation 215 [3/5] (7.25ns)   --->   "%add = fadd i32 %add2513, i32 %mulbuffer_t_load" [forward_fcc/fwprop.cpp:48]   --->   Operation 215 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 37> <Delay = 7.25>
ST_48 : Operation 216 [2/5] (7.25ns)   --->   "%add = fadd i32 %add2513, i32 %mulbuffer_t_load" [forward_fcc/fwprop.cpp:48]   --->   Operation 216 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 38> <Delay = 7.25>
ST_49 : Operation 217 [1/1] (0.00ns)   --->   "%specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 11, i32 0, i32 0, i32 0, void @empty_16" [forward_fcc/fwprop.cpp:45]   --->   Operation 217 'specpipeline' 'specpipeline_ln45' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 218 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [forward_fcc/fwprop.cpp:45]   --->   Operation 218 'specloopname' 'specloopname_ln45' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 219 [1/5] (7.25ns)   --->   "%add = fadd i32 %add2513, i32 %mulbuffer_t_load" [forward_fcc/fwprop.cpp:48]   --->   Operation 219 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph6"   --->   Operation 220 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 50 <SV = 33> <Delay = 3.25>
ST_50 : Operation 221 [1/1] (3.25ns)   --->   "%store_ln48 = store i32 %add2513, i7 %y_t_addr" [forward_fcc/fwprop.cpp:48]   --->   Operation 221 'store' 'store_ln48' <Predicate = (cmp101)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_50 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln35 = br void %._crit_edge7" [forward_fcc/fwprop.cpp:35]   --->   Operation 222 'br' 'br_ln35' <Predicate = (cmp101)> <Delay = 0.00>
ST_50 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 223 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 51 <SV = 28> <Delay = 7.30>
ST_51 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i32 %ydimension_read" [forward_fcc/fwprop.cpp:53]   --->   Operation 224 'sext' 'sext_ln53' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %loop-memcpy-expansion.preheader, void %loop-memcpy-residual-header" [forward_fcc/fwprop.cpp:53]   --->   Operation 225 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 226 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %y_read, i32 2, i32 31"   --->   Operation 226 'partselect' 'p_cast3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_51 : Operation 227 [1/1] (0.00ns)   --->   "%p_cast3_cast = sext i30 %p_cast3"   --->   Operation 227 'sext' 'p_cast3_cast' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_51 : Operation 228 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i32 %p_cast3_cast"   --->   Operation 228 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_51 : Operation 229 [1/1] (7.30ns)   --->   "%empty_33 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %ydimension_read"   --->   Operation 229 'writereq' 'empty_33' <Predicate = (!icmp_ln53)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 230 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 230 'br' 'br_ln0' <Predicate = (!icmp_ln53)> <Delay = 1.58>

State 52 <SV = 29> <Delay = 3.46>
ST_52 : Operation 231 [1/1] (0.00ns)   --->   "%loop_index = phi i62 %empty_34, void %loop-memcpy-expansion.split, i62 0, void %loop-memcpy-expansion.preheader"   --->   Operation 231 'phi' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 232 [1/1] (3.46ns)   --->   "%empty_34 = add i62 %loop_index, i62 1"   --->   Operation 232 'add' 'empty_34' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 233 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 233 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 234 [1/1] (2.79ns)   --->   "%exitcond3 = icmp_eq  i62 %loop_index, i62 %sext_ln53" [forward_fcc/fwprop.cpp:53]   --->   Operation 234 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 235 [1/1] (0.00ns)   --->   "%empty_35 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 235 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %exitcond3, void %loop-memcpy-expansion.split, void %loop-memcpy-residual-header.loopexit" [forward_fcc/fwprop.cpp:53]   --->   Operation 236 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 237 [1/1] (0.00ns)   --->   "%empty_36 = trunc i62 %loop_index"   --->   Operation 237 'trunc' 'empty_36' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_52 : Operation 238 [1/1] (0.00ns)   --->   "%loop_index_cast_cast = zext i7 %empty_36"   --->   Operation 238 'zext' 'loop_index_cast_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_52 : Operation 239 [1/1] (0.00ns)   --->   "%y_t_addr_1 = getelementptr i32 %y_t, i32 0, i32 %loop_index_cast_cast"   --->   Operation 239 'getelementptr' 'y_t_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_52 : Operation 240 [2/2] (3.25ns)   --->   "%y_t_load = load i7 %y_t_addr_1"   --->   Operation 240 'load' 'y_t_load' <Predicate = (!exitcond3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 53 <SV = 30> <Delay = 3.25>
ST_53 : Operation 241 [1/2] (3.25ns)   --->   "%y_t_load = load i7 %y_t_addr_1"   --->   Operation 241 'load' 'y_t_load' <Predicate = (!exitcond3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 54 <SV = 31> <Delay = 7.30>
ST_54 : Operation 242 [1/1] (0.00ns)   --->   "%empty_37 = bitcast i32 %y_t_load"   --->   Operation 242 'bitcast' 'empty_37' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_54 : Operation 243 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_3, i32 %empty_37, i4 15"   --->   Operation 243 'write' 'write_ln0' <Predicate = (!exitcond3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 244 'br' 'br_ln0' <Predicate = (!exitcond3)> <Delay = 0.00>

State 55 <SV = 30> <Delay = 7.30>
ST_55 : Operation 245 [5/5] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3" [forward_fcc/fwprop.cpp:55]   --->   Operation 245 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 31> <Delay = 7.30>
ST_56 : Operation 246 [4/5] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3" [forward_fcc/fwprop.cpp:55]   --->   Operation 246 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 32> <Delay = 7.30>
ST_57 : Operation 247 [3/5] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3" [forward_fcc/fwprop.cpp:55]   --->   Operation 247 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 33> <Delay = 7.30>
ST_58 : Operation 248 [2/5] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3" [forward_fcc/fwprop.cpp:55]   --->   Operation 248 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 34> <Delay = 7.30>
ST_59 : Operation 249 [1/5] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3" [forward_fcc/fwprop.cpp:55]   --->   Operation 249 'writeresp' 'empty_38' <Predicate = (!icmp_ln53)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln55 = br void %loop-memcpy-residual-header" [forward_fcc/fwprop.cpp:55]   --->   Operation 250 'br' 'br_ln55' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_59 : Operation 251 [1/1] (0.00ns)   --->   "%ret_ln55 = ret" [forward_fcc/fwprop.cpp:55]   --->   Operation 251 'ret' 'ret_ln55' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xdimension]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ydimension]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ydimension_read        (read             ) [ 001111111111111111111111111111111111111111111111111100000000]
xdimension_read        (read             ) [ 001111111111111111111111111111111111111111111111111000000000]
b_read                 (read             ) [ 001111111111111111111111110000000000000000000000000000000000]
y_read                 (read             ) [ 001111111111111111111111111111111111111111111111111100000000]
w_read                 (read             ) [ 001111111111111100000000000000000000000000000000000000000000]
x_read                 (read             ) [ 001000000000000000000000000000000000000000000000000000000000]
x_t                    (alloca           ) [ 001111111111111111111111111111111111111111111111111000000000]
y_t                    (alloca           ) [ 001111111111111111111111111111111111111111111111111111100000]
w_t                    (alloca           ) [ 001111111111111111111111111111111111111111111111111000000000]
mulbuffer_t            (alloca           ) [ 001111111111111111111111111111111111111111111111111000000000]
trunc_ln31             (trunc            ) [ 001111111111111111111111111111111111111111111111111000000000]
icmp_ln31              (icmp             ) [ 001111111111100000000000000000000000000000000000000000000000]
spectopmodule_ln0      (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000]
sext_ln31              (sext             ) [ 000111111111000000000000000000000000000000000000000000000000]
br_ln31                (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
p_cast                 (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
p_cast_cast            (sext             ) [ 000000000000000000000000000000000000000000000000000000000000]
gmem_addr              (getelementptr    ) [ 000111111111000000000000000000000000000000000000000000000000]
empty                  (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 000000001111000000000000000000000000000000000000000000000000]
loop_index22           (phi              ) [ 000000000100000000000000000000000000000000000000000000000000]
empty_22               (add              ) [ 000000001111000000000000000000000000000000000000000000000000]
specpipeline_ln0       (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000]
exitcond3810           (icmp             ) [ 000000000111000000000000000000000000000000000000000000000000]
empty_23               (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln31                (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
empty_25               (trunc            ) [ 000000000111000000000000000000000000000000000000000000000000]
gmem_addr_read         (read             ) [ 000000000101000000000000000000000000000000000000000000000000]
empty_24               (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000]
loop_index22_cast_cast (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
x_t_addr               (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln0              (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 000000001111000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
mul_ln33               (mul              ) [ 000000000000001111111100000000000000000000000000000000000000]
icmp_ln33              (icmp             ) [ 000000000000000111111111110000000000000000000000000000000000]
sext_ln33              (sext             ) [ 000000000000000011111111100000000000000000000000000000000000]
br_ln33                (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
p_cast1                (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
p_cast1_cast           (sext             ) [ 000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1            (getelementptr    ) [ 000000000000000011111111100000000000000000000000000000000000]
empty_39               (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 000000000000000000000111100000000000000000000000000000000000]
loop_index16           (phi              ) [ 000000000000000000000010000000000000000000000000000000000000]
empty_26               (add              ) [ 000000000000000000000111100000000000000000000000000000000000]
specpipeline_ln0       (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000]
exitcond379            (icmp             ) [ 000000000000000000000011100000000000000000000000000000000000]
empty_27               (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln33                (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
empty_29               (trunc            ) [ 000000000000000000000011100000000000000000000000000000000000]
gmem_addr_1_read       (read             ) [ 000000000000000000000010100000000000000000000000000000000000]
empty_28               (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000]
loop_index16_cast_cast (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
w_t_addr               (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln0              (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 000000000000000000000111100000000000000000000000000000000000]
br_ln0                 (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_ln37_3           (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
sext_ln37              (sext             ) [ 000000000000000000000000000000000000000000000000000000000000]
gmem_addr_2            (getelementptr    ) [ 000000000000000000000000001111111111111111111111111000000000]
cmp101                 (icmp             ) [ 000000000000000000000000000000001111111111111111111000000000]
gmem_addr_4_rd_req     (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln35                (br               ) [ 000000000000000000000000000000011111111111111111111000000000]
i                      (phi              ) [ 000000000000000000000000000000001000000000000000000000000000]
add_ln35               (add              ) [ 000000000000000000000000000000011111111111111111111000000000]
icmp_ln35              (icmp             ) [ 000000000000000000000000000000001111111111111111111000000000]
br_ln35                (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_ln35             (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_ln37             (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln37              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
y_t_addr               (getelementptr    ) [ 000000000000000000000000000000000111111111111111111000000000]
empty_30               (mul              ) [ 000000000000000000000000000000000111111111000000000000000000]
icmp_ln53              (icmp             ) [ 000000000000000000000000000000000000000000000000000111111111]
gmem_addr_2_read       (read             ) [ 000000000000000000000000000000000010000000000000000000000000]
specloopname_ln35      (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000]
bitcast_ln37           (bitcast          ) [ 000000000000000000000000000000000001111111111111110000000000]
store_ln37             (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln39                (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln39                (br               ) [ 000000000000000000000000000000001111111111111111111000000000]
j                      (phi              ) [ 000000000000000000000000000000000001000000000000000000000000]
add_ln39               (add              ) [ 000000000000000000000000000000001111111111111111111000000000]
zext_ln39              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
icmp_ln39              (icmp             ) [ 000000000000000000000000000000001111111111111111111000000000]
empty_31               (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln39                (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_ln39             (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000]
add_ln42               (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln42              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
w_t_addr_1             (getelementptr    ) [ 000000000000000000000000000000000000100000000000000000000000]
zext_ln42_1            (zext             ) [ 000000000000000000000000000000000001111111000000000000000000]
x_t_addr_1             (getelementptr    ) [ 000000000000000000000000000000000000100000000000000000000000]
w_t_load               (load             ) [ 000000000000000000000000000000000001111110000000000000000000]
x_t_load               (load             ) [ 000000000000000000000000000000000001111110000000000000000000]
mul                    (fmul             ) [ 000000000000000000000000000000000001000001000000000000000000]
specpipeline_ln39      (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000]
specloopname_ln39      (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000]
mulbuffer_t_addr       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln42             (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 000000000000000000000000000000001111111111111111111000000000]
br_ln45                (br               ) [ 000000000000000000000000000000001111111111111111111000000000]
j_1                    (phi              ) [ 000000000000000000000000000000000000000000010000000000000000]
add2513                (phi              ) [ 000000000000000000000000000000000000000000011111111000000000]
add_ln45               (add              ) [ 000000000000000000000000000000001111111111111111111000000000]
zext_ln45              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
icmp_ln45              (icmp             ) [ 000000000000000000000000000000001111111111111111111000000000]
empty_32               (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln45                (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_ln48             (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln48              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
mulbuffer_t_addr_1     (getelementptr    ) [ 000000000000000000000000000000000000000000001000000000000000]
mulbuffer_t_load       (load             ) [ 000000000000000000000000000000000000000000000111110000000000]
specpipeline_ln45      (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000]
specloopname_ln45      (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000]
add                    (fadd             ) [ 000000000000000000000000000000001111111111111111111000000000]
br_ln0                 (br               ) [ 000000000000000000000000000000001111111111111111111000000000]
store_ln48             (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln35                (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 000000000000000000000000000000011111111111111111111000000000]
sext_ln53              (sext             ) [ 000000000000000000000000000000000000000000000000000011100000]
br_ln53                (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
p_cast3                (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
p_cast3_cast           (sext             ) [ 000000000000000000000000000000000000000000000000000000000000]
gmem_addr_3            (getelementptr    ) [ 000000000000000000000000000000000000000000000000000011111111]
empty_33               (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 000000000000000000000000000000000000000000000000000111100000]
loop_index             (phi              ) [ 000000000000000000000000000000000000000000000000000010000000]
empty_34               (add              ) [ 000000000000000000000000000000000000000000000000000111100000]
specpipeline_ln0       (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000]
exitcond3              (icmp             ) [ 000000000000000000000000000000000000000000000000000011100000]
empty_35               (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln53                (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
empty_36               (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000]
loop_index_cast_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
y_t_addr_1             (getelementptr    ) [ 000000000000000000000000000000000000000000000000000011000000]
y_t_load               (load             ) [ 000000000000000000000000000000000000000000000000000010100000]
empty_37               (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000]
write_ln0              (write            ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 000000000000000000000000000000000000000000000000000111100000]
empty_38               (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln55                (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
ret_ln55               (ret              ) [ 000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="xdimension">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xdimension"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ydimension">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ydimension"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="x_t_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_t/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="y_t_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_t/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="w_t_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_t/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="mulbuffer_t_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mulbuffer_t/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="ydimension_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ydimension_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="xdimension_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xdimension_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="b_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="y_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="28"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="w_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="x_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_readreq_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="32" slack="1"/>
<pin id="170" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="gmem_addr_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="8"/>
<pin id="175" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/10 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_readreq_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="32" slack="2"/>
<pin id="181" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_39/15 "/>
</bind>
</comp>

<comp id="183" class="1004" name="gmem_addr_1_read_read_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="8"/>
<pin id="186" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/23 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_readreq_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="32" slack="20"/>
<pin id="192" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_addr_4_rd_req/25 "/>
</bind>
</comp>

<comp id="194" class="1004" name="gmem_addr_2_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="8"/>
<pin id="197" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/33 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_writeresp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="0" index="2" bw="32" slack="28"/>
<pin id="203" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_33/51 empty_38/55 "/>
</bind>
</comp>

<comp id="205" class="1004" name="write_ln0_write_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="0" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="3"/>
<pin id="208" dir="0" index="2" bw="32" slack="0"/>
<pin id="209" dir="0" index="3" bw="1" slack="0"/>
<pin id="210" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/54 "/>
</bind>
</comp>

<comp id="214" class="1004" name="x_t_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="7" slack="0"/>
<pin id="218" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_t_addr/11 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="7" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln0/11 x_t_load/35 "/>
</bind>
</comp>

<comp id="226" class="1004" name="w_t_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="7" slack="0"/>
<pin id="230" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_t_addr/24 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="7" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln0/24 w_t_load/35 "/>
</bind>
</comp>

<comp id="238" class="1004" name="y_t_addr_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="30" slack="0"/>
<pin id="242" dir="1" index="3" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_t_addr/32 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="7" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln37/34 store_ln48/50 y_t_load/52 "/>
</bind>
</comp>

<comp id="249" class="1004" name="w_t_addr_1_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="7" slack="0"/>
<pin id="253" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_t_addr_1/35 "/>
</bind>
</comp>

<comp id="256" class="1004" name="x_t_addr_1_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="7" slack="0"/>
<pin id="260" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_t_addr_1/35 "/>
</bind>
</comp>

<comp id="263" class="1004" name="mulbuffer_t_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="7" slack="6"/>
<pin id="267" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mulbuffer_t_addr/41 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="7" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="1"/>
<pin id="272" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln42/41 mulbuffer_t_load/43 "/>
</bind>
</comp>

<comp id="275" class="1004" name="mulbuffer_t_addr_1_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="7" slack="0"/>
<pin id="279" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mulbuffer_t_addr_1/43 "/>
</bind>
</comp>

<comp id="282" class="1004" name="y_t_addr_1_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="7" slack="0"/>
<pin id="286" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_t_addr_1/52 "/>
</bind>
</comp>

<comp id="289" class="1005" name="loop_index22_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="62" slack="1"/>
<pin id="291" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="loop_index22 (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="loop_index22_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="62" slack="0"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="1" slack="1"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index22/9 "/>
</bind>
</comp>

<comp id="300" class="1005" name="loop_index16_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="62" slack="1"/>
<pin id="302" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="loop_index16 (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="loop_index16_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="62" slack="0"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="1" slack="1"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index16/22 "/>
</bind>
</comp>

<comp id="311" class="1005" name="i_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="i_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="1" slack="1"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/32 "/>
</bind>
</comp>

<comp id="322" class="1005" name="j_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="31" slack="1"/>
<pin id="324" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="j_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="31" slack="0"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="1" slack="1"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/35 "/>
</bind>
</comp>

<comp id="333" class="1005" name="j_1_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="31" slack="1"/>
<pin id="335" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="j_1_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="31" slack="0"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="1" slack="1"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/43 "/>
</bind>
</comp>

<comp id="344" class="1005" name="add2513_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add2513 (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="add2513_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="32" slack="3"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add2513/43 "/>
</bind>
</comp>

<comp id="355" class="1005" name="loop_index_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="62" slack="1"/>
<pin id="357" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="loop_index (phireg) "/>
</bind>
</comp>

<comp id="359" class="1004" name="loop_index_phi_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="62" slack="0"/>
<pin id="361" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="1" slack="1"/>
<pin id="363" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index/52 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="2"/>
<pin id="368" dir="0" index="1" bw="32" slack="1"/>
<pin id="369" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/45 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="0" index="1" bw="32" slack="1"/>
<pin id="374" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/37 "/>
</bind>
</comp>

<comp id="375" class="1004" name="trunc_ln31_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="1" index="1" bw="7" slack="27"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="icmp_ln31_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="sext_ln31_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="1" index="1" bw="62" slack="7"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="p_cast_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="30" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="1"/>
<pin id="391" dir="0" index="2" bw="3" slack="0"/>
<pin id="392" dir="0" index="3" bw="6" slack="0"/>
<pin id="393" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="p_cast_cast_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="30" slack="0"/>
<pin id="399" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="gmem_addr_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="30" slack="0"/>
<pin id="404" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="empty_22_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="62" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_22/9 "/>
</bind>
</comp>

<comp id="414" class="1004" name="exitcond3810_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="62" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="7"/>
<pin id="417" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3810/9 "/>
</bind>
</comp>

<comp id="419" class="1004" name="empty_25_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="62" slack="0"/>
<pin id="421" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_25/9 "/>
</bind>
</comp>

<comp id="423" class="1004" name="empty_24_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_24/11 "/>
</bind>
</comp>

<comp id="427" class="1004" name="loop_index22_cast_cast_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="7" slack="2"/>
<pin id="429" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index22_cast_cast/11 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="9"/>
<pin id="433" dir="0" index="1" bw="32" slack="9"/>
<pin id="434" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln33/12 "/>
</bind>
</comp>

<comp id="435" class="1004" name="icmp_ln33_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="1"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/14 "/>
</bind>
</comp>

<comp id="440" class="1004" name="sext_ln33_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="2"/>
<pin id="442" dir="1" index="1" bw="62" slack="7"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/15 "/>
</bind>
</comp>

<comp id="443" class="1004" name="p_cast1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="30" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="12"/>
<pin id="446" dir="0" index="2" bw="3" slack="0"/>
<pin id="447" dir="0" index="3" bw="6" slack="0"/>
<pin id="448" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast1/15 "/>
</bind>
</comp>

<comp id="452" class="1004" name="p_cast1_cast_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="30" slack="0"/>
<pin id="454" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast1_cast/15 "/>
</bind>
</comp>

<comp id="456" class="1004" name="gmem_addr_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="30" slack="0"/>
<pin id="459" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/15 "/>
</bind>
</comp>

<comp id="463" class="1004" name="empty_26_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="62" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_26/22 "/>
</bind>
</comp>

<comp id="469" class="1004" name="exitcond379_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="62" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="7"/>
<pin id="472" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond379/22 "/>
</bind>
</comp>

<comp id="474" class="1004" name="empty_29_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="62" slack="0"/>
<pin id="476" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_29/22 "/>
</bind>
</comp>

<comp id="478" class="1004" name="empty_28_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_28/24 "/>
</bind>
</comp>

<comp id="482" class="1004" name="loop_index16_cast_cast_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="7" slack="2"/>
<pin id="484" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index16_cast_cast/24 "/>
</bind>
</comp>

<comp id="486" class="1004" name="trunc_ln37_3_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="30" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="20"/>
<pin id="489" dir="0" index="2" bw="3" slack="0"/>
<pin id="490" dir="0" index="3" bw="6" slack="0"/>
<pin id="491" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln37_3/25 "/>
</bind>
</comp>

<comp id="495" class="1004" name="sext_ln37_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="30" slack="0"/>
<pin id="497" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37/25 "/>
</bind>
</comp>

<comp id="499" class="1004" name="gmem_addr_2_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="0" index="1" bw="30" slack="0"/>
<pin id="502" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/25 "/>
</bind>
</comp>

<comp id="506" class="1004" name="cmp101_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="26"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp101/31 "/>
</bind>
</comp>

<comp id="511" class="1004" name="add_ln35_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/32 "/>
</bind>
</comp>

<comp id="517" class="1004" name="icmp_ln35_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="27"/>
<pin id="520" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/32 "/>
</bind>
</comp>

<comp id="522" class="1004" name="trunc_ln35_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/32 "/>
</bind>
</comp>

<comp id="526" class="1004" name="trunc_ln37_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37/32 "/>
</bind>
</comp>

<comp id="530" class="1004" name="zext_ln37_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="30" slack="0"/>
<pin id="532" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/32 "/>
</bind>
</comp>

<comp id="535" class="1004" name="empty_30_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="7" slack="0"/>
<pin id="537" dir="0" index="1" bw="7" slack="27"/>
<pin id="538" dir="1" index="2" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_30/32 "/>
</bind>
</comp>

<comp id="540" class="1004" name="icmp_ln53_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="27"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/32 "/>
</bind>
</comp>

<comp id="545" class="1004" name="bitcast_ln37_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="1"/>
<pin id="547" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln37/34 "/>
</bind>
</comp>

<comp id="549" class="1004" name="add_ln39_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="31" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/35 "/>
</bind>
</comp>

<comp id="555" class="1004" name="zext_ln39_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="31" slack="0"/>
<pin id="557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/35 "/>
</bind>
</comp>

<comp id="559" class="1004" name="icmp_ln39_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="31" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="30"/>
<pin id="562" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/35 "/>
</bind>
</comp>

<comp id="564" class="1004" name="trunc_ln39_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="31" slack="0"/>
<pin id="566" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/35 "/>
</bind>
</comp>

<comp id="568" class="1004" name="add_ln42_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="7" slack="0"/>
<pin id="570" dir="0" index="1" bw="7" slack="3"/>
<pin id="571" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/35 "/>
</bind>
</comp>

<comp id="573" class="1004" name="zext_ln42_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="7" slack="0"/>
<pin id="575" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/35 "/>
</bind>
</comp>

<comp id="578" class="1004" name="zext_ln42_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="7" slack="0"/>
<pin id="580" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/35 "/>
</bind>
</comp>

<comp id="583" class="1004" name="add_ln45_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="31" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/43 "/>
</bind>
</comp>

<comp id="589" class="1004" name="zext_ln45_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="31" slack="0"/>
<pin id="591" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/43 "/>
</bind>
</comp>

<comp id="593" class="1004" name="icmp_ln45_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="31" slack="0"/>
<pin id="595" dir="0" index="1" bw="32" slack="32"/>
<pin id="596" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/43 "/>
</bind>
</comp>

<comp id="598" class="1004" name="trunc_ln48_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="31" slack="0"/>
<pin id="600" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48/43 "/>
</bind>
</comp>

<comp id="602" class="1004" name="zext_ln48_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="7" slack="0"/>
<pin id="604" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/43 "/>
</bind>
</comp>

<comp id="607" class="1004" name="sext_ln53_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="28"/>
<pin id="609" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53/51 "/>
</bind>
</comp>

<comp id="610" class="1004" name="p_cast3_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="30" slack="0"/>
<pin id="612" dir="0" index="1" bw="32" slack="28"/>
<pin id="613" dir="0" index="2" bw="3" slack="0"/>
<pin id="614" dir="0" index="3" bw="6" slack="0"/>
<pin id="615" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast3/51 "/>
</bind>
</comp>

<comp id="619" class="1004" name="p_cast3_cast_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="30" slack="0"/>
<pin id="621" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast3_cast/51 "/>
</bind>
</comp>

<comp id="623" class="1004" name="gmem_addr_3_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="0"/>
<pin id="625" dir="0" index="1" bw="30" slack="0"/>
<pin id="626" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/51 "/>
</bind>
</comp>

<comp id="630" class="1004" name="empty_34_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="62" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_34/52 "/>
</bind>
</comp>

<comp id="636" class="1004" name="exitcond3_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="62" slack="0"/>
<pin id="638" dir="0" index="1" bw="32" slack="1"/>
<pin id="639" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/52 "/>
</bind>
</comp>

<comp id="641" class="1004" name="empty_36_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="62" slack="0"/>
<pin id="643" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_36/52 "/>
</bind>
</comp>

<comp id="645" class="1004" name="loop_index_cast_cast_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="7" slack="0"/>
<pin id="647" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_cast_cast/52 "/>
</bind>
</comp>

<comp id="650" class="1004" name="empty_37_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="1"/>
<pin id="652" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_37/54 "/>
</bind>
</comp>

<comp id="654" class="1005" name="ydimension_read_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="9"/>
<pin id="656" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="ydimension_read "/>
</bind>
</comp>

<comp id="664" class="1005" name="xdimension_read_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="1"/>
<pin id="666" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xdimension_read "/>
</bind>
</comp>

<comp id="674" class="1005" name="b_read_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="20"/>
<pin id="676" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="679" class="1005" name="y_read_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="28"/>
<pin id="681" dir="1" index="1" bw="32" slack="28"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="684" class="1005" name="w_read_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="12"/>
<pin id="686" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="w_read "/>
</bind>
</comp>

<comp id="689" class="1005" name="x_read_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="1"/>
<pin id="691" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="694" class="1005" name="trunc_ln31_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="7" slack="27"/>
<pin id="696" dir="1" index="1" bw="7" slack="27"/>
</pin_list>
<bind>
<opset="trunc_ln31 "/>
</bind>
</comp>

<comp id="699" class="1005" name="icmp_ln31_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="1"/>
<pin id="701" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="703" class="1005" name="sext_ln31_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="62" slack="7"/>
<pin id="705" dir="1" index="1" bw="62" slack="7"/>
</pin_list>
<bind>
<opset="sext_ln31 "/>
</bind>
</comp>

<comp id="708" class="1005" name="gmem_addr_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="1"/>
<pin id="710" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="714" class="1005" name="empty_22_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="62" slack="0"/>
<pin id="716" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opset="empty_22 "/>
</bind>
</comp>

<comp id="719" class="1005" name="exitcond3810_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="1"/>
<pin id="721" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3810 "/>
</bind>
</comp>

<comp id="723" class="1005" name="empty_25_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="7" slack="2"/>
<pin id="725" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="empty_25 "/>
</bind>
</comp>

<comp id="728" class="1005" name="gmem_addr_read_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="1"/>
<pin id="730" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="733" class="1005" name="mul_ln33_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="1"/>
<pin id="735" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln33 "/>
</bind>
</comp>

<comp id="740" class="1005" name="icmp_ln33_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="1"/>
<pin id="742" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="744" class="1005" name="sext_ln33_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="62" slack="7"/>
<pin id="746" dir="1" index="1" bw="62" slack="7"/>
</pin_list>
<bind>
<opset="sext_ln33 "/>
</bind>
</comp>

<comp id="749" class="1005" name="gmem_addr_1_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="1"/>
<pin id="751" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="755" class="1005" name="empty_26_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="62" slack="0"/>
<pin id="757" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opset="empty_26 "/>
</bind>
</comp>

<comp id="760" class="1005" name="exitcond379_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="1"/>
<pin id="762" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond379 "/>
</bind>
</comp>

<comp id="764" class="1005" name="empty_29_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="7" slack="2"/>
<pin id="766" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="empty_29 "/>
</bind>
</comp>

<comp id="769" class="1005" name="gmem_addr_1_read_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="1"/>
<pin id="771" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="774" class="1005" name="gmem_addr_2_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="1"/>
<pin id="776" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="780" class="1005" name="cmp101_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="3"/>
<pin id="782" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp101 "/>
</bind>
</comp>

<comp id="784" class="1005" name="add_ln35_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="0"/>
<pin id="786" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln35 "/>
</bind>
</comp>

<comp id="792" class="1005" name="y_t_addr_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="7" slack="2"/>
<pin id="794" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="y_t_addr "/>
</bind>
</comp>

<comp id="797" class="1005" name="empty_30_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="7" slack="3"/>
<pin id="799" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="empty_30 "/>
</bind>
</comp>

<comp id="802" class="1005" name="icmp_ln53_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="1"/>
<pin id="804" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln53 "/>
</bind>
</comp>

<comp id="806" class="1005" name="gmem_addr_2_read_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="1"/>
<pin id="808" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="811" class="1005" name="bitcast_ln37_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="3"/>
<pin id="813" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="bitcast_ln37 "/>
</bind>
</comp>

<comp id="816" class="1005" name="add_ln39_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="31" slack="0"/>
<pin id="818" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln39 "/>
</bind>
</comp>

<comp id="821" class="1005" name="icmp_ln39_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="1"/>
<pin id="823" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

<comp id="825" class="1005" name="w_t_addr_1_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="7" slack="1"/>
<pin id="827" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="w_t_addr_1 "/>
</bind>
</comp>

<comp id="830" class="1005" name="zext_ln42_1_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="6"/>
<pin id="832" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln42_1 "/>
</bind>
</comp>

<comp id="835" class="1005" name="x_t_addr_1_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="7" slack="1"/>
<pin id="837" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="x_t_addr_1 "/>
</bind>
</comp>

<comp id="840" class="1005" name="w_t_load_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="1"/>
<pin id="842" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_t_load "/>
</bind>
</comp>

<comp id="845" class="1005" name="x_t_load_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="1"/>
<pin id="847" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_t_load "/>
</bind>
</comp>

<comp id="850" class="1005" name="mul_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="1"/>
<pin id="852" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="855" class="1005" name="add_ln45_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="31" slack="0"/>
<pin id="857" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln45 "/>
</bind>
</comp>

<comp id="863" class="1005" name="mulbuffer_t_addr_1_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="7" slack="1"/>
<pin id="865" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="mulbuffer_t_addr_1 "/>
</bind>
</comp>

<comp id="868" class="1005" name="mulbuffer_t_load_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="1"/>
<pin id="870" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mulbuffer_t_load "/>
</bind>
</comp>

<comp id="873" class="1005" name="add_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="1"/>
<pin id="875" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="878" class="1005" name="sext_ln53_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="62" slack="1"/>
<pin id="880" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln53 "/>
</bind>
</comp>

<comp id="883" class="1005" name="gmem_addr_3_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="2"/>
<pin id="885" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="889" class="1005" name="empty_34_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="62" slack="0"/>
<pin id="891" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opset="empty_34 "/>
</bind>
</comp>

<comp id="894" class="1005" name="exitcond3_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="1"/>
<pin id="896" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="898" class="1005" name="y_t_addr_1_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="7" slack="1"/>
<pin id="900" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="y_t_addr_1 "/>
</bind>
</comp>

<comp id="903" class="1005" name="y_t_load_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="1"/>
<pin id="905" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_t_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="14" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="66" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="86" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="66" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="86" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="88" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="90" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="106" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="211"><net_src comp="108" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="110" pin="0"/><net_sink comp="205" pin=3"/></net>

<net id="213"><net_src comp="112" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="219"><net_src comp="18" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="214" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="18" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="226" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="18" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="254"><net_src comp="18" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="255"><net_src comp="249" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="261"><net_src comp="18" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="262"><net_src comp="256" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="268"><net_src comp="18" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="274"><net_src comp="263" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="280"><net_src comp="18" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="281"><net_src comp="275" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="287"><net_src comp="18" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="288"><net_src comp="282" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="292"><net_src comp="68" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="303"><net_src comp="68" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="314"><net_src comp="18" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="311" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="325"><net_src comp="96" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="322" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="336"><net_src comp="96" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="333" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="347"><net_src comp="344" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="354"><net_src comp="348" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="358"><net_src comp="68" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="355" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="370"><net_src comp="344" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="378"><net_src comp="136" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="136" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="18" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="394"><net_src comp="60" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="62" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="396"><net_src comp="64" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="400"><net_src comp="388" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="0" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="397" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="407"><net_src comp="401" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="412"><net_src comp="293" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="70" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="293" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="293" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="423" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="430"><net_src comp="427" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="439"><net_src comp="18" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="449"><net_src comp="60" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="62" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="451"><net_src comp="64" pin="0"/><net_sink comp="443" pin=3"/></net>

<net id="455"><net_src comp="443" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="0" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="452" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="462"><net_src comp="456" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="467"><net_src comp="304" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="70" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="304" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="304" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="478" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="485"><net_src comp="482" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="492"><net_src comp="60" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="62" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="494"><net_src comp="64" pin="0"/><net_sink comp="486" pin=3"/></net>

<net id="498"><net_src comp="486" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="0" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="495" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="505"><net_src comp="499" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="510"><net_src comp="18" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="315" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="16" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="315" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="525"><net_src comp="315" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="315" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="526" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="539"><net_src comp="522" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="544"><net_src comp="18" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="548"><net_src comp="545" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="553"><net_src comp="326" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="98" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="558"><net_src comp="326" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="563"><net_src comp="555" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="567"><net_src comp="326" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="572"><net_src comp="564" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="576"><net_src comp="568" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="581"><net_src comp="564" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="587"><net_src comp="337" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="98" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="592"><net_src comp="337" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="589" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="337" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="598" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="616"><net_src comp="60" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="62" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="618"><net_src comp="64" pin="0"/><net_sink comp="610" pin=3"/></net>

<net id="622"><net_src comp="610" pin="4"/><net_sink comp="619" pin=0"/></net>

<net id="627"><net_src comp="0" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="619" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="629"><net_src comp="623" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="634"><net_src comp="359" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="70" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="359" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="359" pin="4"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="641" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="653"><net_src comp="650" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="657"><net_src comp="130" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="660"><net_src comp="654" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="661"><net_src comp="654" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="662"><net_src comp="654" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="663"><net_src comp="654" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="667"><net_src comp="136" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="670"><net_src comp="664" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="671"><net_src comp="664" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="672"><net_src comp="664" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="673"><net_src comp="664" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="677"><net_src comp="142" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="682"><net_src comp="148" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="687"><net_src comp="154" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="692"><net_src comp="160" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="697"><net_src comp="375" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="702"><net_src comp="379" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="706"><net_src comp="385" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="711"><net_src comp="401" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="717"><net_src comp="408" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="722"><net_src comp="414" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="726"><net_src comp="419" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="731"><net_src comp="172" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="736"><net_src comp="431" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="739"><net_src comp="733" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="743"><net_src comp="435" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="747"><net_src comp="440" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="752"><net_src comp="456" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="754"><net_src comp="749" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="758"><net_src comp="463" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="763"><net_src comp="469" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="767"><net_src comp="474" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="772"><net_src comp="183" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="777"><net_src comp="499" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="783"><net_src comp="506" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="787"><net_src comp="511" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="795"><net_src comp="238" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="800"><net_src comp="535" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="805"><net_src comp="540" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="809"><net_src comp="194" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="814"><net_src comp="545" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="819"><net_src comp="549" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="824"><net_src comp="559" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="828"><net_src comp="249" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="833"><net_src comp="578" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="838"><net_src comp="256" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="843"><net_src comp="232" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="848"><net_src comp="220" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="853"><net_src comp="371" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="858"><net_src comp="583" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="866"><net_src comp="275" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="871"><net_src comp="269" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="876"><net_src comp="366" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="881"><net_src comp="607" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="886"><net_src comp="623" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="888"><net_src comp="883" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="892"><net_src comp="630" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="897"><net_src comp="636" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="901"><net_src comp="282" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="906"><net_src comp="244" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="650" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {51 54 55 56 57 58 59 }
 - Input state : 
	Port: forward_fcc : gmem | {2 3 4 5 6 7 8 10 15 16 17 18 19 20 21 23 25 26 27 28 29 30 31 33 }
	Port: forward_fcc : x | {1 }
	Port: forward_fcc : w | {1 }
	Port: forward_fcc : y | {1 }
	Port: forward_fcc : b | {1 }
	Port: forward_fcc : xdimension | {1 }
	Port: forward_fcc : ydimension | {1 }
  - Chain level:
	State 1
	State 2
		p_cast_cast : 1
		gmem_addr : 2
		empty : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		empty_22 : 1
		exitcond3810 : 1
		br_ln31 : 2
		empty_25 : 1
	State 10
	State 11
		x_t_addr : 1
		store_ln0 : 2
	State 12
	State 13
	State 14
	State 15
		p_cast1_cast : 1
		gmem_addr_1 : 2
		empty_39 : 3
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		empty_26 : 1
		exitcond379 : 1
		br_ln33 : 2
		empty_29 : 1
	State 23
	State 24
		w_t_addr : 1
		store_ln0 : 2
	State 25
		sext_ln37 : 1
		gmem_addr_2 : 2
		gmem_addr_4_rd_req : 3
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		add_ln35 : 1
		icmp_ln35 : 1
		br_ln35 : 2
		trunc_ln35 : 1
		trunc_ln37 : 1
		zext_ln37 : 2
		y_t_addr : 3
		empty_30 : 2
	State 33
	State 34
		store_ln37 : 1
	State 35
		add_ln39 : 1
		zext_ln39 : 1
		icmp_ln39 : 2
		br_ln39 : 3
		trunc_ln39 : 1
		add_ln42 : 2
		zext_ln42 : 3
		w_t_addr_1 : 4
		w_t_load : 5
		zext_ln42_1 : 2
		x_t_addr_1 : 3
		x_t_load : 4
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
		store_ln42 : 1
	State 42
	State 43
		add_ln45 : 1
		zext_ln45 : 1
		icmp_ln45 : 2
		br_ln45 : 3
		trunc_ln48 : 1
		zext_ln48 : 2
		mulbuffer_t_addr_1 : 3
		mulbuffer_t_load : 4
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
		p_cast3_cast : 1
		gmem_addr_3 : 2
		empty_33 : 3
	State 52
		empty_34 : 1
		exitcond3 : 1
		br_ln53 : 2
		empty_36 : 1
		loop_index_cast_cast : 2
		y_t_addr_1 : 3
		y_t_load : 4
	State 53
	State 54
		write_ln0 : 1
	State 55
	State 56
	State 57
	State 58
	State 59


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_366          |    2    |   205   |   390   |
|----------|-------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_371          |    3    |   143   |   321   |
|----------|-------------------------------|---------|---------|---------|
|          |        empty_22_fu_408        |    0    |    0    |    69   |
|          |        empty_26_fu_463        |    0    |    0    |    69   |
|          |        add_ln35_fu_511        |    0    |    0    |    39   |
|    add   |        add_ln39_fu_549        |    0    |    0    |    38   |
|          |        add_ln42_fu_568        |    0    |    0    |    14   |
|          |        add_ln45_fu_583        |    0    |    0    |    38   |
|          |        empty_34_fu_630        |    0    |    0    |    69   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |           grp_fu_431          |    0    |   165   |    50   |
|          |        empty_30_fu_535        |    0    |    0    |    33   |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln31_fu_379       |    0    |    0    |    18   |
|          |      exitcond3810_fu_414      |    0    |    0    |    28   |
|          |        icmp_ln33_fu_435       |    0    |    0    |    18   |
|          |       exitcond379_fu_469      |    0    |    0    |    28   |
|   icmp   |         cmp101_fu_506         |    0    |    0    |    18   |
|          |        icmp_ln35_fu_517       |    0    |    0    |    18   |
|          |        icmp_ln53_fu_540       |    0    |    0    |    18   |
|          |        icmp_ln39_fu_559       |    0    |    0    |    18   |
|          |        icmp_ln45_fu_593       |    0    |    0    |    18   |
|          |        exitcond3_fu_636       |    0    |    0    |    28   |
|----------|-------------------------------|---------|---------|---------|
|          |  ydimension_read_read_fu_130  |    0    |    0    |    0    |
|          |  xdimension_read_read_fu_136  |    0    |    0    |    0    |
|          |       b_read_read_fu_142      |    0    |    0    |    0    |
|          |       y_read_read_fu_148      |    0    |    0    |    0    |
|   read   |       w_read_read_fu_154      |    0    |    0    |    0    |
|          |       x_read_read_fu_160      |    0    |    0    |    0    |
|          |   gmem_addr_read_read_fu_172  |    0    |    0    |    0    |
|          |  gmem_addr_1_read_read_fu_183 |    0    |    0    |    0    |
|          |  gmem_addr_2_read_read_fu_194 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       grp_readreq_fu_166      |    0    |    0    |    0    |
|  readreq |       grp_readreq_fu_177      |    0    |    0    |    0    |
|          |       grp_readreq_fu_188      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_199     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_205    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       trunc_ln31_fu_375       |    0    |    0    |    0    |
|          |        empty_25_fu_419        |    0    |    0    |    0    |
|          |        empty_29_fu_474        |    0    |    0    |    0    |
|   trunc  |       trunc_ln35_fu_522       |    0    |    0    |    0    |
|          |       trunc_ln37_fu_526       |    0    |    0    |    0    |
|          |       trunc_ln39_fu_564       |    0    |    0    |    0    |
|          |       trunc_ln48_fu_598       |    0    |    0    |    0    |
|          |        empty_36_fu_641        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        sext_ln31_fu_385       |    0    |    0    |    0    |
|          |       p_cast_cast_fu_397      |    0    |    0    |    0    |
|          |        sext_ln33_fu_440       |    0    |    0    |    0    |
|   sext   |      p_cast1_cast_fu_452      |    0    |    0    |    0    |
|          |        sext_ln37_fu_495       |    0    |    0    |    0    |
|          |        sext_ln53_fu_607       |    0    |    0    |    0    |
|          |      p_cast3_cast_fu_619      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         p_cast_fu_388         |    0    |    0    |    0    |
|partselect|         p_cast1_fu_443        |    0    |    0    |    0    |
|          |      trunc_ln37_3_fu_486      |    0    |    0    |    0    |
|          |         p_cast3_fu_610        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          | loop_index22_cast_cast_fu_427 |    0    |    0    |    0    |
|          | loop_index16_cast_cast_fu_482 |    0    |    0    |    0    |
|          |        zext_ln37_fu_530       |    0    |    0    |    0    |
|          |        zext_ln39_fu_555       |    0    |    0    |    0    |
|   zext   |        zext_ln42_fu_573       |    0    |    0    |    0    |
|          |       zext_ln42_1_fu_578      |    0    |    0    |    0    |
|          |        zext_ln45_fu_589       |    0    |    0    |    0    |
|          |        zext_ln48_fu_602       |    0    |    0    |    0    |
|          |  loop_index_cast_cast_fu_645  |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    5    |   513   |   1340  |
|----------|-------------------------------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|mulbuffer_t|    1   |    0   |    0   |
|    w_t    |    1   |    0   |    0   |
|    x_t    |    1   |    0   |    0   |
|    y_t    |    1   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |    4   |    0   |    0   |
+-----------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|      add2513_reg_344     |   32   |
|     add_ln35_reg_784     |   32   |
|     add_ln39_reg_816     |   31   |
|     add_ln45_reg_855     |   31   |
|        add_reg_873       |   32   |
|      b_read_reg_674      |   32   |
|   bitcast_ln37_reg_811   |   32   |
|      cmp101_reg_780      |    1   |
|     empty_22_reg_714     |   62   |
|     empty_25_reg_723     |    7   |
|     empty_26_reg_755     |   62   |
|     empty_29_reg_764     |    7   |
|     empty_30_reg_797     |    7   |
|     empty_34_reg_889     |   62   |
|    exitcond379_reg_760   |    1   |
|   exitcond3810_reg_719   |    1   |
|     exitcond3_reg_894    |    1   |
| gmem_addr_1_read_reg_769 |   32   |
|    gmem_addr_1_reg_749   |   32   |
| gmem_addr_2_read_reg_806 |   32   |
|    gmem_addr_2_reg_774   |   32   |
|    gmem_addr_3_reg_883   |   32   |
|  gmem_addr_read_reg_728  |   32   |
|     gmem_addr_reg_708    |   32   |
|         i_reg_311        |   32   |
|     icmp_ln31_reg_699    |    1   |
|     icmp_ln33_reg_740    |    1   |
|     icmp_ln39_reg_821    |    1   |
|     icmp_ln53_reg_802    |    1   |
|        j_1_reg_333       |   31   |
|         j_reg_322        |   31   |
|   loop_index16_reg_300   |   62   |
|   loop_index22_reg_289   |   62   |
|    loop_index_reg_355    |   62   |
|     mul_ln33_reg_733     |   32   |
|        mul_reg_850       |   32   |
|mulbuffer_t_addr_1_reg_863|    7   |
| mulbuffer_t_load_reg_868 |   32   |
|     sext_ln31_reg_703    |   62   |
|     sext_ln33_reg_744    |   62   |
|     sext_ln53_reg_878    |   62   |
|    trunc_ln31_reg_694    |    7   |
|      w_read_reg_684      |   32   |
|    w_t_addr_1_reg_825    |    7   |
|     w_t_load_reg_840     |   32   |
|      x_read_reg_689      |   32   |
|    x_t_addr_1_reg_835    |    7   |
|     x_t_load_reg_845     |   32   |
|  xdimension_read_reg_664 |   32   |
|      y_read_reg_679      |   32   |
|    y_t_addr_1_reg_898    |    7   |
|     y_t_addr_reg_792     |    7   |
|     y_t_load_reg_903     |   32   |
|  ydimension_read_reg_654 |   32   |
|    zext_ln42_1_reg_830   |   32   |
+--------------------------+--------+
|           Total          |  1553  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_166  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_177  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_188  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_199 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_199 |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_220  |  p0  |   3  |   7  |   21   ||    14   |
|   grp_access_fu_232  |  p0  |   3  |   7  |   21   ||    14   |
|   grp_access_fu_244  |  p0  |   3  |   7  |   21   ||    14   |
|   grp_access_fu_244  |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_269  |  p0  |   3  |   7  |   21   ||    14   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   406  || 16.3572 ||   101   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   513  |  1340  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   16   |    -   |   101  |
|  Register |    -   |    -   |    -   |  1553  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    5   |   16   |  2066  |  1441  |
+-----------+--------+--------+--------+--------+--------+
