Info: constrained 'hclk' to bel 'X24/Y0/io1'
Info: constrained 'pir_in' to bel 'X0/Y11/io0'
Info: constrained 'led_out' to bel 'X0/Y12/io0'
Info: constrained 'LDR_in' to bel 'X0/Y11/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:       14 LCs used as LUT4 only
Info:        7 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:        1 LCs used as DFF only
Info: Packing carries..
Info:       15 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        8 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting hclk$SB_IO_IN (fanout 8)
Info: Constraining chains...
Info:        4 LCs used to legalise carry chains.
Info: Checksum: 0x488d606d

Info: Device utilisation:
Info: 	         ICESTORM_LC:    35/ 7680     0%
Info: 	        ICESTORM_RAM:     0/   32     0%
Info: 	               SB_IO:     4/  256     1%
Info: 	               SB_GB:     1/    8    12%
Info: 	        ICESTORM_PLL:     0/    2     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 4 cells based on constraints.
Info: Creating initial analytic placement for 12 cells, random placement wirelen = 992.
Info:     at initial placer iter 0, wirelen = 13
Info:     at initial placer iter 1, wirelen = 10
Info:     at initial placer iter 2, wirelen = 10
Info:     at initial placer iter 3, wirelen = 10
Info: Running main analytical placer, max placement attempts per cell = 10000.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 10, spread = 72, legal = 81; time = 0.00s
Info:     at iteration #1, type SB_GB: wirelen solved = 81, spread = 81, legal = 89; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 9, spread = 73, legal = 85; time = 0.00s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 17, spread = 86, legal = 86; time = 0.00s
Info:     at iteration #2, type SB_GB: wirelen solved = 80, spread = 80, legal = 87; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 8, spread = 74, legal = 81; time = 0.00s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 15, spread = 85, legal = 85; time = 0.00s
Info:     at iteration #3, type SB_GB: wirelen solved = 78, spread = 78, legal = 102; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 8, spread = 74, legal = 81; time = 0.00s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 15, spread = 85, legal = 85; time = 0.00s
Info:     at iteration #4, type SB_GB: wirelen solved = 78, spread = 78, legal = 84; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 18, spread = 50, legal = 103; time = 0.00s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 20, spread = 54, legal = 105; time = 0.00s
Info:     at iteration #5, type SB_GB: wirelen solved = 99, spread = 99, legal = 105; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 15, spread = 48, legal = 100; time = 0.00s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 14, spread = 74, legal = 86; time = 0.00s
Info:     at iteration #6, type SB_GB: wirelen solved = 80, spread = 80, legal = 86; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 8, spread = 68, legal = 88; time = 0.00s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 14, spread = 74, legal = 76; time = 0.00s
Info:     at iteration #7, type SB_GB: wirelen solved = 70, spread = 70, legal = 77; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 8, spread = 68, legal = 81; time = 0.00s
Info: HeAP Placer Time: 0.02s
Info:   of which solving equations: 0.01s
Info:   of which spreading cells: 0.00s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 18, wirelen = 81
Info:   at iteration #5: temp = 0.000000, timing cost = 13, wirelen = 52
Info:   at iteration #10: temp = 0.000000, timing cost = 13, wirelen = 50
Info:   at iteration #12: temp = 0.000000, timing cost = 13, wirelen = 50 
Info: SA placement time 0.01s

Info: Max frequency for clock 'hclk$SB_IO_IN_$glb_clk': 200.72 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                        -> <async>: 1.55 ns
Info: Max delay posedge hclk$SB_IO_IN_$glb_clk -> <async>: 5.31 ns

Info: Checksum: 0x80364dc8

Info: Routing..
Info: Setting up routing queue.
Info: Routing 94 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:         95 |        1         74 |    1    74 |         0|       0.01       0.01|
Info: Routing complete.
Info: Router1 time 0.01s
Info: Checksum: 0x325d17bd

Info: Critical path report for clock 'hclk$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source counter_SB_DFFSR_Q_D_SB_LUT4_O_6_LC.O
Info:  1.0  1.5    Net counter[1] (2,10) -> (2,11)
Info:                Sink counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.I3
Info:                Defined in:
Info:                  top.v:13.11-13.18
Info:  0.3  1.8  Source counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.O
Info:  0.6  2.4    Net counter_SB_DFFSR_Q_7_D[1] (2,11) -> (2,11)
Info:                Sink counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.I2
Info:                Defined in:
Info:                  top.v:27.49-27.61
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.2  2.6  Source counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.COUT
Info:  0.0  2.6    Net counter_SB_DFFSR_Q_R_SB_LUT4_O_I3[1] (2,11) -> (2,11)
Info:                Sink counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4$CARRY.CIN
Info:                Defined in:
Info:                  top.v:18.9-18.22
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  2.8  Source counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4$CARRY.COUT
Info:  0.0  2.8    Net counter_SB_DFFSR_Q_R_SB_LUT4_O_I3[2] (2,11) -> (2,11)
Info:                Sink counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.CIN
Info:                Defined in:
Info:                  top.v:18.9-18.22
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  2.9  Source counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0  2.9    Net counter_SB_DFFSR_Q_R_SB_LUT4_O_I3[3] (2,11) -> (2,11)
Info:                Sink counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.CIN
Info:                Defined in:
Info:                  top.v:18.9-18.22
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.0  Source counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.COUT
Info:  0.0  3.0    Net counter_SB_DFFSR_Q_R_SB_LUT4_O_I3[4] (2,11) -> (2,11)
Info:                Sink counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.CIN
Info:                Defined in:
Info:                  top.v:18.9-18.22
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.1  Source counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0  3.1    Net counter_SB_DFFSR_Q_R_SB_LUT4_O_I3[5] (2,11) -> (2,11)
Info:                Sink counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  top.v:18.9-18.22
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.3  Source counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:  0.0  3.3    Net counter_SB_DFFSR_Q_R_SB_LUT4_O_I3[6] (2,11) -> (2,11)
Info:                Sink counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  top.v:18.9-18.22
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.4  Source counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.COUT
Info:  0.5  3.8    Net counter_SB_DFFSR_Q_R_SB_LUT4_O_I1[2] (2,11) -> (2,12)
Info:                Sink counter_SB_DFFSR_Q_R_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  top.v:18.9-18.22
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3  4.2  Source counter_SB_DFFSR_Q_R_SB_LUT4_O_LC.O
Info:  1.3  5.5    Net counter_SB_DFFSR_Q_R (2,12) -> (2,10)
Info:                Sink counter_SB_DFFSR_Q_7_DFFLC.SR
Info:  0.1  5.6  Setup counter_SB_DFFSR_Q_7_DFFLC.SR
Info: 2.3 ns logic, 3.3 ns routing

Info: Critical path report for cross-domain path '<async>' -> '<async>':
Info: curr total
Info:  0.0  0.0  Source pir_in$sb_io.D_IN_0
Info:  0.6  0.6    Net pir_in$SB_IO_IN (0,11) -> (1,12)
Info:                Sink led_out_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  top.v:5.16-5.22
Info:  0.4  1.0  Source led_out_SB_LUT4_O_LC.O
Info:  0.6  1.6    Net led_out$SB_IO_OUT (1,12) -> (0,12)
Info:                Sink led_out$sb_io.D_OUT_0
Info:                Defined in:
Info:                  top.v:7.17-7.24
Info: 0.4 ns logic, 1.2 ns routing

Info: Critical path report for cross-domain path 'posedge hclk$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source counter_SB_DFFSR_Q_D_SB_LUT4_O_6_LC.O
Info:  1.0  1.5    Net counter[1] (2,10) -> (2,11)
Info:                Sink counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.I3
Info:                Defined in:
Info:                  top.v:13.11-13.18
Info:  0.3  1.8  Source counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.O
Info:  0.6  2.4    Net counter_SB_DFFSR_Q_7_D[1] (2,11) -> (1,11)
Info:                Sink led_out_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.I2
Info:                Defined in:
Info:                  top.v:27.49-27.61
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.2  2.6  Source led_out_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.COUT
Info:  0.0  2.6    Net led_out_SB_LUT4_O_I1[1] (1,11) -> (1,11)
Info:                Sink led_out_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4$CARRY.CIN
Info:                Defined in:
Info:                  top.v:27.49-27.61
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  2.8  Source led_out_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4$CARRY.COUT
Info:  0.0  2.8    Net led_out_SB_LUT4_O_I1[2] (1,11) -> (1,11)
Info:                Sink led_out_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.CIN
Info:                Defined in:
Info:                  top.v:27.49-27.61
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  2.9  Source led_out_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0  2.9    Net led_out_SB_LUT4_O_I1[3] (1,11) -> (1,11)
Info:                Sink led_out_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.CIN
Info:                Defined in:
Info:                  top.v:27.49-27.61
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.0  Source led_out_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.COUT
Info:  0.0  3.0    Net led_out_SB_LUT4_O_I1[4] (1,11) -> (1,11)
Info:                Sink led_out_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.CIN
Info:                Defined in:
Info:                  top.v:27.49-27.61
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.1  Source led_out_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0  3.1    Net led_out_SB_LUT4_O_I1[5] (1,11) -> (1,11)
Info:                Sink led_out_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  top.v:27.49-27.61
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.3  Source led_out_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:  0.0  3.3    Net led_out_SB_LUT4_O_I1[6] (1,11) -> (1,11)
Info:                Sink led_out_SB_LUT4_O_I1_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  top.v:27.49-27.61
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.4  Source led_out_SB_LUT4_O_I1_SB_CARRY_CO$CARRY.COUT
Info:  0.5  3.8    Net $nextpnr_ICESTORM_LC_1$I3 (1,11) -> (1,12)
Info:                Sink $nextpnr_ICESTORM_LC_1.I3
Info:  0.3  4.2  Source $nextpnr_ICESTORM_LC_1.O
Info:  0.6  4.7    Net led_out_SB_LUT4_O_I0[1] (1,12) -> (1,12)
Info:                Sink led_out_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  top.v:27.49-27.61
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.4  5.1  Source led_out_SB_LUT4_O_LC.O
Info:  0.6  5.7    Net led_out$SB_IO_OUT (1,12) -> (0,12)
Info:                Sink led_out$sb_io.D_OUT_0
Info:                Defined in:
Info:                  top.v:7.17-7.24
Info: 2.6 ns logic, 3.2 ns routing

Info: Max frequency for clock 'hclk$SB_IO_IN_$glb_clk': 178.89 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                        -> <async>: 1.55 ns
Info: Max delay posedge hclk$SB_IO_IN_$glb_clk -> <async>: 5.73 ns

Info: Program finished normally.
