#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x563d52c67c50 .scope module, "instruction_memory_test" "instruction_memory_test" 2 4;
 .timescale -12 -12;
P_0x563d52c67dd0 .param/l "INSTRUCTION_SIZE" 0 2 6, +C4<00000000000000000000000000100000>;
P_0x563d52c67e10 .param/l "MEMORY_SIZE" 0 2 7, +C4<00000000000000000000010000000000>;
P_0x563d52c67e50 .param/l "WORDSIZE" 0 2 5, +C4<00000000000000000000000001000000>;
v0x563d52c81780_0 .var "addr", 63 0;
v0x563d52c81870_0 .net "instruction", 31 0, L_0x563d52c2f670;  1 drivers
S_0x563d52c2f030 .scope module, "uut" "instruction_memory" 2 13, 3 2 0, S_0x563d52c67c50;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "addr"
    .port_info 1 /OUTPUT 32 "instruction"
P_0x563d52c2f200 .param/l "INSTRUCTION_SIZE" 0 3 4, +C4<00000000000000000000000000100000>;
P_0x563d52c2f240 .param/l "MEMORY_SIZE" 0 3 5, +C4<00000000000000000000010000000000>;
P_0x563d52c2f280 .param/l "WORDSIZE" 0 3 3, +C4<00000000000000000000000001000000>;
P_0x563d52c2f2c0 .param/l "instruction_01" 1 3 13, C4<00000110101100111000000110000011>;
P_0x563d52c2f300 .param/l "instruction_02" 1 3 21, C4<10110110011110011000000110100011>;
P_0x563d52c2f340 .param/l "instruction_03" 1 3 30, C4<00000000011110011000000110110011>;
P_0x563d52c2f380 .param/l "instruction_04" 1 3 39, C4<01000001111111001000001100110011>;
L_0x563d52c2f670 .functor BUFZ 32, v0x563d52c81640_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563d52c5b280_0 .net "addr", 63 0, v0x563d52c81780_0;  1 drivers
v0x563d52c810c0_0 .net "instruction", 31 0, L_0x563d52c2f670;  alias, 1 drivers
v0x563d52c811a0 .array "instructions", 0 31, 1023 0;
v0x563d52c81640_0 .var "selected_instruction", 31 0;
v0x563d52c811a0_0 .array/port v0x563d52c811a0, 0;
v0x563d52c811a0_1 .array/port v0x563d52c811a0, 1;
v0x563d52c811a0_2 .array/port v0x563d52c811a0, 2;
E_0x563d52c64560/0 .event edge, v0x563d52c5b280_0, v0x563d52c811a0_0, v0x563d52c811a0_1, v0x563d52c811a0_2;
v0x563d52c811a0_3 .array/port v0x563d52c811a0, 3;
v0x563d52c811a0_4 .array/port v0x563d52c811a0, 4;
v0x563d52c811a0_5 .array/port v0x563d52c811a0, 5;
v0x563d52c811a0_6 .array/port v0x563d52c811a0, 6;
E_0x563d52c64560/1 .event edge, v0x563d52c811a0_3, v0x563d52c811a0_4, v0x563d52c811a0_5, v0x563d52c811a0_6;
v0x563d52c811a0_7 .array/port v0x563d52c811a0, 7;
v0x563d52c811a0_8 .array/port v0x563d52c811a0, 8;
v0x563d52c811a0_9 .array/port v0x563d52c811a0, 9;
v0x563d52c811a0_10 .array/port v0x563d52c811a0, 10;
E_0x563d52c64560/2 .event edge, v0x563d52c811a0_7, v0x563d52c811a0_8, v0x563d52c811a0_9, v0x563d52c811a0_10;
v0x563d52c811a0_11 .array/port v0x563d52c811a0, 11;
v0x563d52c811a0_12 .array/port v0x563d52c811a0, 12;
v0x563d52c811a0_13 .array/port v0x563d52c811a0, 13;
v0x563d52c811a0_14 .array/port v0x563d52c811a0, 14;
E_0x563d52c64560/3 .event edge, v0x563d52c811a0_11, v0x563d52c811a0_12, v0x563d52c811a0_13, v0x563d52c811a0_14;
v0x563d52c811a0_15 .array/port v0x563d52c811a0, 15;
v0x563d52c811a0_16 .array/port v0x563d52c811a0, 16;
v0x563d52c811a0_17 .array/port v0x563d52c811a0, 17;
v0x563d52c811a0_18 .array/port v0x563d52c811a0, 18;
E_0x563d52c64560/4 .event edge, v0x563d52c811a0_15, v0x563d52c811a0_16, v0x563d52c811a0_17, v0x563d52c811a0_18;
v0x563d52c811a0_19 .array/port v0x563d52c811a0, 19;
v0x563d52c811a0_20 .array/port v0x563d52c811a0, 20;
v0x563d52c811a0_21 .array/port v0x563d52c811a0, 21;
v0x563d52c811a0_22 .array/port v0x563d52c811a0, 22;
E_0x563d52c64560/5 .event edge, v0x563d52c811a0_19, v0x563d52c811a0_20, v0x563d52c811a0_21, v0x563d52c811a0_22;
v0x563d52c811a0_23 .array/port v0x563d52c811a0, 23;
v0x563d52c811a0_24 .array/port v0x563d52c811a0, 24;
v0x563d52c811a0_25 .array/port v0x563d52c811a0, 25;
v0x563d52c811a0_26 .array/port v0x563d52c811a0, 26;
E_0x563d52c64560/6 .event edge, v0x563d52c811a0_23, v0x563d52c811a0_24, v0x563d52c811a0_25, v0x563d52c811a0_26;
v0x563d52c811a0_27 .array/port v0x563d52c811a0, 27;
v0x563d52c811a0_28 .array/port v0x563d52c811a0, 28;
v0x563d52c811a0_29 .array/port v0x563d52c811a0, 29;
v0x563d52c811a0_30 .array/port v0x563d52c811a0, 30;
E_0x563d52c64560/7 .event edge, v0x563d52c811a0_27, v0x563d52c811a0_28, v0x563d52c811a0_29, v0x563d52c811a0_30;
v0x563d52c811a0_31 .array/port v0x563d52c811a0, 31;
E_0x563d52c64560/8 .event edge, v0x563d52c811a0_31;
E_0x563d52c64560 .event/or E_0x563d52c64560/0, E_0x563d52c64560/1, E_0x563d52c64560/2, E_0x563d52c64560/3, E_0x563d52c64560/4, E_0x563d52c64560/5, E_0x563d52c64560/6, E_0x563d52c64560/7, E_0x563d52c64560/8;
    .scope S_0x563d52c2f030;
T_0 ;
    %pushi/vec4 112427395, 0, 1024;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563d52c811a0, 4, 0;
    %pushi/vec4 3061416355, 0, 1024;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563d52c811a0, 4, 0;
    %pushi/vec4 7963059, 0, 1024;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563d52c811a0, 4, 0;
    %pushi/vec4 1107067699, 0, 1024;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563d52c811a0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x563d52c2f030;
T_1 ;
    %wait E_0x563d52c64560;
    %ix/getv 4, v0x563d52c5b280_0;
    %load/vec4a v0x563d52c811a0, 4;
    %pad/u 32;
    %store/vec4 v0x563d52c81640_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x563d52c67c50;
T_2 ;
    %vpi_call 2 20 "$monitor", "--INSTRUCTION MEMORY TEST BEGIN--" {0 0 0};
    %delay 100, 0;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x563d52c81780_0, 0, 64;
    %vpi_call 2 24 "$monitor", "addr = %H; instruction = %B", v0x563d52c81780_0, v0x563d52c81870_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x563d52c81780_0, 0, 64;
    %vpi_call 2 28 "$monitor", "addr = %H; instruction = %B", v0x563d52c81780_0, v0x563d52c81870_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 2, 0, 64;
    %store/vec4 v0x563d52c81780_0, 0, 64;
    %vpi_call 2 32 "$monitor", "addr = %H; instruction = %B", v0x563d52c81780_0, v0x563d52c81870_0 {0 0 0};
    %delay 100, 0;
    %vpi_call 2 35 "$monitor", "--INSTRUCTION MEMORY TEST END--" {0 0 0};
    %delay 100, 0;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "../src/testbenchs/tests/processor/instruction_memory_test.v";
    "../src/modules/processor/instruction_memory.v";
