---
layout: post
title: "Computer Design and SoC"
categories: Teaching
tags: RISC-V Courses FPGA
---

### Core Knowledge

Learn how to design a **simple processor** with the *RISC-V ISA*.
<br>
Learn various design techniques used in <ins>modern processors</ins>, such as out-of-order and cache systems.

### Course Requirement

Participants <ins>must</ins> have **digital design** knowledge and know how to use **Verilog** *(or VHDL)* language.
<br>
Participants <ins>must</ins> be familiar with **FPGA** work.

Exercises in this course use the <a href="https://digilent.com/reference/programmable-logic/arty-a7/start">Arty-A7</a> FPGA board. Participants need to have an Arty-A7 to learn this course.
<br>
*Note:* both 35T and 100T versions of the FPGA are ok.

### Course List

| Lecture | Title |
|:---:|---|
| 1 | Introduction |
| 2 | RTL Coding |
| 3 | Arithmetic |
| 4 | Single-Cycle |
| 5 | Benchmarking |
| 6 | Verification |
| 7 | Pipelining |
| 8 | Branch Prediction |
| 9 | Caches |
| 10 | Memory |
| 11 | Interconnects |
| 12 | Superscalar |
| 13 | Out-of-Order |
| 14 | Multicore |
| 15 | Accelerators |

**Lecture #1:&nbsp;&nbsp;&nbsp;&nbsp;Introduction**<br>
Description

**Lecture #2:&nbsp;&nbsp;&nbsp;&nbsp;RTL Coding**<br>
Description

**Lecture #3:&nbsp;&nbsp;&nbsp;&nbsp;Arithmetic**<br>
Description

**Lecture #4:&nbsp;&nbsp;&nbsp;&nbsp;Single-Cycle**<br>
Description

**Lecture #5:&nbsp;&nbsp;&nbsp;&nbsp;Benchmarking**<br>
Description

**Lecture #6:&nbsp;&nbsp;&nbsp;&nbsp;Verification**<br>
Description

**Lecture #7:&nbsp;&nbsp;&nbsp;&nbsp;Pipelining**<br>
Description

**Lecture #8:&nbsp;&nbsp;&nbsp;&nbsp;Branch Prediction**<br>
Description

**Lecture #9:&nbsp;&nbsp;&nbsp;&nbsp;Caches**<br>
Description

**Lecture #10:&nbsp;&nbsp;&nbsp;&nbsp;Memory**<br>
Description

**Lecture #11:&nbsp;&nbsp;&nbsp;&nbsp;Interconnects**<br>
Description

**Lecture #12:&nbsp;&nbsp;&nbsp;&nbsp;Superscalar**<br>
Description

**Lecture #13:&nbsp;&nbsp;&nbsp;&nbsp;Out-of-Order**<br>
Description

**Lecture #14:&nbsp;&nbsp;&nbsp;&nbsp;Multicore**<br>
Description

**Lecture #15:&nbsp;&nbsp;&nbsp;&nbsp;Accelerators**<br>
Description
