+===========================+===========================+=======================================================================================================================================================================================================+
| Launch Setup Clock        | Launch Hold Clock         | Pin                                                                                                                                                                                                   |
+===========================+===========================+=======================================================================================================================================================================================================+
| clk_dsp_top_dpu_clk_wiz_0 | clk_dsp_top_dpu_clk_wiz_0 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[12].u_adder/GenPP[4].u_addtree/GenAdderTree[0].u_addtree_dep/GenAdd3s.GenAdd3[0].GenLut.add_out_r_reg[17]/D |
| clk_dsp_top_dpu_clk_wiz_0 | clk_dsp_top_dpu_clk_wiz_0 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[12].u_adder/GenPP[4].u_addtree/GenAdderTree[0].u_addtree_dep/GenAdd3s.GenAdd3[0].GenLut.add_out_r_reg[19]/D |
| clk_dsp_top_dpu_clk_wiz_0 | clk_dsp_top_dpu_clk_wiz_0 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[13].u_adder/GenPP[5].u_addtree/GenAdderTree[0].u_addtree_dep/GenAdd3s.GenAdd3[0].GenLut.add_out_r_reg[17]/D |
| clk_dsp_top_dpu_clk_wiz_0 | clk_dsp_top_dpu_clk_wiz_0 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[13].u_adder/GenPP[5].u_addtree/GenAdderTree[0].u_addtree_dep/GenAdd3s.GenAdd3[0].GenLut.add_out_r_reg[19]/D |
| clk_dsp_top_dpu_clk_wiz_0 | clk_dsp_top_dpu_clk_wiz_0 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[13].u_adder/GenPP[5].u_addtree/GenAdderTree[0].u_addtree_dep/GenAdd3s.GenAdd3[0].GenLut.add_out_r_reg[16]/D |
| clk_dsp_top_dpu_clk_wiz_0 | clk_dsp_top_dpu_clk_wiz_0 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[12].u_adder/GenPP[4].u_addtree/GenAdderTree[0].u_addtree_dep/GenAdd3s.GenAdd3[0].GenLut.add_out_r_reg[18]/D |
| clk_dsp_top_dpu_clk_wiz_0 | clk_dsp_top_dpu_clk_wiz_0 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[12].u_adder/GenPP[4].u_addtree/GenAdderTree[0].u_addtree_dep/GenAdd3s.GenAdd3[0].GenLut.add_out_r_reg[14]/D |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
