#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001705ab43ca0 .scope module, "testbench_pipeline" "testbench_pipeline" 2 7;
 .timescale -9 -12;
v000001705ac615e0_0 .var "clock", 0 0;
v000001705ac61680_0 .var/i "i", 31 0;
v000001705ac617c0_0 .var "reset", 0 0;
S_000001705abe02f0 .scope module, "DUT" "processador_pipeline_modular" 2 15, 3 6 0, S_000001705ab43ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
L_000001705abdc120 .functor AND 1, v000001705abd3c60_0, v000001705abbf9e0_0, C4<1>, C4<1>;
v000001705ac5ed40_0 .net "clock", 0 0, v000001705ac615e0_0;  1 drivers
v000001705ac5e700_0 .net "reset", 0 0, v000001705ac617c0_0;  1 drivers
v000001705ac5eac0_0 .net "w_branch_taken", 0 0, L_000001705abdc120;  1 drivers
v000001705ac5d760_0 .net "w_ex_alu_result", 31 0, v000001705ac52df0_0;  1 drivers
v000001705ac5d8a0_0 .net "w_ex_branch_target_addr", 31 0, L_000001705acbb6b0;  1 drivers
v000001705ac5d800_0 .net "w_ex_mem_alu_result", 31 0, v000001705abd29a0_0;  1 drivers
v000001705ac5d940_0 .net "w_ex_mem_branch", 0 0, v000001705abd3c60_0;  1 drivers
v000001705ac5e340_0 .net "w_ex_mem_memread", 0 0, v000001705abd2ae0_0;  1 drivers
v000001705ac5e5c0_0 .net "w_ex_mem_memtoreg", 0 0, v000001705abd3f80_0;  1 drivers
v000001705ac5d080_0 .net "w_ex_mem_memwrite", 0 0, v000001705abd2b80_0;  1 drivers
v000001705ac5e660_0 .net "w_ex_mem_rd", 4 0, v000001705abd20e0_0;  1 drivers
v000001705ac5d620_0 .net "w_ex_mem_regwrite", 0 0, v000001705abd2d60_0;  1 drivers
v000001705ac5e3e0_0 .net "w_ex_mem_write_data_mem", 31 0, v000001705abd3300_0;  1 drivers
v000001705ac5de40_0 .net "w_ex_mem_zero_flag", 0 0, v000001705abbf9e0_0;  1 drivers
v000001705ac5eb60_0 .net "w_ex_write_data_mem", 31 0, L_000001705abdc350;  1 drivers
v000001705ac5ede0_0 .net "w_ex_zero_flag", 0 0, v000001705ac539d0_0;  1 drivers
v000001705ac5e840_0 .net "w_forward_a", 1 0, v000001705abd2220_0;  1 drivers
v000001705ac5d9e0_0 .net "w_forward_b", 1 0, v000001705abd3d00_0;  1 drivers
v000001705ac5e160_0 .net "w_id_aluop", 1 0, v000001705ac52cb0_0;  1 drivers
v000001705ac5e200_0 .net "w_id_alusrc", 0 0, v000001705ac59130_0;  1 drivers
v000001705ac5da80_0 .net "w_id_branch", 0 0, v000001705ac594f0_0;  1 drivers
v000001705ac5ee80_0 .net "w_id_ex_aluop", 1 0, v000001705ac50160_0;  1 drivers
v000001705ac5cfe0_0 .net "w_id_ex_alusrc", 0 0, v000001705ac50b60_0;  1 drivers
v000001705ac5d260_0 .net "w_id_ex_branch", 0 0, v000001705ac50e80_0;  1 drivers
v000001705ac5db20_0 .net "w_id_ex_bubble", 0 0, v000001705abd2c20_0;  1 drivers
v000001705ac5d300_0 .net "w_id_ex_funct3", 2 0, v000001705ac517e0_0;  1 drivers
v000001705ac5d440_0 .net "w_id_ex_funct7", 6 0, v000001705ac50020_0;  1 drivers
v000001705ac5dbc0_0 .net "w_id_ex_immediate", 31 0, v000001705ac51b00_0;  1 drivers
v000001705ac61ea0_0 .net "w_id_ex_memread", 0 0, v000001705ac50200_0;  1 drivers
v000001705ac606e0_0 .net "w_id_ex_memtoreg", 0 0, v000001705ac51ce0_0;  1 drivers
v000001705ac603c0_0 .net "w_id_ex_memwrite", 0 0, v000001705ac50ca0_0;  1 drivers
v000001705ac614a0_0 .net "w_id_ex_pc", 31 0, v000001705ac51d80_0;  1 drivers
v000001705ac608c0_0 .net "w_id_ex_rd", 4 0, v000001705ac51380_0;  1 drivers
v000001705ac60960_0 .net "w_id_ex_read_data_1", 31 0, v000001705ac50f20_0;  1 drivers
v000001705ac60320_0 .net "w_id_ex_read_data_2", 31 0, v000001705ac50340_0;  1 drivers
v000001705ac60aa0_0 .net "w_id_ex_regwrite", 0 0, v000001705ac51880_0;  1 drivers
v000001705ac60b40_0 .net "w_id_ex_rs1", 4 0, v000001705ac503e0_0;  1 drivers
v000001705ac60d20_0 .net "w_id_ex_rs2", 4 0, v000001705ac50480_0;  1 drivers
v000001705ac610e0_0 .net "w_id_funct3", 2 0, L_000001705ac60640;  1 drivers
v000001705ac600a0_0 .net "w_id_funct7", 6 0, L_000001705ac601e0;  1 drivers
v000001705ac60e60_0 .net "w_id_immediate", 31 0, L_000001705acbaf30;  1 drivers
v000001705ac60140_0 .net "w_id_memread", 0 0, v000001705ac58eb0_0;  1 drivers
v000001705ac61180_0 .net "w_id_memtoreg", 0 0, v000001705ac593b0_0;  1 drivers
v000001705ac60c80_0 .net "w_id_memwrite", 0 0, v000001705ac59450_0;  1 drivers
v000001705ac60500_0 .net "w_id_rd", 4 0, L_000001705ac61e00;  1 drivers
v000001705ac60f00_0 .net "w_id_read_data_1", 31 0, L_000001705acbbcf0;  1 drivers
v000001705ac60dc0_0 .net "w_id_read_data_2", 31 0, L_000001705acba990;  1 drivers
v000001705ac612c0_0 .net "w_id_regwrite", 0 0, v000001705ac598b0_0;  1 drivers
v000001705ac60a00_0 .net "w_id_rs1", 4 0, L_000001705ac61cc0;  1 drivers
v000001705ac60fa0_0 .net "w_id_rs2", 4 0, L_000001705ac61d60;  1 drivers
v000001705ac61c20_0 .net "w_if_id_instruction", 31 0, v000001705ac50fc0_0;  1 drivers
v000001705ac61040_0 .net "w_if_id_pc", 31 0, v000001705ac514c0_0;  1 drivers
v000001705ac61720_0 .net "w_if_id_stall", 0 0, v000001705abd2f40_0;  1 drivers
v000001705ac60be0_0 .net "w_if_instruction", 31 0, L_000001705abdcc80;  1 drivers
v000001705ac61360_0 .net "w_if_pc", 31 0, v000001705ac5a420_0;  1 drivers
v000001705ac61a40_0 .net "w_mem_read_data", 31 0, L_000001705abdc820;  1 drivers
v000001705ac61220_0 .net "w_mem_wb_alu_result", 31 0, v000001705ac52670_0;  1 drivers
v000001705ac61400_0 .net "w_mem_wb_mem_read_data", 31 0, v000001705ac51f90_0;  1 drivers
v000001705ac61540_0 .net "w_mem_wb_memtoreg", 0 0, v000001705ac52d50_0;  1 drivers
v000001705ac60460_0 .net "w_mem_wb_rd", 4 0, v000001705ac523f0_0;  1 drivers
v000001705ac60000_0 .net "w_mem_wb_regwrite", 0 0, v000001705ac52490_0;  1 drivers
v000001705ac61ae0_0 .net "w_pc_stall", 0 0, v000001705abd2cc0_0;  1 drivers
v000001705ac60280_0 .net "w_wb_write_data_to_regfile", 31 0, v000001705ac5e2a0_0;  1 drivers
S_000001705abe5ac0 .scope module, "u_forwarding" "Forwarding_Unit" 3 73, 4 9 0, S_000001705abe02f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "EX_MEM_RegWrite";
    .port_info 1 /INPUT 5 "EX_MEM_rd";
    .port_info 2 /INPUT 1 "MEM_WB_RegWrite";
    .port_info 3 /INPUT 5 "MEM_WB_rd";
    .port_info 4 /INPUT 5 "ID_EX_rs1";
    .port_info 5 /INPUT 5 "ID_EX_rs2";
    .port_info 6 /OUTPUT 2 "ForwardA";
    .port_info 7 /OUTPUT 2 "ForwardB";
v000001705abd34e0_0 .net "EX_MEM_RegWrite", 0 0, v000001705abd2d60_0;  alias, 1 drivers
v000001705abd22c0_0 .net "EX_MEM_rd", 4 0, v000001705abd20e0_0;  alias, 1 drivers
v000001705abd2220_0 .var "ForwardA", 1 0;
v000001705abd3d00_0 .var "ForwardB", 1 0;
v000001705abd2180_0 .net "ID_EX_rs1", 4 0, v000001705ac503e0_0;  alias, 1 drivers
v000001705abd2a40_0 .net "ID_EX_rs2", 4 0, v000001705ac50480_0;  alias, 1 drivers
v000001705abd38a0_0 .net "MEM_WB_RegWrite", 0 0, v000001705ac52490_0;  alias, 1 drivers
v000001705abd33a0_0 .net "MEM_WB_rd", 4 0, v000001705ac523f0_0;  alias, 1 drivers
E_000001705abbbde0/0 .event anyedge, v000001705abd34e0_0, v000001705abd22c0_0, v000001705abd2180_0, v000001705abd38a0_0;
E_000001705abbbde0/1 .event anyedge, v000001705abd33a0_0, v000001705abd2a40_0;
E_000001705abbbde0 .event/or E_000001705abbbde0/0, E_000001705abbbde0/1;
S_000001705abe67c0 .scope module, "u_hazard_detection" "Hazard_Detection_Unit" 3 65, 5 10 0, S_000001705abe02f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "IF_ID_rs1";
    .port_info 1 /INPUT 5 "IF_ID_rs2";
    .port_info 2 /INPUT 1 "ID_EX_MemRead";
    .port_info 3 /INPUT 5 "ID_EX_rd";
    .port_info 4 /OUTPUT 1 "PC_Stall";
    .port_info 5 /OUTPUT 1 "IF_ID_Stall";
    .port_info 6 /OUTPUT 1 "ID_EX_Bubble";
v000001705abd2c20_0 .var "ID_EX_Bubble", 0 0;
v000001705abd3800_0 .net "ID_EX_MemRead", 0 0, v000001705ac50200_0;  alias, 1 drivers
v000001705abd36c0_0 .net "ID_EX_rd", 4 0, v000001705ac51380_0;  alias, 1 drivers
v000001705abd2f40_0 .var "IF_ID_Stall", 0 0;
v000001705abd39e0_0 .net "IF_ID_rs1", 4 0, L_000001705ac61cc0;  alias, 1 drivers
v000001705abd24a0_0 .net "IF_ID_rs2", 4 0, L_000001705ac61d60;  alias, 1 drivers
v000001705abd2cc0_0 .var "PC_Stall", 0 0;
E_000001705abbc960 .event anyedge, v000001705abd3800_0, v000001705abd36c0_0, v000001705abd39e0_0, v000001705abd24a0_0;
S_000001705abe1bd0 .scope module, "u_reg_ex_mem" "reg_ex_mem" 3 155, 6 2 0, S_000001705abe02f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "in_alu_result";
    .port_info 3 /INPUT 32 "in_write_data_mem";
    .port_info 4 /INPUT 5 "in_rd";
    .port_info 5 /INPUT 1 "in_zero_flag";
    .port_info 6 /INPUT 1 "in_regwrite";
    .port_info 7 /INPUT 1 "in_memtoreg";
    .port_info 8 /INPUT 1 "in_memread";
    .port_info 9 /INPUT 1 "in_memwrite";
    .port_info 10 /INPUT 1 "in_branch";
    .port_info 11 /OUTPUT 32 "out_alu_result";
    .port_info 12 /OUTPUT 32 "out_write_data_mem";
    .port_info 13 /OUTPUT 5 "out_rd";
    .port_info 14 /OUTPUT 1 "out_zero_flag";
    .port_info 15 /OUTPUT 1 "out_regwrite";
    .port_info 16 /OUTPUT 1 "out_memtoreg";
    .port_info 17 /OUTPUT 1 "out_memread";
    .port_info 18 /OUTPUT 1 "out_memwrite";
    .port_info 19 /OUTPUT 1 "out_branch";
v000001705abd3760_0 .net "clock", 0 0, v000001705ac615e0_0;  alias, 1 drivers
v000001705abd3b20_0 .net "in_alu_result", 31 0, v000001705ac52df0_0;  alias, 1 drivers
v000001705abd2540_0 .net "in_branch", 0 0, v000001705ac50e80_0;  alias, 1 drivers
v000001705abd3260_0 .net "in_memread", 0 0, v000001705ac50200_0;  alias, 1 drivers
v000001705abd2ea0_0 .net "in_memtoreg", 0 0, v000001705ac51ce0_0;  alias, 1 drivers
v000001705abd3bc0_0 .net "in_memwrite", 0 0, v000001705ac50ca0_0;  alias, 1 drivers
v000001705abd2fe0_0 .net "in_rd", 4 0, v000001705ac51380_0;  alias, 1 drivers
v000001705abd3e40_0 .net "in_regwrite", 0 0, v000001705ac51880_0;  alias, 1 drivers
v000001705abd27c0_0 .net "in_write_data_mem", 31 0, L_000001705abdc350;  alias, 1 drivers
v000001705abd3440_0 .net "in_zero_flag", 0 0, v000001705ac539d0_0;  alias, 1 drivers
v000001705abd29a0_0 .var "out_alu_result", 31 0;
v000001705abd3c60_0 .var "out_branch", 0 0;
v000001705abd2ae0_0 .var "out_memread", 0 0;
v000001705abd3f80_0 .var "out_memtoreg", 0 0;
v000001705abd2b80_0 .var "out_memwrite", 0 0;
v000001705abd20e0_0 .var "out_rd", 4 0;
v000001705abd2d60_0 .var "out_regwrite", 0 0;
v000001705abd3300_0 .var "out_write_data_mem", 31 0;
v000001705abbf9e0_0 .var "out_zero_flag", 0 0;
v000001705abc0160_0 .net "reset", 0 0, v000001705ac617c0_0;  alias, 1 drivers
E_000001705abbc2a0 .event posedge, v000001705abc0160_0, v000001705abd3760_0;
S_000001705abe9fd0 .scope module, "u_reg_id_ex" "reg_id_ex" 3 120, 7 2 0, S_000001705abe02f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "branch_taken";
    .port_info 3 /INPUT 1 "id_ex_bubble";
    .port_info 4 /INPUT 32 "in_pc";
    .port_info 5 /INPUT 32 "in_read_data_1";
    .port_info 6 /INPUT 32 "in_read_data_2";
    .port_info 7 /INPUT 32 "in_immediate";
    .port_info 8 /INPUT 5 "in_rs1";
    .port_info 9 /INPUT 5 "in_rs2";
    .port_info 10 /INPUT 5 "in_rd";
    .port_info 11 /INPUT 3 "in_funct3";
    .port_info 12 /INPUT 7 "in_funct7";
    .port_info 13 /INPUT 1 "in_regwrite";
    .port_info 14 /INPUT 1 "in_alusrc";
    .port_info 15 /INPUT 1 "in_memtoreg";
    .port_info 16 /INPUT 1 "in_memread";
    .port_info 17 /INPUT 1 "in_memwrite";
    .port_info 18 /INPUT 1 "in_branch";
    .port_info 19 /INPUT 2 "in_aluop";
    .port_info 20 /OUTPUT 32 "out_pc";
    .port_info 21 /OUTPUT 32 "out_read_data_1";
    .port_info 22 /OUTPUT 32 "out_read_data_2";
    .port_info 23 /OUTPUT 32 "out_immediate";
    .port_info 24 /OUTPUT 5 "out_rs1";
    .port_info 25 /OUTPUT 5 "out_rs2";
    .port_info 26 /OUTPUT 5 "out_rd";
    .port_info 27 /OUTPUT 3 "out_funct3";
    .port_info 28 /OUTPUT 7 "out_funct7";
    .port_info 29 /OUTPUT 1 "out_regwrite";
    .port_info 30 /OUTPUT 1 "out_alusrc";
    .port_info 31 /OUTPUT 1 "out_memtoreg";
    .port_info 32 /OUTPUT 1 "out_memread";
    .port_info 33 /OUTPUT 1 "out_memwrite";
    .port_info 34 /OUTPUT 1 "out_branch";
    .port_info 35 /OUTPUT 2 "out_aluop";
v000001705ac51240_0 .net "branch_taken", 0 0, L_000001705abdc120;  alias, 1 drivers
v000001705ac50ac0_0 .net "clock", 0 0, v000001705ac615e0_0;  alias, 1 drivers
v000001705ac51060_0 .net "id_ex_bubble", 0 0, v000001705abd2c20_0;  alias, 1 drivers
v000001705ac502a0_0 .net "in_aluop", 1 0, v000001705ac52cb0_0;  alias, 1 drivers
v000001705ac4ff80_0 .net "in_alusrc", 0 0, v000001705ac59130_0;  alias, 1 drivers
v000001705ac51920_0 .net "in_branch", 0 0, v000001705ac594f0_0;  alias, 1 drivers
v000001705ac51100_0 .net "in_funct3", 2 0, L_000001705ac60640;  alias, 1 drivers
v000001705ac50a20_0 .net "in_funct7", 6 0, L_000001705ac601e0;  alias, 1 drivers
v000001705ac511a0_0 .net "in_immediate", 31 0, L_000001705acbaf30;  alias, 1 drivers
v000001705ac512e0_0 .net "in_memread", 0 0, v000001705ac58eb0_0;  alias, 1 drivers
v000001705ac51e20_0 .net "in_memtoreg", 0 0, v000001705ac593b0_0;  alias, 1 drivers
v000001705ac500c0_0 .net "in_memwrite", 0 0, v000001705ac59450_0;  alias, 1 drivers
v000001705ac519c0_0 .net "in_pc", 31 0, v000001705ac514c0_0;  alias, 1 drivers
v000001705ac51ba0_0 .net "in_rd", 4 0, L_000001705ac61e00;  alias, 1 drivers
v000001705ac51a60_0 .net "in_read_data_1", 31 0, L_000001705acbbcf0;  alias, 1 drivers
v000001705ac507a0_0 .net "in_read_data_2", 31 0, L_000001705acba990;  alias, 1 drivers
v000001705ac50c00_0 .net "in_regwrite", 0 0, v000001705ac598b0_0;  alias, 1 drivers
v000001705ac50d40_0 .net "in_rs1", 4 0, L_000001705ac61cc0;  alias, 1 drivers
v000001705ac51c40_0 .net "in_rs2", 4 0, L_000001705ac61d60;  alias, 1 drivers
v000001705ac50160_0 .var "out_aluop", 1 0;
v000001705ac50b60_0 .var "out_alusrc", 0 0;
v000001705ac50e80_0 .var "out_branch", 0 0;
v000001705ac517e0_0 .var "out_funct3", 2 0;
v000001705ac50020_0 .var "out_funct7", 6 0;
v000001705ac51b00_0 .var "out_immediate", 31 0;
v000001705ac50200_0 .var "out_memread", 0 0;
v000001705ac51ce0_0 .var "out_memtoreg", 0 0;
v000001705ac50ca0_0 .var "out_memwrite", 0 0;
v000001705ac51d80_0 .var "out_pc", 31 0;
v000001705ac51380_0 .var "out_rd", 4 0;
v000001705ac50f20_0 .var "out_read_data_1", 31 0;
v000001705ac50340_0 .var "out_read_data_2", 31 0;
v000001705ac51880_0 .var "out_regwrite", 0 0;
v000001705ac503e0_0 .var "out_rs1", 4 0;
v000001705ac50480_0 .var "out_rs2", 4 0;
v000001705ac50de0_0 .net "reset", 0 0, v000001705ac617c0_0;  alias, 1 drivers
S_000001705ab68460 .scope module, "u_reg_if_id" "reg_if_id" 3 93, 8 2 0, S_000001705abe02f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "if_id_stall";
    .port_info 3 /INPUT 1 "branch_taken";
    .port_info 4 /INPUT 32 "in_instruction";
    .port_info 5 /INPUT 32 "in_pc";
    .port_info 6 /OUTPUT 32 "out_instruction";
    .port_info 7 /OUTPUT 32 "out_pc";
v000001705ac50520_0 .net "branch_taken", 0 0, L_000001705abdc120;  alias, 1 drivers
v000001705ac51600_0 .net "clock", 0 0, v000001705ac615e0_0;  alias, 1 drivers
v000001705ac505c0_0 .net "if_id_stall", 0 0, v000001705abd2f40_0;  alias, 1 drivers
v000001705ac51420_0 .net "in_instruction", 31 0, L_000001705abdcc80;  alias, 1 drivers
v000001705ac50700_0 .net "in_pc", 31 0, v000001705ac5a420_0;  alias, 1 drivers
v000001705ac50fc0_0 .var "out_instruction", 31 0;
v000001705ac514c0_0 .var "out_pc", 31 0;
v000001705ac50660_0 .net "reset", 0 0, v000001705ac617c0_0;  alias, 1 drivers
S_000001705ab685f0 .scope module, "u_reg_mem_wb" "reg_mem_wb" 3 178, 9 2 0, S_000001705abe02f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "in_mem_read_data";
    .port_info 3 /INPUT 32 "in_alu_result";
    .port_info 4 /INPUT 5 "in_rd";
    .port_info 5 /INPUT 1 "in_regwrite";
    .port_info 6 /INPUT 1 "in_memtoreg";
    .port_info 7 /OUTPUT 32 "out_mem_read_data";
    .port_info 8 /OUTPUT 32 "out_alu_result";
    .port_info 9 /OUTPUT 5 "out_rd";
    .port_info 10 /OUTPUT 1 "out_regwrite";
    .port_info 11 /OUTPUT 1 "out_memtoreg";
v000001705ac50840_0 .net "clock", 0 0, v000001705ac615e0_0;  alias, 1 drivers
v000001705ac51560_0 .net "in_alu_result", 31 0, v000001705abd29a0_0;  alias, 1 drivers
v000001705ac508e0_0 .net "in_mem_read_data", 31 0, L_000001705abdc820;  alias, 1 drivers
v000001705ac516a0_0 .net "in_memtoreg", 0 0, v000001705abd3f80_0;  alias, 1 drivers
v000001705ac50980_0 .net "in_rd", 4 0, v000001705abd20e0_0;  alias, 1 drivers
v000001705ac51740_0 .net "in_regwrite", 0 0, v000001705abd2d60_0;  alias, 1 drivers
v000001705ac52670_0 .var "out_alu_result", 31 0;
v000001705ac51f90_0 .var "out_mem_read_data", 31 0;
v000001705ac52d50_0 .var "out_memtoreg", 0 0;
v000001705ac523f0_0 .var "out_rd", 4 0;
v000001705ac52490_0 .var "out_regwrite", 0 0;
v000001705ac528f0_0 .net "reset", 0 0, v000001705ac617c0_0;  alias, 1 drivers
S_000001705ab53110 .scope module, "u_stage_ex" "stage_ex" 3 141, 10 2 0, S_000001705abe02f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "id_ex_pc";
    .port_info 1 /INPUT 32 "id_ex_read_data_1";
    .port_info 2 /INPUT 32 "id_ex_read_data_2";
    .port_info 3 /INPUT 32 "id_ex_immediate";
    .port_info 4 /INPUT 2 "forward_a";
    .port_info 5 /INPUT 2 "forward_b";
    .port_info 6 /INPUT 1 "id_ex_alusrc";
    .port_info 7 /INPUT 2 "id_ex_aluop";
    .port_info 8 /INPUT 7 "id_ex_funct7";
    .port_info 9 /INPUT 3 "id_ex_funct3";
    .port_info 10 /INPUT 32 "ex_mem_alu_result_fwd";
    .port_info 11 /INPUT 32 "wb_write_data_fwd";
    .port_info 12 /OUTPUT 32 "ex_alu_result";
    .port_info 13 /OUTPUT 1 "ex_zero_flag";
    .port_info 14 /OUTPUT 32 "ex_branch_target_addr";
    .port_info 15 /OUTPUT 32 "ex_write_data_mem";
L_000001705abdc350 .functor BUFZ 32, v000001705ac536b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001705ac534d0_0 .net "alu_input_1", 31 0, v000001705ac53610_0;  1 drivers
v000001705ac53250_0 .net "alu_input_2_final", 31 0, v000001705ac52030_0;  1 drivers
v000001705ac520d0_0 .net "alu_input_2_forwarded", 31 0, v000001705ac536b0_0;  1 drivers
v000001705ac52170_0 .net "ex_alu_result", 31 0, v000001705ac52df0_0;  alias, 1 drivers
v000001705ac53390_0 .net "ex_branch_target_addr", 31 0, L_000001705acbb6b0;  alias, 1 drivers
v000001705ac53750_0 .net "ex_mem_alu_result_fwd", 31 0, v000001705abd29a0_0;  alias, 1 drivers
v000001705ac52b70_0 .net "ex_write_data_mem", 31 0, L_000001705abdc350;  alias, 1 drivers
v000001705ac53930_0 .net "ex_zero_flag", 0 0, v000001705ac539d0_0;  alias, 1 drivers
v000001705ac53bb0_0 .net "final_alu_control", 3 0, v000001705ac53e30_0;  1 drivers
v000001705ac53a70_0 .net "forward_a", 1 0, v000001705abd2220_0;  alias, 1 drivers
v000001705ac53b10_0 .net "forward_b", 1 0, v000001705abd3d00_0;  alias, 1 drivers
v000001705ac53c50_0 .net "id_ex_aluop", 1 0, v000001705ac50160_0;  alias, 1 drivers
v000001705ac52210_0 .net "id_ex_alusrc", 0 0, v000001705ac50b60_0;  alias, 1 drivers
v000001705ac522b0_0 .net "id_ex_funct3", 2 0, v000001705ac517e0_0;  alias, 1 drivers
v000001705ac52350_0 .net "id_ex_funct7", 6 0, v000001705ac50020_0;  alias, 1 drivers
v000001705ac527b0_0 .net "id_ex_immediate", 31 0, v000001705ac51b00_0;  alias, 1 drivers
v000001705ac52850_0 .net "id_ex_pc", 31 0, v000001705ac51d80_0;  alias, 1 drivers
v000001705ac52990_0 .net "id_ex_read_data_1", 31 0, v000001705ac50f20_0;  alias, 1 drivers
v000001705ac52ad0_0 .net "id_ex_read_data_2", 31 0, v000001705ac50340_0;  alias, 1 drivers
v000001705ac52c10_0 .net "wb_write_data_fwd", 31 0, v000001705ac5e2a0_0;  alias, 1 drivers
L_000001705acbb6b0 .arith/sum 32, v000001705ac51d80_0, v000001705ac51b00_0;
S_000001705ab532a0 .scope module, "u_alu" "ULA" 10 62, 11 8 0, S_000001705ab53110;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 4 "ula_control";
    .port_info 3 /OUTPUT 32 "ula_result";
    .port_info 4 /OUTPUT 1 "zero_flag";
v000001705ac53d90_0 .net "in1", 31 0, v000001705ac53610_0;  alias, 1 drivers
v000001705ac53cf0_0 .net "in2", 31 0, v000001705ac52030_0;  alias, 1 drivers
v000001705ac53570_0 .net "ula_control", 3 0, v000001705ac53e30_0;  alias, 1 drivers
v000001705ac52df0_0 .var "ula_result", 31 0;
v000001705ac539d0_0 .var "zero_flag", 0 0;
E_000001705abb70a0 .event anyedge, v000001705ac53570_0, v000001705ac53d90_0, v000001705ac53cf0_0, v000001705abd3b20_0;
S_000001705ab58f30 .scope module, "u_alu_control" "Unidade_Controle_ULA" 10 55, 12 8 0, S_000001705ab53110;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 7 "funct7";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /OUTPUT 4 "alu_control_out";
P_000001705abcab20 .param/l "ALU_ADD" 1 12 14, C4<0010>;
P_000001705abcab58 .param/l "ALU_AND" 1 12 14, C4<0000>;
P_000001705abcab90 .param/l "ALU_OR" 1 12 14, C4<0001>;
P_000001705abcabc8 .param/l "ALU_SRL" 1 12 14, C4<0101>;
P_000001705abcac00 .param/l "ALU_SUB" 1 12 14, C4<0100>;
v000001705ac52530_0 .net "ALUOp", 1 0, v000001705ac50160_0;  alias, 1 drivers
v000001705ac53e30_0 .var "alu_control_out", 3 0;
v000001705ac532f0_0 .net "funct3", 2 0, v000001705ac517e0_0;  alias, 1 drivers
v000001705ac52e90_0 .net "funct7", 6 0, v000001705ac50020_0;  alias, 1 drivers
E_000001705abb68e0 .event anyedge, v000001705ac50160_0, v000001705ac517e0_0, v000001705ac50020_0;
S_000001705ab590c0 .scope module, "u_mux_alusrc" "mux2_1" 10 48, 13 3 0, S_000001705ab53110;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_000001705abb6f60 .param/l "WIDTH" 0 13 4, +C4<00000000000000000000000000100000>;
v000001705ac52f30_0 .net "in0", 31 0, v000001705ac536b0_0;  alias, 1 drivers
v000001705ac537f0_0 .net "in1", 31 0, v000001705ac51b00_0;  alias, 1 drivers
v000001705ac52030_0 .var "out", 31 0;
v000001705ac53110_0 .net "sel", 0 0, v000001705ac50b60_0;  alias, 1 drivers
E_000001705abb71e0 .event anyedge, v000001705ac50b60_0, v000001705ac52f30_0, v000001705ac51b00_0;
S_000001705ab62630 .scope module, "u_mux_fwd_a" "mux3_1" 10 28, 14 3 0, S_000001705ab53110;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
P_000001705abb7220 .param/l "WIDTH" 0 14 4, +C4<00000000000000000000000000100000>;
v000001705ac53070_0 .net "in0", 31 0, v000001705ac50f20_0;  alias, 1 drivers
v000001705ac53890_0 .net "in1", 31 0, v000001705abd29a0_0;  alias, 1 drivers
v000001705ac52710_0 .net "in2", 31 0, v000001705ac5e2a0_0;  alias, 1 drivers
v000001705ac53610_0 .var "out", 31 0;
v000001705ac531b0_0 .net "sel", 1 0, v000001705abd2220_0;  alias, 1 drivers
E_000001705abb6e20 .event anyedge, v000001705abd2220_0, v000001705ac50f20_0, v000001705abd29a0_0, v000001705ac52710_0;
S_000001705ab627c0 .scope module, "u_mux_fwd_b" "mux3_1" 10 37, 14 3 0, S_000001705ab53110;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
P_000001705abb6aa0 .param/l "WIDTH" 0 14 4, +C4<00000000000000000000000000100000>;
v000001705ac53430_0 .net "in0", 31 0, v000001705ac50340_0;  alias, 1 drivers
v000001705ac52fd0_0 .net "in1", 31 0, v000001705abd29a0_0;  alias, 1 drivers
v000001705ac525d0_0 .net "in2", 31 0, v000001705ac5e2a0_0;  alias, 1 drivers
v000001705ac536b0_0 .var "out", 31 0;
v000001705ac52a30_0 .net "sel", 1 0, v000001705abd3d00_0;  alias, 1 drivers
E_000001705abb6960 .event anyedge, v000001705abd3d00_0, v000001705ac50340_0, v000001705abd29a0_0, v000001705ac52710_0;
S_000001705ab4c000 .scope module, "u_stage_id" "stage_id" 3 104, 15 2 0, S_000001705abe02f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "if_id_instruction";
    .port_info 3 /INPUT 1 "mem_wb_regwrite";
    .port_info 4 /INPUT 5 "mem_wb_rd";
    .port_info 5 /INPUT 32 "wb_write_data";
    .port_info 6 /OUTPUT 5 "id_rs1";
    .port_info 7 /OUTPUT 5 "id_rs2";
    .port_info 8 /OUTPUT 32 "id_read_data_1";
    .port_info 9 /OUTPUT 32 "id_read_data_2";
    .port_info 10 /OUTPUT 32 "id_immediate";
    .port_info 11 /OUTPUT 1 "id_regwrite";
    .port_info 12 /OUTPUT 1 "id_alusrc";
    .port_info 13 /OUTPUT 1 "id_memtoreg";
    .port_info 14 /OUTPUT 1 "id_memread";
    .port_info 15 /OUTPUT 1 "id_memwrite";
    .port_info 16 /OUTPUT 1 "id_branch";
    .port_info 17 /OUTPUT 2 "id_aluop";
    .port_info 18 /OUTPUT 5 "id_rd";
    .port_info 19 /OUTPUT 3 "id_funct3";
    .port_info 20 /OUTPUT 7 "id_funct7";
L_000001705ac62208 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v000001705ac59270_0 .net/2u *"_ivl_12", 6 0, L_000001705ac62208;  1 drivers
v000001705ac585f0_0 .net *"_ivl_14", 0 0, L_000001705acbadf0;  1 drivers
v000001705ac58d70_0 .net *"_ivl_17", 0 0, L_000001705acbb9d0;  1 drivers
v000001705ac589b0_0 .net *"_ivl_18", 19 0, L_000001705acbb070;  1 drivers
v000001705ac59e50_0 .net *"_ivl_21", 6 0, L_000001705acbbbb0;  1 drivers
v000001705ac59b30_0 .net *"_ivl_23", 4 0, L_000001705acbbc50;  1 drivers
v000001705ac58050_0 .net *"_ivl_24", 31 0, L_000001705acbb1b0;  1 drivers
L_000001705ac62250 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000001705ac59c70_0 .net/2u *"_ivl_26", 6 0, L_000001705ac62250;  1 drivers
v000001705ac59d10_0 .net *"_ivl_28", 0 0, L_000001705acbb7f0;  1 drivers
v000001705ac58190_0 .net *"_ivl_31", 0 0, L_000001705acba170;  1 drivers
v000001705ac58230_0 .net *"_ivl_32", 19 0, L_000001705acbb4d0;  1 drivers
v000001705ac58370_0 .net *"_ivl_35", 0 0, L_000001705acbaa30;  1 drivers
v000001705ac584b0_0 .net *"_ivl_37", 5 0, L_000001705acbb110;  1 drivers
v000001705ac58690_0 .net *"_ivl_39", 3 0, L_000001705acba2b0;  1 drivers
L_000001705ac62298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001705ac58730_0 .net/2u *"_ivl_40", 0 0, L_000001705ac62298;  1 drivers
v000001705ac58a50_0 .net *"_ivl_42", 31 0, L_000001705acba3f0;  1 drivers
v000001705ac58e10_0 .net *"_ivl_45", 0 0, L_000001705acba350;  1 drivers
v000001705ac58f50_0 .net *"_ivl_46", 19 0, L_000001705acbae90;  1 drivers
v000001705ac58ff0_0 .net *"_ivl_49", 11 0, L_000001705acba0d0;  1 drivers
v000001705ac5b820_0 .net *"_ivl_50", 31 0, L_000001705acba7b0;  1 drivers
v000001705ac5b000_0 .net *"_ivl_52", 31 0, L_000001705acbb250;  1 drivers
v000001705ac5b460_0 .net "clock", 0 0, v000001705ac615e0_0;  alias, 1 drivers
v000001705ac5a380_0 .net "id_aluop", 1 0, v000001705ac52cb0_0;  alias, 1 drivers
v000001705ac5ac40_0 .net "id_alusrc", 0 0, v000001705ac59130_0;  alias, 1 drivers
v000001705ac5ad80_0 .net "id_branch", 0 0, v000001705ac594f0_0;  alias, 1 drivers
v000001705ac5baa0_0 .net "id_funct3", 2 0, L_000001705ac60640;  alias, 1 drivers
v000001705ac5aa60_0 .net "id_funct7", 6 0, L_000001705ac601e0;  alias, 1 drivers
v000001705ac5ace0_0 .net "id_immediate", 31 0, L_000001705acbaf30;  alias, 1 drivers
v000001705ac5b0a0_0 .net "id_memread", 0 0, v000001705ac58eb0_0;  alias, 1 drivers
v000001705ac5b140_0 .net "id_memtoreg", 0 0, v000001705ac593b0_0;  alias, 1 drivers
v000001705ac5bc80_0 .net "id_memwrite", 0 0, v000001705ac59450_0;  alias, 1 drivers
v000001705ac59fc0_0 .net "id_rd", 4 0, L_000001705ac61e00;  alias, 1 drivers
v000001705ac5b3c0_0 .net "id_read_data_1", 31 0, L_000001705acbbcf0;  alias, 1 drivers
v000001705ac5a740_0 .net "id_read_data_2", 31 0, L_000001705acba990;  alias, 1 drivers
v000001705ac5af60_0 .net "id_regwrite", 0 0, v000001705ac598b0_0;  alias, 1 drivers
v000001705ac5ae20_0 .net "id_rs1", 4 0, L_000001705ac61cc0;  alias, 1 drivers
v000001705ac5b320_0 .net "id_rs2", 4 0, L_000001705ac61d60;  alias, 1 drivers
v000001705ac5a240_0 .net "if_id_instruction", 31 0, v000001705ac50fc0_0;  alias, 1 drivers
v000001705ac5b6e0_0 .net "mem_wb_rd", 4 0, v000001705ac523f0_0;  alias, 1 drivers
v000001705ac5bd20_0 .net "mem_wb_regwrite", 0 0, v000001705ac52490_0;  alias, 1 drivers
v000001705ac5b1e0_0 .net "opcode", 6 0, L_000001705ac605a0;  1 drivers
v000001705ac5b780_0 .net "reset", 0 0, v000001705ac617c0_0;  alias, 1 drivers
v000001705ac5b280_0 .net "wb_write_data", 31 0, v000001705ac5e2a0_0;  alias, 1 drivers
L_000001705ac605a0 .part v000001705ac50fc0_0, 0, 7;
L_000001705ac61cc0 .part v000001705ac50fc0_0, 15, 5;
L_000001705ac61d60 .part v000001705ac50fc0_0, 20, 5;
L_000001705ac61e00 .part v000001705ac50fc0_0, 7, 5;
L_000001705ac601e0 .part v000001705ac50fc0_0, 25, 7;
L_000001705ac60640 .part v000001705ac50fc0_0, 12, 3;
L_000001705acbadf0 .cmp/eq 7, L_000001705ac605a0, L_000001705ac62208;
L_000001705acbb9d0 .part v000001705ac50fc0_0, 31, 1;
LS_000001705acbb070_0_0 .concat [ 1 1 1 1], L_000001705acbb9d0, L_000001705acbb9d0, L_000001705acbb9d0, L_000001705acbb9d0;
LS_000001705acbb070_0_4 .concat [ 1 1 1 1], L_000001705acbb9d0, L_000001705acbb9d0, L_000001705acbb9d0, L_000001705acbb9d0;
LS_000001705acbb070_0_8 .concat [ 1 1 1 1], L_000001705acbb9d0, L_000001705acbb9d0, L_000001705acbb9d0, L_000001705acbb9d0;
LS_000001705acbb070_0_12 .concat [ 1 1 1 1], L_000001705acbb9d0, L_000001705acbb9d0, L_000001705acbb9d0, L_000001705acbb9d0;
LS_000001705acbb070_0_16 .concat [ 1 1 1 1], L_000001705acbb9d0, L_000001705acbb9d0, L_000001705acbb9d0, L_000001705acbb9d0;
LS_000001705acbb070_1_0 .concat [ 4 4 4 4], LS_000001705acbb070_0_0, LS_000001705acbb070_0_4, LS_000001705acbb070_0_8, LS_000001705acbb070_0_12;
LS_000001705acbb070_1_4 .concat [ 4 0 0 0], LS_000001705acbb070_0_16;
L_000001705acbb070 .concat [ 16 4 0 0], LS_000001705acbb070_1_0, LS_000001705acbb070_1_4;
L_000001705acbbbb0 .part v000001705ac50fc0_0, 25, 7;
L_000001705acbbc50 .part v000001705ac50fc0_0, 7, 5;
L_000001705acbb1b0 .concat [ 5 7 20 0], L_000001705acbbc50, L_000001705acbbbb0, L_000001705acbb070;
L_000001705acbb7f0 .cmp/eq 7, L_000001705ac605a0, L_000001705ac62250;
L_000001705acba170 .part v000001705ac50fc0_0, 31, 1;
LS_000001705acbb4d0_0_0 .concat [ 1 1 1 1], L_000001705acba170, L_000001705acba170, L_000001705acba170, L_000001705acba170;
LS_000001705acbb4d0_0_4 .concat [ 1 1 1 1], L_000001705acba170, L_000001705acba170, L_000001705acba170, L_000001705acba170;
LS_000001705acbb4d0_0_8 .concat [ 1 1 1 1], L_000001705acba170, L_000001705acba170, L_000001705acba170, L_000001705acba170;
LS_000001705acbb4d0_0_12 .concat [ 1 1 1 1], L_000001705acba170, L_000001705acba170, L_000001705acba170, L_000001705acba170;
LS_000001705acbb4d0_0_16 .concat [ 1 1 1 1], L_000001705acba170, L_000001705acba170, L_000001705acba170, L_000001705acba170;
LS_000001705acbb4d0_1_0 .concat [ 4 4 4 4], LS_000001705acbb4d0_0_0, LS_000001705acbb4d0_0_4, LS_000001705acbb4d0_0_8, LS_000001705acbb4d0_0_12;
LS_000001705acbb4d0_1_4 .concat [ 4 0 0 0], LS_000001705acbb4d0_0_16;
L_000001705acbb4d0 .concat [ 16 4 0 0], LS_000001705acbb4d0_1_0, LS_000001705acbb4d0_1_4;
L_000001705acbaa30 .part v000001705ac50fc0_0, 7, 1;
L_000001705acbb110 .part v000001705ac50fc0_0, 25, 6;
L_000001705acba2b0 .part v000001705ac50fc0_0, 8, 4;
LS_000001705acba3f0_0_0 .concat [ 1 4 6 1], L_000001705ac62298, L_000001705acba2b0, L_000001705acbb110, L_000001705acbaa30;
LS_000001705acba3f0_0_4 .concat [ 20 0 0 0], L_000001705acbb4d0;
L_000001705acba3f0 .concat [ 12 20 0 0], LS_000001705acba3f0_0_0, LS_000001705acba3f0_0_4;
L_000001705acba350 .part v000001705ac50fc0_0, 31, 1;
LS_000001705acbae90_0_0 .concat [ 1 1 1 1], L_000001705acba350, L_000001705acba350, L_000001705acba350, L_000001705acba350;
LS_000001705acbae90_0_4 .concat [ 1 1 1 1], L_000001705acba350, L_000001705acba350, L_000001705acba350, L_000001705acba350;
LS_000001705acbae90_0_8 .concat [ 1 1 1 1], L_000001705acba350, L_000001705acba350, L_000001705acba350, L_000001705acba350;
LS_000001705acbae90_0_12 .concat [ 1 1 1 1], L_000001705acba350, L_000001705acba350, L_000001705acba350, L_000001705acba350;
LS_000001705acbae90_0_16 .concat [ 1 1 1 1], L_000001705acba350, L_000001705acba350, L_000001705acba350, L_000001705acba350;
LS_000001705acbae90_1_0 .concat [ 4 4 4 4], LS_000001705acbae90_0_0, LS_000001705acbae90_0_4, LS_000001705acbae90_0_8, LS_000001705acbae90_0_12;
LS_000001705acbae90_1_4 .concat [ 4 0 0 0], LS_000001705acbae90_0_16;
L_000001705acbae90 .concat [ 16 4 0 0], LS_000001705acbae90_1_0, LS_000001705acbae90_1_4;
L_000001705acba0d0 .part v000001705ac50fc0_0, 20, 12;
L_000001705acba7b0 .concat [ 12 20 0 0], L_000001705acba0d0, L_000001705acbae90;
L_000001705acbb250 .functor MUXZ 32, L_000001705acba7b0, L_000001705acba3f0, L_000001705acbb7f0, C4<>;
L_000001705acbaf30 .functor MUXZ 32, L_000001705acbb250, L_000001705acbb1b0, L_000001705acbadf0, C4<>;
S_000001705ab4c190 .scope module, "u_main_control" "Unidade_Controle_Principal" 15 38, 16 10 0, S_000001705ab4c000;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "MemToReg";
    .port_info 4 /OUTPUT 1 "MemRead";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 2 "ALUOp";
v000001705ac52cb0_0 .var "ALUOp", 1 0;
v000001705ac59130_0 .var "ALUSrc", 0 0;
v000001705ac594f0_0 .var "Branch", 0 0;
v000001705ac58eb0_0 .var "MemRead", 0 0;
v000001705ac593b0_0 .var "MemToReg", 0 0;
v000001705ac59450_0 .var "MemWrite", 0 0;
v000001705ac598b0_0 .var "RegWrite", 0 0;
v000001705ac58b90_0 .net "opcode", 6 0, L_000001705ac605a0;  alias, 1 drivers
E_000001705abb6e60 .event anyedge, v000001705ac58b90_0;
S_000001705ab32f30 .scope module, "u_regfile" "REG_FILE" 15 45, 17 7 0, S_000001705ab4c000;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "read_reg_num1";
    .port_info 1 /INPUT 5 "read_reg_num2";
    .port_info 2 /INPUT 5 "write_reg";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /OUTPUT 32 "read_data1";
    .port_info 5 /OUTPUT 32 "read_data2";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "clock";
    .port_info 8 /INPUT 1 "reset";
L_000001705ac62058 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001705ac59db0_0 .net/2u *"_ivl_0", 4 0, L_000001705ac62058;  1 drivers
L_000001705ac620e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001705ac59590_0 .net *"_ivl_11", 1 0, L_000001705ac620e8;  1 drivers
L_000001705ac62130 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001705ac58c30_0 .net/2u *"_ivl_14", 4 0, L_000001705ac62130;  1 drivers
v000001705ac59630_0 .net *"_ivl_16", 0 0, L_000001705acbad50;  1 drivers
L_000001705ac62178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001705ac59950_0 .net/2u *"_ivl_18", 31 0, L_000001705ac62178;  1 drivers
v000001705ac59810_0 .net *"_ivl_2", 0 0, L_000001705ac60780;  1 drivers
v000001705ac58870_0 .net *"_ivl_20", 31 0, L_000001705acbb610;  1 drivers
v000001705ac59310_0 .net *"_ivl_22", 6 0, L_000001705acbbe30;  1 drivers
L_000001705ac621c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001705ac582d0_0 .net *"_ivl_25", 1 0, L_000001705ac621c0;  1 drivers
L_000001705ac620a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001705ac580f0_0 .net/2u *"_ivl_4", 31 0, L_000001705ac620a0;  1 drivers
v000001705ac57fb0_0 .net *"_ivl_6", 31 0, L_000001705ac60820;  1 drivers
v000001705ac596d0_0 .net *"_ivl_8", 6 0, L_000001705acbb430;  1 drivers
v000001705ac58550_0 .net "clock", 0 0, v000001705ac615e0_0;  alias, 1 drivers
v000001705ac58410_0 .var/i "i", 31 0;
v000001705ac58cd0_0 .net "read_data1", 31 0, L_000001705acbbcf0;  alias, 1 drivers
v000001705ac58af0_0 .net "read_data2", 31 0, L_000001705acba990;  alias, 1 drivers
v000001705ac591d0_0 .net "read_reg_num1", 4 0, L_000001705ac61cc0;  alias, 1 drivers
v000001705ac59bd0_0 .net "read_reg_num2", 4 0, L_000001705ac61d60;  alias, 1 drivers
v000001705ac59090 .array "reg_memory", 31 0, 31 0;
v000001705ac587d0_0 .net "regwrite", 0 0, v000001705ac52490_0;  alias, 1 drivers
v000001705ac58910_0 .net "reset", 0 0, v000001705ac617c0_0;  alias, 1 drivers
v000001705ac59a90_0 .net "write_data", 31 0, v000001705ac5e2a0_0;  alias, 1 drivers
v000001705ac59770_0 .net "write_reg", 4 0, v000001705ac523f0_0;  alias, 1 drivers
L_000001705ac60780 .cmp/eq 5, L_000001705ac61cc0, L_000001705ac62058;
L_000001705ac60820 .array/port v000001705ac59090, L_000001705acbb430;
L_000001705acbb430 .concat [ 5 2 0 0], L_000001705ac61cc0, L_000001705ac620e8;
L_000001705acbbcf0 .functor MUXZ 32, L_000001705ac60820, L_000001705ac620a0, L_000001705ac60780, C4<>;
L_000001705acbad50 .cmp/eq 5, L_000001705ac61d60, L_000001705ac62130;
L_000001705acbb610 .array/port v000001705ac59090, L_000001705acbbe30;
L_000001705acbbe30 .concat [ 5 2 0 0], L_000001705ac61d60, L_000001705ac621c0;
L_000001705acba990 .functor MUXZ 32, L_000001705acbb610, L_000001705ac62178, L_000001705acbad50, C4<>;
S_000001705ac5c930 .scope module, "u_stage_if" "stage_if" 3 83, 18 2 0, S_000001705abe02f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_stall";
    .port_info 3 /INPUT 1 "branch_taken";
    .port_info 4 /INPUT 32 "branch_target_addr";
    .port_info 5 /OUTPUT 32 "instruction";
    .port_info 6 /OUTPUT 32 "pc_current";
L_000001705ac61fc8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001705ac5aba0_0 .net/2u *"_ivl_2", 31 0, L_000001705ac61fc8;  1 drivers
v000001705ac5a1a0_0 .net "branch_taken", 0 0, L_000001705abdc120;  alias, 1 drivers
v000001705ac5aec0_0 .net "branch_target_addr", 31 0, L_000001705acbb6b0;  alias, 1 drivers
v000001705ac5a060_0 .net "clock", 0 0, v000001705ac615e0_0;  alias, 1 drivers
v000001705ac5bdc0_0 .net "instruction", 31 0, L_000001705abdcc80;  alias, 1 drivers
v000001705ac5be60_0 .net "pc_current", 31 0, v000001705ac5a420_0;  alias, 1 drivers
v000001705ac5a2e0_0 .net "pc_stall", 0 0, v000001705abd2cc0_0;  alias, 1 drivers
v000001705ac5a420_0 .var "r_pc_current", 31 0;
v000001705ac5a560_0 .net "reset", 0 0, v000001705ac617c0_0;  alias, 1 drivers
v000001705ac5a600_0 .net "w_pc_next", 31 0, v000001705ac5b960_0;  1 drivers
v000001705ac5a6a0_0 .net "w_pc_plus_4", 31 0, L_000001705ac61860;  1 drivers
L_000001705ac61860 .arith/sum 32, v000001705ac5a420_0, L_000001705ac61fc8;
S_000001705ac5c2f0 .scope module, "u_imem" "Memoria_Instrucao" 18 36, 19 7 0, S_000001705ac5c930;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_000001705abdcc80 .functor BUFZ 32, L_000001705ac61900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001705ac5a100_0 .net *"_ivl_0", 31 0, L_000001705ac61900;  1 drivers
v000001705ac5b500_0 .net *"_ivl_3", 7 0, L_000001705ac619a0;  1 drivers
v000001705ac5ba00_0 .net *"_ivl_4", 9 0, L_000001705ac61b80;  1 drivers
L_000001705ac62010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001705ac5a4c0_0 .net *"_ivl_7", 1 0, L_000001705ac62010;  1 drivers
v000001705ac5b5a0_0 .net "address", 31 0, v000001705ac5a420_0;  alias, 1 drivers
v000001705ac5bb40_0 .net "instruction", 31 0, L_000001705abdcc80;  alias, 1 drivers
v000001705ac5ab00 .array "rom_memory", 255 0, 31 0;
L_000001705ac61900 .array/port v000001705ac5ab00, L_000001705ac61b80;
L_000001705ac619a0 .part v000001705ac5a420_0, 2, 8;
L_000001705ac61b80 .concat [ 8 2 0 0], L_000001705ac619a0, L_000001705ac62010;
S_000001705ac5c610 .scope module, "u_mux_pc" "mux2_1" 18 29, 13 3 0, S_000001705ac5c930;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_000001705abb6fe0 .param/l "WIDTH" 0 13 4, +C4<00000000000000000000000000100000>;
v000001705ac5b8c0_0 .net "in0", 31 0, L_000001705ac61860;  alias, 1 drivers
v000001705ac5b640_0 .net "in1", 31 0, L_000001705acbb6b0;  alias, 1 drivers
v000001705ac5b960_0 .var "out", 31 0;
v000001705ac5bbe0_0 .net "sel", 0 0, L_000001705abdc120;  alias, 1 drivers
E_000001705abb69a0 .event anyedge, v000001705ac51240_0, v000001705ac5b8c0_0, v000001705ac53390_0;
S_000001705ac5c7a0 .scope module, "u_stage_mem" "stage_mem" 3 168, 20 2 0, S_000001705abe02f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "ex_mem_memwrite";
    .port_info 2 /INPUT 1 "ex_mem_memread";
    .port_info 3 /INPUT 32 "ex_mem_alu_result";
    .port_info 4 /INPUT 32 "ex_mem_write_data_mem";
    .port_info 5 /OUTPUT 32 "mem_read_data";
v000001705ac5d4e0_0 .net "clock", 0 0, v000001705ac615e0_0;  alias, 1 drivers
v000001705ac5d6c0_0 .net "ex_mem_alu_result", 31 0, v000001705abd29a0_0;  alias, 1 drivers
v000001705ac5e520_0 .net "ex_mem_memread", 0 0, v000001705abd2ae0_0;  alias, 1 drivers
v000001705ac5d1c0_0 .net "ex_mem_memwrite", 0 0, v000001705abd2b80_0;  alias, 1 drivers
v000001705ac5e020_0 .net "ex_mem_write_data_mem", 31 0, v000001705abd3300_0;  alias, 1 drivers
v000001705ac5d3a0_0 .net "mem_read_data", 31 0, L_000001705abdc820;  alias, 1 drivers
S_000001705ac5cc50 .scope module, "u_dmem" "Memoria_Dados" 20 14, 21 6 0, S_000001705ac5c7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "MemWrite";
    .port_info 2 /INPUT 1 "MemRead";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
L_000001705abdc820 .functor BUFZ 32, L_000001705acbafd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001705ac5a7e0_0 .net "MemRead", 0 0, v000001705abd2ae0_0;  alias, 1 drivers
v000001705ac5a880_0 .net "MemWrite", 0 0, v000001705abd2b80_0;  alias, 1 drivers
v000001705ac5a920_0 .net *"_ivl_0", 31 0, L_000001705acbafd0;  1 drivers
v000001705ac5a9c0_0 .net *"_ivl_3", 9 0, L_000001705acba5d0;  1 drivers
v000001705ac5e8e0_0 .net *"_ivl_4", 11 0, L_000001705acbb890;  1 drivers
L_000001705ac622e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001705ac5eca0_0 .net *"_ivl_7", 1 0, L_000001705ac622e0;  1 drivers
v000001705ac5d120_0 .net "address", 31 0, v000001705abd29a0_0;  alias, 1 drivers
v000001705ac5e980_0 .net "clock", 0 0, v000001705ac615e0_0;  alias, 1 drivers
v000001705ac5e480 .array "data_memory", 0 1023, 31 0;
v000001705ac5df80_0 .var/i "i", 31 0;
v000001705ac5ea20_0 .net "read_data", 31 0, L_000001705abdc820;  alias, 1 drivers
v000001705ac5ec00_0 .net "write_data", 31 0, v000001705abd3300_0;  alias, 1 drivers
E_000001705abb6d20 .event posedge, v000001705abd3760_0;
L_000001705acbafd0 .array/port v000001705ac5e480, L_000001705acbb890;
L_000001705acba5d0 .part v000001705abd29a0_0, 2, 10;
L_000001705acbb890 .concat [ 10 2 0 0], L_000001705acba5d0, L_000001705ac622e0;
S_000001705ac5c480 .scope module, "u_stage_wb" "stage_wb" 3 193, 22 2 0, S_000001705abe02f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "mem_wb_memtoreg";
    .port_info 1 /INPUT 32 "mem_wb_mem_read_data";
    .port_info 2 /INPUT 32 "mem_wb_alu_result";
    .port_info 3 /OUTPUT 32 "wb_write_data_to_regfile";
v000001705ac5dda0_0 .net "mem_wb_alu_result", 31 0, v000001705ac52670_0;  alias, 1 drivers
v000001705ac5d580_0 .net "mem_wb_mem_read_data", 31 0, v000001705ac51f90_0;  alias, 1 drivers
v000001705ac5e7a0_0 .net "mem_wb_memtoreg", 0 0, v000001705ac52d50_0;  alias, 1 drivers
v000001705ac5e0c0_0 .net "wb_write_data_to_regfile", 31 0, v000001705ac5e2a0_0;  alias, 1 drivers
S_000001705ac5cac0 .scope module, "u_mux_wb" "mux2_1" 22 13, 13 3 0, S_000001705ac5c480;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_000001705abb6b60 .param/l "WIDTH" 0 13 4, +C4<00000000000000000000000000100000>;
v000001705ac5dc60_0 .net "in0", 31 0, v000001705ac52670_0;  alias, 1 drivers
v000001705ac5dee0_0 .net "in1", 31 0, v000001705ac51f90_0;  alias, 1 drivers
v000001705ac5e2a0_0 .var "out", 31 0;
v000001705ac5dd00_0 .net "sel", 0 0, v000001705ac52d50_0;  alias, 1 drivers
E_000001705abb70e0 .event anyedge, v000001705ac52d50_0, v000001705ac52670_0, v000001705ac51f90_0;
    .scope S_000001705abe67c0;
T_0 ;
    %wait E_000001705abbc960;
    %load/vec4 v000001705abd3800_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.3, 10;
    %load/vec4 v000001705abd36c0_0;
    %load/vec4 v000001705abd39e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_0.4, 4;
    %load/vec4 v000001705abd36c0_0;
    %load/vec4 v000001705abd24a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_0.4;
    %and;
T_0.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v000001705abd36c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001705abd2cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001705abd2f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001705abd2c20_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001705abd2cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001705abd2f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001705abd2c20_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001705abe5ac0;
T_1 ;
    %wait E_000001705abbbde0;
    %load/vec4 v000001705abd34e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.3, 10;
    %load/vec4 v000001705abd22c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v000001705abd22c0_0;
    %load/vec4 v000001705abd2180_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001705abd2220_0, 0, 2;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001705abd38a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.7, 10;
    %load/vec4 v000001705abd33a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v000001705abd33a0_0;
    %load/vec4 v000001705abd2180_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001705abd2220_0, 0, 2;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001705abd2220_0, 0, 2;
T_1.5 ;
T_1.1 ;
    %load/vec4 v000001705abd34e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.11, 10;
    %load/vec4 v000001705abd22c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.10, 9;
    %load/vec4 v000001705abd22c0_0;
    %load/vec4 v000001705abd2a40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001705abd3d00_0, 0, 2;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v000001705abd38a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.15, 10;
    %load/vec4 v000001705abd33a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.14, 9;
    %load/vec4 v000001705abd33a0_0;
    %load/vec4 v000001705abd2a40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001705abd3d00_0, 0, 2;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001705abd3d00_0, 0, 2;
T_1.13 ;
T_1.9 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001705ac5c610;
T_2 ;
    %wait E_000001705abb69a0;
    %load/vec4 v000001705ac5bbe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001705ac5b960_0, 0, 32;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v000001705ac5b8c0_0;
    %store/vec4 v000001705ac5b960_0, 0, 32;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v000001705ac5b640_0;
    %store/vec4 v000001705ac5b960_0, 0, 32;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001705ac5c2f0;
T_3 ;
    %pushi/vec4 5379, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001705ac5ab00, 4, 0;
    %pushi/vec4 4199811, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001705ac5ab00, 4, 0;
    %pushi/vec4 1085605427, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001705ac5ab00, 4, 0;
    %pushi/vec4 11888307, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001705ac5ab00, 4, 0;
    %pushi/vec4 8746771, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001705ac5ab00, 4, 0;
    %pushi/vec4 1398707, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001705ac5ab00, 4, 0;
    %pushi/vec4 10945123, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001705ac5ab00, 4, 0;
    %pushi/vec4 12592163, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001705ac5ab00, 4, 0;
    %pushi/vec4 99, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001705ac5ab00, 4, 0;
    %end;
    .thread T_3;
    .scope S_000001705ac5c930;
T_4 ;
    %wait E_000001705abbc2a0;
    %load/vec4 v000001705ac5a560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001705ac5a420_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001705ac5a2e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001705ac5a600_0;
    %assign/vec4 v000001705ac5a420_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001705ab68460;
T_5 ;
    %wait E_000001705abbc2a0;
    %load/vec4 v000001705ac50660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001705ac50fc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001705ac514c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001705ac505c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001705ac50520_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.4, 8;
    %pushi/vec4 19, 0, 32;
    %jmp/1 T_5.5, 8;
T_5.4 ; End of true expr.
    %load/vec4 v000001705ac51420_0;
    %jmp/0 T_5.5, 8;
 ; End of false expr.
    %blend;
T_5.5;
    %assign/vec4 v000001705ac50fc0_0, 0;
    %load/vec4 v000001705ac50700_0;
    %assign/vec4 v000001705ac514c0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001705ab4c190;
T_6 ;
    %wait E_000001705abb6e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001705ac598b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001705ac59130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001705ac593b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001705ac58eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001705ac59450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001705ac594f0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001705ac52cb0_0, 0, 2;
    %load/vec4 v000001705ac58b90_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %jmp T_6.5;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001705ac598b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001705ac59130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001705ac593b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001705ac58eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001705ac59450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001705ac594f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001705ac52cb0_0, 0, 2;
    %jmp T_6.5;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001705ac598b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001705ac59130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001705ac593b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001705ac58eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001705ac59450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001705ac594f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001705ac52cb0_0, 0, 2;
    %jmp T_6.5;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001705ac598b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001705ac59130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001705ac593b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001705ac58eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001705ac59450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001705ac594f0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001705ac52cb0_0, 0, 2;
    %jmp T_6.5;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001705ac598b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001705ac59130_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001705ac593b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001705ac58eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001705ac59450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001705ac594f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001705ac52cb0_0, 0, 2;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001705ac598b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001705ac59130_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001705ac593b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001705ac58eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001705ac59450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001705ac594f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001705ac52cb0_0, 0, 2;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001705ab32f30;
T_7 ;
    %wait E_000001705abbc2a0;
    %load/vec4 v000001705ac58910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001705ac58410_0, 0, 32;
T_7.2 ;
    %load/vec4 v000001705ac58410_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %load/vec4 v000001705ac58410_0;
    %ix/getv/s 3, v000001705ac58410_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001705ac59090, 0, 4;
    %load/vec4 v000001705ac58410_0;
    %addi 1, 0, 32;
    %store/vec4 v000001705ac58410_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001705ac587d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v000001705ac59770_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v000001705ac59a90_0;
    %load/vec4 v000001705ac59770_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001705ac59090, 0, 4;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001705abe9fd0;
T_8 ;
    %wait E_000001705abbc2a0;
    %load/vec4 v000001705ac50de0_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.3, 8;
    %load/vec4 v000001705ac51240_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.3;
    %jmp/1 T_8.2, 8;
    %load/vec4 v000001705ac51060_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.2;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001705ac51880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001705ac50b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001705ac51ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001705ac50200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001705ac50ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001705ac50e80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001705ac50160_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001705ac51380_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001705ac519c0_0;
    %assign/vec4 v000001705ac51d80_0, 0;
    %load/vec4 v000001705ac51a60_0;
    %assign/vec4 v000001705ac50f20_0, 0;
    %load/vec4 v000001705ac507a0_0;
    %assign/vec4 v000001705ac50340_0, 0;
    %load/vec4 v000001705ac511a0_0;
    %assign/vec4 v000001705ac51b00_0, 0;
    %load/vec4 v000001705ac50d40_0;
    %assign/vec4 v000001705ac503e0_0, 0;
    %load/vec4 v000001705ac51c40_0;
    %assign/vec4 v000001705ac50480_0, 0;
    %load/vec4 v000001705ac51ba0_0;
    %assign/vec4 v000001705ac51380_0, 0;
    %load/vec4 v000001705ac51100_0;
    %assign/vec4 v000001705ac517e0_0, 0;
    %load/vec4 v000001705ac50a20_0;
    %assign/vec4 v000001705ac50020_0, 0;
    %load/vec4 v000001705ac50c00_0;
    %assign/vec4 v000001705ac51880_0, 0;
    %load/vec4 v000001705ac4ff80_0;
    %assign/vec4 v000001705ac50b60_0, 0;
    %load/vec4 v000001705ac51e20_0;
    %assign/vec4 v000001705ac51ce0_0, 0;
    %load/vec4 v000001705ac512e0_0;
    %assign/vec4 v000001705ac50200_0, 0;
    %load/vec4 v000001705ac500c0_0;
    %assign/vec4 v000001705ac50ca0_0, 0;
    %load/vec4 v000001705ac51920_0;
    %assign/vec4 v000001705ac50e80_0, 0;
    %load/vec4 v000001705ac502a0_0;
    %assign/vec4 v000001705ac50160_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001705ab62630;
T_9 ;
    %wait E_000001705abb6e20;
    %load/vec4 v000001705ac531b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001705ac53610_0, 0, 32;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v000001705ac53070_0;
    %store/vec4 v000001705ac53610_0, 0, 32;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v000001705ac53890_0;
    %store/vec4 v000001705ac53610_0, 0, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v000001705ac52710_0;
    %store/vec4 v000001705ac53610_0, 0, 32;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001705ab627c0;
T_10 ;
    %wait E_000001705abb6960;
    %load/vec4 v000001705ac52a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001705ac536b0_0, 0, 32;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v000001705ac53430_0;
    %store/vec4 v000001705ac536b0_0, 0, 32;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v000001705ac52fd0_0;
    %store/vec4 v000001705ac536b0_0, 0, 32;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v000001705ac525d0_0;
    %store/vec4 v000001705ac536b0_0, 0, 32;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001705ab590c0;
T_11 ;
    %wait E_000001705abb71e0;
    %load/vec4 v000001705ac53110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001705ac52030_0, 0, 32;
    %jmp T_11.3;
T_11.0 ;
    %load/vec4 v000001705ac52f30_0;
    %store/vec4 v000001705ac52030_0, 0, 32;
    %jmp T_11.3;
T_11.1 ;
    %load/vec4 v000001705ac537f0_0;
    %store/vec4 v000001705ac52030_0, 0, 32;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001705ab58f30;
T_12 ;
    %wait E_000001705abb68e0;
    %load/vec4 v000001705ac52530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000001705ac53e30_0, 0, 4;
    %jmp T_12.5;
T_12.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001705ac53e30_0, 0, 4;
    %jmp T_12.5;
T_12.1 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001705ac53e30_0, 0, 4;
    %jmp T_12.5;
T_12.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001705ac53e30_0, 0, 4;
    %jmp T_12.5;
T_12.3 ;
    %load/vec4 v000001705ac532f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000001705ac53e30_0, 0, 4;
    %jmp T_12.10;
T_12.6 ;
    %load/vec4 v000001705ac52e90_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_12.11, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001705ac53e30_0, 0, 4;
    %jmp T_12.12;
T_12.11 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001705ac53e30_0, 0, 4;
T_12.12 ;
    %jmp T_12.10;
T_12.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001705ac53e30_0, 0, 4;
    %jmp T_12.10;
T_12.8 ;
    %load/vec4 v000001705ac52e90_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_12.13, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001705ac53e30_0, 0, 4;
    %jmp T_12.14;
T_12.13 ;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000001705ac53e30_0, 0, 4;
T_12.14 ;
    %jmp T_12.10;
T_12.10 ;
    %pop/vec4 1;
    %jmp T_12.5;
T_12.5 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001705ab532a0;
T_13 ;
    %wait E_000001705abb70a0;
    %load/vec4 v000001705ac53570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001705ac52df0_0, 0, 32;
    %jmp T_13.10;
T_13.0 ;
    %load/vec4 v000001705ac53d90_0;
    %load/vec4 v000001705ac53cf0_0;
    %and;
    %store/vec4 v000001705ac52df0_0, 0, 32;
    %jmp T_13.10;
T_13.1 ;
    %load/vec4 v000001705ac53d90_0;
    %load/vec4 v000001705ac53cf0_0;
    %or;
    %store/vec4 v000001705ac52df0_0, 0, 32;
    %jmp T_13.10;
T_13.2 ;
    %load/vec4 v000001705ac53d90_0;
    %load/vec4 v000001705ac53cf0_0;
    %add;
    %store/vec4 v000001705ac52df0_0, 0, 32;
    %jmp T_13.10;
T_13.3 ;
    %load/vec4 v000001705ac53d90_0;
    %load/vec4 v000001705ac53cf0_0;
    %sub;
    %store/vec4 v000001705ac52df0_0, 0, 32;
    %jmp T_13.10;
T_13.4 ;
    %load/vec4 v000001705ac53d90_0;
    %ix/getv 4, v000001705ac53cf0_0;
    %shiftr 4;
    %store/vec4 v000001705ac52df0_0, 0, 32;
    %jmp T_13.10;
T_13.5 ;
    %load/vec4 v000001705ac53d90_0;
    %ix/getv 4, v000001705ac53cf0_0;
    %shiftl 4;
    %store/vec4 v000001705ac52df0_0, 0, 32;
    %jmp T_13.10;
T_13.6 ;
    %load/vec4 v000001705ac53d90_0;
    %load/vec4 v000001705ac53cf0_0;
    %mul;
    %store/vec4 v000001705ac52df0_0, 0, 32;
    %jmp T_13.10;
T_13.7 ;
    %load/vec4 v000001705ac53d90_0;
    %load/vec4 v000001705ac53cf0_0;
    %xor;
    %store/vec4 v000001705ac52df0_0, 0, 32;
    %jmp T_13.10;
T_13.8 ;
    %load/vec4 v000001705ac53d90_0;
    %load/vec4 v000001705ac53cf0_0;
    %cmp/u;
    %jmp/0xz  T_13.11, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001705ac52df0_0, 0, 32;
    %jmp T_13.12;
T_13.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001705ac52df0_0, 0, 32;
T_13.12 ;
    %jmp T_13.10;
T_13.10 ;
    %pop/vec4 1;
    %load/vec4 v000001705ac52df0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.13, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001705ac539d0_0, 0, 1;
    %jmp T_13.14;
T_13.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001705ac539d0_0, 0, 1;
T_13.14 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001705abe1bd0;
T_14 ;
    %wait E_000001705abbc2a0;
    %load/vec4 v000001705abc0160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001705abd2d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001705abd3f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001705abd2ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001705abd2b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001705abd3c60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001705abd20e0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001705abd3b20_0;
    %assign/vec4 v000001705abd29a0_0, 0;
    %load/vec4 v000001705abd27c0_0;
    %assign/vec4 v000001705abd3300_0, 0;
    %load/vec4 v000001705abd2fe0_0;
    %assign/vec4 v000001705abd20e0_0, 0;
    %load/vec4 v000001705abd3440_0;
    %assign/vec4 v000001705abbf9e0_0, 0;
    %load/vec4 v000001705abd3e40_0;
    %assign/vec4 v000001705abd2d60_0, 0;
    %load/vec4 v000001705abd2ea0_0;
    %assign/vec4 v000001705abd3f80_0, 0;
    %load/vec4 v000001705abd3260_0;
    %assign/vec4 v000001705abd2ae0_0, 0;
    %load/vec4 v000001705abd3bc0_0;
    %assign/vec4 v000001705abd2b80_0, 0;
    %load/vec4 v000001705abd2540_0;
    %assign/vec4 v000001705abd3c60_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001705ac5cc50;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001705ac5df80_0, 0, 32;
T_15.0 ;
    %load/vec4 v000001705ac5df80_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_15.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001705ac5df80_0;
    %store/vec4a v000001705ac5e480, 4, 0;
    %load/vec4 v000001705ac5df80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001705ac5df80_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %end;
    .thread T_15;
    .scope S_000001705ac5cc50;
T_16 ;
    %wait E_000001705abb6d20;
    %load/vec4 v000001705ac5a880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v000001705ac5ec00_0;
    %load/vec4 v000001705ac5d120_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001705ac5e480, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001705ab685f0;
T_17 ;
    %wait E_000001705abbc2a0;
    %load/vec4 v000001705ac528f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001705ac52490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001705ac52d50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001705ac523f0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001705ac508e0_0;
    %assign/vec4 v000001705ac51f90_0, 0;
    %load/vec4 v000001705ac51560_0;
    %assign/vec4 v000001705ac52670_0, 0;
    %load/vec4 v000001705ac50980_0;
    %assign/vec4 v000001705ac523f0_0, 0;
    %load/vec4 v000001705ac51740_0;
    %assign/vec4 v000001705ac52490_0, 0;
    %load/vec4 v000001705ac516a0_0;
    %assign/vec4 v000001705ac52d50_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001705ac5cac0;
T_18 ;
    %wait E_000001705abb70e0;
    %load/vec4 v000001705ac5dd00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001705ac5e2a0_0, 0, 32;
    %jmp T_18.3;
T_18.0 ;
    %load/vec4 v000001705ac5dc60_0;
    %store/vec4 v000001705ac5e2a0_0, 0, 32;
    %jmp T_18.3;
T_18.1 ;
    %load/vec4 v000001705ac5dee0_0;
    %store/vec4 v000001705ac5e2a0_0, 0, 32;
    %jmp T_18.3;
T_18.3 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001705ab43ca0;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001705ac615e0_0, 0, 1;
T_19.0 ;
    %delay 10000, 0;
    %load/vec4 v000001705ac615e0_0;
    %inv;
    %store/vec4 v000001705ac615e0_0, 0, 1;
    %jmp T_19.0;
    %end;
    .thread T_19;
    .scope S_000001705ab43ca0;
T_20 ;
    %vpi_call 2 28 "$dumpfile", "../sim/waveform_pipeline.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001705abe02f0 {0 0 0};
    %vpi_call 2 31 "$display", "\012Iniciando simulacao do processador RISC-V com PIPELINE - Grupo 12" {0 0 0};
    %vpi_call 2 32 "$display", "Instrucoes suportadas: lh, sh, sub, or, andi, srl, beq\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001705ac617c0_0, 0, 1;
    %delay 15000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001705ac617c0_0, 0, 1;
    %vpi_call 2 40 "$display", "--- INICIALIZANDO MEMORIA DE DADOS ---" {0 0 0};
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001705ac5e480, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001705ac5e480, 4, 0;
    %vpi_call 2 44 "$display", "Mem[0] = 10, Mem[4] = 3\012" {0 0 0};
    %vpi_call 2 46 "$display", "\012--- INICIO DA EXECUCAO DO PROGRAMA ---\012" {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 49 "$display", "--- Ciclo 1 ---" {0 0 0};
    %vpi_call 2 50 "$display", "  IF : Buscando instrucao em 0x00 (lh x10, 0(x0))" {0 0 0};
    %vpi_call 2 51 "$display", "  ID/EX/MEM/WB: <vazio>\012" {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 52 "$display", "--- Ciclo 2 ---" {0 0 0};
    %vpi_call 2 53 "$display", "  IF : Buscando instrucao em 0x04 (lh x11, 4(x0))" {0 0 0};
    %vpi_call 2 54 "$display", "  ID : Decodificando lh x10" {0 0 0};
    %vpi_call 2 55 "$display", "  EX/MEM/WB: <vazio>\012" {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 56 "$display", "--- Ciclo 3 ---" {0 0 0};
    %vpi_call 2 57 "$display", "  IF : Buscando instrucao em 0x08 (sub x12, x10, x11)" {0 0 0};
    %vpi_call 2 58 "$display", "  ID : Decodificando lh x11" {0 0 0};
    %vpi_call 2 59 "$display", "  EX : Executando lh x10 (Calculando endereco 0+x0)" {0 0 0};
    %vpi_call 2 60 "$display", "  MEM/WB: <vazio>\012" {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 61 "$display", "--- Ciclo 4 ---" {0 0 0};
    %vpi_call 2 62 "$display", "  IF : Buscando instrucao em 0x0C (or x13, x10, x11)" {0 0 0};
    %vpi_call 2 63 "$display", "  ID : Decodificando sub x12, x10, x11" {0 0 0};
    %vpi_call 2 64 "$display", "  EX : Executando lh x11 (Calculando endereco 4+x0)" {0 0 0};
    %vpi_call 2 65 "$display", "  MEM: Acessando Mem[0] para lh x10" {0 0 0};
    %vpi_call 2 66 "$display", "  WB : <vazio>\012" {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 69 "$display", "--- Ciclo 5 ---" {0 0 0};
    %vpi_call 2 70 "$display", "  IF : Buscando instrucao em 0x10 (andi x14, x10, 8)" {0 0 0};
    %vpi_call 2 71 "$display", "  ID : Decodificando or x13, x10, x11" {0 0 0};
    %vpi_call 2 72 "$display", "  EX : Executando sub x12 (Operandos adiantados de MEM e WB!)" {0 0 0};
    %vpi_call 2 73 "$display", "  MEM: Acessando Mem[4] para lh x11" {0 0 0};
    %vpi_call 2 75 "$display", "  WB : Escrevendo resultado de lh x10 em x10. Resultado: x10 = %d\012", &A<v000001705ac59090, 10> {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 78 "$display", "--- Ciclo 6 ---" {0 0 0};
    %vpi_call 2 79 "$display", "  IF : Buscando instrucao em 0x14 (srl x15, x10, 1)" {0 0 0};
    %vpi_call 2 80 "$display", "  ID : Decodificando andi x14, x10, 8" {0 0 0};
    %vpi_call 2 81 "$display", "  EX : Executando or x13" {0 0 0};
    %vpi_call 2 82 "$display", "  MEM: <sem acesso>" {0 0 0};
    %vpi_call 2 84 "$display", "  WB : Escrevendo resultado de lh x11 em x11. Resultado: x11 = %d\012", &A<v000001705ac59090, 11> {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 87 "$display", "--- Ciclo 7 ---" {0 0 0};
    %vpi_call 2 88 "$display", "  IF : Buscando instrucao em 0x18 (beq x14, x10, 4)" {0 0 0};
    %vpi_call 2 89 "$display", "  ID : Decodificando srl x15, x10, 1" {0 0 0};
    %vpi_call 2 90 "$display", "  EX : Executando andi x14" {0 0 0};
    %vpi_call 2 91 "$display", "  MEM: <sem acesso>" {0 0 0};
    %vpi_call 2 93 "$display", "  WB : Escrevendo resultado de sub em x12. Resultado: x12 = %d\012", v000001705ac60280_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 96 "$display", "--- Ciclo 8 ---" {0 0 0};
    %vpi_call 2 97 "$display", "  IF : Buscando instrucao em 0x1C (sh x12, 8(x0))" {0 0 0};
    %vpi_call 2 98 "$display", "  ID : Decodificando beq x14, x10, 4" {0 0 0};
    %vpi_call 2 99 "$display", "  EX : Executando srl x15" {0 0 0};
    %vpi_call 2 100 "$display", "  MEM: <sem acesso>" {0 0 0};
    %vpi_call 2 102 "$display", "  WB : Escrevendo resultado de or em x13. Resultado: x13 = %d\012", v000001705ac60280_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 105 "$display", "--- Ciclo 9 ---" {0 0 0};
    %vpi_call 2 106 "$display", "  IF : Buscando instrucao em 0x20 (beq x0, x0, 0)" {0 0 0};
    %vpi_call 2 107 "$display", "  ID : Decodificando sh x12, 8(x0)" {0 0 0};
    %vpi_call 2 109 "$display", "  EX : Executando beq x14, x10 (Comparando %d e %d). Desvio NAO sera tomado.", &A<v000001705ac59090, 14>, &A<v000001705ac59090, 10> {0 0 0};
    %vpi_call 2 110 "$display", "  MEM: <sem acesso>" {0 0 0};
    %vpi_call 2 112 "$display", "  WB : Escrevendo resultado de andi em x14. Resultado: x14 = %d\012", v000001705ac60280_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 115 "$display", "--- Ciclo 10 ---" {0 0 0};
    %vpi_call 2 116 "$display", "  IF : Buscando proxima instrucao... (PC continua em +4)" {0 0 0};
    %vpi_call 2 117 "$display", "  ID : Decodificando beq x0, x0, 0" {0 0 0};
    %vpi_call 2 118 "$display", "  EX : Executando sh x12 (Calculando endereco 8+x0)" {0 0 0};
    %vpi_call 2 119 "$display", "  MEM: <sem acesso>" {0 0 0};
    %vpi_call 2 121 "$display", "  WB : Escrevendo resultado de srl em x15. Resultado: x15 = %d\012", v000001705ac60280_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 124 "$display", "--- Ciclo 11 ---" {0 0 0};
    %vpi_call 2 125 "$display", "  ID : <Instrucao apos o beq sendo anulada (flush)>" {0 0 0};
    %vpi_call 2 126 "$display", "  EX : Executando beq x0, x0. Desvio SERA tomado! PC sera 0x20." {0 0 0};
    %vpi_call 2 128 "$display", "  MEM: Escrevendo valor de x12 (%d) em Mem[8] para sh", v000001705ac5e3e0_0 {0 0 0};
    %vpi_call 2 129 "$display", "  WB : <sem escrita>\012" {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 132 "$display", "--- Ciclo 12 ---" {0 0 0};
    %vpi_call 2 133 "$display", "  IF : Buscando instrucao em 0x20 (beq x0, x0, 0) - Loop iniciado." {0 0 0};
    %vpi_call 2 134 "$display", "  ID : <bolha>" {0 0 0};
    %vpi_call 2 135 "$display", "  EX : <bolha>" {0 0 0};
    %vpi_call 2 136 "$display", "  MEM: <sem acesso>" {0 0 0};
    %vpi_call 2 137 "$display", "  WB : <sem escrita>\012" {0 0 0};
    %delay 40000, 0;
    %vpi_call 2 142 "$display", "\012================ ESTADO FINAL ================" {0 0 0};
    %vpi_call 2 143 "$display", "\012--- Registradores ---" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001705ac61680_0, 0, 32;
T_20.0 ;
    %load/vec4 v000001705ac61680_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.1, 5;
    %load/vec4 v000001705ac61680_0;
    %addi 1, 0, 32;
    %load/vec4 v000001705ac61680_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001705ac59090, 4;
    %load/vec4 v000001705ac61680_0;
    %addi 2, 0, 32;
    %load/vec4 v000001705ac61680_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001705ac59090, 4;
    %load/vec4 v000001705ac61680_0;
    %addi 3, 0, 32;
    %load/vec4 v000001705ac61680_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001705ac59090, 4;
    %vpi_call 2 146 "$display", "x%02d: 0x%h    x%02d: 0x%h    x%02d: 0x%h    x%02d: 0x%h", v000001705ac61680_0, &A<v000001705ac59090, v000001705ac61680_0 >, S<5,vec4,s32>, S<4,vec4,u32>, S<3,vec4,s32>, S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {6 0 0};
    %load/vec4 v000001705ac61680_0;
    %addi 4, 0, 32;
    %store/vec4 v000001705ac61680_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %vpi_call 2 151 "$display", "\012--- Memoria de Dados (enderecos 0-36) ---" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001705ac61680_0, 0, 32;
T_20.2 ;
    %load/vec4 v000001705ac61680_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_20.3, 5;
    %load/vec4 v000001705ac61680_0;
    %muli 4, 0, 32;
    %vpi_call 2 154 "$display", "Mem[%d]: 0x%h (%d)", S<0,vec4,s32>, &A<v000001705ac5e480, v000001705ac61680_0 >, &A<v000001705ac5e480, v000001705ac61680_0 > {1 0 0};
    %load/vec4 v000001705ac61680_0;
    %addi 1, 0, 32;
    %store/vec4 v000001705ac61680_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %vpi_call 2 157 "$display", "\012==========================================" {0 0 0};
    %vpi_call 2 159 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "tb/testbench_pipeline.v";
    "core/processador_pipeline_modular.v";
    "execution/forwarding_unit.v";
    "execution/hazard_detection_unit.v";
    "core/reg_ex_mem.v";
    "core/reg_id_ex.v";
    "core/reg_if_id.v";
    "core/reg_mem_wb.v";
    "core/stage_ex.v";
    "execution/ula.v";
    "control/alu_control.v";
    "components/mux2_1.v";
    "components/mux3_1.v";
    "core/stage_id.v";
    "control/main_control.v";
    "memory/banco_registradores.v";
    "core/stage_if.v";
    "memory/memoria_instrucao.v";
    "core/stage_mem.v";
    "memory/memoria_dados.v";
    "core/stage_wb.v";
