
L476_LoPoSo_LEDBlink_2024.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003230  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000164  080033b8  080033b8  000133b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800351c  0800351c  00020008  2**0
                  CONTENTS
  4 .ARM          00000000  0800351c  0800351c  00020008  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800351c  0800351c  00020008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800351c  0800351c  0001351c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003520  08003520  00013520  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000008  20000000  08003524  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000048  20000008  0800352c  00020008  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000050  0800352c  00020050  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009971  00000000  00000000  0002007b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001fb8  00000000  00000000  000299ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000cd8  00000000  00000000  0002b9a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000097f  00000000  00000000  0002c680  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020806  00000000  00000000  0002cfff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000095d0  00000000  00000000  0004d805  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b1b15  00000000  00000000  00056dd5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000033d8  00000000  00000000  001088ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  0010bcc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000008 	.word	0x20000008
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080033a0 	.word	0x080033a0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000000c 	.word	0x2000000c
 80001c4:	080033a0 	.word	0x080033a0

080001c8 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	683a      	ldr	r2, [r7, #0]
 80001d6:	619a      	str	r2, [r3, #24]
}
 80001d8:	bf00      	nop
 80001da:	370c      	adds	r7, #12
 80001dc:	46bd      	mov	sp, r7
 80001de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001e2:	4770      	bx	lr

080001e4 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80001e4:	b480      	push	{r7}
 80001e6:	b083      	sub	sp, #12
 80001e8:	af00      	add	r7, sp, #0
 80001ea:	6078      	str	r0, [r7, #4]
 80001ec:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80001ee:	687b      	ldr	r3, [r7, #4]
 80001f0:	683a      	ldr	r2, [r7, #0]
 80001f2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80001f4:	bf00      	nop
 80001f6:	370c      	adds	r7, #12
 80001f8:	46bd      	mov	sp, r7
 80001fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fe:	4770      	bx	lr

08000200 <nRF24_CE_L>:
#define CRC_Field_1byte 0
#define CRC_Field_2byte 1

#define NRF_SPI SPI1

static inline void nRF24_CE_L() {
 8000200:	b580      	push	{r7, lr}
 8000202:	af00      	add	r7, sp, #0
    LL_GPIO_ResetOutputPin(nRF_CE_GPIO_Port, nRF_CE_Pin);
 8000204:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000208:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800020c:	f7ff ffea 	bl	80001e4 <LL_GPIO_ResetOutputPin>
}
 8000210:	bf00      	nop
 8000212:	bd80      	pop	{r7, pc}

08000214 <nRF24_CE_H>:

static inline void nRF24_CE_H() {
 8000214:	b580      	push	{r7, lr}
 8000216:	af00      	add	r7, sp, #0
    LL_GPIO_SetOutputPin(nRF_CE_GPIO_Port, nRF_CE_Pin);
 8000218:	f44f 7180 	mov.w	r1, #256	; 0x100
 800021c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000220:	f7ff ffd2 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 8000224:	bf00      	nop
 8000226:	bd80      	pop	{r7, pc}

08000228 <nRF24_TransmitPacket>:
// Function to transmit data packet
// input:
//   pBuf - pointer to the buffer with data to transmit
//   length - length of the data buffer in bytes
// return: one of nRF24_TX_xx values
nRF24_TXResult nRF24_TransmitPacket(uint8_t *pBuf, uint8_t length) {
 8000228:	b580      	push	{r7, lr}
 800022a:	b084      	sub	sp, #16
 800022c:	af00      	add	r7, sp, #0
 800022e:	6078      	str	r0, [r7, #4]
 8000230:	460b      	mov	r3, r1
 8000232:	70fb      	strb	r3, [r7, #3]
	volatile uint32_t wait = nRF24_WAIT_TIMEOUT;
 8000234:	4b21      	ldr	r3, [pc, #132]	; (80002bc <nRF24_TransmitPacket+0x94>)
 8000236:	60bb      	str	r3, [r7, #8]
	uint8_t status;

	// Deassert the CE pin (in case if it still high)
	nRF24_CE_L();
 8000238:	f7ff ffe2 	bl	8000200 <nRF24_CE_L>

	// Transfer a data from the specified buffer to the TX FIFO
	nRF24_WritePayload(pBuf, length);
 800023c:	78fb      	ldrb	r3, [r7, #3]
 800023e:	4619      	mov	r1, r3
 8000240:	6878      	ldr	r0, [r7, #4]
 8000242:	f001 fcb6 	bl	8001bb2 <nRF24_WritePayload>

	// Start a transmission by asserting CE pin (must be held at least 10us)
	nRF24_CE_H();
 8000246:	f7ff ffe5 	bl	8000214 <nRF24_CE_H>
	// Poll the transceiver status register until one of the following flags will be set:
	//   TX_DS  - means the packet has been transmitted
	//   MAX_RT - means the maximum number of TX retransmits happened
	// note: this solution is far from perfect, better to use IRQ instead of polling the status
	do {
		status = nRF24_GetStatus();
 800024a:	f001 fc8d 	bl	8001b68 <nRF24_GetStatus>
 800024e:	4603      	mov	r3, r0
 8000250:	73fb      	strb	r3, [r7, #15]
		if (status & (nRF24_FLAG_TX_DS | nRF24_FLAG_MAX_RT)) {
 8000252:	7bfb      	ldrb	r3, [r7, #15]
 8000254:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000258:	2b00      	cmp	r3, #0
 800025a:	d105      	bne.n	8000268 <nRF24_TransmitPacket+0x40>
			break;
		}
	} while (wait--);
 800025c:	68bb      	ldr	r3, [r7, #8]
 800025e:	1e5a      	subs	r2, r3, #1
 8000260:	60ba      	str	r2, [r7, #8]
 8000262:	2b00      	cmp	r3, #0
 8000264:	d1f1      	bne.n	800024a <nRF24_TransmitPacket+0x22>
 8000266:	e000      	b.n	800026a <nRF24_TransmitPacket+0x42>
			break;
 8000268:	bf00      	nop

	// Deassert the CE pin (Standby-II --> Standby-I)
	nRF24_CE_L();
 800026a:	f7ff ffc9 	bl	8000200 <nRF24_CE_L>

	if (!wait) {
 800026e:	68bb      	ldr	r3, [r7, #8]
 8000270:	2b00      	cmp	r3, #0
 8000272:	d101      	bne.n	8000278 <nRF24_TransmitPacket+0x50>
		// Timeout
		return nRF24_TX_TIMEOUT;
 8000274:	2302      	movs	r3, #2
 8000276:	e01c      	b.n	80002b2 <nRF24_TransmitPacket+0x8a>
	}

	// Check the flags in STATUS register
	UART_SendStr("[");
 8000278:	4811      	ldr	r0, [pc, #68]	; (80002c0 <nRF24_TransmitPacket+0x98>)
 800027a:	f001 fec9 	bl	8002010 <UART_SendStr>
	UART_SendHex8(status);
 800027e:	7bfb      	ldrb	r3, [r7, #15]
 8000280:	4618      	mov	r0, r3
 8000282:	f001 ff09 	bl	8002098 <UART_SendHex8>
	UART_SendStr("] ");
 8000286:	480f      	ldr	r0, [pc, #60]	; (80002c4 <nRF24_TransmitPacket+0x9c>)
 8000288:	f001 fec2 	bl	8002010 <UART_SendStr>

	// Clear pending IRQ flags
    nRF24_ClearIRQFlags();
 800028c:	f001 fc7c 	bl	8001b88 <nRF24_ClearIRQFlags>

	if (status & nRF24_FLAG_MAX_RT) {
 8000290:	7bfb      	ldrb	r3, [r7, #15]
 8000292:	f003 0310 	and.w	r3, r3, #16
 8000296:	2b00      	cmp	r3, #0
 8000298:	d001      	beq.n	800029e <nRF24_TransmitPacket+0x76>
		// Auto retransmit counter exceeds the programmed maximum limit (FIFO is not removed)
		return nRF24_TX_MAXRT;
 800029a:	2303      	movs	r3, #3
 800029c:	e009      	b.n	80002b2 <nRF24_TransmitPacket+0x8a>
	}

	if (status & nRF24_FLAG_TX_DS) {
 800029e:	7bfb      	ldrb	r3, [r7, #15]
 80002a0:	f003 0320 	and.w	r3, r3, #32
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	d001      	beq.n	80002ac <nRF24_TransmitPacket+0x84>
		// Successful transmission
		return nRF24_TX_SUCCESS;
 80002a8:	2301      	movs	r3, #1
 80002aa:	e002      	b.n	80002b2 <nRF24_TransmitPacket+0x8a>
	}
	// Some banana happens, a payload remains in the TX FIFO, flush it
	nRF24_FlushTX();
 80002ac:	f001 fc64 	bl	8001b78 <nRF24_FlushTX>

	return nRF24_TX_ERROR;
 80002b0:	2300      	movs	r3, #0
}
 80002b2:	4618      	mov	r0, r3
 80002b4:	3710      	adds	r7, #16
 80002b6:	46bd      	mov	sp, r7
 80002b8:	bd80      	pop	{r7, pc}
 80002ba:	bf00      	nop
 80002bc:	000fffff 	.word	0x000fffff
 80002c0:	080033b8 	.word	0x080033b8
 80002c4:	080033bc 	.word	0x080033bc

080002c8 <Transmit_Message>:
	}
}

//La fonction transmet le message Message de longueur donnée par l'argument longueur.
//La fonction indique aussi sur l'UART si la transmission s'est faite.
void Transmit_Message(uint8_t *Message,uint8_t longueur) {
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b082      	sub	sp, #8
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	6078      	str	r0, [r7, #4]
 80002d0:	460b      	mov	r3, r1
 80002d2:	70fb      	strb	r3, [r7, #3]

	payload_length = longueur;
 80002d4:	4a1d      	ldr	r2, [pc, #116]	; (800034c <Transmit_Message+0x84>)
 80002d6:	78fb      	ldrb	r3, [r7, #3]
 80002d8:	7013      	strb	r3, [r2, #0]

	UART_SendStr("Message a transmettre:>");
 80002da:	481d      	ldr	r0, [pc, #116]	; (8000350 <Transmit_Message+0x88>)
 80002dc:	f001 fe98 	bl	8002010 <UART_SendStr>
	UART_SendBufHex((char *)Message,payload_length);
 80002e0:	4b1a      	ldr	r3, [pc, #104]	; (800034c <Transmit_Message+0x84>)
 80002e2:	781b      	ldrb	r3, [r3, #0]
 80002e4:	b29b      	uxth	r3, r3
 80002e6:	4619      	mov	r1, r3
 80002e8:	6878      	ldr	r0, [r7, #4]
 80002ea:	f001 fea7 	bl	800203c <UART_SendBufHex>
	UART_SendStr("<: ");
 80002ee:	4819      	ldr	r0, [pc, #100]	; (8000354 <Transmit_Message+0x8c>)
 80002f0:	f001 fe8e 	bl	8002010 <UART_SendStr>

	// Transmit a packet
	tx_result = nRF24_TransmitPacket(Message, payload_length);
 80002f4:	4b15      	ldr	r3, [pc, #84]	; (800034c <Transmit_Message+0x84>)
 80002f6:	781b      	ldrb	r3, [r3, #0]
 80002f8:	4619      	mov	r1, r3
 80002fa:	6878      	ldr	r0, [r7, #4]
 80002fc:	f7ff ff94 	bl	8000228 <nRF24_TransmitPacket>
 8000300:	4603      	mov	r3, r0
 8000302:	461a      	mov	r2, r3
 8000304:	4b14      	ldr	r3, [pc, #80]	; (8000358 <Transmit_Message+0x90>)
 8000306:	701a      	strb	r2, [r3, #0]
	switch (tx_result) {
 8000308:	4b13      	ldr	r3, [pc, #76]	; (8000358 <Transmit_Message+0x90>)
 800030a:	781b      	ldrb	r3, [r3, #0]
 800030c:	2b03      	cmp	r3, #3
 800030e:	d00e      	beq.n	800032e <Transmit_Message+0x66>
 8000310:	2b03      	cmp	r3, #3
 8000312:	dc10      	bgt.n	8000336 <Transmit_Message+0x6e>
 8000314:	2b01      	cmp	r3, #1
 8000316:	d002      	beq.n	800031e <Transmit_Message+0x56>
 8000318:	2b02      	cmp	r3, #2
 800031a:	d004      	beq.n	8000326 <Transmit_Message+0x5e>
 800031c:	e00b      	b.n	8000336 <Transmit_Message+0x6e>
		case nRF24_TX_SUCCESS:
			UART_SendStr("OK");
 800031e:	480f      	ldr	r0, [pc, #60]	; (800035c <Transmit_Message+0x94>)
 8000320:	f001 fe76 	bl	8002010 <UART_SendStr>
			break;
 8000324:	e00b      	b.n	800033e <Transmit_Message+0x76>
		case nRF24_TX_TIMEOUT:
			UART_SendStr("TIMEOUT");
 8000326:	480e      	ldr	r0, [pc, #56]	; (8000360 <Transmit_Message+0x98>)
 8000328:	f001 fe72 	bl	8002010 <UART_SendStr>
			break;
 800032c:	e007      	b.n	800033e <Transmit_Message+0x76>
		case nRF24_TX_MAXRT:
			UART_SendStr("MAX RETRANSMIT");
 800032e:	480d      	ldr	r0, [pc, #52]	; (8000364 <Transmit_Message+0x9c>)
 8000330:	f001 fe6e 	bl	8002010 <UART_SendStr>
			break;
 8000334:	e003      	b.n	800033e <Transmit_Message+0x76>
		default:
			UART_SendStr("ERROR");
 8000336:	480c      	ldr	r0, [pc, #48]	; (8000368 <Transmit_Message+0xa0>)
 8000338:	f001 fe6a 	bl	8002010 <UART_SendStr>
			break;
 800033c:	bf00      	nop
	}
	UART_SendStr("\r\n");
 800033e:	480b      	ldr	r0, [pc, #44]	; (800036c <Transmit_Message+0xa4>)
 8000340:	f001 fe66 	bl	8002010 <UART_SendStr>
}
 8000344:	bf00      	nop
 8000346:	3708      	adds	r7, #8
 8000348:	46bd      	mov	sp, r7
 800034a:	bd80      	pop	{r7, pc}
 800034c:	20000000 	.word	0x20000000
 8000350:	08003468 	.word	0x08003468
 8000354:	08003480 	.word	0x08003480
 8000358:	20000024 	.word	0x20000024
 800035c:	08003484 	.word	0x08003484
 8000360:	08003488 	.word	0x08003488
 8000364:	08003490 	.word	0x08003490
 8000368:	080034a0 	.word	0x080034a0
 800036c:	080034a8 	.word	0x080034a8

08000370 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000370:	b480      	push	{r7}
 8000372:	b083      	sub	sp, #12
 8000374:	af00      	add	r7, sp, #0
 8000376:	4603      	mov	r3, r0
 8000378:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800037a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800037e:	2b00      	cmp	r3, #0
 8000380:	db0b      	blt.n	800039a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000382:	79fb      	ldrb	r3, [r7, #7]
 8000384:	f003 021f 	and.w	r2, r3, #31
 8000388:	4907      	ldr	r1, [pc, #28]	; (80003a8 <__NVIC_EnableIRQ+0x38>)
 800038a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800038e:	095b      	lsrs	r3, r3, #5
 8000390:	2001      	movs	r0, #1
 8000392:	fa00 f202 	lsl.w	r2, r0, r2
 8000396:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800039a:	bf00      	nop
 800039c:	370c      	adds	r7, #12
 800039e:	46bd      	mov	sp, r7
 80003a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a4:	4770      	bx	lr
 80003a6:	bf00      	nop
 80003a8:	e000e100 	.word	0xe000e100

080003ac <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80003ac:	b480      	push	{r7}
 80003ae:	b083      	sub	sp, #12
 80003b0:	af00      	add	r7, sp, #0
 80003b2:	4603      	mov	r3, r0
 80003b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80003b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	db12      	blt.n	80003e4 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80003be:	79fb      	ldrb	r3, [r7, #7]
 80003c0:	f003 021f 	and.w	r2, r3, #31
 80003c4:	490a      	ldr	r1, [pc, #40]	; (80003f0 <__NVIC_DisableIRQ+0x44>)
 80003c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003ca:	095b      	lsrs	r3, r3, #5
 80003cc:	2001      	movs	r0, #1
 80003ce:	fa00 f202 	lsl.w	r2, r0, r2
 80003d2:	3320      	adds	r3, #32
 80003d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80003d8:	f3bf 8f4f 	dsb	sy
}
 80003dc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80003de:	f3bf 8f6f 	isb	sy
}
 80003e2:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80003e4:	bf00      	nop
 80003e6:	370c      	adds	r7, #12
 80003e8:	46bd      	mov	sp, r7
 80003ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ee:	4770      	bx	lr
 80003f0:	e000e100 	.word	0xe000e100

080003f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80003f4:	b480      	push	{r7}
 80003f6:	b083      	sub	sp, #12
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	4603      	mov	r3, r0
 80003fc:	6039      	str	r1, [r7, #0]
 80003fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000400:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000404:	2b00      	cmp	r3, #0
 8000406:	db0a      	blt.n	800041e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000408:	683b      	ldr	r3, [r7, #0]
 800040a:	b2da      	uxtb	r2, r3
 800040c:	490c      	ldr	r1, [pc, #48]	; (8000440 <__NVIC_SetPriority+0x4c>)
 800040e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000412:	0112      	lsls	r2, r2, #4
 8000414:	b2d2      	uxtb	r2, r2
 8000416:	440b      	add	r3, r1
 8000418:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800041c:	e00a      	b.n	8000434 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800041e:	683b      	ldr	r3, [r7, #0]
 8000420:	b2da      	uxtb	r2, r3
 8000422:	4908      	ldr	r1, [pc, #32]	; (8000444 <__NVIC_SetPriority+0x50>)
 8000424:	79fb      	ldrb	r3, [r7, #7]
 8000426:	f003 030f 	and.w	r3, r3, #15
 800042a:	3b04      	subs	r3, #4
 800042c:	0112      	lsls	r2, r2, #4
 800042e:	b2d2      	uxtb	r2, r2
 8000430:	440b      	add	r3, r1
 8000432:	761a      	strb	r2, [r3, #24]
}
 8000434:	bf00      	nop
 8000436:	370c      	adds	r7, #12
 8000438:	46bd      	mov	sp, r7
 800043a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800043e:	4770      	bx	lr
 8000440:	e000e100 	.word	0xe000e100
 8000444:	e000ed00 	.word	0xe000ed00

08000448 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000448:	b480      	push	{r7}
 800044a:	b085      	sub	sp, #20
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000450:	4b08      	ldr	r3, [pc, #32]	; (8000474 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000452:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000454:	4907      	ldr	r1, [pc, #28]	; (8000474 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	4313      	orrs	r3, r2
 800045a:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800045c:	4b05      	ldr	r3, [pc, #20]	; (8000474 <LL_APB1_GRP1_EnableClock+0x2c>)
 800045e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	4013      	ands	r3, r2
 8000464:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000466:	68fb      	ldr	r3, [r7, #12]
}
 8000468:	bf00      	nop
 800046a:	3714      	adds	r7, #20
 800046c:	46bd      	mov	sp, r7
 800046e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000472:	4770      	bx	lr
 8000474:	40021000 	.word	0x40021000

08000478 <LL_APB1_GRP1_DisableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
 8000478:	b480      	push	{r7}
 800047a:	b083      	sub	sp, #12
 800047c:	af00      	add	r7, sp, #0
 800047e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8000480:	4b06      	ldr	r3, [pc, #24]	; (800049c <LL_APB1_GRP1_DisableClock+0x24>)
 8000482:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	43db      	mvns	r3, r3
 8000488:	4904      	ldr	r1, [pc, #16]	; (800049c <LL_APB1_GRP1_DisableClock+0x24>)
 800048a:	4013      	ands	r3, r2
 800048c:	658b      	str	r3, [r1, #88]	; 0x58
}
 800048e:	bf00      	nop
 8000490:	370c      	adds	r7, #12
 8000492:	46bd      	mov	sp, r7
 8000494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000498:	4770      	bx	lr
 800049a:	bf00      	nop
 800049c:	40021000 	.word	0x40021000

080004a0 <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
 80004a0:	b480      	push	{r7}
 80004a2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80004a4:	4b06      	ldr	r3, [pc, #24]	; (80004c0 <LL_RCC_LSE_Enable+0x20>)
 80004a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80004aa:	4a05      	ldr	r2, [pc, #20]	; (80004c0 <LL_RCC_LSE_Enable+0x20>)
 80004ac:	f043 0301 	orr.w	r3, r3, #1
 80004b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80004b4:	bf00      	nop
 80004b6:	46bd      	mov	sp, r7
 80004b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop
 80004c0:	40021000 	.word	0x40021000

080004c4 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 80004c4:	b480      	push	{r7}
 80004c6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL);
 80004c8:	4b07      	ldr	r3, [pc, #28]	; (80004e8 <LL_RCC_LSE_IsReady+0x24>)
 80004ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80004ce:	f003 0302 	and.w	r3, r3, #2
 80004d2:	2b02      	cmp	r3, #2
 80004d4:	d101      	bne.n	80004da <LL_RCC_LSE_IsReady+0x16>
 80004d6:	2301      	movs	r3, #1
 80004d8:	e000      	b.n	80004dc <LL_RCC_LSE_IsReady+0x18>
 80004da:	2300      	movs	r3, #0
}
 80004dc:	4618      	mov	r0, r3
 80004de:	46bd      	mov	sp, r7
 80004e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e4:	4770      	bx	lr
 80004e6:	bf00      	nop
 80004e8:	40021000 	.word	0x40021000

080004ec <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 80004ec:	b480      	push	{r7}
 80004ee:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80004f0:	4b05      	ldr	r3, [pc, #20]	; (8000508 <LL_RCC_MSI_Enable+0x1c>)
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	4a04      	ldr	r2, [pc, #16]	; (8000508 <LL_RCC_MSI_Enable+0x1c>)
 80004f6:	f043 0301 	orr.w	r3, r3, #1
 80004fa:	6013      	str	r3, [r2, #0]
}
 80004fc:	bf00      	nop
 80004fe:	46bd      	mov	sp, r7
 8000500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop
 8000508:	40021000 	.word	0x40021000

0800050c <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 800050c:	b480      	push	{r7}
 800050e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RCC_CR_MSIRDY) ? 1UL : 0UL);
 8000510:	4b06      	ldr	r3, [pc, #24]	; (800052c <LL_RCC_MSI_IsReady+0x20>)
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	f003 0302 	and.w	r3, r3, #2
 8000518:	2b02      	cmp	r3, #2
 800051a:	d101      	bne.n	8000520 <LL_RCC_MSI_IsReady+0x14>
 800051c:	2301      	movs	r3, #1
 800051e:	e000      	b.n	8000522 <LL_RCC_MSI_IsReady+0x16>
 8000520:	2300      	movs	r3, #0
}
 8000522:	4618      	mov	r0, r3
 8000524:	46bd      	mov	sp, r7
 8000526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052a:	4770      	bx	lr
 800052c:	40021000 	.word	0x40021000

08000530 <LL_RCC_MSI_EnablePLLMode>:
  *       ready
  * @rmtoll CR           MSIPLLEN      LL_RCC_MSI_EnablePLLMode
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_EnablePLLMode(void)
{
 8000530:	b480      	push	{r7}
 8000532:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 8000534:	4b05      	ldr	r3, [pc, #20]	; (800054c <LL_RCC_MSI_EnablePLLMode+0x1c>)
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	4a04      	ldr	r2, [pc, #16]	; (800054c <LL_RCC_MSI_EnablePLLMode+0x1c>)
 800053a:	f043 0304 	orr.w	r3, r3, #4
 800053e:	6013      	str	r3, [r2, #0]
}
 8000540:	bf00      	nop
 8000542:	46bd      	mov	sp, r7
 8000544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop
 800054c:	40021000 	.word	0x40021000

08000550 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000550:	b480      	push	{r7}
 8000552:	b083      	sub	sp, #12
 8000554:	af00      	add	r7, sp, #0
 8000556:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000558:	4b06      	ldr	r3, [pc, #24]	; (8000574 <LL_RCC_SetSysClkSource+0x24>)
 800055a:	689b      	ldr	r3, [r3, #8]
 800055c:	f023 0203 	bic.w	r2, r3, #3
 8000560:	4904      	ldr	r1, [pc, #16]	; (8000574 <LL_RCC_SetSysClkSource+0x24>)
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	4313      	orrs	r3, r2
 8000566:	608b      	str	r3, [r1, #8]
}
 8000568:	bf00      	nop
 800056a:	370c      	adds	r7, #12
 800056c:	46bd      	mov	sp, r7
 800056e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000572:	4770      	bx	lr
 8000574:	40021000 	.word	0x40021000

08000578 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000578:	b480      	push	{r7}
 800057a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800057c:	4b04      	ldr	r3, [pc, #16]	; (8000590 <LL_RCC_GetSysClkSource+0x18>)
 800057e:	689b      	ldr	r3, [r3, #8]
 8000580:	f003 030c 	and.w	r3, r3, #12
}
 8000584:	4618      	mov	r0, r3
 8000586:	46bd      	mov	sp, r7
 8000588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop
 8000590:	40021000 	.word	0x40021000

08000594 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000594:	b480      	push	{r7}
 8000596:	b083      	sub	sp, #12
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800059c:	4b06      	ldr	r3, [pc, #24]	; (80005b8 <LL_RCC_SetAHBPrescaler+0x24>)
 800059e:	689b      	ldr	r3, [r3, #8]
 80005a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80005a4:	4904      	ldr	r1, [pc, #16]	; (80005b8 <LL_RCC_SetAHBPrescaler+0x24>)
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	4313      	orrs	r3, r2
 80005aa:	608b      	str	r3, [r1, #8]
}
 80005ac:	bf00      	nop
 80005ae:	370c      	adds	r7, #12
 80005b0:	46bd      	mov	sp, r7
 80005b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b6:	4770      	bx	lr
 80005b8:	40021000 	.word	0x40021000

080005bc <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80005bc:	b480      	push	{r7}
 80005be:	b083      	sub	sp, #12
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80005c4:	4b06      	ldr	r3, [pc, #24]	; (80005e0 <LL_RCC_SetAPB1Prescaler+0x24>)
 80005c6:	689b      	ldr	r3, [r3, #8]
 80005c8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80005cc:	4904      	ldr	r1, [pc, #16]	; (80005e0 <LL_RCC_SetAPB1Prescaler+0x24>)
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	4313      	orrs	r3, r2
 80005d2:	608b      	str	r3, [r1, #8]
}
 80005d4:	bf00      	nop
 80005d6:	370c      	adds	r7, #12
 80005d8:	46bd      	mov	sp, r7
 80005da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005de:	4770      	bx	lr
 80005e0:	40021000 	.word	0x40021000

080005e4 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80005e4:	b480      	push	{r7}
 80005e6:	b083      	sub	sp, #12
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80005ec:	4b06      	ldr	r3, [pc, #24]	; (8000608 <LL_RCC_SetAPB2Prescaler+0x24>)
 80005ee:	689b      	ldr	r3, [r3, #8]
 80005f0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80005f4:	4904      	ldr	r1, [pc, #16]	; (8000608 <LL_RCC_SetAPB2Prescaler+0x24>)
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	4313      	orrs	r3, r2
 80005fa:	608b      	str	r3, [r1, #8]
}
 80005fc:	bf00      	nop
 80005fe:	370c      	adds	r7, #12
 8000600:	46bd      	mov	sp, r7
 8000602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000606:	4770      	bx	lr
 8000608:	40021000 	.word	0x40021000

0800060c <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000610:	4b05      	ldr	r3, [pc, #20]	; (8000628 <LL_RCC_PLL_Enable+0x1c>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	4a04      	ldr	r2, [pc, #16]	; (8000628 <LL_RCC_PLL_Enable+0x1c>)
 8000616:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800061a:	6013      	str	r3, [r2, #0]
}
 800061c:	bf00      	nop
 800061e:	46bd      	mov	sp, r7
 8000620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000624:	4770      	bx	lr
 8000626:	bf00      	nop
 8000628:	40021000 	.word	0x40021000

0800062c <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800062c:	b480      	push	{r7}
 800062e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
 8000630:	4b07      	ldr	r3, [pc, #28]	; (8000650 <LL_RCC_PLL_IsReady+0x24>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000638:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800063c:	d101      	bne.n	8000642 <LL_RCC_PLL_IsReady+0x16>
 800063e:	2301      	movs	r3, #1
 8000640:	e000      	b.n	8000644 <LL_RCC_PLL_IsReady+0x18>
 8000642:	2300      	movs	r3, #0
}
 8000644:	4618      	mov	r0, r3
 8000646:	46bd      	mov	sp, r7
 8000648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064c:	4770      	bx	lr
 800064e:	bf00      	nop
 8000650:	40021000 	.word	0x40021000

08000654 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 8000654:	b480      	push	{r7}
 8000656:	b085      	sub	sp, #20
 8000658:	af00      	add	r7, sp, #0
 800065a:	60f8      	str	r0, [r7, #12]
 800065c:	60b9      	str	r1, [r7, #8]
 800065e:	607a      	str	r2, [r7, #4]
 8000660:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 8000662:	4b0a      	ldr	r3, [pc, #40]	; (800068c <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8000664:	68da      	ldr	r2, [r3, #12]
 8000666:	4b0a      	ldr	r3, [pc, #40]	; (8000690 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8000668:	4013      	ands	r3, r2
 800066a:	68f9      	ldr	r1, [r7, #12]
 800066c:	68ba      	ldr	r2, [r7, #8]
 800066e:	4311      	orrs	r1, r2
 8000670:	687a      	ldr	r2, [r7, #4]
 8000672:	0212      	lsls	r2, r2, #8
 8000674:	4311      	orrs	r1, r2
 8000676:	683a      	ldr	r2, [r7, #0]
 8000678:	430a      	orrs	r2, r1
 800067a:	4904      	ldr	r1, [pc, #16]	; (800068c <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 800067c:	4313      	orrs	r3, r2
 800067e:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 8000680:	bf00      	nop
 8000682:	3714      	adds	r7, #20
 8000684:	46bd      	mov	sp, r7
 8000686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068a:	4770      	bx	lr
 800068c:	40021000 	.word	0x40021000
 8000690:	f9ff808c 	.word	0xf9ff808c

08000694 <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 8000694:	b480      	push	{r7}
 8000696:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8000698:	4b05      	ldr	r3, [pc, #20]	; (80006b0 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 800069a:	68db      	ldr	r3, [r3, #12]
 800069c:	4a04      	ldr	r2, [pc, #16]	; (80006b0 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 800069e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80006a2:	60d3      	str	r3, [r2, #12]
}
 80006a4:	bf00      	nop
 80006a6:	46bd      	mov	sp, r7
 80006a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ac:	4770      	bx	lr
 80006ae:	bf00      	nop
 80006b0:	40021000 	.word	0x40021000

080006b4 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 80006b4:	b480      	push	{r7}
 80006b6:	b083      	sub	sp, #12
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80006bc:	4b06      	ldr	r3, [pc, #24]	; (80006d8 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 80006c4:	4904      	ldr	r1, [pc, #16]	; (80006d8 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	4313      	orrs	r3, r2
 80006ca:	600b      	str	r3, [r1, #0]
}
 80006cc:	bf00      	nop
 80006ce:	370c      	adds	r7, #12
 80006d0:	46bd      	mov	sp, r7
 80006d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d6:	4770      	bx	lr
 80006d8:	40007000 	.word	0x40007000

080006dc <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80006e0:	4b05      	ldr	r3, [pc, #20]	; (80006f8 <LL_LPM_EnableSleep+0x1c>)
 80006e2:	691b      	ldr	r3, [r3, #16]
 80006e4:	4a04      	ldr	r2, [pc, #16]	; (80006f8 <LL_LPM_EnableSleep+0x1c>)
 80006e6:	f023 0304 	bic.w	r3, r3, #4
 80006ea:	6113      	str	r3, [r2, #16]
}
 80006ec:	bf00      	nop
 80006ee:	46bd      	mov	sp, r7
 80006f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f4:	4770      	bx	lr
 80006f6:	bf00      	nop
 80006f8:	e000ed00 	.word	0xe000ed00

080006fc <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80006fc:	b480      	push	{r7}
 80006fe:	b083      	sub	sp, #12
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000704:	4b06      	ldr	r3, [pc, #24]	; (8000720 <LL_FLASH_SetLatency+0x24>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	f023 0207 	bic.w	r2, r3, #7
 800070c:	4904      	ldr	r1, [pc, #16]	; (8000720 <LL_FLASH_SetLatency+0x24>)
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	4313      	orrs	r3, r2
 8000712:	600b      	str	r3, [r1, #0]
}
 8000714:	bf00      	nop
 8000716:	370c      	adds	r7, #12
 8000718:	46bd      	mov	sp, r7
 800071a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071e:	4770      	bx	lr
 8000720:	40022000 	.word	0x40022000

08000724 <SystemClock_Config_80M>:
  *            MSI Frequency(Hz)              = 4000000
  *            Flash Latency(WS)              = 4
  */

void SystemClock_Config_80M()   // TEACHER
{
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
	/* MSI configuration and activation */
	LL_RCC_MSI_Enable();			// normalement il est deja enabled
 8000728:	f7ff fee0 	bl	80004ec <LL_RCC_MSI_Enable>
	while	(LL_RCC_MSI_IsReady() != 1)	// c'est pour le cas ou on l'aurait change
 800072c:	bf00      	nop
 800072e:	f7ff feed 	bl	800050c <LL_RCC_MSI_IsReady>
 8000732:	4603      	mov	r3, r0
 8000734:	2b01      	cmp	r3, #1
 8000736:	d1fa      	bne.n	800072e <SystemClock_Config_80M+0xa>
		{ }

	LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);	// 4 pour 80MHz
 8000738:	2004      	movs	r0, #4
 800073a:	f7ff ffdf 	bl	80006fc <LL_FLASH_SetLatency>
	LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); //réglage tension régulateur interne
 800073e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000742:	f7ff ffb7 	bl	80006b4 <LL_PWR_SetRegulVoltageScaling>

	// demarrer la PLL principale 4MHz --> 80 MHz
	LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 40, LL_RCC_PLLR_DIV_2);
 8000746:	2300      	movs	r3, #0
 8000748:	2228      	movs	r2, #40	; 0x28
 800074a:	2100      	movs	r1, #0
 800074c:	2001      	movs	r0, #1
 800074e:	f7ff ff81 	bl	8000654 <LL_RCC_PLL_ConfigDomain_SYS>
	LL_RCC_PLL_Enable();
 8000752:	f7ff ff5b 	bl	800060c <LL_RCC_PLL_Enable>
	LL_RCC_PLL_EnableDomain_SYS();
 8000756:	f7ff ff9d 	bl	8000694 <LL_RCC_PLL_EnableDomain_SYS>
	while	( LL_RCC_PLL_IsReady() != 1 )
 800075a:	bf00      	nop
 800075c:	f7ff ff66 	bl	800062c <LL_RCC_PLL_IsReady>
 8000760:	4603      	mov	r3, r0
 8000762:	2b01      	cmp	r3, #1
 8000764:	d1fa      	bne.n	800075c <SystemClock_Config_80M+0x38>
		{ }

	// connecter Sysclk sur cette PLL
	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000766:	2000      	movs	r0, #0
 8000768:	f7ff ff14 	bl	8000594 <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 800076c:	2003      	movs	r0, #3
 800076e:	f7ff feef 	bl	8000550 <LL_RCC_SetSysClkSource>
	while	( LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL )
 8000772:	bf00      	nop
 8000774:	f7ff ff00 	bl	8000578 <LL_RCC_GetSysClkSource>
 8000778:	4603      	mov	r3, r0
 800077a:	2b0c      	cmp	r3, #12
 800077c:	d1fa      	bne.n	8000774 <SystemClock_Config_80M+0x50>
		{ }

	/* Set APB1 & APB2 prescaler*/
	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 800077e:	2000      	movs	r0, #0
 8000780:	f7ff ff1c 	bl	80005bc <LL_RCC_SetAPB1Prescaler>
	LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000784:	2000      	movs	r0, #0
 8000786:	f7ff ff2d 	bl	80005e4 <LL_RCC_SetAPB2Prescaler>

	//update global variable SystemCoreClock --> give access to CPU clock frequency.
	LL_SetSystemCoreClock(80000000);
 800078a:	4802      	ldr	r0, [pc, #8]	; (8000794 <SystemClock_Config_80M+0x70>)
 800078c:	f002 fdcc 	bl	8003328 <LL_SetSystemCoreClock>
}
 8000790:	bf00      	nop
 8000792:	bd80      	pop	{r7, pc}
 8000794:	04c4b400 	.word	0x04c4b400

08000798 <Enable_MSI_LSE_Calibration>:
        while(1);
    }
}

void Enable_MSI_LSE_Calibration(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
    /* Activer la LSE */
    LL_RCC_LSE_Enable();
 800079c:	f7ff fe80 	bl	80004a0 <LL_RCC_LSE_Enable>
    while (LL_RCC_LSE_IsReady() != 1) {}
 80007a0:	bf00      	nop
 80007a2:	f7ff fe8f 	bl	80004c4 <LL_RCC_LSE_IsReady>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b01      	cmp	r3, #1
 80007aa:	d1fa      	bne.n	80007a2 <Enable_MSI_LSE_Calibration+0xa>

    /* Connecter la MSI sur la LSE pour calibration */
    LL_RCC_MSI_EnablePLLMode(); // permet la correction auto par LSE
 80007ac:	f7ff fec0 	bl	8000530 <LL_RCC_MSI_EnablePLLMode>
}
 80007b0:	bf00      	nop
 80007b2:	bd80      	pop	{r7, pc}

080007b4 <Enter_Sleep_100Hz>:
{
    LL_RCC_MSI_DisablePLLMode();
}

void Enter_Sleep_100Hz(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	af00      	add	r7, sp, #0
    /* Configuration du timer d’interruption (100 Hz = 10 ms) */
    // Hypothèse : un timer (TIMx) ou SysTick est déjà configuré ailleurs
    // pour générer une IRQ toutes les 10 ms.

	/* === Activation horloge du TIM2 === */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 80007b8:	2001      	movs	r0, #1
 80007ba:	f7ff fe45 	bl	8000448 <LL_APB1_GRP1_EnableClock>
	 * Fréquence MSI = 4 MHz
	 * PSC = 399 → 4 MHz / (399+1) = 10 kHz
	 * ARR = 99  → 10 kHz / (99+1) = 100 Hz
	 */
    // Reset TIM2 configuration
	 TIM2->CR1 = 0;        // Reset Control Register 1
 80007be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80007c2:	2200      	movs	r2, #0
 80007c4:	601a      	str	r2, [r3, #0]
	 TIM2->CR2 = 0;        // Reset Control Register 2
 80007c6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80007ca:	2200      	movs	r2, #0
 80007cc:	605a      	str	r2, [r3, #4]
	 TIM2->DIER = 0;       // Disable interrupts
 80007ce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80007d2:	2200      	movs	r2, #0
 80007d4:	60da      	str	r2, [r3, #12]
	 TIM2->SR = 0;         // Clear status register
 80007d6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80007da:	2200      	movs	r2, #0
 80007dc:	611a      	str	r2, [r3, #16]

	 TIM2->PSC = (4000000 / 10000) - 1; // Prescaler to get 10 kHz
 80007de:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80007e2:	f240 128f 	movw	r2, #399	; 0x18f
 80007e6:	629a      	str	r2, [r3, #40]	; 0x28
	 TIM2->ARR = (10000 / 100) - 1; // Auto-reload for 100 Hz
 80007e8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80007ec:	2263      	movs	r2, #99	; 0x63
 80007ee:	62da      	str	r2, [r3, #44]	; 0x2c

	 // Enable Update Interrupt
	 TIM2->DIER |= TIM_DIER_UIE;
 80007f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80007f4:	68db      	ldr	r3, [r3, #12]
 80007f6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80007fa:	f043 0301 	orr.w	r3, r3, #1
 80007fe:	60d3      	str	r3, [r2, #12]

	 // Enable Timer
	 TIM2->CR1 |= TIM_CR1_CEN;
 8000800:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800080a:	f043 0301 	orr.w	r3, r3, #1
 800080e:	6013      	str	r3, [r2, #0]

	/* === Configuration NVIC === */
	NVIC_SetPriority(TIM2_IRQn, 0);
 8000810:	2100      	movs	r1, #0
 8000812:	201c      	movs	r0, #28
 8000814:	f7ff fdee 	bl	80003f4 <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM2_IRQn);
 8000818:	201c      	movs	r0, #28
 800081a:	f7ff fda9 	bl	8000370 <__NVIC_EnableIRQ>

    LL_LPM_EnableSleep();    // Autorise le mode Sleep
 800081e:	f7ff ff5d 	bl	80006dc <LL_LPM_EnableSleep>
    __WFI();                 // Attente d’interruption → Sleep 10 ms
 8000822:	bf30      	wfi
}
 8000824:	bf00      	nop
 8000826:	bd80      	pop	{r7, pc}

08000828 <Exit_Sleep_100Hz>:

void Exit_Sleep_100Hz(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
    /* === Désactivation des interruptions du timer === */
    NVIC_DisableIRQ(TIM2_IRQn);       // Désactive l'IRQ dans le NVIC
 800082c:	201c      	movs	r0, #28
 800082e:	f7ff fdbd 	bl	80003ac <__NVIC_DisableIRQ>
    TIM2->DIER &= ~TIM_DIER_UIE;      // Désactive l'interruption d'update TIM2
 8000832:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000836:	68db      	ldr	r3, [r3, #12]
 8000838:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800083c:	f023 0301 	bic.w	r3, r3, #1
 8000840:	60d3      	str	r3, [r2, #12]

    /* === Arrêt du compteur TIM2 === */
    TIM2->CR1 &= ~TIM_CR1_CEN;        // Stoppe le timer
 8000842:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800084c:	f023 0301 	bic.w	r3, r3, #1
 8000850:	6013      	str	r3, [r2, #0]

    /* === Réinitialisation optionnelle des registres du timer === */
    TIM2->CR1 = 0;
 8000852:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000856:	2200      	movs	r2, #0
 8000858:	601a      	str	r2, [r3, #0]
    TIM2->CR2 = 0;
 800085a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800085e:	2200      	movs	r2, #0
 8000860:	605a      	str	r2, [r3, #4]
    TIM2->SR = 0;
 8000862:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000866:	2200      	movs	r2, #0
 8000868:	611a      	str	r2, [r3, #16]

    /* === Désactivation de l'horloge du timer (optionnel) === */
    LL_APB1_GRP1_DisableClock(LL_APB1_GRP1_PERIPH_TIM2);
 800086a:	2001      	movs	r0, #1
 800086c:	f7ff fe04 	bl	8000478 <LL_APB1_GRP1_DisableClock>

    /* === Désactivation du mode Sleep === */
    //            LL_LPM_DesableSleep();
}
 8000870:	bf00      	nop
 8000872:	bd80      	pop	{r7, pc}

08000874 <mySystick>:


// config systick avec interrupt. L'argument periode_en_ticks indique la période de débordement
//du Systick, donnée en nombre de périodes du buc clock.
void mySystick( unsigned int periode_en_ticks )
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b082      	sub	sp, #8
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
	// periode
	SysTick->LOAD  = periode_en_ticks - 1;
 800087c:	4a0c      	ldr	r2, [pc, #48]	; (80008b0 <mySystick+0x3c>)
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	3b01      	subs	r3, #1
 8000882:	6053      	str	r3, [r2, #4]

	// priorite
	NVIC_SetPriority( SysTick_IRQn, 7 );
 8000884:	2107      	movs	r1, #7
 8000886:	f04f 30ff 	mov.w	r0, #4294967295
 800088a:	f7ff fdb3 	bl	80003f4 <__NVIC_SetPriority>
	// init counter
	SysTick->VAL = 0;
 800088e:	4b08      	ldr	r3, [pc, #32]	; (80008b0 <mySystick+0x3c>)
 8000890:	2200      	movs	r2, #0
 8000892:	609a      	str	r2, [r3, #8]
	// prescale (0 ===> %8)
	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk;
 8000894:	4b06      	ldr	r3, [pc, #24]	; (80008b0 <mySystick+0x3c>)
 8000896:	2204      	movs	r2, #4
 8000898:	601a      	str	r2, [r3, #0]
	// enable timer, enable interrupt
	SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk;
 800089a:	4b05      	ldr	r3, [pc, #20]	; (80008b0 <mySystick+0x3c>)
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	4a04      	ldr	r2, [pc, #16]	; (80008b0 <mySystick+0x3c>)
 80008a0:	f043 0303 	orr.w	r3, r3, #3
 80008a4:	6013      	str	r3, [r2, #0]
}
 80008a6:	bf00      	nop
 80008a8:	3708      	adds	r7, #8
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	e000e010 	.word	0xe000e010

080008b4 <__NVIC_GetPriorityGrouping>:
{
 80008b4:	b480      	push	{r7}
 80008b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008b8:	4b04      	ldr	r3, [pc, #16]	; (80008cc <__NVIC_GetPriorityGrouping+0x18>)
 80008ba:	68db      	ldr	r3, [r3, #12]
 80008bc:	0a1b      	lsrs	r3, r3, #8
 80008be:	f003 0307 	and.w	r3, r3, #7
}
 80008c2:	4618      	mov	r0, r3
 80008c4:	46bd      	mov	sp, r7
 80008c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ca:	4770      	bx	lr
 80008cc:	e000ed00 	.word	0xe000ed00

080008d0 <__NVIC_EnableIRQ>:
{
 80008d0:	b480      	push	{r7}
 80008d2:	b083      	sub	sp, #12
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	4603      	mov	r3, r0
 80008d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008de:	2b00      	cmp	r3, #0
 80008e0:	db0b      	blt.n	80008fa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008e2:	79fb      	ldrb	r3, [r7, #7]
 80008e4:	f003 021f 	and.w	r2, r3, #31
 80008e8:	4907      	ldr	r1, [pc, #28]	; (8000908 <__NVIC_EnableIRQ+0x38>)
 80008ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ee:	095b      	lsrs	r3, r3, #5
 80008f0:	2001      	movs	r0, #1
 80008f2:	fa00 f202 	lsl.w	r2, r0, r2
 80008f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80008fa:	bf00      	nop
 80008fc:	370c      	adds	r7, #12
 80008fe:	46bd      	mov	sp, r7
 8000900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000904:	4770      	bx	lr
 8000906:	bf00      	nop
 8000908:	e000e100 	.word	0xe000e100

0800090c <__NVIC_SetPriority>:
{
 800090c:	b480      	push	{r7}
 800090e:	b083      	sub	sp, #12
 8000910:	af00      	add	r7, sp, #0
 8000912:	4603      	mov	r3, r0
 8000914:	6039      	str	r1, [r7, #0]
 8000916:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000918:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800091c:	2b00      	cmp	r3, #0
 800091e:	db0a      	blt.n	8000936 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000920:	683b      	ldr	r3, [r7, #0]
 8000922:	b2da      	uxtb	r2, r3
 8000924:	490c      	ldr	r1, [pc, #48]	; (8000958 <__NVIC_SetPriority+0x4c>)
 8000926:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800092a:	0112      	lsls	r2, r2, #4
 800092c:	b2d2      	uxtb	r2, r2
 800092e:	440b      	add	r3, r1
 8000930:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000934:	e00a      	b.n	800094c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	b2da      	uxtb	r2, r3
 800093a:	4908      	ldr	r1, [pc, #32]	; (800095c <__NVIC_SetPriority+0x50>)
 800093c:	79fb      	ldrb	r3, [r7, #7]
 800093e:	f003 030f 	and.w	r3, r3, #15
 8000942:	3b04      	subs	r3, #4
 8000944:	0112      	lsls	r2, r2, #4
 8000946:	b2d2      	uxtb	r2, r2
 8000948:	440b      	add	r3, r1
 800094a:	761a      	strb	r2, [r3, #24]
}
 800094c:	bf00      	nop
 800094e:	370c      	adds	r7, #12
 8000950:	46bd      	mov	sp, r7
 8000952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000956:	4770      	bx	lr
 8000958:	e000e100 	.word	0xe000e100
 800095c:	e000ed00 	.word	0xe000ed00

08000960 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000960:	b480      	push	{r7}
 8000962:	b089      	sub	sp, #36	; 0x24
 8000964:	af00      	add	r7, sp, #0
 8000966:	60f8      	str	r0, [r7, #12]
 8000968:	60b9      	str	r1, [r7, #8]
 800096a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800096c:	68fb      	ldr	r3, [r7, #12]
 800096e:	f003 0307 	and.w	r3, r3, #7
 8000972:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000974:	69fb      	ldr	r3, [r7, #28]
 8000976:	f1c3 0307 	rsb	r3, r3, #7
 800097a:	2b04      	cmp	r3, #4
 800097c:	bf28      	it	cs
 800097e:	2304      	movcs	r3, #4
 8000980:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000982:	69fb      	ldr	r3, [r7, #28]
 8000984:	3304      	adds	r3, #4
 8000986:	2b06      	cmp	r3, #6
 8000988:	d902      	bls.n	8000990 <NVIC_EncodePriority+0x30>
 800098a:	69fb      	ldr	r3, [r7, #28]
 800098c:	3b03      	subs	r3, #3
 800098e:	e000      	b.n	8000992 <NVIC_EncodePriority+0x32>
 8000990:	2300      	movs	r3, #0
 8000992:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000994:	f04f 32ff 	mov.w	r2, #4294967295
 8000998:	69bb      	ldr	r3, [r7, #24]
 800099a:	fa02 f303 	lsl.w	r3, r2, r3
 800099e:	43da      	mvns	r2, r3
 80009a0:	68bb      	ldr	r3, [r7, #8]
 80009a2:	401a      	ands	r2, r3
 80009a4:	697b      	ldr	r3, [r7, #20]
 80009a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009a8:	f04f 31ff 	mov.w	r1, #4294967295
 80009ac:	697b      	ldr	r3, [r7, #20]
 80009ae:	fa01 f303 	lsl.w	r3, r1, r3
 80009b2:	43d9      	mvns	r1, r3
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009b8:	4313      	orrs	r3, r2
         );
}
 80009ba:	4618      	mov	r0, r3
 80009bc:	3724      	adds	r7, #36	; 0x24
 80009be:	46bd      	mov	sp, r7
 80009c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c4:	4770      	bx	lr
	...

080009c8 <LL_AHB2_GRP1_EnableClock>:
{
 80009c8:	b480      	push	{r7}
 80009ca:	b085      	sub	sp, #20
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80009d0:	4b08      	ldr	r3, [pc, #32]	; (80009f4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80009d2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80009d4:	4907      	ldr	r1, [pc, #28]	; (80009f4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	4313      	orrs	r3, r2
 80009da:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80009dc:	4b05      	ldr	r3, [pc, #20]	; (80009f4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80009de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	4013      	ands	r3, r2
 80009e4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80009e6:	68fb      	ldr	r3, [r7, #12]
}
 80009e8:	bf00      	nop
 80009ea:	3714      	adds	r7, #20
 80009ec:	46bd      	mov	sp, r7
 80009ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f2:	4770      	bx	lr
 80009f4:	40021000 	.word	0x40021000

080009f8 <LL_GPIO_SetPinMode>:
{
 80009f8:	b480      	push	{r7}
 80009fa:	b08b      	sub	sp, #44	; 0x2c
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	60f8      	str	r0, [r7, #12]
 8000a00:	60b9      	str	r1, [r7, #8]
 8000a02:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	681a      	ldr	r2, [r3, #0]
 8000a08:	68bb      	ldr	r3, [r7, #8]
 8000a0a:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a0c:	697b      	ldr	r3, [r7, #20]
 8000a0e:	fa93 f3a3 	rbit	r3, r3
 8000a12:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000a14:	693b      	ldr	r3, [r7, #16]
 8000a16:	61bb      	str	r3, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8000a18:	69bb      	ldr	r3, [r7, #24]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d101      	bne.n	8000a22 <LL_GPIO_SetPinMode+0x2a>
  {
    return 32U;
 8000a1e:	2320      	movs	r3, #32
 8000a20:	e003      	b.n	8000a2a <LL_GPIO_SetPinMode+0x32>
  }
  return __builtin_clz(value);
 8000a22:	69bb      	ldr	r3, [r7, #24]
 8000a24:	fab3 f383 	clz	r3, r3
 8000a28:	b2db      	uxtb	r3, r3
 8000a2a:	005b      	lsls	r3, r3, #1
 8000a2c:	2103      	movs	r1, #3
 8000a2e:	fa01 f303 	lsl.w	r3, r1, r3
 8000a32:	43db      	mvns	r3, r3
 8000a34:	401a      	ands	r2, r3
 8000a36:	68bb      	ldr	r3, [r7, #8]
 8000a38:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a3a:	6a3b      	ldr	r3, [r7, #32]
 8000a3c:	fa93 f3a3 	rbit	r3, r3
 8000a40:	61fb      	str	r3, [r7, #28]
  return result;
 8000a42:	69fb      	ldr	r3, [r7, #28]
 8000a44:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8000a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d101      	bne.n	8000a50 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8000a4c:	2320      	movs	r3, #32
 8000a4e:	e003      	b.n	8000a58 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8000a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a52:	fab3 f383 	clz	r3, r3
 8000a56:	b2db      	uxtb	r3, r3
 8000a58:	005b      	lsls	r3, r3, #1
 8000a5a:	6879      	ldr	r1, [r7, #4]
 8000a5c:	fa01 f303 	lsl.w	r3, r1, r3
 8000a60:	431a      	orrs	r2, r3
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	601a      	str	r2, [r3, #0]
}
 8000a66:	bf00      	nop
 8000a68:	372c      	adds	r7, #44	; 0x2c
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a70:	4770      	bx	lr

08000a72 <LL_GPIO_SetPinPull>:
{
 8000a72:	b480      	push	{r7}
 8000a74:	b08b      	sub	sp, #44	; 0x2c
 8000a76:	af00      	add	r7, sp, #0
 8000a78:	60f8      	str	r0, [r7, #12]
 8000a7a:	60b9      	str	r1, [r7, #8]
 8000a7c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	68da      	ldr	r2, [r3, #12]
 8000a82:	68bb      	ldr	r3, [r7, #8]
 8000a84:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a86:	697b      	ldr	r3, [r7, #20]
 8000a88:	fa93 f3a3 	rbit	r3, r3
 8000a8c:	613b      	str	r3, [r7, #16]
  return result;
 8000a8e:	693b      	ldr	r3, [r7, #16]
 8000a90:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8000a92:	69bb      	ldr	r3, [r7, #24]
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d101      	bne.n	8000a9c <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8000a98:	2320      	movs	r3, #32
 8000a9a:	e003      	b.n	8000aa4 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8000a9c:	69bb      	ldr	r3, [r7, #24]
 8000a9e:	fab3 f383 	clz	r3, r3
 8000aa2:	b2db      	uxtb	r3, r3
 8000aa4:	005b      	lsls	r3, r3, #1
 8000aa6:	2103      	movs	r1, #3
 8000aa8:	fa01 f303 	lsl.w	r3, r1, r3
 8000aac:	43db      	mvns	r3, r3
 8000aae:	401a      	ands	r2, r3
 8000ab0:	68bb      	ldr	r3, [r7, #8]
 8000ab2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ab4:	6a3b      	ldr	r3, [r7, #32]
 8000ab6:	fa93 f3a3 	rbit	r3, r3
 8000aba:	61fb      	str	r3, [r7, #28]
  return result;
 8000abc:	69fb      	ldr	r3, [r7, #28]
 8000abe:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8000ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d101      	bne.n	8000aca <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8000ac6:	2320      	movs	r3, #32
 8000ac8:	e003      	b.n	8000ad2 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8000aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000acc:	fab3 f383 	clz	r3, r3
 8000ad0:	b2db      	uxtb	r3, r3
 8000ad2:	005b      	lsls	r3, r3, #1
 8000ad4:	6879      	ldr	r1, [r7, #4]
 8000ad6:	fa01 f303 	lsl.w	r3, r1, r3
 8000ada:	431a      	orrs	r2, r3
 8000adc:	68fb      	ldr	r3, [r7, #12]
 8000ade:	60da      	str	r2, [r3, #12]
}
 8000ae0:	bf00      	nop
 8000ae2:	372c      	adds	r7, #44	; 0x2c
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aea:	4770      	bx	lr

08000aec <LL_GPIO_IsInputPinSet>:
{
 8000aec:	b480      	push	{r7}
 8000aee:	b083      	sub	sp, #12
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
 8000af4:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	691a      	ldr	r2, [r3, #16]
 8000afa:	683b      	ldr	r3, [r7, #0]
 8000afc:	4013      	ands	r3, r2
 8000afe:	683a      	ldr	r2, [r7, #0]
 8000b00:	429a      	cmp	r2, r3
 8000b02:	d101      	bne.n	8000b08 <LL_GPIO_IsInputPinSet+0x1c>
 8000b04:	2301      	movs	r3, #1
 8000b06:	e000      	b.n	8000b0a <LL_GPIO_IsInputPinSet+0x1e>
 8000b08:	2300      	movs	r3, #0
}
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	370c      	adds	r7, #12
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b14:	4770      	bx	lr

08000b16 <LL_GPIO_SetOutputPin>:
{
 8000b16:	b480      	push	{r7}
 8000b18:	b083      	sub	sp, #12
 8000b1a:	af00      	add	r7, sp, #0
 8000b1c:	6078      	str	r0, [r7, #4]
 8000b1e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	683a      	ldr	r2, [r7, #0]
 8000b24:	619a      	str	r2, [r3, #24]
}
 8000b26:	bf00      	nop
 8000b28:	370c      	adds	r7, #12
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr

08000b32 <LL_GPIO_ResetOutputPin>:
{
 8000b32:	b480      	push	{r7}
 8000b34:	b083      	sub	sp, #12
 8000b36:	af00      	add	r7, sp, #0
 8000b38:	6078      	str	r0, [r7, #4]
 8000b3a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	683a      	ldr	r2, [r7, #0]
 8000b40:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000b42:	bf00      	nop
 8000b44:	370c      	adds	r7, #12
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr
	...

08000b50 <LL_SYSCFG_SetEXTISource>:
{
 8000b50:	b480      	push	{r7}
 8000b52:	b087      	sub	sp, #28
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
 8000b58:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 8000b5a:	4a17      	ldr	r2, [pc, #92]	; (8000bb8 <LL_SYSCFG_SetEXTISource+0x68>)
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	b2db      	uxtb	r3, r3
 8000b60:	3302      	adds	r3, #2
 8000b62:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	0c1b      	lsrs	r3, r3, #16
 8000b6a:	43db      	mvns	r3, r3
 8000b6c:	ea02 0103 	and.w	r1, r2, r3
 8000b70:	683b      	ldr	r3, [r7, #0]
 8000b72:	0c1b      	lsrs	r3, r3, #16
 8000b74:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b76:	693b      	ldr	r3, [r7, #16]
 8000b78:	fa93 f3a3 	rbit	r3, r3
 8000b7c:	60fb      	str	r3, [r7, #12]
  return result;
 8000b7e:	68fb      	ldr	r3, [r7, #12]
 8000b80:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8000b82:	697b      	ldr	r3, [r7, #20]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d101      	bne.n	8000b8c <LL_SYSCFG_SetEXTISource+0x3c>
    return 32U;
 8000b88:	2320      	movs	r3, #32
 8000b8a:	e003      	b.n	8000b94 <LL_SYSCFG_SetEXTISource+0x44>
  return __builtin_clz(value);
 8000b8c:	697b      	ldr	r3, [r7, #20]
 8000b8e:	fab3 f383 	clz	r3, r3
 8000b92:	b2db      	uxtb	r3, r3
 8000b94:	461a      	mov	r2, r3
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	fa03 f202 	lsl.w	r2, r3, r2
 8000b9c:	4806      	ldr	r0, [pc, #24]	; (8000bb8 <LL_SYSCFG_SetEXTISource+0x68>)
 8000b9e:	683b      	ldr	r3, [r7, #0]
 8000ba0:	b2db      	uxtb	r3, r3
 8000ba2:	430a      	orrs	r2, r1
 8000ba4:	3302      	adds	r3, #2
 8000ba6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000baa:	bf00      	nop
 8000bac:	371c      	adds	r7, #28
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop
 8000bb8:	40010000 	.word	0x40010000

08000bbc <GPIO_init>:
//#include "options.h"
#include "gpio.h"


void GPIO_init(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b08a      	sub	sp, #40	; 0x28
 8000bc0:	af00      	add	r7, sp, #0
	  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8000bc2:	f107 031c 	add.w	r3, r7, #28
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	601a      	str	r2, [r3, #0]
 8000bca:	605a      	str	r2, [r3, #4]
 8000bcc:	609a      	str	r2, [r3, #8]
	  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bce:	1d3b      	adds	r3, r7, #4
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	601a      	str	r2, [r3, #0]
 8000bd4:	605a      	str	r2, [r3, #4]
 8000bd6:	609a      	str	r2, [r3, #8]
 8000bd8:	60da      	str	r2, [r3, #12]
 8000bda:	611a      	str	r2, [r3, #16]
 8000bdc:	615a      	str	r2, [r3, #20]

	  /* GPIO Ports Clock Enable */
	  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8000bde:	2004      	movs	r0, #4
 8000be0:	f7ff fef2 	bl	80009c8 <LL_AHB2_GRP1_EnableClock>
	  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8000be4:	2001      	movs	r0, #1
 8000be6:	f7ff feef 	bl	80009c8 <LL_AHB2_GRP1_EnableClock>
	  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8000bea:	2002      	movs	r0, #2
 8000bec:	f7ff feec 	bl	80009c8 <LL_AHB2_GRP1_EnableClock>

	  /**/
	  LL_GPIO_ResetOutputPin(GPIOA, nRF_CSN_Pin|nRF_CE_Pin);
 8000bf0:	f44f 7188 	mov.w	r1, #272	; 0x110
 8000bf4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bf8:	f7ff ff9b 	bl	8000b32 <LL_GPIO_ResetOutputPin>

	  /**/
	  LL_GPIO_ResetOutputPin(User_LED_GPIO_Port, User_LED_Pin);
 8000bfc:	2120      	movs	r1, #32
 8000bfe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c02:	f7ff ff96 	bl	8000b32 <LL_GPIO_ResetOutputPin>

	  /**/
	  LL_GPIO_ResetOutputPin(Clock_Monitor_GPIO_Port, Clock_Monitor_Pin);
 8000c06:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c0a:	483a      	ldr	r0, [pc, #232]	; (8000cf4 <GPIO_init+0x138>)
 8000c0c:	f7ff ff91 	bl	8000b32 <LL_GPIO_ResetOutputPin>

	  /**/
	  GPIO_InitStruct.Pin = User_Button_Pin;
 8000c10:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c14:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000c16:	2300      	movs	r3, #0
 8000c18:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	617b      	str	r3, [r7, #20]
	  LL_GPIO_Init(User_Button_GPIO_Port, &GPIO_InitStruct);
 8000c1e:	1d3b      	adds	r3, r7, #4
 8000c20:	4619      	mov	r1, r3
 8000c22:	4834      	ldr	r0, [pc, #208]	; (8000cf4 <GPIO_init+0x138>)
 8000c24:	f001 fded 	bl	8002802 <LL_GPIO_Init>

	  /**/
	  GPIO_InitStruct.Pin = nRF_CSN_Pin|nRF_CE_Pin;
 8000c28:	f44f 7388 	mov.w	r3, #272	; 0x110
 8000c2c:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000c2e:	2301      	movs	r3, #1
 8000c30:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000c32:	2300      	movs	r3, #0
 8000c34:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c36:	2300      	movs	r3, #0
 8000c38:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	617b      	str	r3, [r7, #20]
	  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c3e:	1d3b      	adds	r3, r7, #4
 8000c40:	4619      	mov	r1, r3
 8000c42:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c46:	f001 fddc 	bl	8002802 <LL_GPIO_Init>

	  /**/
	  GPIO_InitStruct.Pin = User_LED_Pin;
 8000c4a:	2320      	movs	r3, #32
 8000c4c:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000c4e:	2301      	movs	r3, #1
 8000c50:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000c52:	2300      	movs	r3, #0
 8000c54:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c56:	2300      	movs	r3, #0
 8000c58:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	617b      	str	r3, [r7, #20]
	  LL_GPIO_Init(User_LED_GPIO_Port, &GPIO_InitStruct);
 8000c5e:	1d3b      	adds	r3, r7, #4
 8000c60:	4619      	mov	r1, r3
 8000c62:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c66:	f001 fdcc 	bl	8002802 <LL_GPIO_Init>

	  /**/
	  GPIO_InitStruct.Pin = Clock_Monitor_Pin;
 8000c6a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c6e:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000c70:	2301      	movs	r3, #1
 8000c72:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000c74:	2300      	movs	r3, #0
 8000c76:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	617b      	str	r3, [r7, #20]
	  LL_GPIO_Init(Clock_Monitor_GPIO_Port, &GPIO_InitStruct);
 8000c80:	1d3b      	adds	r3, r7, #4
 8000c82:	4619      	mov	r1, r3
 8000c84:	481b      	ldr	r0, [pc, #108]	; (8000cf4 <GPIO_init+0x138>)
 8000c86:	f001 fdbc 	bl	8002802 <LL_GPIO_Init>

	  /**/
	  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTB, LL_SYSCFG_EXTI_LINE0);
 8000c8a:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 8000c8e:	2001      	movs	r0, #1
 8000c90:	f7ff ff5e 	bl	8000b50 <LL_SYSCFG_SetEXTISource>

	  /**/
	  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 8000c94:	2301      	movs	r3, #1
 8000c96:	61fb      	str	r3, [r7, #28]
	  EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	623b      	str	r3, [r7, #32]
	  EXTI_InitStruct.LineCommand = ENABLE;
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8000ca8:	2302      	movs	r3, #2
 8000caa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	  LL_EXTI_Init(&EXTI_InitStruct);
 8000cae:	f107 031c 	add.w	r3, r7, #28
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f001 fb66 	bl	8002384 <LL_EXTI_Init>

	  /**/
	  LL_GPIO_SetPinPull(nRF_IRQ_GPIO_Port, nRF_IRQ_Pin, LL_GPIO_PULL_UP);
 8000cb8:	2201      	movs	r2, #1
 8000cba:	2101      	movs	r1, #1
 8000cbc:	480e      	ldr	r0, [pc, #56]	; (8000cf8 <GPIO_init+0x13c>)
 8000cbe:	f7ff fed8 	bl	8000a72 <LL_GPIO_SetPinPull>

	  /**/
	  LL_GPIO_SetPinMode(nRF_IRQ_GPIO_Port, nRF_IRQ_Pin, LL_GPIO_MODE_INPUT);
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	2101      	movs	r1, #1
 8000cc6:	480c      	ldr	r0, [pc, #48]	; (8000cf8 <GPIO_init+0x13c>)
 8000cc8:	f7ff fe96 	bl	80009f8 <LL_GPIO_SetPinMode>

	  /* EXTI interrupt init*/
	  NVIC_SetPriority(EXTI0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000ccc:	f7ff fdf2 	bl	80008b4 <__NVIC_GetPriorityGrouping>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f7ff fe42 	bl	8000960 <NVIC_EncodePriority>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	4619      	mov	r1, r3
 8000ce0:	2006      	movs	r0, #6
 8000ce2:	f7ff fe13 	bl	800090c <__NVIC_SetPriority>
	  NVIC_EnableIRQ(EXTI0_IRQn);
 8000ce6:	2006      	movs	r0, #6
 8000ce8:	f7ff fdf2 	bl	80008d0 <__NVIC_EnableIRQ>
}
 8000cec:	bf00      	nop
 8000cee:	3728      	adds	r7, #40	; 0x28
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	48000800 	.word	0x48000800
 8000cf8:	48000400 	.word	0x48000400

08000cfc <LED_GREEN>:
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
	  LL_GPIO_Init(User_LED_GPIO_Port, &GPIO_InitStruct);
}

void LED_GREEN( int val )
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
	if	( val )
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d005      	beq.n	8000d16 <LED_GREEN+0x1a>
		LL_GPIO_SetOutputPin(User_LED_GPIO_Port, User_LED_Pin);
 8000d0a:	2120      	movs	r1, #32
 8000d0c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d10:	f7ff ff01 	bl	8000b16 <LL_GPIO_SetOutputPin>
	else	LL_GPIO_ResetOutputPin(User_LED_GPIO_Port, User_LED_Pin);
}
 8000d14:	e004      	b.n	8000d20 <LED_GREEN+0x24>
	else	LL_GPIO_ResetOutputPin(User_LED_GPIO_Port, User_LED_Pin);
 8000d16:	2120      	movs	r1, #32
 8000d18:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d1c:	f7ff ff09 	bl	8000b32 <LL_GPIO_ResetOutputPin>
}
 8000d20:	bf00      	nop
 8000d22:	3708      	adds	r7, #8
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}

08000d28 <PWM_STATE>:

void PWM_STATE( int val )
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b082      	sub	sp, #8
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
	if	( val )
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d005      	beq.n	8000d42 <PWM_STATE+0x1a>
		LL_GPIO_SetOutputPin(Clock_Monitor_GPIO_Port, Clock_Monitor_Pin);
 8000d36:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d3a:	4806      	ldr	r0, [pc, #24]	; (8000d54 <PWM_STATE+0x2c>)
 8000d3c:	f7ff feeb 	bl	8000b16 <LL_GPIO_SetOutputPin>
	else	LL_GPIO_ResetOutputPin(Clock_Monitor_GPIO_Port, Clock_Monitor_Pin);
}
 8000d40:	e004      	b.n	8000d4c <PWM_STATE+0x24>
	else	LL_GPIO_ResetOutputPin(Clock_Monitor_GPIO_Port, Clock_Monitor_Pin);
 8000d42:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d46:	4803      	ldr	r0, [pc, #12]	; (8000d54 <PWM_STATE+0x2c>)
 8000d48:	f7ff fef3 	bl	8000b32 <LL_GPIO_ResetOutputPin>
}
 8000d4c:	bf00      	nop
 8000d4e:	3708      	adds	r7, #8
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	48000800 	.word	0x48000800

08000d58 <BLUE_BUTTON>:

int BLUE_BUTTON()
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	af00      	add	r7, sp, #0
	return ( !LL_GPIO_IsInputPinSet(User_Button_GPIO_Port, User_Button_Pin) );
 8000d5c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d60:	4805      	ldr	r0, [pc, #20]	; (8000d78 <BLUE_BUTTON+0x20>)
 8000d62:	f7ff fec3 	bl	8000aec <LL_GPIO_IsInputPinSet>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	bf0c      	ite	eq
 8000d6c:	2301      	moveq	r3, #1
 8000d6e:	2300      	movne	r3, #0
 8000d70:	b2db      	uxtb	r3, r3
}
 8000d72:	4618      	mov	r0, r3
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	48000800 	.word	0x48000800

08000d7c <__NVIC_SetPriorityGrouping>:
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	b085      	sub	sp, #20
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	f003 0307 	and.w	r3, r3, #7
 8000d8a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d8c:	4b0c      	ldr	r3, [pc, #48]	; (8000dc0 <__NVIC_SetPriorityGrouping+0x44>)
 8000d8e:	68db      	ldr	r3, [r3, #12]
 8000d90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d92:	68ba      	ldr	r2, [r7, #8]
 8000d94:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d98:	4013      	ands	r3, r2
 8000d9a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000da0:	68bb      	ldr	r3, [r7, #8]
 8000da2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000da4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000da8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000dac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dae:	4a04      	ldr	r2, [pc, #16]	; (8000dc0 <__NVIC_SetPriorityGrouping+0x44>)
 8000db0:	68bb      	ldr	r3, [r7, #8]
 8000db2:	60d3      	str	r3, [r2, #12]
}
 8000db4:	bf00      	nop
 8000db6:	3714      	adds	r7, #20
 8000db8:	46bd      	mov	sp, r7
 8000dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbe:	4770      	bx	lr
 8000dc0:	e000ed00 	.word	0xe000ed00

08000dc4 <__NVIC_EnableIRQ>:
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b083      	sub	sp, #12
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	4603      	mov	r3, r0
 8000dcc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	db0b      	blt.n	8000dee <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dd6:	79fb      	ldrb	r3, [r7, #7]
 8000dd8:	f003 021f 	and.w	r2, r3, #31
 8000ddc:	4907      	ldr	r1, [pc, #28]	; (8000dfc <__NVIC_EnableIRQ+0x38>)
 8000dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000de2:	095b      	lsrs	r3, r3, #5
 8000de4:	2001      	movs	r0, #1
 8000de6:	fa00 f202 	lsl.w	r2, r0, r2
 8000dea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000dee:	bf00      	nop
 8000df0:	370c      	adds	r7, #12
 8000df2:	46bd      	mov	sp, r7
 8000df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop
 8000dfc:	e000e100 	.word	0xe000e100

08000e00 <__NVIC_SetPriority>:
{
 8000e00:	b480      	push	{r7}
 8000e02:	b083      	sub	sp, #12
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	4603      	mov	r3, r0
 8000e08:	6039      	str	r1, [r7, #0]
 8000e0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	db0a      	blt.n	8000e2a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e14:	683b      	ldr	r3, [r7, #0]
 8000e16:	b2da      	uxtb	r2, r3
 8000e18:	490c      	ldr	r1, [pc, #48]	; (8000e4c <__NVIC_SetPriority+0x4c>)
 8000e1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e1e:	0112      	lsls	r2, r2, #4
 8000e20:	b2d2      	uxtb	r2, r2
 8000e22:	440b      	add	r3, r1
 8000e24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000e28:	e00a      	b.n	8000e40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	b2da      	uxtb	r2, r3
 8000e2e:	4908      	ldr	r1, [pc, #32]	; (8000e50 <__NVIC_SetPriority+0x50>)
 8000e30:	79fb      	ldrb	r3, [r7, #7]
 8000e32:	f003 030f 	and.w	r3, r3, #15
 8000e36:	3b04      	subs	r3, #4
 8000e38:	0112      	lsls	r2, r2, #4
 8000e3a:	b2d2      	uxtb	r2, r2
 8000e3c:	440b      	add	r3, r1
 8000e3e:	761a      	strb	r2, [r3, #24]
}
 8000e40:	bf00      	nop
 8000e42:	370c      	adds	r7, #12
 8000e44:	46bd      	mov	sp, r7
 8000e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4a:	4770      	bx	lr
 8000e4c:	e000e100 	.word	0xe000e100
 8000e50:	e000ed00 	.word	0xe000ed00

08000e54 <LL_APB1_GRP1_EnableClock>:
{
 8000e54:	b480      	push	{r7}
 8000e56:	b085      	sub	sp, #20
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000e5c:	4b08      	ldr	r3, [pc, #32]	; (8000e80 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000e5e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000e60:	4907      	ldr	r1, [pc, #28]	; (8000e80 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	4313      	orrs	r3, r2
 8000e66:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000e68:	4b05      	ldr	r3, [pc, #20]	; (8000e80 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000e6a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	4013      	ands	r3, r2
 8000e70:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000e72:	68fb      	ldr	r3, [r7, #12]
}
 8000e74:	bf00      	nop
 8000e76:	3714      	adds	r7, #20
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7e:	4770      	bx	lr
 8000e80:	40021000 	.word	0x40021000

08000e84 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b085      	sub	sp, #20
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000e8c:	4b08      	ldr	r3, [pc, #32]	; (8000eb0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000e8e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000e90:	4907      	ldr	r1, [pc, #28]	; (8000eb0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	4313      	orrs	r3, r2
 8000e96:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000e98:	4b05      	ldr	r3, [pc, #20]	; (8000eb0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000e9a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	4013      	ands	r3, r2
 8000ea0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ea2:	68fb      	ldr	r3, [r7, #12]
}
 8000ea4:	bf00      	nop
 8000ea6:	3714      	adds	r7, #20
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eae:	4770      	bx	lr
 8000eb0:	40021000 	.word	0x40021000

08000eb4 <LL_SYSCFG_SetEXTISource>:
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b087      	sub	sp, #28
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
 8000ebc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 8000ebe:	4a17      	ldr	r2, [pc, #92]	; (8000f1c <LL_SYSCFG_SetEXTISource+0x68>)
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	b2db      	uxtb	r3, r3
 8000ec4:	3302      	adds	r3, #2
 8000ec6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	0c1b      	lsrs	r3, r3, #16
 8000ece:	43db      	mvns	r3, r3
 8000ed0:	ea02 0103 	and.w	r1, r2, r3
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	0c1b      	lsrs	r3, r3, #16
 8000ed8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000eda:	693b      	ldr	r3, [r7, #16]
 8000edc:	fa93 f3a3 	rbit	r3, r3
 8000ee0:	60fb      	str	r3, [r7, #12]
  return result;
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d101      	bne.n	8000ef0 <LL_SYSCFG_SetEXTISource+0x3c>
    return 32U;
 8000eec:	2320      	movs	r3, #32
 8000eee:	e003      	b.n	8000ef8 <LL_SYSCFG_SetEXTISource+0x44>
  return __builtin_clz(value);
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	fab3 f383 	clz	r3, r3
 8000ef6:	b2db      	uxtb	r3, r3
 8000ef8:	461a      	mov	r2, r3
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	fa03 f202 	lsl.w	r2, r3, r2
 8000f00:	4806      	ldr	r0, [pc, #24]	; (8000f1c <LL_SYSCFG_SetEXTISource+0x68>)
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	b2db      	uxtb	r3, r3
 8000f06:	430a      	orrs	r2, r1
 8000f08:	3302      	adds	r3, #2
 8000f0a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000f0e:	bf00      	nop
 8000f10:	371c      	adds	r7, #28
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop
 8000f1c:	40010000 	.word	0x40010000

08000f20 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b083      	sub	sp, #12
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8000f28:	4b05      	ldr	r3, [pc, #20]	; (8000f40 <LL_EXTI_EnableIT_0_31+0x20>)
 8000f2a:	681a      	ldr	r2, [r3, #0]
 8000f2c:	4904      	ldr	r1, [pc, #16]	; (8000f40 <LL_EXTI_EnableIT_0_31+0x20>)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	4313      	orrs	r3, r2
 8000f32:	600b      	str	r3, [r1, #0]
}
 8000f34:	bf00      	nop
 8000f36:	370c      	adds	r7, #12
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr
 8000f40:	40010400 	.word	0x40010400

08000f44 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8000f44:	b480      	push	{r7}
 8000f46:	b083      	sub	sp, #12
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8000f4c:	4b05      	ldr	r3, [pc, #20]	; (8000f64 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8000f4e:	689a      	ldr	r2, [r3, #8]
 8000f50:	4904      	ldr	r1, [pc, #16]	; (8000f64 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	4313      	orrs	r3, r2
 8000f56:	608b      	str	r3, [r1, #8]

}
 8000f58:	bf00      	nop
 8000f5a:	370c      	adds	r7, #12
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f62:	4770      	bx	lr
 8000f64:	40010400 	.word	0x40010400

08000f68 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b083      	sub	sp, #12
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8000f70:	4b06      	ldr	r3, [pc, #24]	; (8000f8c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8000f72:	689a      	ldr	r2, [r3, #8]
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	43db      	mvns	r3, r3
 8000f78:	4904      	ldr	r1, [pc, #16]	; (8000f8c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8000f7a:	4013      	ands	r3, r2
 8000f7c:	608b      	str	r3, [r1, #8]

}
 8000f7e:	bf00      	nop
 8000f80:	370c      	adds	r7, #12
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop
 8000f8c:	40010400 	.word	0x40010400

08000f90 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8000f90:	b480      	push	{r7}
 8000f92:	b083      	sub	sp, #12
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8000f98:	4b05      	ldr	r3, [pc, #20]	; (8000fb0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8000f9a:	68da      	ldr	r2, [r3, #12]
 8000f9c:	4904      	ldr	r1, [pc, #16]	; (8000fb0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	60cb      	str	r3, [r1, #12]
}
 8000fa4:	bf00      	nop
 8000fa6:	370c      	adds	r7, #12
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fae:	4770      	bx	lr
 8000fb0:	40010400 	.word	0x40010400

08000fb4 <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b083      	sub	sp, #12
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8000fbc:	4b07      	ldr	r3, [pc, #28]	; (8000fdc <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8000fbe:	695a      	ldr	r2, [r3, #20]
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	4013      	ands	r3, r2
 8000fc4:	687a      	ldr	r2, [r7, #4]
 8000fc6:	429a      	cmp	r2, r3
 8000fc8:	d101      	bne.n	8000fce <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8000fca:	2301      	movs	r3, #1
 8000fcc:	e000      	b.n	8000fd0 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8000fce:	2300      	movs	r3, #0
}
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	370c      	adds	r7, #12
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fda:	4770      	bx	lr
 8000fdc:	40010400 	.word	0x40010400

08000fe0 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8000fe8:	4a04      	ldr	r2, [pc, #16]	; (8000ffc <LL_EXTI_ClearFlag_0_31+0x1c>)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	6153      	str	r3, [r2, #20]
}
 8000fee:	bf00      	nop
 8000ff0:	370c      	adds	r7, #12
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop
 8000ffc:	40010400 	.word	0x40010400

08001000 <LL_PWR_EnableBkUpAccess>:
  * @brief  Enable access to the backup domain
  * @rmtoll CR1          DBP           LL_PWR_EnableBkUpAccess
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableBkUpAccess(void)
{
 8001000:	b480      	push	{r7}
 8001002:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001004:	4b05      	ldr	r3, [pc, #20]	; (800101c <LL_PWR_EnableBkUpAccess+0x1c>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	4a04      	ldr	r2, [pc, #16]	; (800101c <LL_PWR_EnableBkUpAccess+0x1c>)
 800100a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800100e:	6013      	str	r3, [r2, #0]
}
 8001010:	bf00      	nop
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	40007000 	.word	0x40007000

08001020 <LL_PWR_EnableInternWU>:
  * @brief  Enable Internal Wake-up line
  * @rmtoll CR3          EIWF          LL_PWR_EnableInternWU
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableInternWU(void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_EIWF);
 8001024:	4b05      	ldr	r3, [pc, #20]	; (800103c <LL_PWR_EnableInternWU+0x1c>)
 8001026:	689b      	ldr	r3, [r3, #8]
 8001028:	4a04      	ldr	r2, [pc, #16]	; (800103c <LL_PWR_EnableInternWU+0x1c>)
 800102a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800102e:	6093      	str	r3, [r2, #8]
}
 8001030:	bf00      	nop
 8001032:	46bd      	mov	sp, r7
 8001034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001038:	4770      	bx	lr
 800103a:	bf00      	nop
 800103c:	40007000 	.word	0x40007000

08001040 <LL_RTC_EnableWriteProtection>:
  * @rmtoll RTC_WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 8001040:	b480      	push	{r7}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	22ff      	movs	r2, #255	; 0xff
 800104c:	625a      	str	r2, [r3, #36]	; 0x24
}
 800104e:	bf00      	nop
 8001050:	370c      	adds	r7, #12
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr

0800105a <LL_RTC_DisableWriteProtection>:
  * @rmtoll RTC_WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 800105a:	b480      	push	{r7}
 800105c:	b083      	sub	sp, #12
 800105e:	af00      	add	r7, sp, #0
 8001060:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	22ca      	movs	r2, #202	; 0xca
 8001066:	625a      	str	r2, [r3, #36]	; 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	2253      	movs	r2, #83	; 0x53
 800106c:	625a      	str	r2, [r3, #36]	; 0x24
}
 800106e:	bf00      	nop
 8001070:	370c      	adds	r7, #12
 8001072:	46bd      	mov	sp, r7
 8001074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001078:	4770      	bx	lr

0800107a <LL_RTC_WAKEUP_Enable>:
  * @rmtoll RTC_CR           WUTE          LL_RTC_WAKEUP_Enable
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_Enable(RTC_TypeDef *RTCx)
{
 800107a:	b480      	push	{r7}
 800107c:	b083      	sub	sp, #12
 800107e:	af00      	add	r7, sp, #0
 8001080:	6078      	str	r0, [r7, #4]
  SET_BIT(RTCx->CR, RTC_CR_WUTE);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	689b      	ldr	r3, [r3, #8]
 8001086:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	609a      	str	r2, [r3, #8]
}
 800108e:	bf00      	nop
 8001090:	370c      	adds	r7, #12
 8001092:	46bd      	mov	sp, r7
 8001094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001098:	4770      	bx	lr

0800109a <LL_RTC_WAKEUP_Disable>:
  * @rmtoll RTC_CR           WUTE          LL_RTC_WAKEUP_Disable
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_Disable(RTC_TypeDef *RTCx)
{
 800109a:	b480      	push	{r7}
 800109c:	b083      	sub	sp, #12
 800109e:	af00      	add	r7, sp, #0
 80010a0:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RTCx->CR, RTC_CR_WUTE);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	689b      	ldr	r3, [r3, #8]
 80010a6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	609a      	str	r2, [r3, #8]
}
 80010ae:	bf00      	nop
 80010b0:	370c      	adds	r7, #12
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr

080010ba <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 80010ba:	b480      	push	{r7}
 80010bc:	b083      	sub	sp, #12
 80010be:	af00      	add	r7, sp, #0
 80010c0:	6078      	str	r0, [r7, #4]
 80010c2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	689b      	ldr	r3, [r3, #8]
 80010c8:	f023 0207 	bic.w	r2, r3, #7
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	431a      	orrs	r2, r3
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	609a      	str	r2, [r3, #8]
}
 80010d4:	bf00      	nop
 80010d6:	370c      	adds	r7, #12
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr

080010e0 <LL_RTC_WAKEUP_SetAutoReload>:
  * @param  RTCx RTC Instance
  * @param  Value Value between Min_Data=0x00 and Max_Data=0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetAutoReload(RTC_TypeDef *RTCx, uint32_t Value)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b083      	sub	sp, #12
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
 80010e8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->WUTR, RTC_WUTR_WUT, Value);
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	695b      	ldr	r3, [r3, #20]
 80010ee:	0c1b      	lsrs	r3, r3, #16
 80010f0:	041b      	lsls	r3, r3, #16
 80010f2:	683a      	ldr	r2, [r7, #0]
 80010f4:	431a      	orrs	r2, r3
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	615a      	str	r2, [r3, #20]
}
 80010fa:	bf00      	nop
 80010fc:	370c      	adds	r7, #12
 80010fe:	46bd      	mov	sp, r7
 8001100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001104:	4770      	bx	lr

08001106 <LL_RTC_BAK_SetRegister>:
  *         @arg @ref LL_RTC_BKP_DR31
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_RTC_BAK_SetRegister(RTC_TypeDef *RTCx, uint32_t BackupRegister, uint32_t Data)
{
 8001106:	b480      	push	{r7}
 8001108:	b087      	sub	sp, #28
 800110a:	af00      	add	r7, sp, #0
 800110c:	60f8      	str	r0, [r7, #12]
 800110e:	60b9      	str	r1, [r7, #8]
 8001110:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8001112:	2300      	movs	r3, #0
 8001114:	617b      	str	r3, [r7, #20]

  tmp = (uint32_t)(&(RTCx->BKP0R));
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	3350      	adds	r3, #80	; 0x50
 800111a:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 800111c:	68bb      	ldr	r3, [r7, #8]
 800111e:	009b      	lsls	r3, r3, #2
 8001120:	697a      	ldr	r2, [r7, #20]
 8001122:	4413      	add	r3, r2
 8001124:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8001126:	697b      	ldr	r3, [r7, #20]
 8001128:	687a      	ldr	r2, [r7, #4]
 800112a:	601a      	str	r2, [r3, #0]
}
 800112c:	bf00      	nop
 800112e:	371c      	adds	r7, #28
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr

08001138 <LL_RTC_BAK_GetRegister>:
  *         @arg @ref LL_RTC_BKP_DR30
  *         @arg @ref LL_RTC_BKP_DR31
  * @retval Value between Min_Data=0x00 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_BAK_GetRegister(RTC_TypeDef *RTCx, uint32_t BackupRegister)
{
 8001138:	b480      	push	{r7}
 800113a:	b085      	sub	sp, #20
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 8001142:	2300      	movs	r3, #0
 8001144:	60fb      	str	r3, [r7, #12]

  tmp = (uint32_t)(&(RTCx->BKP0R));
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	3350      	adds	r3, #80	; 0x50
 800114a:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	009b      	lsls	r3, r3, #2
 8001150:	68fa      	ldr	r2, [r7, #12]
 8001152:	4413      	add	r3, r2
 8001154:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	681b      	ldr	r3, [r3, #0]
}
 800115a:	4618      	mov	r0, r3
 800115c:	3714      	adds	r7, #20
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr

08001166 <LL_RTC_ClearFlag_WUT>:
  * @rmtoll ISR          WUTF          LL_RTC_ClearFlag_WUT
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_ClearFlag_WUT(RTC_TypeDef *RTCx)
{
 8001166:	b480      	push	{r7}
 8001168:	b083      	sub	sp, #12
 800116a:	af00      	add	r7, sp, #0
 800116c:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->ISR, (~((RTC_ISR_WUTF | RTC_ISR_INIT) & 0x0000FFFFU) | (RTCx->ISR & RTC_ISR_INIT)));
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	68db      	ldr	r3, [r3, #12]
 8001172:	b2db      	uxtb	r3, r3
 8001174:	f463 6290 	orn	r2, r3, #1152	; 0x480
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	60da      	str	r2, [r3, #12]
}
 800117c:	bf00      	nop
 800117e:	370c      	adds	r7, #12
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr

08001188 <LL_RTC_IsActiveFlag_WUTW>:
  * @rmtoll ISR          WUTWF         LL_RTC_IsActiveFlag_WUTW
  * @param  RTCx RTC Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_WUTW(RTC_TypeDef *RTCx)
{
 8001188:	b480      	push	{r7}
 800118a:	b083      	sub	sp, #12
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(RTCx->ISR, RTC_ISR_WUTWF) == (RTC_ISR_WUTWF));
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	68db      	ldr	r3, [r3, #12]
 8001194:	f003 0304 	and.w	r3, r3, #4
 8001198:	2b04      	cmp	r3, #4
 800119a:	bf0c      	ite	eq
 800119c:	2301      	moveq	r3, #1
 800119e:	2300      	movne	r3, #0
 80011a0:	b2db      	uxtb	r3, r3
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	370c      	adds	r7, #12
 80011a6:	46bd      	mov	sp, r7
 80011a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ac:	4770      	bx	lr

080011ae <LL_RTC_EnableIT_WUT>:
  * @rmtoll RTC_CR          WUTIE         LL_RTC_EnableIT_WUT
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableIT_WUT(RTC_TypeDef *RTCx)
{
 80011ae:	b480      	push	{r7}
 80011b0:	b083      	sub	sp, #12
 80011b2:	af00      	add	r7, sp, #0
 80011b4:	6078      	str	r0, [r7, #4]
  SET_BIT(RTCx->CR, RTC_CR_WUTIE);
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	689b      	ldr	r3, [r3, #8]
 80011ba:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	609a      	str	r2, [r3, #8]
}
 80011c2:	bf00      	nop
 80011c4:	370c      	adds	r7, #12
 80011c6:	46bd      	mov	sp, r7
 80011c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011cc:	4770      	bx	lr
	...

080011d0 <_flavien_MSI_4Mhz>:
uint8_t Message[taille_message];
uint8_t channel_nb = 60; //n° du canal radio utilisé (//channel 60 --> 2460 MHz)
uint8_t adr_data_pipe_used = 1; //numéro du data pipe utilisé pour la transmission (de 0 à 5)

void _flavien_MSI_4Mhz(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
	// ATTENTION A NE PAS UTILISER LA PLL LORS DU CHANGEMENT !!!
	RCC->CR |= (0x1); // MSION = 1 (MSI oscilator on)
 80011d4:	4b19      	ldr	r3, [pc, #100]	; (800123c <_flavien_MSI_4Mhz+0x6c>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a18      	ldr	r2, [pc, #96]	; (800123c <_flavien_MSI_4Mhz+0x6c>)
 80011da:	f043 0301 	orr.w	r3, r3, #1
 80011de:	6013      	str	r3, [r2, #0]
	while( !((RCC->CR >> 1) & 0x1) ); // Wait for MSIRDY = 1 (MSI oscillator ready)
 80011e0:	bf00      	nop
 80011e2:	4b16      	ldr	r3, [pc, #88]	; (800123c <_flavien_MSI_4Mhz+0x6c>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f003 0302 	and.w	r3, r3, #2
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d0f9      	beq.n	80011e2 <_flavien_MSI_4Mhz+0x12>
	RCC->CR &= ~(0xF << 4); // MSIRANGE
 80011ee:	4b13      	ldr	r3, [pc, #76]	; (800123c <_flavien_MSI_4Mhz+0x6c>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	4a12      	ldr	r2, [pc, #72]	; (800123c <_flavien_MSI_4Mhz+0x6c>)
 80011f4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80011f8:	6013      	str	r3, [r2, #0]
	RCC->CR |= 0x6 << 4; 	// 4Mhz
 80011fa:	4b10      	ldr	r3, [pc, #64]	; (800123c <_flavien_MSI_4Mhz+0x6c>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4a0f      	ldr	r2, [pc, #60]	; (800123c <_flavien_MSI_4Mhz+0x6c>)
 8001200:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001204:	6013      	str	r3, [r2, #0]
	RCC->CR |= 0x1 << 3;	//MSIREGSEL = 1
 8001206:	4b0d      	ldr	r3, [pc, #52]	; (800123c <_flavien_MSI_4Mhz+0x6c>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	4a0c      	ldr	r2, [pc, #48]	; (800123c <_flavien_MSI_4Mhz+0x6c>)
 800120c:	f043 0308 	orr.w	r3, r3, #8
 8001210:	6013      	str	r3, [r2, #0]
	RCC->CFGR &= ~(0x3); //  00: MSI oscillator used as system clock
 8001212:	4b0a      	ldr	r3, [pc, #40]	; (800123c <_flavien_MSI_4Mhz+0x6c>)
 8001214:	689b      	ldr	r3, [r3, #8]
 8001216:	4a09      	ldr	r2, [pc, #36]	; (800123c <_flavien_MSI_4Mhz+0x6c>)
 8001218:	f023 0303 	bic.w	r3, r3, #3
 800121c:	6093      	str	r3, [r2, #8]
	while( (RCC->CFGR >> 2 & 0x3) != 0x0); //Set and cleared by hardware to indicate which clock source is used as system clock.
 800121e:	bf00      	nop
 8001220:	4b06      	ldr	r3, [pc, #24]	; (800123c <_flavien_MSI_4Mhz+0x6c>)
 8001222:	689b      	ldr	r3, [r3, #8]
 8001224:	089b      	lsrs	r3, r3, #2
 8001226:	f003 0303 	and.w	r3, r3, #3
 800122a:	2b00      	cmp	r3, #0
 800122c:	d1f8      	bne.n	8001220 <_flavien_MSI_4Mhz+0x50>
}
 800122e:	bf00      	nop
 8001230:	bf00      	nop
 8001232:	46bd      	mov	sp, r7
 8001234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001238:	4770      	bx	lr
 800123a:	bf00      	nop
 800123c:	40021000 	.word	0x40021000

08001240 <_flavien_MSI_24Mhz>:

void _flavien_MSI_24Mhz(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
	// ATTENTION A NE PAS UTILISER LA PLL LORS DU CHANGEMENT !!!
	RCC->CR |= (0x1); // MSION = 1 (MSI oscilator on)
 8001244:	4b17      	ldr	r3, [pc, #92]	; (80012a4 <_flavien_MSI_24Mhz+0x64>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	4a16      	ldr	r2, [pc, #88]	; (80012a4 <_flavien_MSI_24Mhz+0x64>)
 800124a:	f043 0301 	orr.w	r3, r3, #1
 800124e:	6013      	str	r3, [r2, #0]
	while( !((RCC->CR >> 1) & 0x1) ); // Wait for MSIRDY = 1 (MSI oscillator ready)
 8001250:	bf00      	nop
 8001252:	4b14      	ldr	r3, [pc, #80]	; (80012a4 <_flavien_MSI_24Mhz+0x64>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f003 0302 	and.w	r3, r3, #2
 800125a:	2b00      	cmp	r3, #0
 800125c:	d0f9      	beq.n	8001252 <_flavien_MSI_24Mhz+0x12>
	RCC->CR = ((RCC->CR & ~(0xF << 4)) | (0x9 << 4)); // MSIRANGE = 1001b = 0x9 = 24Mhz
 800125e:	4b11      	ldr	r3, [pc, #68]	; (80012a4 <_flavien_MSI_24Mhz+0x64>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001266:	4a0f      	ldr	r2, [pc, #60]	; (80012a4 <_flavien_MSI_24Mhz+0x64>)
 8001268:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800126c:	6013      	str	r3, [r2, #0]
	RCC->CR |= (0x1 << 3); // MSIREGSEL = 1
 800126e:	4b0d      	ldr	r3, [pc, #52]	; (80012a4 <_flavien_MSI_24Mhz+0x64>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	4a0c      	ldr	r2, [pc, #48]	; (80012a4 <_flavien_MSI_24Mhz+0x64>)
 8001274:	f043 0308 	orr.w	r3, r3, #8
 8001278:	6013      	str	r3, [r2, #0]
	RCC->CFGR &= ~(0x3); //  00: MSI oscillator used as system clock
 800127a:	4b0a      	ldr	r3, [pc, #40]	; (80012a4 <_flavien_MSI_24Mhz+0x64>)
 800127c:	689b      	ldr	r3, [r3, #8]
 800127e:	4a09      	ldr	r2, [pc, #36]	; (80012a4 <_flavien_MSI_24Mhz+0x64>)
 8001280:	f023 0303 	bic.w	r3, r3, #3
 8001284:	6093      	str	r3, [r2, #8]
	while( (RCC->CFGR >> 2 & 0x3) != 0x0); //Set and cleared by hardware to indicate which clock source is used as system clock.
 8001286:	bf00      	nop
 8001288:	4b06      	ldr	r3, [pc, #24]	; (80012a4 <_flavien_MSI_24Mhz+0x64>)
 800128a:	689b      	ldr	r3, [r3, #8]
 800128c:	089b      	lsrs	r3, r3, #2
 800128e:	f003 0303 	and.w	r3, r3, #3
 8001292:	2b00      	cmp	r3, #0
 8001294:	d1f8      	bne.n	8001288 <_flavien_MSI_24Mhz+0x48>
}
 8001296:	bf00      	nop
 8001298:	bf00      	nop
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr
 80012a2:	bf00      	nop
 80012a4:	40021000 	.word	0x40021000

080012a8 <_flavien_PLL_80Mhz>:

void _flavien_PLL_80Mhz(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
	RCC->CFGR &= ~(0x3); //  00: MSI oscillator used as system clock
 80012ac:	4b2a      	ldr	r3, [pc, #168]	; (8001358 <_flavien_PLL_80Mhz+0xb0>)
 80012ae:	689b      	ldr	r3, [r3, #8]
 80012b0:	4a29      	ldr	r2, [pc, #164]	; (8001358 <_flavien_PLL_80Mhz+0xb0>)
 80012b2:	f023 0303 	bic.w	r3, r3, #3
 80012b6:	6093      	str	r3, [r2, #8]
	while( (RCC->CFGR >> 2 & 0x3) != 0x0); //Set and cleared by hardware to indicate which clock source is used as system clock.
 80012b8:	bf00      	nop
 80012ba:	4b27      	ldr	r3, [pc, #156]	; (8001358 <_flavien_PLL_80Mhz+0xb0>)
 80012bc:	689b      	ldr	r3, [r3, #8]
 80012be:	089b      	lsrs	r3, r3, #2
 80012c0:	f003 0303 	and.w	r3, r3, #3
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d1f8      	bne.n	80012ba <_flavien_PLL_80Mhz+0x12>
	// Disable the PLL by setting PLLON to 0
	RCC->CR &= ~(0x1 << 24);
 80012c8:	4b23      	ldr	r3, [pc, #140]	; (8001358 <_flavien_PLL_80Mhz+0xb0>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	4a22      	ldr	r2, [pc, #136]	; (8001358 <_flavien_PLL_80Mhz+0xb0>)
 80012ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80012d2:	6013      	str	r3, [r2, #0]
	// Wait until PLLRDY is cleared. The PLL is now fully stopped
	while((RCC->CR >> 25) & 0x1);
 80012d4:	bf00      	nop
 80012d6:	4b20      	ldr	r3, [pc, #128]	; (8001358 <_flavien_PLL_80Mhz+0xb0>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d1f9      	bne.n	80012d6 <_flavien_PLL_80Mhz+0x2e>
	// Change the desired parameter
	RCC->PLLCFGR &= ~(0x7F << 8); // clearing PLLN
 80012e2:	4b1d      	ldr	r3, [pc, #116]	; (8001358 <_flavien_PLL_80Mhz+0xb0>)
 80012e4:	68db      	ldr	r3, [r3, #12]
 80012e6:	4a1c      	ldr	r2, [pc, #112]	; (8001358 <_flavien_PLL_80Mhz+0xb0>)
 80012e8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80012ec:	60d3      	str	r3, [r2, #12]
	RCC->PLLCFGR |= (20 << 8); 	// PLLN = 20
 80012ee:	4b1a      	ldr	r3, [pc, #104]	; (8001358 <_flavien_PLL_80Mhz+0xb0>)
 80012f0:	68db      	ldr	r3, [r3, #12]
 80012f2:	4a19      	ldr	r2, [pc, #100]	; (8001358 <_flavien_PLL_80Mhz+0xb0>)
 80012f4:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80012f8:	60d3      	str	r3, [r2, #12]

	RCC->PLLCFGR &= ~(0x7 << 4); // clearing PLLM (PLLM = 1)
 80012fa:	4b17      	ldr	r3, [pc, #92]	; (8001358 <_flavien_PLL_80Mhz+0xb0>)
 80012fc:	68db      	ldr	r3, [r3, #12]
 80012fe:	4a16      	ldr	r2, [pc, #88]	; (8001358 <_flavien_PLL_80Mhz+0xb0>)
 8001300:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001304:	60d3      	str	r3, [r2, #12]
	// Enable the PLL again by setting PLLON to 1.
	RCC->CR |= 0x1 << 24;
 8001306:	4b14      	ldr	r3, [pc, #80]	; (8001358 <_flavien_PLL_80Mhz+0xb0>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	4a13      	ldr	r2, [pc, #76]	; (8001358 <_flavien_PLL_80Mhz+0xb0>)
 800130c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001310:	6013      	str	r3, [r2, #0]
	// Enable the desired PLL outputs by configuring PLLPEN, PLLQEN, PLLREN
	RCC->PLLCFGR |= 0x1 << 24; // PLLREN = 1 (PLLCLK output enable)
 8001312:	4b11      	ldr	r3, [pc, #68]	; (8001358 <_flavien_PLL_80Mhz+0xb0>)
 8001314:	68db      	ldr	r3, [r3, #12]
 8001316:	4a10      	ldr	r2, [pc, #64]	; (8001358 <_flavien_PLL_80Mhz+0xb0>)
 8001318:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800131c:	60d3      	str	r3, [r2, #12]
	while ( ((RCC->CR >> 25) & 0x1) != 0x1) ; // wait for the PLL to be locked
 800131e:	bf00      	nop
 8001320:	4b0d      	ldr	r3, [pc, #52]	; (8001358 <_flavien_PLL_80Mhz+0xb0>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	0e5b      	lsrs	r3, r3, #25
 8001326:	f003 0301 	and.w	r3, r3, #1
 800132a:	2b01      	cmp	r3, #1
 800132c:	d1f8      	bne.n	8001320 <_flavien_PLL_80Mhz+0x78>

	RCC->CFGR |= 0x3; //   11: PLL selected as system clock
 800132e:	4b0a      	ldr	r3, [pc, #40]	; (8001358 <_flavien_PLL_80Mhz+0xb0>)
 8001330:	689b      	ldr	r3, [r3, #8]
 8001332:	4a09      	ldr	r2, [pc, #36]	; (8001358 <_flavien_PLL_80Mhz+0xb0>)
 8001334:	f043 0303 	orr.w	r3, r3, #3
 8001338:	6093      	str	r3, [r2, #8]
	while( ((RCC->CFGR >> 2) & 0x3) != 0x3); //Set and cleared by hardware to indicate which clock source is used as system clock.
 800133a:	bf00      	nop
 800133c:	4b06      	ldr	r3, [pc, #24]	; (8001358 <_flavien_PLL_80Mhz+0xb0>)
 800133e:	689b      	ldr	r3, [r3, #8]
 8001340:	089b      	lsrs	r3, r3, #2
 8001342:	f003 0303 	and.w	r3, r3, #3
 8001346:	2b03      	cmp	r3, #3
 8001348:	d1f8      	bne.n	800133c <_flavien_PLL_80Mhz+0x94>
}
 800134a:	bf00      	nop
 800134c:	bf00      	nop
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr
 8001356:	bf00      	nop
 8001358:	40021000 	.word	0x40021000

0800135c <_flavien_PLL_off>:

void _flavien_PLL_off(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
	RCC->CFGR &= ~(0x3); //  00: MSI oscillator used as system clock
 8001360:	4b10      	ldr	r3, [pc, #64]	; (80013a4 <_flavien_PLL_off+0x48>)
 8001362:	689b      	ldr	r3, [r3, #8]
 8001364:	4a0f      	ldr	r2, [pc, #60]	; (80013a4 <_flavien_PLL_off+0x48>)
 8001366:	f023 0303 	bic.w	r3, r3, #3
 800136a:	6093      	str	r3, [r2, #8]
	while( (RCC->CFGR >> 2 & 0x3) != 0x0); //Set and cleared by hardware to indicate which clock source is used as system clock.
 800136c:	bf00      	nop
 800136e:	4b0d      	ldr	r3, [pc, #52]	; (80013a4 <_flavien_PLL_off+0x48>)
 8001370:	689b      	ldr	r3, [r3, #8]
 8001372:	089b      	lsrs	r3, r3, #2
 8001374:	f003 0303 	and.w	r3, r3, #3
 8001378:	2b00      	cmp	r3, #0
 800137a:	d1f8      	bne.n	800136e <_flavien_PLL_off+0x12>
	// Disable the PLL by setting PLLON to 0
	RCC->CR &= ~(0x1 << 24); // PLLON = 0
 800137c:	4b09      	ldr	r3, [pc, #36]	; (80013a4 <_flavien_PLL_off+0x48>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a08      	ldr	r2, [pc, #32]	; (80013a4 <_flavien_PLL_off+0x48>)
 8001382:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001386:	6013      	str	r3, [r2, #0]
	// Wait until PLLRDY is cleared. The PLL is now fully stopped
	while((RCC->CR >> 25) & 0x1); // PLLRDY = 0
 8001388:	bf00      	nop
 800138a:	4b06      	ldr	r3, [pc, #24]	; (80013a4 <_flavien_PLL_off+0x48>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001392:	2b00      	cmp	r3, #0
 8001394:	d1f9      	bne.n	800138a <_flavien_PLL_off+0x2e>
}
 8001396:	bf00      	nop
 8001398:	bf00      	nop
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr
 80013a2:	bf00      	nop
 80013a4:	40021000 	.word	0x40021000

080013a8 <_flavien_voltage_scaling_1>:

//for 80Mhz frequency
void _flavien_voltage_scaling_1(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
	// Program the VOS bits to “01” in the PWR_CR1 register.
	PWR->CR1 = (PWR->CR1 & ~(0x3 << 9)) | (0x1 << 9); // clearing VOS field + setting the value 01 in VOS field
 80013ac:	4b0f      	ldr	r3, [pc, #60]	; (80013ec <_flavien_voltage_scaling_1+0x44>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80013b4:	4a0d      	ldr	r2, [pc, #52]	; (80013ec <_flavien_voltage_scaling_1+0x44>)
 80013b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80013ba:	6013      	str	r3, [r2, #0]
	// Wait until the VOSF flag is cleared in the PWR_SR2 register.
	while ( ( (PWR->SR2 >> 10) & 0x1) != 0); // waiting for the voltage range to be set
 80013bc:	bf00      	nop
 80013be:	4b0b      	ldr	r3, [pc, #44]	; (80013ec <_flavien_voltage_scaling_1+0x44>)
 80013c0:	695b      	ldr	r3, [r3, #20]
 80013c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d1f9      	bne.n	80013be <_flavien_voltage_scaling_1+0x16>
	// Adjust number of wait states according new frequency target in Range 1 (LATENCY bits in the FLASH_ACR).
	FLASH->ACR &= ~(0x7); // clearing LATENCY field
 80013ca:	4b09      	ldr	r3, [pc, #36]	; (80013f0 <_flavien_voltage_scaling_1+0x48>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4a08      	ldr	r2, [pc, #32]	; (80013f0 <_flavien_voltage_scaling_1+0x48>)
 80013d0:	f023 0307 	bic.w	r3, r3, #7
 80013d4:	6013      	str	r3, [r2, #0]
	FLASH->ACR |= 0x4; // setting LATENCY field to 100b (four wait state) according that 80MHz is the frequency
 80013d6:	4b06      	ldr	r3, [pc, #24]	; (80013f0 <_flavien_voltage_scaling_1+0x48>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	4a05      	ldr	r2, [pc, #20]	; (80013f0 <_flavien_voltage_scaling_1+0x48>)
 80013dc:	f043 0304 	orr.w	r3, r3, #4
 80013e0:	6013      	str	r3, [r2, #0]
	// Increase the system frequency...
}
 80013e2:	bf00      	nop
 80013e4:	46bd      	mov	sp, r7
 80013e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ea:	4770      	bx	lr
 80013ec:	40007000 	.word	0x40007000
 80013f0:	40022000 	.word	0x40022000

080013f4 <_flavien_flash_latency>:
	FLASH->ACR |= 0x4; // setting LATENCY field to 100b (four wait state) according that 80MHz is the frequency
	// Increase the system frequency...
}

void _flavien_flash_latency(uint8_t latency)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b083      	sub	sp, #12
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	4603      	mov	r3, r0
 80013fc:	71fb      	strb	r3, [r7, #7]
	if (latency > 4) return;
 80013fe:	79fb      	ldrb	r3, [r7, #7]
 8001400:	2b04      	cmp	r3, #4
 8001402:	d80c      	bhi.n	800141e <_flavien_flash_latency+0x2a>
	FLASH->ACR &= ~(0x7); // clearing LATENCY field
 8001404:	4b09      	ldr	r3, [pc, #36]	; (800142c <_flavien_flash_latency+0x38>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a08      	ldr	r2, [pc, #32]	; (800142c <_flavien_flash_latency+0x38>)
 800140a:	f023 0307 	bic.w	r3, r3, #7
 800140e:	6013      	str	r3, [r2, #0]
	FLASH->ACR |= latency;
 8001410:	4b06      	ldr	r3, [pc, #24]	; (800142c <_flavien_flash_latency+0x38>)
 8001412:	681a      	ldr	r2, [r3, #0]
 8001414:	79fb      	ldrb	r3, [r7, #7]
 8001416:	4905      	ldr	r1, [pc, #20]	; (800142c <_flavien_flash_latency+0x38>)
 8001418:	4313      	orrs	r3, r2
 800141a:	600b      	str	r3, [r1, #0]
 800141c:	e000      	b.n	8001420 <_flavien_flash_latency+0x2c>
	if (latency > 4) return;
 800141e:	bf00      	nop
}
 8001420:	370c      	adds	r7, #12
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
 800142a:	bf00      	nop
 800142c:	40022000 	.word	0x40022000

08001430 <_flavien_calibration_MSI_vs_LSE_off>:
	RCC->CR |= 0x1 << 2; // MSIPLLEN = 1
}

/*Fonction inutile probablement... */
void _flavien_calibration_MSI_vs_LSE_off(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
	RCC->BDCR &= ~(0x1); // LSE ocillator OFF (clear LSEON)
 8001434:	4b09      	ldr	r3, [pc, #36]	; (800145c <_flavien_calibration_MSI_vs_LSE_off+0x2c>)
 8001436:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800143a:	4a08      	ldr	r2, [pc, #32]	; (800145c <_flavien_calibration_MSI_vs_LSE_off+0x2c>)
 800143c:	f023 0301 	bic.w	r3, r3, #1
 8001440:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	RCC->CR &= ~(0x1 << 2); // Clearing MSIPLLEN
 8001444:	4b05      	ldr	r3, [pc, #20]	; (800145c <_flavien_calibration_MSI_vs_LSE_off+0x2c>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a04      	ldr	r2, [pc, #16]	; (800145c <_flavien_calibration_MSI_vs_LSE_off+0x2c>)
 800144a:	f023 0304 	bic.w	r3, r3, #4
 800144e:	6013      	str	r3, [r2, #0]
}
 8001450:	bf00      	nop
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr
 800145a:	bf00      	nop
 800145c:	40021000 	.word	0x40021000

08001460 <main>:
	PWR->CR1 |= mode; // Setting the selected mode into LPMS field
}


int main(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0

  RCC->CR |= RCC_CR_MSION;		// Activation du MSI
 8001464:	4b42      	ldr	r3, [pc, #264]	; (8001570 <main+0x110>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a41      	ldr	r2, [pc, #260]	; (8001570 <main+0x110>)
 800146a:	f043 0301 	orr.w	r3, r3, #1
 800146e:	6013      	str	r3, [r2, #0]

  /*clock domains activation*/
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8001470:	2001      	movs	r0, #1
 8001472:	f7ff fd07 	bl	8000e84 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8001476:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800147a:	f7ff fceb 	bl	8000e54 <LL_APB1_GRP1_EnableClock>

  LL_PWR_EnableBkUpAccess();
 800147e:	f7ff fdbf 	bl	8001000 <LL_PWR_EnableBkUpAccess>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001482:	2003      	movs	r0, #3
 8001484:	f7ff fc7a 	bl	8000d7c <__NVIC_SetPriorityGrouping>

  // config GPIO
  GPIO_init();
 8001488:	f7ff fb98 	bl	8000bbc <GPIO_init>
  //config clock
  SystemClock_Config_80M();
 800148c:	f7ff f94a 	bl	8000724 <SystemClock_Config_80M>
  //config bus SPI1 (pour la communication avec le transceiver nRF24L01)
  SPI1_Init();
 8001490:	f000 fbf4 	bl	8001c7c <SPI1_Init>
  //config USART2
  USART2_Init();
 8001494:	f000 fd54 	bl	8001f40 <USART2_Init>

  // config systick avec interrupt
  mySystick( SystemCoreClock / 100 );	// 100 Hz --> 10 ms
 8001498:	4b36      	ldr	r3, [pc, #216]	; (8001574 <main+0x114>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4a36      	ldr	r2, [pc, #216]	; (8001578 <main+0x118>)
 800149e:	fba2 2303 	umull	r2, r3, r2, r3
 80014a2:	095b      	lsrs	r3, r3, #5
 80014a4:	4618      	mov	r0, r3
 80014a6:	f7ff f9e5 	bl	8000874 <mySystick>

  Button_EXTI_Config();
 80014aa:	f000 f8c7 	bl	800163c <Button_EXTI_Config>

  expe = LL_RTC_BAK_GetRegister(RTC, LL_RTC_BKP_DR0);
 80014ae:	2100      	movs	r1, #0
 80014b0:	4832      	ldr	r0, [pc, #200]	; (800157c <main+0x11c>)
 80014b2:	f7ff fe41 	bl	8001138 <LL_RTC_BAK_GetRegister>
 80014b6:	4603      	mov	r3, r0
 80014b8:	4a31      	ldr	r2, [pc, #196]	; (8001580 <main+0x120>)
 80014ba:	6013      	str	r3, [r2, #0]
  if (expe == 0){
 80014bc:	4b30      	ldr	r3, [pc, #192]	; (8001580 <main+0x120>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d109      	bne.n	80014d8 <main+0x78>
	  expe = 1;
 80014c4:	4b2e      	ldr	r3, [pc, #184]	; (8001580 <main+0x120>)
 80014c6:	2201      	movs	r2, #1
 80014c8:	601a      	str	r2, [r3, #0]
	  LL_RTC_BAK_SetRegister(RTC, LL_RTC_BKP_DR0, expe);
 80014ca:	4b2d      	ldr	r3, [pc, #180]	; (8001580 <main+0x120>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	461a      	mov	r2, r3
 80014d0:	2100      	movs	r1, #0
 80014d2:	482a      	ldr	r0, [pc, #168]	; (800157c <main+0x11c>)
 80014d4:	f7ff fe17 	bl	8001106 <LL_RTC_BAK_SetRegister>
  }

  if (BLUE_BUTTON()){
 80014d8:	f7ff fc3e 	bl	8000d58 <BLUE_BUTTON>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d012      	beq.n	8001508 <main+0xa8>
	  expe += 1;
 80014e2:	4b27      	ldr	r3, [pc, #156]	; (8001580 <main+0x120>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	3301      	adds	r3, #1
 80014e8:	4a25      	ldr	r2, [pc, #148]	; (8001580 <main+0x120>)
 80014ea:	6013      	str	r3, [r2, #0]
	  if (expe > 8){
 80014ec:	4b24      	ldr	r3, [pc, #144]	; (8001580 <main+0x120>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	2b08      	cmp	r3, #8
 80014f2:	d902      	bls.n	80014fa <main+0x9a>
		  expe = 1;
 80014f4:	4b22      	ldr	r3, [pc, #136]	; (8001580 <main+0x120>)
 80014f6:	2201      	movs	r2, #1
 80014f8:	601a      	str	r2, [r3, #0]
	  }
	  LL_RTC_BAK_SetRegister(RTC, LL_RTC_BKP_DR0, expe);
 80014fa:	4b21      	ldr	r3, [pc, #132]	; (8001580 <main+0x120>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	461a      	mov	r2, r3
 8001500:	2100      	movs	r1, #0
 8001502:	481e      	ldr	r0, [pc, #120]	; (800157c <main+0x11c>)
 8001504:	f7ff fdff 	bl	8001106 <LL_RTC_BAK_SetRegister>
//	  default:
//		  // Code si expe n’est pas entre 1 et 8
//		  break;
//  }

  expe = 2; // +++++++++++++++++++++++++++++++++++++++++++++++++ATTENTION VVVVV POUR TESTER (A SUPPRIMER)
 8001508:	4b1d      	ldr	r3, [pc, #116]	; (8001580 <main+0x120>)
 800150a:	2202      	movs	r2, #2
 800150c:	601a      	str	r2, [r3, #0]

    switch (expe) {	//FLAVIEN LE TROUBLE
 800150e:	4b1c      	ldr	r3, [pc, #112]	; (8001580 <main+0x120>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	3b01      	subs	r3, #1
 8001514:	2b07      	cmp	r3, #7
 8001516:	d829      	bhi.n	800156c <main+0x10c>
 8001518:	a201      	add	r2, pc, #4	; (adr r2, 8001520 <main+0xc0>)
 800151a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800151e:	bf00      	nop
 8001520:	08001541 	.word	0x08001541
 8001524:	08001559 	.word	0x08001559
 8001528:	0800156d 	.word	0x0800156d
 800152c:	0800156d 	.word	0x0800156d
 8001530:	0800156d 	.word	0x0800156d
 8001534:	0800156d 	.word	0x0800156d
 8001538:	0800156d 	.word	0x0800156d
 800153c:	0800156d 	.word	0x0800156d
  		   * Flash latency = 4
  		   * Calibration MSI vs LSE = off
  		   * Sleep (100Hz) = off -> on (when blue button)
  		   * Transceiver = Stand-by I
  		   */
  		_flavien_MSI_4Mhz();
 8001540:	f7ff fe46 	bl	80011d0 <_flavien_MSI_4Mhz>
  		_flavien_PLL_80Mhz();
 8001544:	f7ff feb0 	bl	80012a8 <_flavien_PLL_80Mhz>
  		_flavien_voltage_scaling_1();
 8001548:	f7ff ff2e 	bl	80013a8 <_flavien_voltage_scaling_1>
  		_flavien_flash_latency(4);
 800154c:	2004      	movs	r0, #4
 800154e:	f7ff ff51 	bl	80013f4 <_flavien_flash_latency>
  		_flavien_calibration_MSI_vs_LSE_off();
 8001552:	f7ff ff6d 	bl	8001430 <_flavien_calibration_MSI_vs_LSE_off>
  		//Sleep OK dans la routine d'interruption
  		// Transceiver ?

  		  break;
 8001556:	e00a      	b.n	800156e <main+0x10e>
  		   * Flash latency = 1
  		   * Calibration MSI vs LSE = off -> on (when blue button)
  		   * Sleep (100Hz) = off
  		   * Transceiver = Stand-by I
  		   */
  		_flavien_PLL_off(); // A faire avant de modifier MSI
 8001558:	f7ff ff00 	bl	800135c <_flavien_PLL_off>
  		_flavien_MSI_24Mhz();
 800155c:	f7ff fe70 	bl	8001240 <_flavien_MSI_24Mhz>
  		_flavien_voltage_scaling_1();
 8001560:	f7ff ff22 	bl	80013a8 <_flavien_voltage_scaling_1>
  		_flavien_flash_latency(1);
 8001564:	2001      	movs	r0, #1
 8001566:	f7ff ff45 	bl	80013f4 <_flavien_flash_latency>
  		// Calibration OK dans la routine d'interruption
  		// Pas de sleep
  		// Transceiver ?


  		  break;
 800156a:	e000      	b.n	800156e <main+0x10e>
  		   * Transceiver = Power-down
  		   */
  		  break;
  	  default:
  		  // Code si expe n’est pas entre 1 et 8
  		  break;
 800156c:	bf00      	nop
    }

  while (1)
 800156e:	e7fe      	b.n	800156e <main+0x10e>
 8001570:	40021000 	.word	0x40021000
 8001574:	20000004 	.word	0x20000004
 8001578:	51eb851f 	.word	0x51eb851f
 800157c:	40002800 	.word	0x40002800
 8001580:	20000034 	.word	0x20000034

08001584 <RTC_wakeup_init>:
  }
}

// partie commune a toutes les utilisations du wakeup timer
static void RTC_wakeup_init( int delay )
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
	LL_RTC_DisableWriteProtection( RTC );
 800158c:	4812      	ldr	r0, [pc, #72]	; (80015d8 <RTC_wakeup_init+0x54>)
 800158e:	f7ff fd64 	bl	800105a <LL_RTC_DisableWriteProtection>
	LL_RTC_WAKEUP_Disable( RTC );
 8001592:	4811      	ldr	r0, [pc, #68]	; (80015d8 <RTC_wakeup_init+0x54>)
 8001594:	f7ff fd81 	bl	800109a <LL_RTC_WAKEUP_Disable>
	while	( !LL_RTC_IsActiveFlag_WUTW( RTC ) )
 8001598:	bf00      	nop
 800159a:	480f      	ldr	r0, [pc, #60]	; (80015d8 <RTC_wakeup_init+0x54>)
 800159c:	f7ff fdf4 	bl	8001188 <LL_RTC_IsActiveFlag_WUTW>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d0f9      	beq.n	800159a <RTC_wakeup_init+0x16>
		{ }
	// connecter le timer a l'horloge 1Hz de la RTC
	LL_RTC_WAKEUP_SetClock( RTC, LL_RTC_WAKEUPCLOCK_CKSPRE );
 80015a6:	2104      	movs	r1, #4
 80015a8:	480b      	ldr	r0, [pc, #44]	; (80015d8 <RTC_wakeup_init+0x54>)
 80015aa:	f7ff fd86 	bl	80010ba <LL_RTC_WAKEUP_SetClock>
	// fixer la duree de temporisation
	LL_RTC_WAKEUP_SetAutoReload( RTC, delay );	// 16 bits
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	4619      	mov	r1, r3
 80015b2:	4809      	ldr	r0, [pc, #36]	; (80015d8 <RTC_wakeup_init+0x54>)
 80015b4:	f7ff fd94 	bl	80010e0 <LL_RTC_WAKEUP_SetAutoReload>
	LL_RTC_ClearFlag_WUT(RTC);
 80015b8:	4807      	ldr	r0, [pc, #28]	; (80015d8 <RTC_wakeup_init+0x54>)
 80015ba:	f7ff fdd4 	bl	8001166 <LL_RTC_ClearFlag_WUT>
	LL_RTC_EnableIT_WUT(RTC);
 80015be:	4806      	ldr	r0, [pc, #24]	; (80015d8 <RTC_wakeup_init+0x54>)
 80015c0:	f7ff fdf5 	bl	80011ae <LL_RTC_EnableIT_WUT>
	LL_RTC_WAKEUP_Enable(RTC);
 80015c4:	4804      	ldr	r0, [pc, #16]	; (80015d8 <RTC_wakeup_init+0x54>)
 80015c6:	f7ff fd58 	bl	800107a <LL_RTC_WAKEUP_Enable>
	LL_RTC_EnableWriteProtection(RTC);
 80015ca:	4803      	ldr	r0, [pc, #12]	; (80015d8 <RTC_wakeup_init+0x54>)
 80015cc:	f7ff fd38 	bl	8001040 <LL_RTC_EnableWriteProtection>
}
 80015d0:	bf00      	nop
 80015d2:	3708      	adds	r7, #8
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	40002800 	.word	0x40002800

080015dc <RTC_wakeup_init_from_standby_or_shutdown>:

// Dans le cas des modes STANDBY et SHUTDOWN, le MPU sera reveille par reset
// causé par 1 wakeup line (interne ou externe) (le NVIC n'est plus alimenté)
void RTC_wakeup_init_from_standby_or_shutdown( int delay )
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
	RTC_wakeup_init( delay );
 80015e4:	6878      	ldr	r0, [r7, #4]
 80015e6:	f7ff ffcd 	bl	8001584 <RTC_wakeup_init>
	// enable the Internal Wake-up line
	LL_PWR_EnableInternWU();	// ceci ne concerne que Standby et Shutdown, pas STOPx
 80015ea:	f7ff fd19 	bl	8001020 <LL_PWR_EnableInternWU>
}
 80015ee:	bf00      	nop
 80015f0:	3708      	adds	r7, #8
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}

080015f6 <RTC_wakeup_init_from_stop>:
// Dans le cas des modes STOPx, le MPU sera reveille par interruption
// le module EXTI et une partie du NVIC sont encore alimentes
// le contenu de la RAM et des registres étant préservé, le MPU
// reprend l'execution après l'instruction WFI
void RTC_wakeup_init_from_stop( int delay )
{
 80015f6:	b580      	push	{r7, lr}
 80015f8:	b082      	sub	sp, #8
 80015fa:	af00      	add	r7, sp, #0
 80015fc:	6078      	str	r0, [r7, #4]
	RTC_wakeup_init( delay );
 80015fe:	6878      	ldr	r0, [r7, #4]
 8001600:	f7ff ffc0 	bl	8001584 <RTC_wakeup_init>
	// valider l'interrupt par la ligne 20 du module EXTI, qui est réservée au wakeup timer
	LL_EXTI_EnableIT_0_31( LL_EXTI_LINE_20 );
 8001604:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001608:	f7ff fc8a 	bl	8000f20 <LL_EXTI_EnableIT_0_31>
	LL_EXTI_EnableRisingTrig_0_31( LL_EXTI_LINE_20 );
 800160c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001610:	f7ff fc98 	bl	8000f44 <LL_EXTI_EnableRisingTrig_0_31>
	// valider l'interrupt chez NVIC
	NVIC_SetPriority( RTC_WKUP_IRQn, 1 );
 8001614:	2101      	movs	r1, #1
 8001616:	2003      	movs	r0, #3
 8001618:	f7ff fbf2 	bl	8000e00 <__NVIC_SetPriority>
	NVIC_EnableIRQ( RTC_WKUP_IRQn );
 800161c:	2003      	movs	r0, #3
 800161e:	f7ff fbd1 	bl	8000dc4 <__NVIC_EnableIRQ>
}
 8001622:	bf00      	nop
 8001624:	3708      	adds	r7, #8
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}

0800162a <RTC_WKUP_IRQHandler>:

// wakeup timer interrupt Handler (inutile mais doit etre defini)
void RTC_WKUP_IRQHandler()
{
 800162a:	b580      	push	{r7, lr}
 800162c:	af00      	add	r7, sp, #0
	LL_EXTI_ClearFlag_0_31( LL_EXTI_LINE_20 );
 800162e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001632:	f7ff fcd5 	bl	8000fe0 <LL_EXTI_ClearFlag_0_31>
}
 8001636:	bf00      	nop
 8001638:	bd80      	pop	{r7, pc}
	...

0800163c <Button_EXTI_Config>:


void Button_EXTI_Config(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	af00      	add	r7, sp, #0

    // 3. Configurer EXTI ligne 13 pour PC13
    //LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);

    // Mapper EXTI13 à PC13
    LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 8001640:	490c      	ldr	r1, [pc, #48]	; (8001674 <Button_EXTI_Config+0x38>)
 8001642:	2002      	movs	r0, #2
 8001644:	f7ff fc36 	bl	8000eb4 <LL_SYSCFG_SetEXTISource>

    // Configurer EXTI13 interruption front descendant
    LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_13);
 8001648:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800164c:	f7ff fc68 	bl	8000f20 <LL_EXTI_EnableIT_0_31>
    LL_EXTI_EnableFallingTrig_0_31(LL_EXTI_LINE_13);
 8001650:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001654:	f7ff fc9c 	bl	8000f90 <LL_EXTI_EnableFallingTrig_0_31>
    LL_EXTI_DisableRisingTrig_0_31(LL_EXTI_LINE_13);
 8001658:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800165c:	f7ff fc84 	bl	8000f68 <LL_EXTI_DisableRisingTrig_0_31>

    // 4. Configurer NVIC (EXTI15_10 gère les lignes 10 à 15)
    NVIC_SetPriority(EXTI15_10_IRQn, 2);
 8001660:	2102      	movs	r1, #2
 8001662:	2028      	movs	r0, #40	; 0x28
 8001664:	f7ff fbcc 	bl	8000e00 <__NVIC_SetPriority>
    NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001668:	2028      	movs	r0, #40	; 0x28
 800166a:	f7ff fbab 	bl	8000dc4 <__NVIC_EnableIRQ>
}
 800166e:	bf00      	nop
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	00f00003 	.word	0x00f00003

08001678 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
    TIM2->SR &= ~TIM_SR_UIF;  // clear interrupt flag
 800167c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001680:	691b      	ldr	r3, [r3, #16]
 8001682:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001686:	f023 0301 	bic.w	r3, r3, #1
 800168a:	6113      	str	r3, [r2, #16]
}
 800168c:	bf00      	nop
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr
	...

08001698 <EXTI15_10_IRQHandler>:

// 5. ISR pour EXTI lignes 10 à 15
void EXTI15_10_IRQHandler(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	af00      	add	r7, sp, #0
    if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_13))
 800169c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80016a0:	f7ff fc88 	bl	8000fb4 <LL_EXTI_IsActiveFlag_0_31>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d055      	beq.n	8001756 <EXTI15_10_IRQHandler+0xbe>
    {
        LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_13);
 80016aa:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80016ae:	f7ff fc97 	bl	8000fe0 <LL_EXTI_ClearFlag_0_31>

        // Ici traitement interruption bouton PC13
        if (blue_mode == 0){
 80016b2:	4b2a      	ldr	r3, [pc, #168]	; (800175c <EXTI15_10_IRQHandler+0xc4>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d103      	bne.n	80016c2 <EXTI15_10_IRQHandler+0x2a>
        	blue_mode = 1;
 80016ba:	4b28      	ldr	r3, [pc, #160]	; (800175c <EXTI15_10_IRQHandler+0xc4>)
 80016bc:	2201      	movs	r2, #1
 80016be:	601a      	str	r2, [r3, #0]
 80016c0:	e002      	b.n	80016c8 <EXTI15_10_IRQHandler+0x30>
        }else{
        	blue_mode = 0;
 80016c2:	4b26      	ldr	r3, [pc, #152]	; (800175c <EXTI15_10_IRQHandler+0xc4>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	601a      	str	r2, [r3, #0]
        }

        switch (expe) {		// changement de config specifique au blue mode
 80016c8:	4b25      	ldr	r3, [pc, #148]	; (8001760 <EXTI15_10_IRQHandler+0xc8>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	3b01      	subs	r3, #1
 80016ce:	2b07      	cmp	r3, #7
 80016d0:	d840      	bhi.n	8001754 <EXTI15_10_IRQHandler+0xbc>
 80016d2:	a201      	add	r2, pc, #4	; (adr r2, 80016d8 <EXTI15_10_IRQHandler+0x40>)
 80016d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016d8:	080016f9 	.word	0x080016f9
 80016dc:	0800170d 	.word	0x0800170d
 80016e0:	08001717 	.word	0x08001717
 80016e4:	0800172b 	.word	0x0800172b
 80016e8:	08001735 	.word	0x08001735
 80016ec:	0800173d 	.word	0x0800173d
 80016f0:	08001745 	.word	0x08001745
 80016f4:	0800174d 	.word	0x0800174d
        	case 1:
        		if (blue_mode == 1){
 80016f8:	4b18      	ldr	r3, [pc, #96]	; (800175c <EXTI15_10_IRQHandler+0xc4>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	2b01      	cmp	r3, #1
 80016fe:	d102      	bne.n	8001706 <EXTI15_10_IRQHandler+0x6e>
        			Enter_Sleep_100Hz();
 8001700:	f7ff f858 	bl	80007b4 <Enter_Sleep_100Hz>
        		}else{
        			Exit_Sleep_100Hz();
        		}
        		break;
 8001704:	e027      	b.n	8001756 <EXTI15_10_IRQHandler+0xbe>
        			Exit_Sleep_100Hz();
 8001706:	f7ff f88f 	bl	8000828 <Exit_Sleep_100Hz>
        		break;
 800170a:	e024      	b.n	8001756 <EXTI15_10_IRQHandler+0xbe>
        	case 2:
        		Exit_Sleep_100Hz();
 800170c:	f7ff f88c 	bl	8000828 <Exit_Sleep_100Hz>
        		Enable_MSI_LSE_Calibration();
 8001710:	f7ff f842 	bl	8000798 <Enable_MSI_LSE_Calibration>
        		break;
 8001714:	e01f      	b.n	8001756 <EXTI15_10_IRQHandler+0xbe>
        	case 3:
        		if (blue_mode == 1){
 8001716:	4b11      	ldr	r3, [pc, #68]	; (800175c <EXTI15_10_IRQHandler+0xc4>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	2b01      	cmp	r3, #1
 800171c:	d102      	bne.n	8001724 <EXTI15_10_IRQHandler+0x8c>
					Enter_Sleep_100Hz();
 800171e:	f7ff f849 	bl	80007b4 <Enter_Sleep_100Hz>
				}else{
					Exit_Sleep_100Hz();
				}
        		break;
 8001722:	e018      	b.n	8001756 <EXTI15_10_IRQHandler+0xbe>
					Exit_Sleep_100Hz();
 8001724:	f7ff f880 	bl	8000828 <Exit_Sleep_100Hz>
        		break;
 8001728:	e015      	b.n	8001756 <EXTI15_10_IRQHandler+0xbe>
        	case 4:
        		Exit_Sleep_100Hz();
 800172a:	f7ff f87d 	bl	8000828 <Exit_Sleep_100Hz>
        		Enable_MSI_LSE_Calibration();
 800172e:	f7ff f833 	bl	8000798 <Enable_MSI_LSE_Calibration>
        		break;
 8001732:	e010      	b.n	8001756 <EXTI15_10_IRQHandler+0xbe>
        	case 5:
        		RTC_wakeup_init_from_stop(7);
 8001734:	2007      	movs	r0, #7
 8001736:	f7ff ff5e 	bl	80015f6 <RTC_wakeup_init_from_stop>
        		break;
 800173a:	e00c      	b.n	8001756 <EXTI15_10_IRQHandler+0xbe>
        	case 6:
        		RTC_wakeup_init_from_stop(7);
 800173c:	2007      	movs	r0, #7
 800173e:	f7ff ff5a 	bl	80015f6 <RTC_wakeup_init_from_stop>
        		break;
 8001742:	e008      	b.n	8001756 <EXTI15_10_IRQHandler+0xbe>
        	case 7:
        		RTC_wakeup_init_from_stop(7);
 8001744:	2007      	movs	r0, #7
 8001746:	f7ff ff56 	bl	80015f6 <RTC_wakeup_init_from_stop>
        		break;
 800174a:	e004      	b.n	8001756 <EXTI15_10_IRQHandler+0xbe>
        	case 8:
        		RTC_wakeup_init_from_standby_or_shutdown(7);
 800174c:	2007      	movs	r0, #7
 800174e:	f7ff ff45 	bl	80015dc <RTC_wakeup_init_from_standby_or_shutdown>
        		break;
 8001752:	e000      	b.n	8001756 <EXTI15_10_IRQHandler+0xbe>
		    default:
			    // Code si expe n’est pas entre 1 et 8
			    break;
 8001754:	bf00      	nop
        }

    }
}
 8001756:	bf00      	nop
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	2000002c 	.word	0x2000002c
 8001760:	20000034 	.word	0x20000034

08001764 <SysTick_Handler>:


// systick interrupt handler --> allumage LED toutes les 2 s pendant 50 ms.
//Scrutation de l'état du bouton bleu  (pas d'action à ce stade).
void SysTick_Handler()
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0
	unsigned int subticks;

	//scrutation bouton bleu
	ticks += 1;
 800176a:	4b3e      	ldr	r3, [pc, #248]	; (8001864 <SysTick_Handler+0x100>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	3301      	adds	r3, #1
 8001770:	4a3c      	ldr	r2, [pc, #240]	; (8001864 <SysTick_Handler+0x100>)
 8001772:	6013      	str	r3, [r2, #0]

	if (ticks % 2){
 8001774:	4b3b      	ldr	r3, [pc, #236]	; (8001864 <SysTick_Handler+0x100>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f003 0301 	and.w	r3, r3, #1
 800177c:	2b00      	cmp	r3, #0
 800177e:	d003      	beq.n	8001788 <SysTick_Handler+0x24>
		// etat bas
		PWM_STATE(0);
 8001780:	2000      	movs	r0, #0
 8001782:	f7ff fad1 	bl	8000d28 <PWM_STATE>
 8001786:	e002      	b.n	800178e <SysTick_Handler+0x2a>
	}else{
		// etat haut
		PWM_STATE(1);
 8001788:	2001      	movs	r0, #1
 800178a:	f7ff facd 	bl	8000d28 <PWM_STATE>
	}

	if	( BLUE_BUTTON() )
 800178e:	f7ff fae3 	bl	8000d58 <BLUE_BUTTON>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d00a      	beq.n	80017ae <SysTick_Handler+0x4a>
		{
		if	( old_blue == 0 )
 8001798:	4b33      	ldr	r3, [pc, #204]	; (8001868 <SysTick_Handler+0x104>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d102      	bne.n	80017a6 <SysTick_Handler+0x42>
			blue_mode = 1;
 80017a0:	4b32      	ldr	r3, [pc, #200]	; (800186c <SysTick_Handler+0x108>)
 80017a2:	2201      	movs	r2, #1
 80017a4:	601a      	str	r2, [r3, #0]
		old_blue = 1;
 80017a6:	4b30      	ldr	r3, [pc, #192]	; (8001868 <SysTick_Handler+0x104>)
 80017a8:	2201      	movs	r2, #1
 80017aa:	601a      	str	r2, [r3, #0]
 80017ac:	e002      	b.n	80017b4 <SysTick_Handler+0x50>
		}
	else 	old_blue = 0;
 80017ae:	4b2e      	ldr	r3, [pc, #184]	; (8001868 <SysTick_Handler+0x104>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	601a      	str	r2, [r3, #0]

	//gestion de l'allumage de la LED
	subticks = ticks % 200;
 80017b4:	4b2b      	ldr	r3, [pc, #172]	; (8001864 <SysTick_Handler+0x100>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a2d      	ldr	r2, [pc, #180]	; (8001870 <SysTick_Handler+0x10c>)
 80017ba:	fba2 1203 	umull	r1, r2, r2, r3
 80017be:	0992      	lsrs	r2, r2, #6
 80017c0:	21c8      	movs	r1, #200	; 0xc8
 80017c2:	fb01 f202 	mul.w	r2, r1, r2
 80017c6:	1a9b      	subs	r3, r3, r2
 80017c8:	603b      	str	r3, [r7, #0]
	if	( subticks == 0 )
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d103      	bne.n	80017d8 <SysTick_Handler+0x74>
		LED_GREEN(1);
 80017d0:	2001      	movs	r0, #1
 80017d2:	f7ff fa93 	bl	8000cfc <LED_GREEN>
 80017d6:	e00a      	b.n	80017ee <SysTick_Handler+0x8a>
	else if	( subticks == 15*expe )
 80017d8:	4b26      	ldr	r3, [pc, #152]	; (8001874 <SysTick_Handler+0x110>)
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	4613      	mov	r3, r2
 80017de:	011b      	lsls	r3, r3, #4
 80017e0:	1a9b      	subs	r3, r3, r2
 80017e2:	683a      	ldr	r2, [r7, #0]
 80017e4:	429a      	cmp	r2, r3
 80017e6:	d102      	bne.n	80017ee <SysTick_Handler+0x8a>
		LED_GREEN(0);
 80017e8:	2000      	movs	r0, #0
 80017ea:	f7ff fa87 	bl	8000cfc <LED_GREEN>


	// PARTIE TRANSCEIVER -------------------------------------------------------
	uint8_t i;

	if (cptr_transmit == period_transmit) {
 80017ee:	4b22      	ldr	r3, [pc, #136]	; (8001878 <SysTick_Handler+0x114>)
 80017f0:	781a      	ldrb	r2, [r3, #0]
 80017f2:	4b22      	ldr	r3, [pc, #136]	; (800187c <SysTick_Handler+0x118>)
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	429a      	cmp	r2, r3
 80017f8:	d129      	bne.n	800184e <SysTick_Handler+0xea>

		//sortie du mode power down
		nRF24_SetPowerMode(nRF24_PWR_UP);
 80017fa:	2002      	movs	r0, #2
 80017fc:	f000 f995 	bl	8001b2a <nRF24_SetPowerMode>
		//En fait, on attend 200 ms car la base de temps du systick est 100 ms.
		//LE test montre qu'on n'est pas obligé de mettre un délai. Le temps de compléter le tableau
		//Message et le temps de transmettre sur l'UART prend au moins 5 ms.

		//préparation du message à transmettre
		for (i = 0; i < 17; i++) {
 8001800:	2300      	movs	r3, #0
 8001802:	71fb      	strb	r3, [r7, #7]
 8001804:	e008      	b.n	8001818 <SysTick_Handler+0xb4>
			Message[i] = entete_message[i];
 8001806:	79fa      	ldrb	r2, [r7, #7]
 8001808:	79fb      	ldrb	r3, [r7, #7]
 800180a:	491d      	ldr	r1, [pc, #116]	; (8001880 <SysTick_Handler+0x11c>)
 800180c:	5c89      	ldrb	r1, [r1, r2]
 800180e:	4a1d      	ldr	r2, [pc, #116]	; (8001884 <SysTick_Handler+0x120>)
 8001810:	54d1      	strb	r1, [r2, r3]
		for (i = 0; i < 17; i++) {
 8001812:	79fb      	ldrb	r3, [r7, #7]
 8001814:	3301      	adds	r3, #1
 8001816:	71fb      	strb	r3, [r7, #7]
 8001818:	79fb      	ldrb	r3, [r7, #7]
 800181a:	2b10      	cmp	r3, #16
 800181c:	d9f3      	bls.n	8001806 <SysTick_Handler+0xa2>
		}
		Message[17] = '_';
 800181e:	4b19      	ldr	r3, [pc, #100]	; (8001884 <SysTick_Handler+0x120>)
 8001820:	225f      	movs	r2, #95	; 0x5f
 8001822:	745a      	strb	r2, [r3, #17]
		Message[18] = cptr;
 8001824:	4b18      	ldr	r3, [pc, #96]	; (8001888 <SysTick_Handler+0x124>)
 8001826:	781a      	ldrb	r2, [r3, #0]
 8001828:	4b16      	ldr	r3, [pc, #88]	; (8001884 <SysTick_Handler+0x120>)
 800182a:	749a      	strb	r2, [r3, #18]

		Transmit_Message(Message,taille_message);
 800182c:	2114      	movs	r1, #20
 800182e:	4815      	ldr	r0, [pc, #84]	; (8001884 <SysTick_Handler+0x120>)
 8001830:	f7fe fd4a 	bl	80002c8 <Transmit_Message>
		cptr++;
 8001834:	4b14      	ldr	r3, [pc, #80]	; (8001888 <SysTick_Handler+0x124>)
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	3301      	adds	r3, #1
 800183a:	b2da      	uxtb	r2, r3
 800183c:	4b12      	ldr	r3, [pc, #72]	; (8001888 <SysTick_Handler+0x124>)
 800183e:	701a      	strb	r2, [r3, #0]
		cptr_transmit = 1;
 8001840:	4b0d      	ldr	r3, [pc, #52]	; (8001878 <SysTick_Handler+0x114>)
 8001842:	2201      	movs	r2, #1
 8001844:	701a      	strb	r2, [r3, #0]

		//retour dans le mode power down
		nRF24_SetPowerMode(nRF24_PWR_DOWN);
 8001846:	2000      	movs	r0, #0
 8001848:	f000 f96f 	bl	8001b2a <nRF24_SetPowerMode>
	}
	else {
		cptr_transmit ++;
	}
}
 800184c:	e005      	b.n	800185a <SysTick_Handler+0xf6>
		cptr_transmit ++;
 800184e:	4b0a      	ldr	r3, [pc, #40]	; (8001878 <SysTick_Handler+0x114>)
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	3301      	adds	r3, #1
 8001854:	b2da      	uxtb	r2, r3
 8001856:	4b08      	ldr	r3, [pc, #32]	; (8001878 <SysTick_Handler+0x114>)
 8001858:	701a      	strb	r2, [r3, #0]
}
 800185a:	bf00      	nop
 800185c:	3708      	adds	r7, #8
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	20000028 	.word	0x20000028
 8001868:	20000030 	.word	0x20000030
 800186c:	2000002c 	.word	0x2000002c
 8001870:	51eb851f 	.word	0x51eb851f
 8001874:	20000034 	.word	0x20000034
 8001878:	20000001 	.word	0x20000001
 800187c:	20000002 	.word	0x20000002
 8001880:	080034c0 	.word	0x080034c0
 8001884:	2000003c 	.word	0x2000003c
 8001888:	20000038 	.word	0x20000038

0800188c <LL_GPIO_SetOutputPin>:
{
 800188c:	b480      	push	{r7}
 800188e:	b083      	sub	sp, #12
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
 8001894:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	683a      	ldr	r2, [r7, #0]
 800189a:	619a      	str	r2, [r3, #24]
}
 800189c:	bf00      	nop
 800189e:	370c      	adds	r7, #12
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr

080018a8 <LL_GPIO_ResetOutputPin>:
{
 80018a8:	b480      	push	{r7}
 80018aa:	b083      	sub	sp, #12
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
 80018b0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	683a      	ldr	r2, [r7, #0]
 80018b6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80018b8:	bf00      	nop
 80018ba:	370c      	adds	r7, #12
 80018bc:	46bd      	mov	sp, r7
 80018be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c2:	4770      	bx	lr

080018c4 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b083      	sub	sp, #12
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	601a      	str	r2, [r3, #0]
}
 80018d8:	bf00      	nop
 80018da:	370c      	adds	r7, #12
 80018dc:	46bd      	mov	sp, r7
 80018de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e2:	4770      	bx	lr

080018e4 <LL_SPI_SetRxFIFOThreshold>:
  *         @arg @ref LL_SPI_RX_FIFO_TH_HALF
  *         @arg @ref LL_SPI_RX_FIFO_TH_QUARTER
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetRxFIFOThreshold(SPI_TypeDef *SPIx, uint32_t Threshold)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b083      	sub	sp, #12
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
 80018ec:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	431a      	orrs	r2, r3
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	605a      	str	r2, [r3, #4]
}
 80018fe:	bf00      	nop
 8001900:	370c      	adds	r7, #12
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr

0800190a <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 800190a:	b480      	push	{r7}
 800190c:	b083      	sub	sp, #12
 800190e:	af00      	add	r7, sp, #0
 8001910:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	689b      	ldr	r3, [r3, #8]
 8001916:	f003 0301 	and.w	r3, r3, #1
 800191a:	2b01      	cmp	r3, #1
 800191c:	d101      	bne.n	8001922 <LL_SPI_IsActiveFlag_RXNE+0x18>
 800191e:	2301      	movs	r3, #1
 8001920:	e000      	b.n	8001924 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8001922:	2300      	movs	r3, #0
}
 8001924:	4618      	mov	r0, r3
 8001926:	370c      	adds	r7, #12
 8001928:	46bd      	mov	sp, r7
 800192a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192e:	4770      	bx	lr

08001930 <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 8001930:	b480      	push	{r7}
 8001932:	b083      	sub	sp, #12
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	689b      	ldr	r3, [r3, #8]
 800193c:	f003 0302 	and.w	r3, r3, #2
 8001940:	2b02      	cmp	r3, #2
 8001942:	d101      	bne.n	8001948 <LL_SPI_IsActiveFlag_TXE+0x18>
 8001944:	2301      	movs	r3, #1
 8001946:	e000      	b.n	800194a <LL_SPI_IsActiveFlag_TXE+0x1a>
 8001948:	2300      	movs	r3, #0
}
 800194a:	4618      	mov	r0, r3
 800194c:	370c      	adds	r7, #12
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr

08001956 <LL_SPI_IsActiveFlag_BSY>:
  * @rmtoll SR           BSY           LL_SPI_IsActiveFlag_BSY
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_BSY(SPI_TypeDef *SPIx)
{
 8001956:	b480      	push	{r7}
 8001958:	b083      	sub	sp, #12
 800195a:	af00      	add	r7, sp, #0
 800195c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	689b      	ldr	r3, [r3, #8]
 8001962:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001966:	2b80      	cmp	r3, #128	; 0x80
 8001968:	d101      	bne.n	800196e <LL_SPI_IsActiveFlag_BSY+0x18>
 800196a:	2301      	movs	r3, #1
 800196c:	e000      	b.n	8001970 <LL_SPI_IsActiveFlag_BSY+0x1a>
 800196e:	2300      	movs	r3, #0
}
 8001970:	4618      	mov	r0, r3
 8001972:	370c      	adds	r7, #12
 8001974:	46bd      	mov	sp, r7
 8001976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197a:	4770      	bx	lr

0800197c <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 800197c:	b480      	push	{r7}
 800197e:	b083      	sub	sp, #12
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	68db      	ldr	r3, [r3, #12]
 8001988:	b2db      	uxtb	r3, r3
}
 800198a:	4618      	mov	r0, r3
 800198c:	370c      	adds	r7, #12
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr

08001996 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8001996:	b480      	push	{r7}
 8001998:	b085      	sub	sp, #20
 800199a:	af00      	add	r7, sp, #0
 800199c:	6078      	str	r0, [r7, #4]
 800199e:	460b      	mov	r3, r1
 80019a0:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	330c      	adds	r3, #12
 80019a6:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	78fa      	ldrb	r2, [r7, #3]
 80019ac:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 80019ae:	bf00      	nop
 80019b0:	3714      	adds	r7, #20
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr

080019ba <nRF24_CSN_L>:

static inline void nRF24_CSN_L() {
 80019ba:	b580      	push	{r7, lr}
 80019bc:	af00      	add	r7, sp, #0
    LL_GPIO_ResetOutputPin(nRF_CSN_GPIO_Port, nRF_CSN_Pin);
 80019be:	2110      	movs	r1, #16
 80019c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019c4:	f7ff ff70 	bl	80018a8 <LL_GPIO_ResetOutputPin>
}
 80019c8:	bf00      	nop
 80019ca:	bd80      	pop	{r7, pc}

080019cc <nRF24_CSN_H>:

static inline void nRF24_CSN_H() {
 80019cc:	b580      	push	{r7, lr}
 80019ce:	af00      	add	r7, sp, #0
    LL_GPIO_SetOutputPin(nRF_CSN_GPIO_Port, nRF_CSN_Pin);
 80019d0:	2110      	movs	r1, #16
 80019d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019d6:	f7ff ff59 	bl	800188c <LL_GPIO_SetOutputPin>
}
 80019da:	bf00      	nop
 80019dc:	bd80      	pop	{r7, pc}
	...

080019e0 <nRF24_LL_RW>:


static inline uint8_t nRF24_LL_RW(uint8_t data) {
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	4603      	mov	r3, r0
 80019e8:	71fb      	strb	r3, [r7, #7]
    LL_SPI_SetRxFIFOThreshold(NRF_SPI,LL_SPI_RX_FIFO_TH_QUARTER);
 80019ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019ee:	4814      	ldr	r0, [pc, #80]	; (8001a40 <nRF24_LL_RW+0x60>)
 80019f0:	f7ff ff78 	bl	80018e4 <LL_SPI_SetRxFIFOThreshold>
    LL_SPI_Enable(NRF_SPI);
 80019f4:	4812      	ldr	r0, [pc, #72]	; (8001a40 <nRF24_LL_RW+0x60>)
 80019f6:	f7ff ff65 	bl	80018c4 <LL_SPI_Enable>
    // Wait until TX buffer is empty
    while (LL_SPI_IsActiveFlag_BSY(NRF_SPI));
 80019fa:	bf00      	nop
 80019fc:	4810      	ldr	r0, [pc, #64]	; (8001a40 <nRF24_LL_RW+0x60>)
 80019fe:	f7ff ffaa 	bl	8001956 <LL_SPI_IsActiveFlag_BSY>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d1f9      	bne.n	80019fc <nRF24_LL_RW+0x1c>
    while (!LL_SPI_IsActiveFlag_TXE(NRF_SPI));
 8001a08:	bf00      	nop
 8001a0a:	480d      	ldr	r0, [pc, #52]	; (8001a40 <nRF24_LL_RW+0x60>)
 8001a0c:	f7ff ff90 	bl	8001930 <LL_SPI_IsActiveFlag_TXE>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d0f9      	beq.n	8001a0a <nRF24_LL_RW+0x2a>
    LL_SPI_TransmitData8(NRF_SPI, data);
 8001a16:	79fb      	ldrb	r3, [r7, #7]
 8001a18:	4619      	mov	r1, r3
 8001a1a:	4809      	ldr	r0, [pc, #36]	; (8001a40 <nRF24_LL_RW+0x60>)
 8001a1c:	f7ff ffbb 	bl	8001996 <LL_SPI_TransmitData8>
    while (!LL_SPI_IsActiveFlag_RXNE(NRF_SPI));
 8001a20:	bf00      	nop
 8001a22:	4807      	ldr	r0, [pc, #28]	; (8001a40 <nRF24_LL_RW+0x60>)
 8001a24:	f7ff ff71 	bl	800190a <LL_SPI_IsActiveFlag_RXNE>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d0f9      	beq.n	8001a22 <nRF24_LL_RW+0x42>
    return LL_SPI_ReceiveData8(NRF_SPI);
 8001a2e:	4804      	ldr	r0, [pc, #16]	; (8001a40 <nRF24_LL_RW+0x60>)
 8001a30:	f7ff ffa4 	bl	800197c <LL_SPI_ReceiveData8>
 8001a34:	4603      	mov	r3, r0
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	3708      	adds	r7, #8
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	40013000 	.word	0x40013000

08001a44 <nRF24_ReadReg>:

// Read a register
// input:
//   reg - number of register to read
// return: value of register
static uint8_t nRF24_ReadReg(uint8_t reg) {
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b084      	sub	sp, #16
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	71fb      	strb	r3, [r7, #7]
	uint8_t value;

	nRF24_CSN_L();
 8001a4e:	f7ff ffb4 	bl	80019ba <nRF24_CSN_L>
	nRF24_LL_RW(reg & nRF24_MASK_REG_MAP);
 8001a52:	79fb      	ldrb	r3, [r7, #7]
 8001a54:	f003 031f 	and.w	r3, r3, #31
 8001a58:	b2db      	uxtb	r3, r3
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f7ff ffc0 	bl	80019e0 <nRF24_LL_RW>
	value = nRF24_LL_RW(nRF24_CMD_NOP);
 8001a60:	20ff      	movs	r0, #255	; 0xff
 8001a62:	f7ff ffbd 	bl	80019e0 <nRF24_LL_RW>
 8001a66:	4603      	mov	r3, r0
 8001a68:	73fb      	strb	r3, [r7, #15]
	nRF24_CSN_H();
 8001a6a:	f7ff ffaf 	bl	80019cc <nRF24_CSN_H>

	return value;
 8001a6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a70:	4618      	mov	r0, r3
 8001a72:	3710      	adds	r7, #16
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}

08001a78 <nRF24_WriteReg>:

// Write a new value to register
// input:
//   reg - number of register to write
//   value - value to write
static void nRF24_WriteReg(uint8_t reg, uint8_t value) {
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	4603      	mov	r3, r0
 8001a80:	460a      	mov	r2, r1
 8001a82:	71fb      	strb	r3, [r7, #7]
 8001a84:	4613      	mov	r3, r2
 8001a86:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8001a88:	f7ff ff97 	bl	80019ba <nRF24_CSN_L>
	if (reg < nRF24_CMD_W_REGISTER) {
 8001a8c:	79fb      	ldrb	r3, [r7, #7]
 8001a8e:	2b1f      	cmp	r3, #31
 8001a90:	d810      	bhi.n	8001ab4 <nRF24_WriteReg+0x3c>
		// This is a register access
		nRF24_LL_RW(nRF24_CMD_W_REGISTER | (reg & nRF24_MASK_REG_MAP));
 8001a92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a96:	f003 031f 	and.w	r3, r3, #31
 8001a9a:	b25b      	sxtb	r3, r3
 8001a9c:	f043 0320 	orr.w	r3, r3, #32
 8001aa0:	b25b      	sxtb	r3, r3
 8001aa2:	b2db      	uxtb	r3, r3
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f7ff ff9b 	bl	80019e0 <nRF24_LL_RW>
		nRF24_LL_RW(value);
 8001aaa:	79bb      	ldrb	r3, [r7, #6]
 8001aac:	4618      	mov	r0, r3
 8001aae:	f7ff ff97 	bl	80019e0 <nRF24_LL_RW>
 8001ab2:	e013      	b.n	8001adc <nRF24_WriteReg+0x64>
	} else {
		// This is a single byte command or future command/register
		nRF24_LL_RW(reg);
 8001ab4:	79fb      	ldrb	r3, [r7, #7]
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f7ff ff92 	bl	80019e0 <nRF24_LL_RW>
		if ((reg != nRF24_CMD_FLUSH_TX) && (reg != nRF24_CMD_FLUSH_RX) && \
 8001abc:	79fb      	ldrb	r3, [r7, #7]
 8001abe:	2be1      	cmp	r3, #225	; 0xe1
 8001ac0:	d00c      	beq.n	8001adc <nRF24_WriteReg+0x64>
 8001ac2:	79fb      	ldrb	r3, [r7, #7]
 8001ac4:	2be2      	cmp	r3, #226	; 0xe2
 8001ac6:	d009      	beq.n	8001adc <nRF24_WriteReg+0x64>
 8001ac8:	79fb      	ldrb	r3, [r7, #7]
 8001aca:	2be3      	cmp	r3, #227	; 0xe3
 8001acc:	d006      	beq.n	8001adc <nRF24_WriteReg+0x64>
				(reg != nRF24_CMD_REUSE_TX_PL) && (reg != nRF24_CMD_NOP)) {
 8001ace:	79fb      	ldrb	r3, [r7, #7]
 8001ad0:	2bff      	cmp	r3, #255	; 0xff
 8001ad2:	d003      	beq.n	8001adc <nRF24_WriteReg+0x64>
			// Send register value
			nRF24_LL_RW(value);
 8001ad4:	79bb      	ldrb	r3, [r7, #6]
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f7ff ff82 	bl	80019e0 <nRF24_LL_RW>
		}
	}
	nRF24_CSN_H();
 8001adc:	f7ff ff76 	bl	80019cc <nRF24_CSN_H>
}
 8001ae0:	bf00      	nop
 8001ae2:	3708      	adds	r7, #8
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}

08001ae8 <nRF24_WriteMBReg>:
// Write a multi-byte register
// input:
//   reg - number of register to write
//   pBuf - pointer to the buffer with data to write
//   count - number of bytes to write
static void nRF24_WriteMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count) {
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b082      	sub	sp, #8
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	4603      	mov	r3, r0
 8001af0:	6039      	str	r1, [r7, #0]
 8001af2:	71fb      	strb	r3, [r7, #7]
 8001af4:	4613      	mov	r3, r2
 8001af6:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8001af8:	f7ff ff5f 	bl	80019ba <nRF24_CSN_L>
	nRF24_LL_RW(reg);
 8001afc:	79fb      	ldrb	r3, [r7, #7]
 8001afe:	4618      	mov	r0, r3
 8001b00:	f7ff ff6e 	bl	80019e0 <nRF24_LL_RW>
	while (count--) {
 8001b04:	e006      	b.n	8001b14 <nRF24_WriteMBReg+0x2c>
		nRF24_LL_RW(*pBuf++);
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	1c5a      	adds	r2, r3, #1
 8001b0a:	603a      	str	r2, [r7, #0]
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f7ff ff66 	bl	80019e0 <nRF24_LL_RW>
	while (count--) {
 8001b14:	79bb      	ldrb	r3, [r7, #6]
 8001b16:	1e5a      	subs	r2, r3, #1
 8001b18:	71ba      	strb	r2, [r7, #6]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d1f3      	bne.n	8001b06 <nRF24_WriteMBReg+0x1e>
	}
	nRF24_CSN_H();
 8001b1e:	f7ff ff55 	bl	80019cc <nRF24_CSN_H>
}
 8001b22:	bf00      	nop
 8001b24:	3708      	adds	r7, #8
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}

08001b2a <nRF24_SetPowerMode>:
}

// Control transceiver power mode
// input:
//   mode - new state of power mode, one of nRF24_PWR_xx values
void nRF24_SetPowerMode(uint8_t mode) {
 8001b2a:	b580      	push	{r7, lr}
 8001b2c:	b084      	sub	sp, #16
 8001b2e:	af00      	add	r7, sp, #0
 8001b30:	4603      	mov	r3, r0
 8001b32:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	reg = nRF24_ReadReg(nRF24_REG_CONFIG);
 8001b34:	2000      	movs	r0, #0
 8001b36:	f7ff ff85 	bl	8001a44 <nRF24_ReadReg>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	73fb      	strb	r3, [r7, #15]
	if (mode == nRF24_PWR_UP) {
 8001b3e:	79fb      	ldrb	r3, [r7, #7]
 8001b40:	2b02      	cmp	r3, #2
 8001b42:	d104      	bne.n	8001b4e <nRF24_SetPowerMode+0x24>
		// Set the PWR_UP bit of CONFIG register to wake the transceiver
		// It goes into Stanby-I mode with consumption about 26uA
		reg |= nRF24_CONFIG_PWR_UP;
 8001b44:	7bfb      	ldrb	r3, [r7, #15]
 8001b46:	f043 0302 	orr.w	r3, r3, #2
 8001b4a:	73fb      	strb	r3, [r7, #15]
 8001b4c:	e003      	b.n	8001b56 <nRF24_SetPowerMode+0x2c>
	} else {
		// Clear the PWR_UP bit of CONFIG register to put the transceiver
		// into power down mode with consumption about 900nA
		reg &= ~nRF24_CONFIG_PWR_UP;
 8001b4e:	7bfb      	ldrb	r3, [r7, #15]
 8001b50:	f023 0302 	bic.w	r3, r3, #2
 8001b54:	73fb      	strb	r3, [r7, #15]
	}
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 8001b56:	7bfb      	ldrb	r3, [r7, #15]
 8001b58:	4619      	mov	r1, r3
 8001b5a:	2000      	movs	r0, #0
 8001b5c:	f7ff ff8c 	bl	8001a78 <nRF24_WriteReg>
}
 8001b60:	bf00      	nop
 8001b62:	3710      	adds	r7, #16
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}

08001b68 <nRF24_GetStatus>:
	}
}

// Get value of the STATUS register
// return: value of STATUS register
uint8_t nRF24_GetStatus(void) {
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	af00      	add	r7, sp, #0
	return nRF24_ReadReg(nRF24_REG_STATUS);
 8001b6c:	2007      	movs	r0, #7
 8001b6e:	f7ff ff69 	bl	8001a44 <nRF24_ReadReg>
 8001b72:	4603      	mov	r3, r0
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	bd80      	pop	{r7, pc}

08001b78 <nRF24_FlushTX>:
	reg = nRF24_ReadReg(nRF24_REG_RF_CH);
	nRF24_WriteReg(nRF24_REG_RF_CH, reg);
}

// Flush the TX FIFO
void nRF24_FlushTX(void) {
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
	nRF24_WriteReg(nRF24_CMD_FLUSH_TX, nRF24_CMD_NOP);
 8001b7c:	21ff      	movs	r1, #255	; 0xff
 8001b7e:	20e1      	movs	r0, #225	; 0xe1
 8001b80:	f7ff ff7a 	bl	8001a78 <nRF24_WriteReg>
}
 8001b84:	bf00      	nop
 8001b86:	bd80      	pop	{r7, pc}

08001b88 <nRF24_ClearIRQFlags>:
void nRF24_FlushRX(void) {
	nRF24_WriteReg(nRF24_CMD_FLUSH_RX, nRF24_CMD_NOP);
}

// Clear any pending IRQ flags
void nRF24_ClearIRQFlags(void) {
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0
	uint8_t reg;

	// Clear RX_DR, TX_DS and MAX_RT bits of the STATUS register
	reg  = nRF24_ReadReg(nRF24_REG_STATUS);
 8001b8e:	2007      	movs	r0, #7
 8001b90:	f7ff ff58 	bl	8001a44 <nRF24_ReadReg>
 8001b94:	4603      	mov	r3, r0
 8001b96:	71fb      	strb	r3, [r7, #7]
	reg |= nRF24_MASK_STATUS_IRQ;
 8001b98:	79fb      	ldrb	r3, [r7, #7]
 8001b9a:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8001b9e:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_STATUS, reg);
 8001ba0:	79fb      	ldrb	r3, [r7, #7]
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	2007      	movs	r0, #7
 8001ba6:	f7ff ff67 	bl	8001a78 <nRF24_WriteReg>
}
 8001baa:	bf00      	nop
 8001bac:	3708      	adds	r7, #8
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}

08001bb2 <nRF24_WritePayload>:

// Write TX payload
// input:
//   pBuf - pointer to the buffer with payload data
//   length - payload length in bytes
void nRF24_WritePayload(uint8_t *pBuf, uint8_t length) {
 8001bb2:	b580      	push	{r7, lr}
 8001bb4:	b082      	sub	sp, #8
 8001bb6:	af00      	add	r7, sp, #0
 8001bb8:	6078      	str	r0, [r7, #4]
 8001bba:	460b      	mov	r3, r1
 8001bbc:	70fb      	strb	r3, [r7, #3]
	nRF24_WriteMBReg(nRF24_CMD_W_TX_PAYLOAD, pBuf, length);
 8001bbe:	78fb      	ldrb	r3, [r7, #3]
 8001bc0:	461a      	mov	r2, r3
 8001bc2:	6879      	ldr	r1, [r7, #4]
 8001bc4:	20a0      	movs	r0, #160	; 0xa0
 8001bc6:	f7ff ff8f 	bl	8001ae8 <nRF24_WriteMBReg>
}
 8001bca:	bf00      	nop
 8001bcc:	3708      	adds	r7, #8
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
	...

08001bd4 <LL_AHB2_GRP1_EnableClock>:
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b085      	sub	sp, #20
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001bdc:	4b08      	ldr	r3, [pc, #32]	; (8001c00 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001bde:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001be0:	4907      	ldr	r1, [pc, #28]	; (8001c00 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	4313      	orrs	r3, r2
 8001be6:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001be8:	4b05      	ldr	r3, [pc, #20]	; (8001c00 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001bea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	4013      	ands	r3, r2
 8001bf0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
}
 8001bf4:	bf00      	nop
 8001bf6:	3714      	adds	r7, #20
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfe:	4770      	bx	lr
 8001c00:	40021000 	.word	0x40021000

08001c04 <LL_APB2_GRP1_EnableClock>:
{
 8001c04:	b480      	push	{r7}
 8001c06:	b085      	sub	sp, #20
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8001c0c:	4b08      	ldr	r3, [pc, #32]	; (8001c30 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001c0e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001c10:	4907      	ldr	r1, [pc, #28]	; (8001c30 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	4313      	orrs	r3, r2
 8001c16:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001c18:	4b05      	ldr	r3, [pc, #20]	; (8001c30 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001c1a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	4013      	ands	r3, r2
 8001c20:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001c22:	68fb      	ldr	r3, [r7, #12]
}
 8001c24:	bf00      	nop
 8001c26:	3714      	adds	r7, #20
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2e:	4770      	bx	lr
 8001c30:	40021000 	.word	0x40021000

08001c34 <LL_SPI_SetStandard>:
{
 8001c34:	b480      	push	{r7}
 8001c36:	b083      	sub	sp, #12
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
 8001c3c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	f023 0210 	bic.w	r2, r3, #16
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	431a      	orrs	r2, r3
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	605a      	str	r2, [r3, #4]
}
 8001c4e:	bf00      	nop
 8001c50:	370c      	adds	r7, #12
 8001c52:	46bd      	mov	sp, r7
 8001c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c58:	4770      	bx	lr

08001c5a <LL_SPI_DisableNSSPulseMgt>:
{
 8001c5a:	b480      	push	{r7}
 8001c5c:	b083      	sub	sp, #12
 8001c5e:	af00      	add	r7, sp, #0
 8001c60:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	f023 0208 	bic.w	r2, r3, #8
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	605a      	str	r2, [r3, #4]
}
 8001c6e:	bf00      	nop
 8001c70:	370c      	adds	r7, #12
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr
	...

08001c7c <SPI1_Init>:
// > mode master, full duplex
// > 8 bits
// > pin NSS généré logiciellement
// > bit rate = 5 Mbps --> avec un bus clock à 80 MHz le prescaler est réglé à 16.
void SPI1_Init(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b090      	sub	sp, #64	; 0x40
 8001c80:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001c82:	f107 0318 	add.w	r3, r7, #24
 8001c86:	2228      	movs	r2, #40	; 0x28
 8001c88:	2100      	movs	r1, #0
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f001 fb5c 	bl	8003348 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c90:	463b      	mov	r3, r7
 8001c92:	2200      	movs	r2, #0
 8001c94:	601a      	str	r2, [r3, #0]
 8001c96:	605a      	str	r2, [r3, #4]
 8001c98:	609a      	str	r2, [r3, #8]
 8001c9a:	60da      	str	r2, [r3, #12]
 8001c9c:	611a      	str	r2, [r3, #16]
 8001c9e:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8001ca0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001ca4:	f7ff ffae 	bl	8001c04 <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8001ca8:	2001      	movs	r0, #1
 8001caa:	f7ff ff93 	bl	8001bd4 <LL_AHB2_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001cae:	23c8      	movs	r3, #200	; 0xc8
 8001cb0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001cb2:	2302      	movs	r3, #2
 8001cb4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001cb6:	2303      	movs	r3, #3
 8001cb8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001cc2:	2305      	movs	r3, #5
 8001cc4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cc6:	463b      	mov	r3, r7
 8001cc8:	4619      	mov	r1, r3
 8001cca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cce:	f000 fd98 	bl	8002802 <LL_GPIO_Init>

  /* SPI1 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001cd6:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001cda:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001cdc:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001ce0:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001cea:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001cee:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8001cf0:	2318      	movs	r3, #24
 8001cf2:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 7;
 8001cfc:	2307      	movs	r3, #7
 8001cfe:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8001d00:	f107 0318 	add.w	r3, r7, #24
 8001d04:	4619      	mov	r1, r3
 8001d06:	4807      	ldr	r0, [pc, #28]	; (8001d24 <SPI1_Init+0xa8>)
 8001d08:	f001 f9d3 	bl	80030b2 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8001d0c:	2100      	movs	r1, #0
 8001d0e:	4805      	ldr	r0, [pc, #20]	; (8001d24 <SPI1_Init+0xa8>)
 8001d10:	f7ff ff90 	bl	8001c34 <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI1);
 8001d14:	4803      	ldr	r0, [pc, #12]	; (8001d24 <SPI1_Init+0xa8>)
 8001d16:	f7ff ffa0 	bl	8001c5a <LL_SPI_DisableNSSPulseMgt>
}
 8001d1a:	bf00      	nop
 8001d1c:	3740      	adds	r7, #64	; 0x40
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	40013000 	.word	0x40013000

08001d28 <LL_EXTI_IsActiveFlag_0_31>:
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b083      	sub	sp, #12
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8001d30:	4b07      	ldr	r3, [pc, #28]	; (8001d50 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8001d32:	695a      	ldr	r2, [r3, #20]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	4013      	ands	r3, r2
 8001d38:	687a      	ldr	r2, [r7, #4]
 8001d3a:	429a      	cmp	r2, r3
 8001d3c:	d101      	bne.n	8001d42 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e000      	b.n	8001d44 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8001d42:	2300      	movs	r3, #0
}
 8001d44:	4618      	mov	r0, r3
 8001d46:	370c      	adds	r7, #12
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4e:	4770      	bx	lr
 8001d50:	40010400 	.word	0x40010400

08001d54 <LL_EXTI_ClearFlag_0_31>:
{
 8001d54:	b480      	push	{r7}
 8001d56:	b083      	sub	sp, #12
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8001d5c:	4a04      	ldr	r2, [pc, #16]	; (8001d70 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6153      	str	r3, [r2, #20]
}
 8001d62:	bf00      	nop
 8001d64:	370c      	adds	r7, #12
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr
 8001d6e:	bf00      	nop
 8001d70:	40010400 	.word	0x40010400

08001d74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001d78:	bf00      	nop
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr

08001d82 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d82:	b480      	push	{r7}
 8001d84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d86:	e7fe      	b.n	8001d86 <HardFault_Handler+0x4>

08001d88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d8c:	e7fe      	b.n	8001d8c <MemManage_Handler+0x4>

08001d8e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d8e:	b480      	push	{r7}
 8001d90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d92:	e7fe      	b.n	8001d92 <BusFault_Handler+0x4>

08001d94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d98:	e7fe      	b.n	8001d98 <UsageFault_Handler+0x4>

08001d9a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d9a:	b480      	push	{r7}
 8001d9c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d9e:	bf00      	nop
 8001da0:	46bd      	mov	sp, r7
 8001da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da6:	4770      	bx	lr

08001da8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dac:	bf00      	nop
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr

08001db6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001db6:	b480      	push	{r7}
 8001db8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001dba:	bf00      	nop
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc2:	4770      	bx	lr

08001dc4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0) != RESET)
 8001dc8:	2001      	movs	r0, #1
 8001dca:	f7ff ffad 	bl	8001d28 <LL_EXTI_IsActiveFlag_0_31>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d002      	beq.n	8001dda <EXTI0_IRQHandler+0x16>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_0);
 8001dd4:	2001      	movs	r0, #1
 8001dd6:	f7ff ffbd 	bl	8001d54 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_0 */
  }
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001dda:	bf00      	nop
 8001ddc:	bd80      	pop	{r7, pc}
	...

08001de0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001de4:	4b17      	ldr	r3, [pc, #92]	; (8001e44 <SystemInit+0x64>)
 8001de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001dea:	4a16      	ldr	r2, [pc, #88]	; (8001e44 <SystemInit+0x64>)
 8001dec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001df0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001df4:	4b14      	ldr	r3, [pc, #80]	; (8001e48 <SystemInit+0x68>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a13      	ldr	r2, [pc, #76]	; (8001e48 <SystemInit+0x68>)
 8001dfa:	f043 0301 	orr.w	r3, r3, #1
 8001dfe:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001e00:	4b11      	ldr	r3, [pc, #68]	; (8001e48 <SystemInit+0x68>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001e06:	4b10      	ldr	r3, [pc, #64]	; (8001e48 <SystemInit+0x68>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a0f      	ldr	r2, [pc, #60]	; (8001e48 <SystemInit+0x68>)
 8001e0c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001e10:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001e14:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001e16:	4b0c      	ldr	r3, [pc, #48]	; (8001e48 <SystemInit+0x68>)
 8001e18:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e1c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001e1e:	4b0a      	ldr	r3, [pc, #40]	; (8001e48 <SystemInit+0x68>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4a09      	ldr	r2, [pc, #36]	; (8001e48 <SystemInit+0x68>)
 8001e24:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e28:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001e2a:	4b07      	ldr	r3, [pc, #28]	; (8001e48 <SystemInit+0x68>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001e30:	4b04      	ldr	r3, [pc, #16]	; (8001e44 <SystemInit+0x64>)
 8001e32:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e36:	609a      	str	r2, [r3, #8]
#endif
}
 8001e38:	bf00      	nop
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr
 8001e42:	bf00      	nop
 8001e44:	e000ed00 	.word	0xe000ed00
 8001e48:	40021000 	.word	0x40021000

08001e4c <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b083      	sub	sp, #12
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f043 0201 	orr.w	r2, r3, #1
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	601a      	str	r2, [r3, #0]
}
 8001e60:	bf00      	nop
 8001e62:	370c      	adds	r7, #12
 8001e64:	46bd      	mov	sp, r7
 8001e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6a:	4770      	bx	lr

08001e6c <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b083      	sub	sp, #12
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	689b      	ldr	r3, [r3, #8]
 8001e84:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	609a      	str	r2, [r3, #8]
}
 8001e8c:	bf00      	nop
 8001e8e:	370c      	adds	r7, #12
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr

08001e98 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll ISR          TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE) == (USART_ISR_TXE)) ? 1UL : 0UL);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	69db      	ldr	r3, [r3, #28]
 8001ea4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ea8:	2b80      	cmp	r3, #128	; 0x80
 8001eaa:	d101      	bne.n	8001eb0 <LL_USART_IsActiveFlag_TXE+0x18>
 8001eac:	2301      	movs	r3, #1
 8001eae:	e000      	b.n	8001eb2 <LL_USART_IsActiveFlag_TXE+0x1a>
 8001eb0:	2300      	movs	r3, #0
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	370c      	adds	r7, #12
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr

08001ebe <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8001ebe:	b480      	push	{r7}
 8001ec0:	b083      	sub	sp, #12
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	6078      	str	r0, [r7, #4]
 8001ec6:	460b      	mov	r3, r1
 8001ec8:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 8001eca:	78fb      	ldrb	r3, [r7, #3]
 8001ecc:	b29a      	uxth	r2, r3
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	851a      	strh	r2, [r3, #40]	; 0x28
}
 8001ed2:	bf00      	nop
 8001ed4:	370c      	adds	r7, #12
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr
	...

08001ee0 <LL_AHB2_GRP1_EnableClock>:
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b085      	sub	sp, #20
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001ee8:	4b08      	ldr	r3, [pc, #32]	; (8001f0c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001eea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001eec:	4907      	ldr	r1, [pc, #28]	; (8001f0c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001ef4:	4b05      	ldr	r3, [pc, #20]	; (8001f0c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001ef6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	4013      	ands	r3, r2
 8001efc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001efe:	68fb      	ldr	r3, [r7, #12]
}
 8001f00:	bf00      	nop
 8001f02:	3714      	adds	r7, #20
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr
 8001f0c:	40021000 	.word	0x40021000

08001f10 <LL_APB1_GRP1_EnableClock>:
{
 8001f10:	b480      	push	{r7}
 8001f12:	b085      	sub	sp, #20
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001f18:	4b08      	ldr	r3, [pc, #32]	; (8001f3c <LL_APB1_GRP1_EnableClock+0x2c>)
 8001f1a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001f1c:	4907      	ldr	r1, [pc, #28]	; (8001f3c <LL_APB1_GRP1_EnableClock+0x2c>)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	4313      	orrs	r3, r2
 8001f22:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001f24:	4b05      	ldr	r3, [pc, #20]	; (8001f3c <LL_APB1_GRP1_EnableClock+0x2c>)
 8001f26:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
}
 8001f30:	bf00      	nop
 8001f32:	3714      	adds	r7, #20
 8001f34:	46bd      	mov	sp, r7
 8001f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3a:	4770      	bx	lr
 8001f3c:	40021000 	.word	0x40021000

08001f40 <USART2_Init>:
#include "stm32l4xx_ll_gpio.h"


//Initialisation de l'USART2.
void USART2_Init(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b08e      	sub	sp, #56	; 0x38
 8001f44:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8001f46:	f107 031c 	add.w	r3, r7, #28
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	601a      	str	r2, [r3, #0]
 8001f4e:	605a      	str	r2, [r3, #4]
 8001f50:	609a      	str	r2, [r3, #8]
 8001f52:	60da      	str	r2, [r3, #12]
 8001f54:	611a      	str	r2, [r3, #16]
 8001f56:	615a      	str	r2, [r3, #20]
 8001f58:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f5a:	1d3b      	adds	r3, r7, #4
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	601a      	str	r2, [r3, #0]
 8001f60:	605a      	str	r2, [r3, #4]
 8001f62:	609a      	str	r2, [r3, #8]
 8001f64:	60da      	str	r2, [r3, #12]
 8001f66:	611a      	str	r2, [r3, #16]
 8001f68:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8001f6a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001f6e:	f7ff ffcf 	bl	8001f10 <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8001f72:	2001      	movs	r0, #1
 8001f74:	f7ff ffb4 	bl	8001ee0 <LL_AHB2_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 8001f78:	230c      	movs	r3, #12
 8001f7a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001f7c:	2302      	movs	r3, #2
 8001f7e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001f80:	2303      	movs	r3, #3
 8001f82:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001f84:	2300      	movs	r3, #0
 8001f86:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8001f8c:	2307      	movs	r3, #7
 8001f8e:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f90:	1d3b      	adds	r3, r7, #4
 8001f92:	4619      	mov	r1, r3
 8001f94:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f98:	f000 fc33 	bl	8002802 <LL_GPIO_Init>

  USART_InitStruct.BaudRate = 115200;
 8001f9c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001fa0:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001faa:	2300      	movs	r3, #0
 8001fac:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001fae:	230c      	movs	r3, #12
 8001fb0:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8001fba:	f107 031c 	add.w	r3, r7, #28
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	4806      	ldr	r0, [pc, #24]	; (8001fdc <USART2_Init+0x9c>)
 8001fc2:	f001 f935 	bl	8003230 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8001fc6:	4805      	ldr	r0, [pc, #20]	; (8001fdc <USART2_Init+0x9c>)
 8001fc8:	f7ff ff50 	bl	8001e6c <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8001fcc:	4803      	ldr	r0, [pc, #12]	; (8001fdc <USART2_Init+0x9c>)
 8001fce:	f7ff ff3d 	bl	8001e4c <LL_USART_Enable>
}
 8001fd2:	bf00      	nop
 8001fd4:	3738      	adds	r7, #56	; 0x38
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	40004400 	.word	0x40004400

08001fe0 <UART_SendChar>:

void UART_SendChar(char b) {
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b082      	sub	sp, #8
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	71fb      	strb	r3, [r7, #7]

	while(!LL_USART_IsActiveFlag_TXE(USART2)){};
 8001fea:	bf00      	nop
 8001fec:	4807      	ldr	r0, [pc, #28]	; (800200c <UART_SendChar+0x2c>)
 8001fee:	f7ff ff53 	bl	8001e98 <LL_USART_IsActiveFlag_TXE>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d0f9      	beq.n	8001fec <UART_SendChar+0xc>
	LL_USART_TransmitData8(USART2, (uint8_t) b);
 8001ff8:	79fb      	ldrb	r3, [r7, #7]
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	4803      	ldr	r0, [pc, #12]	; (800200c <UART_SendChar+0x2c>)
 8001ffe:	f7ff ff5e 	bl	8001ebe <LL_USART_TransmitData8>
}
 8002002:	bf00      	nop
 8002004:	3708      	adds	r7, #8
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	40004400 	.word	0x40004400

08002010 <UART_SendStr>:

void UART_SendStr(char *string) {
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
	for(;(*string) != 0;string++)
 8002018:	e007      	b.n	800202a <UART_SendStr+0x1a>
	{
		UART_SendChar(* string);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	781b      	ldrb	r3, [r3, #0]
 800201e:	4618      	mov	r0, r3
 8002020:	f7ff ffde 	bl	8001fe0 <UART_SendChar>
	for(;(*string) != 0;string++)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	3301      	adds	r3, #1
 8002028:	607b      	str	r3, [r7, #4]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	781b      	ldrb	r3, [r3, #0]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d1f3      	bne.n	800201a <UART_SendStr+0xa>
	}
}
 8002032:	bf00      	nop
 8002034:	bf00      	nop
 8002036:	3708      	adds	r7, #8
 8002038:	46bd      	mov	sp, r7
 800203a:	bd80      	pop	{r7, pc}

0800203c <UART_SendBufHex>:

void UART_SendBufHex(char *buf, uint16_t bufsize) {
 800203c:	b580      	push	{r7, lr}
 800203e:	b084      	sub	sp, #16
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
 8002044:	460b      	mov	r3, r1
 8002046:	807b      	strh	r3, [r7, #2]
	uint16_t i;
	char ch;
	for (i = 0; i < bufsize; i++) {
 8002048:	2300      	movs	r3, #0
 800204a:	81fb      	strh	r3, [r7, #14]
 800204c:	e018      	b.n	8002080 <UART_SendBufHex+0x44>
		ch = *buf++;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	1c5a      	adds	r2, r3, #1
 8002052:	607a      	str	r2, [r7, #4]
 8002054:	781b      	ldrb	r3, [r3, #0]
 8002056:	737b      	strb	r3, [r7, #13]
		UART_SendChar(HEX_CHARS[(ch >> 4)   % 0x10]);
 8002058:	7b7b      	ldrb	r3, [r7, #13]
 800205a:	091b      	lsrs	r3, r3, #4
 800205c:	b2db      	uxtb	r3, r3
 800205e:	461a      	mov	r2, r3
 8002060:	4b0c      	ldr	r3, [pc, #48]	; (8002094 <UART_SendBufHex+0x58>)
 8002062:	5c9b      	ldrb	r3, [r3, r2]
 8002064:	4618      	mov	r0, r3
 8002066:	f7ff ffbb 	bl	8001fe0 <UART_SendChar>
		UART_SendChar(HEX_CHARS[(ch & 0x0f) % 0x10]);
 800206a:	7b7b      	ldrb	r3, [r7, #13]
 800206c:	f003 030f 	and.w	r3, r3, #15
 8002070:	4a08      	ldr	r2, [pc, #32]	; (8002094 <UART_SendBufHex+0x58>)
 8002072:	5cd3      	ldrb	r3, [r2, r3]
 8002074:	4618      	mov	r0, r3
 8002076:	f7ff ffb3 	bl	8001fe0 <UART_SendChar>
	for (i = 0; i < bufsize; i++) {
 800207a:	89fb      	ldrh	r3, [r7, #14]
 800207c:	3301      	adds	r3, #1
 800207e:	81fb      	strh	r3, [r7, #14]
 8002080:	89fa      	ldrh	r2, [r7, #14]
 8002082:	887b      	ldrh	r3, [r7, #2]
 8002084:	429a      	cmp	r2, r3
 8002086:	d3e2      	bcc.n	800204e <UART_SendBufHex+0x12>
	}
}
 8002088:	bf00      	nop
 800208a:	bf00      	nop
 800208c:	3710      	adds	r7, #16
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	080034ac 	.word	0x080034ac

08002098 <UART_SendHex8>:

void UART_SendHex8(uint8_t num) {
 8002098:	b580      	push	{r7, lr}
 800209a:	b082      	sub	sp, #8
 800209c:	af00      	add	r7, sp, #0
 800209e:	4603      	mov	r3, r0
 80020a0:	71fb      	strb	r3, [r7, #7]
	UART_SendChar(HEX_CHARS[(num >> 4)   % 0x10]);
 80020a2:	79fb      	ldrb	r3, [r7, #7]
 80020a4:	091b      	lsrs	r3, r3, #4
 80020a6:	b2db      	uxtb	r3, r3
 80020a8:	461a      	mov	r2, r3
 80020aa:	4b08      	ldr	r3, [pc, #32]	; (80020cc <UART_SendHex8+0x34>)
 80020ac:	5c9b      	ldrb	r3, [r3, r2]
 80020ae:	4618      	mov	r0, r3
 80020b0:	f7ff ff96 	bl	8001fe0 <UART_SendChar>
	UART_SendChar(HEX_CHARS[(num & 0x0f) % 0x10]);
 80020b4:	79fb      	ldrb	r3, [r7, #7]
 80020b6:	f003 030f 	and.w	r3, r3, #15
 80020ba:	4a04      	ldr	r2, [pc, #16]	; (80020cc <UART_SendHex8+0x34>)
 80020bc:	5cd3      	ldrb	r3, [r2, r3]
 80020be:	4618      	mov	r0, r3
 80020c0:	f7ff ff8e 	bl	8001fe0 <UART_SendChar>
}
 80020c4:	bf00      	nop
 80020c6:	3708      	adds	r7, #8
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	080034ac 	.word	0x080034ac

080020d0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80020d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002108 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80020d4:	f7ff fe84 	bl	8001de0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80020d8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80020da:	e003      	b.n	80020e4 <LoopCopyDataInit>

080020dc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80020dc:	4b0b      	ldr	r3, [pc, #44]	; (800210c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80020de:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80020e0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80020e2:	3104      	adds	r1, #4

080020e4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80020e4:	480a      	ldr	r0, [pc, #40]	; (8002110 <LoopForever+0xa>)
	ldr	r3, =_edata
 80020e6:	4b0b      	ldr	r3, [pc, #44]	; (8002114 <LoopForever+0xe>)
	adds	r2, r0, r1
 80020e8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80020ea:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80020ec:	d3f6      	bcc.n	80020dc <CopyDataInit>
	ldr	r2, =_sbss
 80020ee:	4a0a      	ldr	r2, [pc, #40]	; (8002118 <LoopForever+0x12>)
	b	LoopFillZerobss
 80020f0:	e002      	b.n	80020f8 <LoopFillZerobss>

080020f2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80020f2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80020f4:	f842 3b04 	str.w	r3, [r2], #4

080020f8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80020f8:	4b08      	ldr	r3, [pc, #32]	; (800211c <LoopForever+0x16>)
	cmp	r2, r3
 80020fa:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80020fc:	d3f9      	bcc.n	80020f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80020fe:	f001 f92b 	bl	8003358 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002102:	f7ff f9ad 	bl	8001460 <main>

08002106 <LoopForever>:

LoopForever:
    b LoopForever
 8002106:	e7fe      	b.n	8002106 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002108:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 800210c:	08003524 	.word	0x08003524
	ldr	r0, =_sdata
 8002110:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002114:	20000008 	.word	0x20000008
	ldr	r2, =_sbss
 8002118:	20000008 	.word	0x20000008
	ldr	r3, = _ebss
 800211c:	20000050 	.word	0x20000050

08002120 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002120:	e7fe      	b.n	8002120 <ADC1_2_IRQHandler>
	...

08002124 <LL_EXTI_EnableIT_0_31>:
{
 8002124:	b480      	push	{r7}
 8002126:	b083      	sub	sp, #12
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800212c:	4b05      	ldr	r3, [pc, #20]	; (8002144 <LL_EXTI_EnableIT_0_31+0x20>)
 800212e:	681a      	ldr	r2, [r3, #0]
 8002130:	4904      	ldr	r1, [pc, #16]	; (8002144 <LL_EXTI_EnableIT_0_31+0x20>)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	4313      	orrs	r3, r2
 8002136:	600b      	str	r3, [r1, #0]
}
 8002138:	bf00      	nop
 800213a:	370c      	adds	r7, #12
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr
 8002144:	40010400 	.word	0x40010400

08002148 <LL_EXTI_EnableIT_32_63>:
{
 8002148:	b480      	push	{r7}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8002150:	4b05      	ldr	r3, [pc, #20]	; (8002168 <LL_EXTI_EnableIT_32_63+0x20>)
 8002152:	6a1a      	ldr	r2, [r3, #32]
 8002154:	4904      	ldr	r1, [pc, #16]	; (8002168 <LL_EXTI_EnableIT_32_63+0x20>)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4313      	orrs	r3, r2
 800215a:	620b      	str	r3, [r1, #32]
}
 800215c:	bf00      	nop
 800215e:	370c      	adds	r7, #12
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr
 8002168:	40010400 	.word	0x40010400

0800216c <LL_EXTI_DisableIT_0_31>:
{
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8002174:	4b06      	ldr	r3, [pc, #24]	; (8002190 <LL_EXTI_DisableIT_0_31+0x24>)
 8002176:	681a      	ldr	r2, [r3, #0]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	43db      	mvns	r3, r3
 800217c:	4904      	ldr	r1, [pc, #16]	; (8002190 <LL_EXTI_DisableIT_0_31+0x24>)
 800217e:	4013      	ands	r3, r2
 8002180:	600b      	str	r3, [r1, #0]
}
 8002182:	bf00      	nop
 8002184:	370c      	adds	r7, #12
 8002186:	46bd      	mov	sp, r7
 8002188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218c:	4770      	bx	lr
 800218e:	bf00      	nop
 8002190:	40010400 	.word	0x40010400

08002194 <LL_EXTI_DisableIT_32_63>:
{
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 800219c:	4b06      	ldr	r3, [pc, #24]	; (80021b8 <LL_EXTI_DisableIT_32_63+0x24>)
 800219e:	6a1a      	ldr	r2, [r3, #32]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	43db      	mvns	r3, r3
 80021a4:	4904      	ldr	r1, [pc, #16]	; (80021b8 <LL_EXTI_DisableIT_32_63+0x24>)
 80021a6:	4013      	ands	r3, r2
 80021a8:	620b      	str	r3, [r1, #32]
}
 80021aa:	bf00      	nop
 80021ac:	370c      	adds	r7, #12
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr
 80021b6:	bf00      	nop
 80021b8:	40010400 	.word	0x40010400

080021bc <LL_EXTI_EnableEvent_0_31>:
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 80021c4:	4b05      	ldr	r3, [pc, #20]	; (80021dc <LL_EXTI_EnableEvent_0_31+0x20>)
 80021c6:	685a      	ldr	r2, [r3, #4]
 80021c8:	4904      	ldr	r1, [pc, #16]	; (80021dc <LL_EXTI_EnableEvent_0_31+0x20>)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	4313      	orrs	r3, r2
 80021ce:	604b      	str	r3, [r1, #4]
}
 80021d0:	bf00      	nop
 80021d2:	370c      	adds	r7, #12
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr
 80021dc:	40010400 	.word	0x40010400

080021e0 <LL_EXTI_EnableEvent_32_63>:
{
 80021e0:	b480      	push	{r7}
 80021e2:	b083      	sub	sp, #12
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 80021e8:	4b05      	ldr	r3, [pc, #20]	; (8002200 <LL_EXTI_EnableEvent_32_63+0x20>)
 80021ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80021ec:	4904      	ldr	r1, [pc, #16]	; (8002200 <LL_EXTI_EnableEvent_32_63+0x20>)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	4313      	orrs	r3, r2
 80021f2:	624b      	str	r3, [r1, #36]	; 0x24
}
 80021f4:	bf00      	nop
 80021f6:	370c      	adds	r7, #12
 80021f8:	46bd      	mov	sp, r7
 80021fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fe:	4770      	bx	lr
 8002200:	40010400 	.word	0x40010400

08002204 <LL_EXTI_DisableEvent_0_31>:
{
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800220c:	4b06      	ldr	r3, [pc, #24]	; (8002228 <LL_EXTI_DisableEvent_0_31+0x24>)
 800220e:	685a      	ldr	r2, [r3, #4]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	43db      	mvns	r3, r3
 8002214:	4904      	ldr	r1, [pc, #16]	; (8002228 <LL_EXTI_DisableEvent_0_31+0x24>)
 8002216:	4013      	ands	r3, r2
 8002218:	604b      	str	r3, [r1, #4]
}
 800221a:	bf00      	nop
 800221c:	370c      	adds	r7, #12
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr
 8002226:	bf00      	nop
 8002228:	40010400 	.word	0x40010400

0800222c <LL_EXTI_DisableEvent_32_63>:
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8002234:	4b06      	ldr	r3, [pc, #24]	; (8002250 <LL_EXTI_DisableEvent_32_63+0x24>)
 8002236:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	43db      	mvns	r3, r3
 800223c:	4904      	ldr	r1, [pc, #16]	; (8002250 <LL_EXTI_DisableEvent_32_63+0x24>)
 800223e:	4013      	ands	r3, r2
 8002240:	624b      	str	r3, [r1, #36]	; 0x24
}
 8002242:	bf00      	nop
 8002244:	370c      	adds	r7, #12
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr
 800224e:	bf00      	nop
 8002250:	40010400 	.word	0x40010400

08002254 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800225c:	4b05      	ldr	r3, [pc, #20]	; (8002274 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800225e:	689a      	ldr	r2, [r3, #8]
 8002260:	4904      	ldr	r1, [pc, #16]	; (8002274 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4313      	orrs	r3, r2
 8002266:	608b      	str	r3, [r1, #8]
}
 8002268:	bf00      	nop
 800226a:	370c      	adds	r7, #12
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr
 8002274:	40010400 	.word	0x40010400

08002278 <LL_EXTI_EnableRisingTrig_32_63>:
{
 8002278:	b480      	push	{r7}
 800227a:	b083      	sub	sp, #12
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8002280:	4b05      	ldr	r3, [pc, #20]	; (8002298 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8002282:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002284:	4904      	ldr	r1, [pc, #16]	; (8002298 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	4313      	orrs	r3, r2
 800228a:	628b      	str	r3, [r1, #40]	; 0x28
}
 800228c:	bf00      	nop
 800228e:	370c      	adds	r7, #12
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr
 8002298:	40010400 	.word	0x40010400

0800229c <LL_EXTI_DisableRisingTrig_0_31>:
{
 800229c:	b480      	push	{r7}
 800229e:	b083      	sub	sp, #12
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 80022a4:	4b06      	ldr	r3, [pc, #24]	; (80022c0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80022a6:	689a      	ldr	r2, [r3, #8]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	43db      	mvns	r3, r3
 80022ac:	4904      	ldr	r1, [pc, #16]	; (80022c0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80022ae:	4013      	ands	r3, r2
 80022b0:	608b      	str	r3, [r1, #8]
}
 80022b2:	bf00      	nop
 80022b4:	370c      	adds	r7, #12
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr
 80022be:	bf00      	nop
 80022c0:	40010400 	.word	0x40010400

080022c4 <LL_EXTI_DisableRisingTrig_32_63>:
{
 80022c4:	b480      	push	{r7}
 80022c6:	b083      	sub	sp, #12
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 80022cc:	4b06      	ldr	r3, [pc, #24]	; (80022e8 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 80022ce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	43db      	mvns	r3, r3
 80022d4:	4904      	ldr	r1, [pc, #16]	; (80022e8 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 80022d6:	4013      	ands	r3, r2
 80022d8:	628b      	str	r3, [r1, #40]	; 0x28
}
 80022da:	bf00      	nop
 80022dc:	370c      	adds	r7, #12
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr
 80022e6:	bf00      	nop
 80022e8:	40010400 	.word	0x40010400

080022ec <LL_EXTI_EnableFallingTrig_0_31>:
{
 80022ec:	b480      	push	{r7}
 80022ee:	b083      	sub	sp, #12
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 80022f4:	4b05      	ldr	r3, [pc, #20]	; (800230c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80022f6:	68da      	ldr	r2, [r3, #12]
 80022f8:	4904      	ldr	r1, [pc, #16]	; (800230c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	4313      	orrs	r3, r2
 80022fe:	60cb      	str	r3, [r1, #12]
}
 8002300:	bf00      	nop
 8002302:	370c      	adds	r7, #12
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr
 800230c:	40010400 	.word	0x40010400

08002310 <LL_EXTI_EnableFallingTrig_32_63>:
{
 8002310:	b480      	push	{r7}
 8002312:	b083      	sub	sp, #12
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8002318:	4b05      	ldr	r3, [pc, #20]	; (8002330 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800231a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800231c:	4904      	ldr	r1, [pc, #16]	; (8002330 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	4313      	orrs	r3, r2
 8002322:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8002324:	bf00      	nop
 8002326:	370c      	adds	r7, #12
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr
 8002330:	40010400 	.word	0x40010400

08002334 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8002334:	b480      	push	{r7}
 8002336:	b083      	sub	sp, #12
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800233c:	4b06      	ldr	r3, [pc, #24]	; (8002358 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800233e:	68da      	ldr	r2, [r3, #12]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	43db      	mvns	r3, r3
 8002344:	4904      	ldr	r1, [pc, #16]	; (8002358 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8002346:	4013      	ands	r3, r2
 8002348:	60cb      	str	r3, [r1, #12]
}
 800234a:	bf00      	nop
 800234c:	370c      	adds	r7, #12
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
 8002356:	bf00      	nop
 8002358:	40010400 	.word	0x40010400

0800235c <LL_EXTI_DisableFallingTrig_32_63>:
{
 800235c:	b480      	push	{r7}
 800235e:	b083      	sub	sp, #12
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8002364:	4b06      	ldr	r3, [pc, #24]	; (8002380 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8002366:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	43db      	mvns	r3, r3
 800236c:	4904      	ldr	r1, [pc, #16]	; (8002380 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800236e:	4013      	ands	r3, r2
 8002370:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8002372:	bf00      	nop
 8002374:	370c      	adds	r7, #12
 8002376:	46bd      	mov	sp, r7
 8002378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237c:	4770      	bx	lr
 800237e:	bf00      	nop
 8002380:	40010400 	.word	0x40010400

08002384 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other calue : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b084      	sub	sp, #16
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 800238c:	2300      	movs	r3, #0
 800238e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	7a1b      	ldrb	r3, [r3, #8]
 8002394:	2b00      	cmp	r3, #0
 8002396:	f000 80d0 	beq.w	800253a <LL_EXTI_Init+0x1b6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d063      	beq.n	800246a <LL_EXTI_Init+0xe6>
    {
      switch (EXTI_InitStruct->Mode)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	7a5b      	ldrb	r3, [r3, #9]
 80023a6:	2b02      	cmp	r3, #2
 80023a8:	d01c      	beq.n	80023e4 <LL_EXTI_Init+0x60>
 80023aa:	2b02      	cmp	r3, #2
 80023ac:	dc25      	bgt.n	80023fa <LL_EXTI_Init+0x76>
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d002      	beq.n	80023b8 <LL_EXTI_Init+0x34>
 80023b2:	2b01      	cmp	r3, #1
 80023b4:	d00b      	beq.n	80023ce <LL_EXTI_Init+0x4a>
 80023b6:	e020      	b.n	80023fa <LL_EXTI_Init+0x76>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4618      	mov	r0, r3
 80023be:	f7ff ff21 	bl	8002204 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4618      	mov	r0, r3
 80023c8:	f7ff feac 	bl	8002124 <LL_EXTI_EnableIT_0_31>
          break;
 80023cc:	e018      	b.n	8002400 <LL_EXTI_Init+0x7c>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4618      	mov	r0, r3
 80023d4:	f7ff feca 	bl	800216c <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4618      	mov	r0, r3
 80023de:	f7ff feed 	bl	80021bc <LL_EXTI_EnableEvent_0_31>
          break;
 80023e2:	e00d      	b.n	8002400 <LL_EXTI_Init+0x7c>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4618      	mov	r0, r3
 80023ea:	f7ff fe9b 	bl	8002124 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4618      	mov	r0, r3
 80023f4:	f7ff fee2 	bl	80021bc <LL_EXTI_EnableEvent_0_31>
          break;
 80023f8:	e002      	b.n	8002400 <LL_EXTI_Init+0x7c>
        default:
          status = 0x01u;
 80023fa:	2301      	movs	r3, #1
 80023fc:	60fb      	str	r3, [r7, #12]
          break;
 80023fe:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	7a9b      	ldrb	r3, [r3, #10]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d030      	beq.n	800246a <LL_EXTI_Init+0xe6>
      {
        switch (EXTI_InitStruct->Trigger)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	7a9b      	ldrb	r3, [r3, #10]
 800240c:	2b03      	cmp	r3, #3
 800240e:	d01c      	beq.n	800244a <LL_EXTI_Init+0xc6>
 8002410:	2b03      	cmp	r3, #3
 8002412:	dc25      	bgt.n	8002460 <LL_EXTI_Init+0xdc>
 8002414:	2b01      	cmp	r3, #1
 8002416:	d002      	beq.n	800241e <LL_EXTI_Init+0x9a>
 8002418:	2b02      	cmp	r3, #2
 800241a:	d00b      	beq.n	8002434 <LL_EXTI_Init+0xb0>
 800241c:	e020      	b.n	8002460 <LL_EXTI_Init+0xdc>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4618      	mov	r0, r3
 8002424:	f7ff ff86 	bl	8002334 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4618      	mov	r0, r3
 800242e:	f7ff ff11 	bl	8002254 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8002432:	e01a      	b.n	800246a <LL_EXTI_Init+0xe6>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4618      	mov	r0, r3
 800243a:	f7ff ff2f 	bl	800229c <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4618      	mov	r0, r3
 8002444:	f7ff ff52 	bl	80022ec <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8002448:	e00f      	b.n	800246a <LL_EXTI_Init+0xe6>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4618      	mov	r0, r3
 8002450:	f7ff ff00 	bl	8002254 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4618      	mov	r0, r3
 800245a:	f7ff ff47 	bl	80022ec <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800245e:	e004      	b.n	800246a <LL_EXTI_Init+0xe6>
          default:
            status |= 0x02u;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	f043 0302 	orr.w	r3, r3, #2
 8002466:	60fb      	str	r3, [r7, #12]
            break;
 8002468:	bf00      	nop
        }
      }
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d077      	beq.n	8002562 <LL_EXTI_Init+0x1de>
    {
      switch (EXTI_InitStruct->Mode)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	7a5b      	ldrb	r3, [r3, #9]
 8002476:	2b02      	cmp	r3, #2
 8002478:	d01c      	beq.n	80024b4 <LL_EXTI_Init+0x130>
 800247a:	2b02      	cmp	r3, #2
 800247c:	dc25      	bgt.n	80024ca <LL_EXTI_Init+0x146>
 800247e:	2b00      	cmp	r3, #0
 8002480:	d002      	beq.n	8002488 <LL_EXTI_Init+0x104>
 8002482:	2b01      	cmp	r3, #1
 8002484:	d00b      	beq.n	800249e <LL_EXTI_Init+0x11a>
 8002486:	e020      	b.n	80024ca <LL_EXTI_Init+0x146>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	4618      	mov	r0, r3
 800248e:	f7ff fecd 	bl	800222c <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	4618      	mov	r0, r3
 8002498:	f7ff fe56 	bl	8002148 <LL_EXTI_EnableIT_32_63>
          break;
 800249c:	e01a      	b.n	80024d4 <LL_EXTI_Init+0x150>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	4618      	mov	r0, r3
 80024a4:	f7ff fe76 	bl	8002194 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	4618      	mov	r0, r3
 80024ae:	f7ff fe97 	bl	80021e0 <LL_EXTI_EnableEvent_32_63>
          break;
 80024b2:	e00f      	b.n	80024d4 <LL_EXTI_Init+0x150>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	4618      	mov	r0, r3
 80024ba:	f7ff fe45 	bl	8002148 <LL_EXTI_EnableIT_32_63>
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	4618      	mov	r0, r3
 80024c4:	f7ff fe8c 	bl	80021e0 <LL_EXTI_EnableEvent_32_63>
          break;
 80024c8:	e004      	b.n	80024d4 <LL_EXTI_Init+0x150>
        default:
          status |= 0x04u;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	f043 0304 	orr.w	r3, r3, #4
 80024d0:	60fb      	str	r3, [r7, #12]
          break;
 80024d2:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	7a9b      	ldrb	r3, [r3, #10]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d042      	beq.n	8002562 <LL_EXTI_Init+0x1de>
      {
        switch (EXTI_InitStruct->Trigger)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	7a9b      	ldrb	r3, [r3, #10]
 80024e0:	2b03      	cmp	r3, #3
 80024e2:	d01c      	beq.n	800251e <LL_EXTI_Init+0x19a>
 80024e4:	2b03      	cmp	r3, #3
 80024e6:	dc25      	bgt.n	8002534 <LL_EXTI_Init+0x1b0>
 80024e8:	2b01      	cmp	r3, #1
 80024ea:	d002      	beq.n	80024f2 <LL_EXTI_Init+0x16e>
 80024ec:	2b02      	cmp	r3, #2
 80024ee:	d00b      	beq.n	8002508 <LL_EXTI_Init+0x184>
 80024f0:	e020      	b.n	8002534 <LL_EXTI_Init+0x1b0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	4618      	mov	r0, r3
 80024f8:	f7ff ff30 	bl	800235c <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	4618      	mov	r0, r3
 8002502:	f7ff feb9 	bl	8002278 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 8002506:	e02c      	b.n	8002562 <LL_EXTI_Init+0x1de>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	4618      	mov	r0, r3
 800250e:	f7ff fed9 	bl	80022c4 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	4618      	mov	r0, r3
 8002518:	f7ff fefa 	bl	8002310 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800251c:	e021      	b.n	8002562 <LL_EXTI_Init+0x1de>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	4618      	mov	r0, r3
 8002524:	f7ff fea8 	bl	8002278 <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	4618      	mov	r0, r3
 800252e:	f7ff feef 	bl	8002310 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8002532:	e016      	b.n	8002562 <LL_EXTI_Init+0x1de>
          default:
            status = ERROR;
 8002534:	2301      	movs	r3, #1
 8002536:	60fb      	str	r3, [r7, #12]
            break;
 8002538:	e013      	b.n	8002562 <LL_EXTI_Init+0x1de>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4618      	mov	r0, r3
 8002540:	f7ff fe14 	bl	800216c <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4618      	mov	r0, r3
 800254a:	f7ff fe5b 	bl	8002204 <LL_EXTI_DisableEvent_0_31>
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	4618      	mov	r0, r3
 8002554:	f7ff fe1e 	bl	8002194 <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	4618      	mov	r0, r3
 800255e:	f7ff fe65 	bl	800222c <LL_EXTI_DisableEvent_32_63>
  }

  return status;
 8002562:	68fb      	ldr	r3, [r7, #12]
}
 8002564:	4618      	mov	r0, r3
 8002566:	3710      	adds	r7, #16
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}

0800256c <LL_GPIO_SetPinMode>:
{
 800256c:	b480      	push	{r7}
 800256e:	b08b      	sub	sp, #44	; 0x2c
 8002570:	af00      	add	r7, sp, #0
 8002572:	60f8      	str	r0, [r7, #12]
 8002574:	60b9      	str	r1, [r7, #8]
 8002576:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	fa93 f3a3 	rbit	r3, r3
 8002586:	613b      	str	r3, [r7, #16]
  return result;
 8002588:	693b      	ldr	r3, [r7, #16]
 800258a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800258c:	69bb      	ldr	r3, [r7, #24]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d101      	bne.n	8002596 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8002592:	2320      	movs	r3, #32
 8002594:	e003      	b.n	800259e <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8002596:	69bb      	ldr	r3, [r7, #24]
 8002598:	fab3 f383 	clz	r3, r3
 800259c:	b2db      	uxtb	r3, r3
 800259e:	005b      	lsls	r3, r3, #1
 80025a0:	2103      	movs	r1, #3
 80025a2:	fa01 f303 	lsl.w	r3, r1, r3
 80025a6:	43db      	mvns	r3, r3
 80025a8:	401a      	ands	r2, r3
 80025aa:	68bb      	ldr	r3, [r7, #8]
 80025ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ae:	6a3b      	ldr	r3, [r7, #32]
 80025b0:	fa93 f3a3 	rbit	r3, r3
 80025b4:	61fb      	str	r3, [r7, #28]
  return result;
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80025ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d101      	bne.n	80025c4 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80025c0:	2320      	movs	r3, #32
 80025c2:	e003      	b.n	80025cc <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80025c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025c6:	fab3 f383 	clz	r3, r3
 80025ca:	b2db      	uxtb	r3, r3
 80025cc:	005b      	lsls	r3, r3, #1
 80025ce:	6879      	ldr	r1, [r7, #4]
 80025d0:	fa01 f303 	lsl.w	r3, r1, r3
 80025d4:	431a      	orrs	r2, r3
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	601a      	str	r2, [r3, #0]
}
 80025da:	bf00      	nop
 80025dc:	372c      	adds	r7, #44	; 0x2c
 80025de:	46bd      	mov	sp, r7
 80025e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e4:	4770      	bx	lr

080025e6 <LL_GPIO_SetPinOutputType>:
{
 80025e6:	b480      	push	{r7}
 80025e8:	b085      	sub	sp, #20
 80025ea:	af00      	add	r7, sp, #0
 80025ec:	60f8      	str	r0, [r7, #12]
 80025ee:	60b9      	str	r1, [r7, #8]
 80025f0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	685a      	ldr	r2, [r3, #4]
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	43db      	mvns	r3, r3
 80025fa:	401a      	ands	r2, r3
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	6879      	ldr	r1, [r7, #4]
 8002600:	fb01 f303 	mul.w	r3, r1, r3
 8002604:	431a      	orrs	r2, r3
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	605a      	str	r2, [r3, #4]
}
 800260a:	bf00      	nop
 800260c:	3714      	adds	r7, #20
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr

08002616 <LL_GPIO_SetPinSpeed>:
{
 8002616:	b480      	push	{r7}
 8002618:	b08b      	sub	sp, #44	; 0x2c
 800261a:	af00      	add	r7, sp, #0
 800261c:	60f8      	str	r0, [r7, #12]
 800261e:	60b9      	str	r1, [r7, #8]
 8002620:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	689a      	ldr	r2, [r3, #8]
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	fa93 f3a3 	rbit	r3, r3
 8002630:	613b      	str	r3, [r7, #16]
  return result;
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002636:	69bb      	ldr	r3, [r7, #24]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d101      	bne.n	8002640 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 800263c:	2320      	movs	r3, #32
 800263e:	e003      	b.n	8002648 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8002640:	69bb      	ldr	r3, [r7, #24]
 8002642:	fab3 f383 	clz	r3, r3
 8002646:	b2db      	uxtb	r3, r3
 8002648:	005b      	lsls	r3, r3, #1
 800264a:	2103      	movs	r1, #3
 800264c:	fa01 f303 	lsl.w	r3, r1, r3
 8002650:	43db      	mvns	r3, r3
 8002652:	401a      	ands	r2, r3
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002658:	6a3b      	ldr	r3, [r7, #32]
 800265a:	fa93 f3a3 	rbit	r3, r3
 800265e:	61fb      	str	r3, [r7, #28]
  return result;
 8002660:	69fb      	ldr	r3, [r7, #28]
 8002662:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002666:	2b00      	cmp	r3, #0
 8002668:	d101      	bne.n	800266e <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 800266a:	2320      	movs	r3, #32
 800266c:	e003      	b.n	8002676 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 800266e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002670:	fab3 f383 	clz	r3, r3
 8002674:	b2db      	uxtb	r3, r3
 8002676:	005b      	lsls	r3, r3, #1
 8002678:	6879      	ldr	r1, [r7, #4]
 800267a:	fa01 f303 	lsl.w	r3, r1, r3
 800267e:	431a      	orrs	r2, r3
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	609a      	str	r2, [r3, #8]
}
 8002684:	bf00      	nop
 8002686:	372c      	adds	r7, #44	; 0x2c
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr

08002690 <LL_GPIO_SetPinPull>:
{
 8002690:	b480      	push	{r7}
 8002692:	b08b      	sub	sp, #44	; 0x2c
 8002694:	af00      	add	r7, sp, #0
 8002696:	60f8      	str	r0, [r7, #12]
 8002698:	60b9      	str	r1, [r7, #8]
 800269a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	68da      	ldr	r2, [r3, #12]
 80026a0:	68bb      	ldr	r3, [r7, #8]
 80026a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	fa93 f3a3 	rbit	r3, r3
 80026aa:	613b      	str	r3, [r7, #16]
  return result;
 80026ac:	693b      	ldr	r3, [r7, #16]
 80026ae:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80026b0:	69bb      	ldr	r3, [r7, #24]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d101      	bne.n	80026ba <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 80026b6:	2320      	movs	r3, #32
 80026b8:	e003      	b.n	80026c2 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 80026ba:	69bb      	ldr	r3, [r7, #24]
 80026bc:	fab3 f383 	clz	r3, r3
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	005b      	lsls	r3, r3, #1
 80026c4:	2103      	movs	r1, #3
 80026c6:	fa01 f303 	lsl.w	r3, r1, r3
 80026ca:	43db      	mvns	r3, r3
 80026cc:	401a      	ands	r2, r3
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026d2:	6a3b      	ldr	r3, [r7, #32]
 80026d4:	fa93 f3a3 	rbit	r3, r3
 80026d8:	61fb      	str	r3, [r7, #28]
  return result;
 80026da:	69fb      	ldr	r3, [r7, #28]
 80026dc:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80026de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d101      	bne.n	80026e8 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 80026e4:	2320      	movs	r3, #32
 80026e6:	e003      	b.n	80026f0 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 80026e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ea:	fab3 f383 	clz	r3, r3
 80026ee:	b2db      	uxtb	r3, r3
 80026f0:	005b      	lsls	r3, r3, #1
 80026f2:	6879      	ldr	r1, [r7, #4]
 80026f4:	fa01 f303 	lsl.w	r3, r1, r3
 80026f8:	431a      	orrs	r2, r3
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	60da      	str	r2, [r3, #12]
}
 80026fe:	bf00      	nop
 8002700:	372c      	adds	r7, #44	; 0x2c
 8002702:	46bd      	mov	sp, r7
 8002704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002708:	4770      	bx	lr

0800270a <LL_GPIO_SetAFPin_0_7>:
{
 800270a:	b480      	push	{r7}
 800270c:	b08b      	sub	sp, #44	; 0x2c
 800270e:	af00      	add	r7, sp, #0
 8002710:	60f8      	str	r0, [r7, #12]
 8002712:	60b9      	str	r1, [r7, #8]
 8002714:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	6a1a      	ldr	r2, [r3, #32]
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	fa93 f3a3 	rbit	r3, r3
 8002724:	613b      	str	r3, [r7, #16]
  return result;
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800272a:	69bb      	ldr	r3, [r7, #24]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d101      	bne.n	8002734 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8002730:	2320      	movs	r3, #32
 8002732:	e003      	b.n	800273c <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8002734:	69bb      	ldr	r3, [r7, #24]
 8002736:	fab3 f383 	clz	r3, r3
 800273a:	b2db      	uxtb	r3, r3
 800273c:	009b      	lsls	r3, r3, #2
 800273e:	210f      	movs	r1, #15
 8002740:	fa01 f303 	lsl.w	r3, r1, r3
 8002744:	43db      	mvns	r3, r3
 8002746:	401a      	ands	r2, r3
 8002748:	68bb      	ldr	r3, [r7, #8]
 800274a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800274c:	6a3b      	ldr	r3, [r7, #32]
 800274e:	fa93 f3a3 	rbit	r3, r3
 8002752:	61fb      	str	r3, [r7, #28]
  return result;
 8002754:	69fb      	ldr	r3, [r7, #28]
 8002756:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800275a:	2b00      	cmp	r3, #0
 800275c:	d101      	bne.n	8002762 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800275e:	2320      	movs	r3, #32
 8002760:	e003      	b.n	800276a <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8002762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002764:	fab3 f383 	clz	r3, r3
 8002768:	b2db      	uxtb	r3, r3
 800276a:	009b      	lsls	r3, r3, #2
 800276c:	6879      	ldr	r1, [r7, #4]
 800276e:	fa01 f303 	lsl.w	r3, r1, r3
 8002772:	431a      	orrs	r2, r3
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	621a      	str	r2, [r3, #32]
}
 8002778:	bf00      	nop
 800277a:	372c      	adds	r7, #44	; 0x2c
 800277c:	46bd      	mov	sp, r7
 800277e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002782:	4770      	bx	lr

08002784 <LL_GPIO_SetAFPin_8_15>:
{
 8002784:	b480      	push	{r7}
 8002786:	b08b      	sub	sp, #44	; 0x2c
 8002788:	af00      	add	r7, sp, #0
 800278a:	60f8      	str	r0, [r7, #12]
 800278c:	60b9      	str	r1, [r7, #8]
 800278e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	0a1b      	lsrs	r3, r3, #8
 8002798:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800279a:	697b      	ldr	r3, [r7, #20]
 800279c:	fa93 f3a3 	rbit	r3, r3
 80027a0:	613b      	str	r3, [r7, #16]
  return result;
 80027a2:	693b      	ldr	r3, [r7, #16]
 80027a4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80027a6:	69bb      	ldr	r3, [r7, #24]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d101      	bne.n	80027b0 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 80027ac:	2320      	movs	r3, #32
 80027ae:	e003      	b.n	80027b8 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 80027b0:	69bb      	ldr	r3, [r7, #24]
 80027b2:	fab3 f383 	clz	r3, r3
 80027b6:	b2db      	uxtb	r3, r3
 80027b8:	009b      	lsls	r3, r3, #2
 80027ba:	210f      	movs	r1, #15
 80027bc:	fa01 f303 	lsl.w	r3, r1, r3
 80027c0:	43db      	mvns	r3, r3
 80027c2:	401a      	ands	r2, r3
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	0a1b      	lsrs	r3, r3, #8
 80027c8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027ca:	6a3b      	ldr	r3, [r7, #32]
 80027cc:	fa93 f3a3 	rbit	r3, r3
 80027d0:	61fb      	str	r3, [r7, #28]
  return result;
 80027d2:	69fb      	ldr	r3, [r7, #28]
 80027d4:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80027d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d101      	bne.n	80027e0 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 80027dc:	2320      	movs	r3, #32
 80027de:	e003      	b.n	80027e8 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 80027e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027e2:	fab3 f383 	clz	r3, r3
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	009b      	lsls	r3, r3, #2
 80027ea:	6879      	ldr	r1, [r7, #4]
 80027ec:	fa01 f303 	lsl.w	r3, r1, r3
 80027f0:	431a      	orrs	r2, r3
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	625a      	str	r2, [r3, #36]	; 0x24
}
 80027f6:	bf00      	nop
 80027f8:	372c      	adds	r7, #44	; 0x2c
 80027fa:	46bd      	mov	sp, r7
 80027fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002800:	4770      	bx	lr

08002802 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8002802:	b580      	push	{r7, lr}
 8002804:	b088      	sub	sp, #32
 8002806:	af00      	add	r7, sp, #0
 8002808:	6078      	str	r0, [r7, #4]
 800280a:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	fa93 f3a3 	rbit	r3, r3
 8002818:	60fb      	str	r3, [r7, #12]
  return result;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d101      	bne.n	8002828 <LL_GPIO_Init+0x26>
    return 32U;
 8002824:	2320      	movs	r3, #32
 8002826:	e003      	b.n	8002830 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	fab3 f383 	clz	r3, r3
 800282e:	b2db      	uxtb	r3, r3
 8002830:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8002832:	e040      	b.n	80028b6 <LL_GPIO_Init+0xb4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	681a      	ldr	r2, [r3, #0]
 8002838:	2101      	movs	r1, #1
 800283a:	69fb      	ldr	r3, [r7, #28]
 800283c:	fa01 f303 	lsl.w	r3, r1, r3
 8002840:	4013      	ands	r3, r2
 8002842:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8002844:	69bb      	ldr	r3, [r7, #24]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d032      	beq.n	80028b0 <LL_GPIO_Init+0xae>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	461a      	mov	r2, r3
 8002850:	69b9      	ldr	r1, [r7, #24]
 8002852:	6878      	ldr	r0, [r7, #4]
 8002854:	f7ff fe8a 	bl	800256c <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	2b01      	cmp	r3, #1
 800285e:	d003      	beq.n	8002868 <LL_GPIO_Init+0x66>
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	2b02      	cmp	r3, #2
 8002866:	d106      	bne.n	8002876 <LL_GPIO_Init+0x74>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	689b      	ldr	r3, [r3, #8]
 800286c:	461a      	mov	r2, r3
 800286e:	69b9      	ldr	r1, [r7, #24]
 8002870:	6878      	ldr	r0, [r7, #4]
 8002872:	f7ff fed0 	bl	8002616 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	691b      	ldr	r3, [r3, #16]
 800287a:	461a      	mov	r2, r3
 800287c:	69b9      	ldr	r1, [r7, #24]
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	f7ff ff06 	bl	8002690 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	2b02      	cmp	r3, #2
 800288a:	d111      	bne.n	80028b0 <LL_GPIO_Init+0xae>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800288c:	69bb      	ldr	r3, [r7, #24]
 800288e:	2bff      	cmp	r3, #255	; 0xff
 8002890:	d807      	bhi.n	80028a2 <LL_GPIO_Init+0xa0>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	695b      	ldr	r3, [r3, #20]
 8002896:	461a      	mov	r2, r3
 8002898:	69b9      	ldr	r1, [r7, #24]
 800289a:	6878      	ldr	r0, [r7, #4]
 800289c:	f7ff ff35 	bl	800270a <LL_GPIO_SetAFPin_0_7>
 80028a0:	e006      	b.n	80028b0 <LL_GPIO_Init+0xae>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	695b      	ldr	r3, [r3, #20]
 80028a6:	461a      	mov	r2, r3
 80028a8:	69b9      	ldr	r1, [r7, #24]
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	f7ff ff6a 	bl	8002784 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 80028b0:	69fb      	ldr	r3, [r7, #28]
 80028b2:	3301      	adds	r3, #1
 80028b4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	681a      	ldr	r2, [r3, #0]
 80028ba:	69fb      	ldr	r3, [r7, #28]
 80028bc:	fa22 f303 	lsr.w	r3, r2, r3
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d1b7      	bne.n	8002834 <LL_GPIO_Init+0x32>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	d003      	beq.n	80028d4 <LL_GPIO_Init+0xd2>
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	2b02      	cmp	r3, #2
 80028d2:	d107      	bne.n	80028e4 <LL_GPIO_Init+0xe2>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	6819      	ldr	r1, [r3, #0]
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	68db      	ldr	r3, [r3, #12]
 80028dc:	461a      	mov	r2, r3
 80028de:	6878      	ldr	r0, [r7, #4]
 80028e0:	f7ff fe81 	bl	80025e6 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 80028e4:	2300      	movs	r3, #0
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	3720      	adds	r7, #32
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
	...

080028f0 <LL_RCC_HSI_IsReady>:
{
 80028f0:	b480      	push	{r7}
 80028f2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 80028f4:	4b07      	ldr	r3, [pc, #28]	; (8002914 <LL_RCC_HSI_IsReady+0x24>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002900:	d101      	bne.n	8002906 <LL_RCC_HSI_IsReady+0x16>
 8002902:	2301      	movs	r3, #1
 8002904:	e000      	b.n	8002908 <LL_RCC_HSI_IsReady+0x18>
 8002906:	2300      	movs	r3, #0
}
 8002908:	4618      	mov	r0, r3
 800290a:	46bd      	mov	sp, r7
 800290c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002910:	4770      	bx	lr
 8002912:	bf00      	nop
 8002914:	40021000 	.word	0x40021000

08002918 <LL_RCC_LSE_IsReady>:
{
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL);
 800291c:	4b07      	ldr	r3, [pc, #28]	; (800293c <LL_RCC_LSE_IsReady+0x24>)
 800291e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002922:	f003 0302 	and.w	r3, r3, #2
 8002926:	2b02      	cmp	r3, #2
 8002928:	d101      	bne.n	800292e <LL_RCC_LSE_IsReady+0x16>
 800292a:	2301      	movs	r3, #1
 800292c:	e000      	b.n	8002930 <LL_RCC_LSE_IsReady+0x18>
 800292e:	2300      	movs	r3, #0
}
 8002930:	4618      	mov	r0, r3
 8002932:	46bd      	mov	sp, r7
 8002934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002938:	4770      	bx	lr
 800293a:	bf00      	nop
 800293c:	40021000 	.word	0x40021000

08002940 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8002940:	b480      	push	{r7}
 8002942:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RCC_CR_MSIRGSEL) ? 1UL : 0UL);
 8002944:	4b06      	ldr	r3, [pc, #24]	; (8002960 <LL_RCC_MSI_IsEnabledRangeSelect+0x20>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f003 0308 	and.w	r3, r3, #8
 800294c:	2b08      	cmp	r3, #8
 800294e:	d101      	bne.n	8002954 <LL_RCC_MSI_IsEnabledRangeSelect+0x14>
 8002950:	2301      	movs	r3, #1
 8002952:	e000      	b.n	8002956 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8002954:	2300      	movs	r3, #0
}
 8002956:	4618      	mov	r0, r3
 8002958:	46bd      	mov	sp, r7
 800295a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295e:	4770      	bx	lr
 8002960:	40021000 	.word	0x40021000

08002964 <LL_RCC_MSI_GetRange>:
{
 8002964:	b480      	push	{r7}
 8002966:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8002968:	4b04      	ldr	r3, [pc, #16]	; (800297c <LL_RCC_MSI_GetRange+0x18>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002970:	4618      	mov	r0, r3
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr
 800297a:	bf00      	nop
 800297c:	40021000 	.word	0x40021000

08002980 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8002980:	b480      	push	{r7}
 8002982:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8002984:	4b04      	ldr	r3, [pc, #16]	; (8002998 <LL_RCC_MSI_GetRangeAfterStandby+0x18>)
 8002986:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800298a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 800298e:	4618      	mov	r0, r3
 8002990:	46bd      	mov	sp, r7
 8002992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002996:	4770      	bx	lr
 8002998:	40021000 	.word	0x40021000

0800299c <LL_RCC_GetSysClkSource>:
{
 800299c:	b480      	push	{r7}
 800299e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80029a0:	4b04      	ldr	r3, [pc, #16]	; (80029b4 <LL_RCC_GetSysClkSource+0x18>)
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	f003 030c 	and.w	r3, r3, #12
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr
 80029b2:	bf00      	nop
 80029b4:	40021000 	.word	0x40021000

080029b8 <LL_RCC_GetAHBPrescaler>:
{
 80029b8:	b480      	push	{r7}
 80029ba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80029bc:	4b04      	ldr	r3, [pc, #16]	; (80029d0 <LL_RCC_GetAHBPrescaler+0x18>)
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	46bd      	mov	sp, r7
 80029c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029cc:	4770      	bx	lr
 80029ce:	bf00      	nop
 80029d0:	40021000 	.word	0x40021000

080029d4 <LL_RCC_GetAPB1Prescaler>:
{
 80029d4:	b480      	push	{r7}
 80029d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80029d8:	4b04      	ldr	r3, [pc, #16]	; (80029ec <LL_RCC_GetAPB1Prescaler+0x18>)
 80029da:	689b      	ldr	r3, [r3, #8]
 80029dc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 80029e0:	4618      	mov	r0, r3
 80029e2:	46bd      	mov	sp, r7
 80029e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e8:	4770      	bx	lr
 80029ea:	bf00      	nop
 80029ec:	40021000 	.word	0x40021000

080029f0 <LL_RCC_GetAPB2Prescaler>:
{
 80029f0:	b480      	push	{r7}
 80029f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80029f4:	4b04      	ldr	r3, [pc, #16]	; (8002a08 <LL_RCC_GetAPB2Prescaler+0x18>)
 80029f6:	689b      	ldr	r3, [r3, #8]
 80029f8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr
 8002a06:	bf00      	nop
 8002a08:	40021000 	.word	0x40021000

08002a0c <LL_RCC_GetUSARTClockSource>:
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b083      	sub	sp, #12
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8002a14:	4b06      	ldr	r3, [pc, #24]	; (8002a30 <LL_RCC_GetUSARTClockSource+0x24>)
 8002a16:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	401a      	ands	r2, r3
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	041b      	lsls	r3, r3, #16
 8002a22:	4313      	orrs	r3, r2
}
 8002a24:	4618      	mov	r0, r3
 8002a26:	370c      	adds	r7, #12
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2e:	4770      	bx	lr
 8002a30:	40021000 	.word	0x40021000

08002a34 <LL_RCC_GetUARTClockSource>:
{
 8002a34:	b480      	push	{r7}
 8002a36:	b083      	sub	sp, #12
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 8002a3c:	4b06      	ldr	r3, [pc, #24]	; (8002a58 <LL_RCC_GetUARTClockSource+0x24>)
 8002a3e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	401a      	ands	r2, r3
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	041b      	lsls	r3, r3, #16
 8002a4a:	4313      	orrs	r3, r2
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	370c      	adds	r7, #12
 8002a50:	46bd      	mov	sp, r7
 8002a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a56:	4770      	bx	lr
 8002a58:	40021000 	.word	0x40021000

08002a5c <LL_RCC_PLL_GetMainSource>:
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002a60:	4b04      	ldr	r3, [pc, #16]	; (8002a74 <LL_RCC_PLL_GetMainSource+0x18>)
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	f003 0303 	and.w	r3, r3, #3
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr
 8002a72:	bf00      	nop
 8002a74:	40021000 	.word	0x40021000

08002a78 <LL_RCC_PLL_GetN>:
{
 8002a78:	b480      	push	{r7}
 8002a7a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8002a7c:	4b04      	ldr	r3, [pc, #16]	; (8002a90 <LL_RCC_PLL_GetN+0x18>)
 8002a7e:	68db      	ldr	r3, [r3, #12]
 8002a80:	0a1b      	lsrs	r3, r3, #8
 8002a82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr
 8002a90:	40021000 	.word	0x40021000

08002a94 <LL_RCC_PLL_GetR>:
{
 8002a94:	b480      	push	{r7}
 8002a96:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002a98:	4b04      	ldr	r3, [pc, #16]	; (8002aac <LL_RCC_PLL_GetR+0x18>)
 8002a9a:	68db      	ldr	r3, [r3, #12]
 8002a9c:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa8:	4770      	bx	lr
 8002aaa:	bf00      	nop
 8002aac:	40021000 	.word	0x40021000

08002ab0 <LL_RCC_PLL_GetDivider>:
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002ab4:	4b04      	ldr	r3, [pc, #16]	; (8002ac8 <LL_RCC_PLL_GetDivider+0x18>)
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8002abc:	4618      	mov	r0, r3
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac4:	4770      	bx	lr
 8002ac6:	bf00      	nop
 8002ac8:	40021000 	.word	0x40021000

08002acc <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b084      	sub	sp, #16
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2b03      	cmp	r3, #3
 8002adc:	d137      	bne.n	8002b4e <LL_RCC_GetUSARTClockFreq+0x82>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8002ade:	6878      	ldr	r0, [r7, #4]
 8002ae0:	f7ff ff94 	bl	8002a0c <LL_RCC_GetUSARTClockSource>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 8002aea:	2b03      	cmp	r3, #3
 8002aec:	f200 80b3 	bhi.w	8002c56 <LL_RCC_GetUSARTClockFreq+0x18a>
 8002af0:	a201      	add	r2, pc, #4	; (adr r2, 8002af8 <LL_RCC_GetUSARTClockFreq+0x2c>)
 8002af2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002af6:	bf00      	nop
 8002af8:	08002b37 	.word	0x08002b37
 8002afc:	08002b09 	.word	0x08002b09
 8002b00:	08002b11 	.word	0x08002b11
 8002b04:	08002b23 	.word	0x08002b23
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8002b08:	f000 f956 	bl	8002db8 <RCC_GetSystemClockFreq>
 8002b0c:	60f8      	str	r0, [r7, #12]
        break;
 8002b0e:	e0b3      	b.n	8002c78 <LL_RCC_GetUSARTClockFreq+0x1ac>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8002b10:	f7ff feee 	bl	80028f0 <LL_RCC_HSI_IsReady>
 8002b14:	4603      	mov	r3, r0
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	f000 809f 	beq.w	8002c5a <LL_RCC_GetUSARTClockFreq+0x18e>
        {
          usart_frequency = HSI_VALUE;
 8002b1c:	4b59      	ldr	r3, [pc, #356]	; (8002c84 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 8002b1e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002b20:	e09b      	b.n	8002c5a <LL_RCC_GetUSARTClockFreq+0x18e>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8002b22:	f7ff fef9 	bl	8002918 <LL_RCC_LSE_IsReady>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	f000 8098 	beq.w	8002c5e <LL_RCC_GetUSARTClockFreq+0x192>
        {
          usart_frequency = LSE_VALUE;
 8002b2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002b32:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002b34:	e093      	b.n	8002c5e <LL_RCC_GetUSARTClockFreq+0x192>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8002b36:	f000 f93f 	bl	8002db8 <RCC_GetSystemClockFreq>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f000 f9cb 	bl	8002ed8 <RCC_GetHCLKClockFreq>
 8002b42:	4603      	mov	r3, r0
 8002b44:	4618      	mov	r0, r3
 8002b46:	f000 f9f1 	bl	8002f2c <RCC_GetPCLK2ClockFreq>
 8002b4a:	60f8      	str	r0, [r7, #12]
        break;
 8002b4c:	e094      	b.n	8002c78 <LL_RCC_GetUSARTClockFreq+0x1ac>

      default:
        break;
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2b0c      	cmp	r3, #12
 8002b52:	d146      	bne.n	8002be2 <LL_RCC_GetUSARTClockFreq+0x116>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8002b54:	6878      	ldr	r0, [r7, #4]
 8002b56:	f7ff ff59 	bl	8002a0c <LL_RCC_GetUSARTClockSource>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 8002b60:	2b0c      	cmp	r3, #12
 8002b62:	d87e      	bhi.n	8002c62 <LL_RCC_GetUSARTClockFreq+0x196>
 8002b64:	a201      	add	r2, pc, #4	; (adr r2, 8002b6c <LL_RCC_GetUSARTClockFreq+0xa0>)
 8002b66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b6a:	bf00      	nop
 8002b6c:	08002bcb 	.word	0x08002bcb
 8002b70:	08002c63 	.word	0x08002c63
 8002b74:	08002c63 	.word	0x08002c63
 8002b78:	08002c63 	.word	0x08002c63
 8002b7c:	08002ba1 	.word	0x08002ba1
 8002b80:	08002c63 	.word	0x08002c63
 8002b84:	08002c63 	.word	0x08002c63
 8002b88:	08002c63 	.word	0x08002c63
 8002b8c:	08002ba9 	.word	0x08002ba9
 8002b90:	08002c63 	.word	0x08002c63
 8002b94:	08002c63 	.word	0x08002c63
 8002b98:	08002c63 	.word	0x08002c63
 8002b9c:	08002bb9 	.word	0x08002bb9
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8002ba0:	f000 f90a 	bl	8002db8 <RCC_GetSystemClockFreq>
 8002ba4:	60f8      	str	r0, [r7, #12]
        break;
 8002ba6:	e067      	b.n	8002c78 <LL_RCC_GetUSARTClockFreq+0x1ac>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8002ba8:	f7ff fea2 	bl	80028f0 <LL_RCC_HSI_IsReady>
 8002bac:	4603      	mov	r3, r0
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d059      	beq.n	8002c66 <LL_RCC_GetUSARTClockFreq+0x19a>
        {
          usart_frequency = HSI_VALUE;
 8002bb2:	4b34      	ldr	r3, [pc, #208]	; (8002c84 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 8002bb4:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002bb6:	e056      	b.n	8002c66 <LL_RCC_GetUSARTClockFreq+0x19a>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8002bb8:	f7ff feae 	bl	8002918 <LL_RCC_LSE_IsReady>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d053      	beq.n	8002c6a <LL_RCC_GetUSARTClockFreq+0x19e>
        {
          usart_frequency = LSE_VALUE;
 8002bc2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002bc6:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002bc8:	e04f      	b.n	8002c6a <LL_RCC_GetUSARTClockFreq+0x19e>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8002bca:	f000 f8f5 	bl	8002db8 <RCC_GetSystemClockFreq>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f000 f981 	bl	8002ed8 <RCC_GetHCLKClockFreq>
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f000 f993 	bl	8002f04 <RCC_GetPCLK1ClockFreq>
 8002bde:	60f8      	str	r0, [r7, #12]
        break;
 8002be0:	e04a      	b.n	8002c78 <LL_RCC_GetUSARTClockFreq+0x1ac>
    }
  }
  else
  {
#if defined(RCC_CCIPR_USART3SEL)
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2b30      	cmp	r3, #48	; 0x30
 8002be6:	d147      	bne.n	8002c78 <LL_RCC_GetUSARTClockFreq+0x1ac>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8002be8:	6878      	ldr	r0, [r7, #4]
 8002bea:	f7ff ff0f 	bl	8002a0c <LL_RCC_GetUSARTClockSource>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 8002bf4:	d01a      	beq.n	8002c2c <LL_RCC_GetUSARTClockFreq+0x160>
 8002bf6:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 8002bfa:	d838      	bhi.n	8002c6e <LL_RCC_GetUSARTClockFreq+0x1a2>
 8002bfc:	4a22      	ldr	r2, [pc, #136]	; (8002c88 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d00c      	beq.n	8002c1c <LL_RCC_GetUSARTClockFreq+0x150>
 8002c02:	4a21      	ldr	r2, [pc, #132]	; (8002c88 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d832      	bhi.n	8002c6e <LL_RCC_GetUSARTClockFreq+0x1a2>
 8002c08:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002c0c:	d017      	beq.n	8002c3e <LL_RCC_GetUSARTClockFreq+0x172>
 8002c0e:	4a1f      	ldr	r2, [pc, #124]	; (8002c8c <LL_RCC_GetUSARTClockFreq+0x1c0>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d12c      	bne.n	8002c6e <LL_RCC_GetUSARTClockFreq+0x1a2>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 8002c14:	f000 f8d0 	bl	8002db8 <RCC_GetSystemClockFreq>
 8002c18:	60f8      	str	r0, [r7, #12]
          break;
 8002c1a:	e02d      	b.n	8002c78 <LL_RCC_GetUSARTClockFreq+0x1ac>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 8002c1c:	f7ff fe68 	bl	80028f0 <LL_RCC_HSI_IsReady>
 8002c20:	4603      	mov	r3, r0
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d025      	beq.n	8002c72 <LL_RCC_GetUSARTClockFreq+0x1a6>
          {
            usart_frequency = HSI_VALUE;
 8002c26:	4b17      	ldr	r3, [pc, #92]	; (8002c84 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 8002c28:	60fb      	str	r3, [r7, #12]
          }
          break;
 8002c2a:	e022      	b.n	8002c72 <LL_RCC_GetUSARTClockFreq+0x1a6>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 8002c2c:	f7ff fe74 	bl	8002918 <LL_RCC_LSE_IsReady>
 8002c30:	4603      	mov	r3, r0
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d01f      	beq.n	8002c76 <LL_RCC_GetUSARTClockFreq+0x1aa>
          {
            usart_frequency = LSE_VALUE;
 8002c36:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002c3a:	60fb      	str	r3, [r7, #12]
          }
          break;
 8002c3c:	e01b      	b.n	8002c76 <LL_RCC_GetUSARTClockFreq+0x1aa>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8002c3e:	f000 f8bb 	bl	8002db8 <RCC_GetSystemClockFreq>
 8002c42:	4603      	mov	r3, r0
 8002c44:	4618      	mov	r0, r3
 8002c46:	f000 f947 	bl	8002ed8 <RCC_GetHCLKClockFreq>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f000 f959 	bl	8002f04 <RCC_GetPCLK1ClockFreq>
 8002c52:	60f8      	str	r0, [r7, #12]
          break;
 8002c54:	e010      	b.n	8002c78 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 8002c56:	bf00      	nop
 8002c58:	e00e      	b.n	8002c78 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 8002c5a:	bf00      	nop
 8002c5c:	e00c      	b.n	8002c78 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 8002c5e:	bf00      	nop
 8002c60:	e00a      	b.n	8002c78 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 8002c62:	bf00      	nop
 8002c64:	e008      	b.n	8002c78 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 8002c66:	bf00      	nop
 8002c68:	e006      	b.n	8002c78 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 8002c6a:	bf00      	nop
 8002c6c:	e004      	b.n	8002c78 <LL_RCC_GetUSARTClockFreq+0x1ac>

        default:
          break;
 8002c6e:	bf00      	nop
 8002c70:	e002      	b.n	8002c78 <LL_RCC_GetUSARTClockFreq+0x1ac>
          break;
 8002c72:	bf00      	nop
 8002c74:	e000      	b.n	8002c78 <LL_RCC_GetUSARTClockFreq+0x1ac>
          break;
 8002c76:	bf00      	nop
      }
    }
#endif /* RCC_CCIPR_USART3SEL */
  }
  return usart_frequency;
 8002c78:	68fb      	ldr	r3, [r7, #12]
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	3710      	adds	r7, #16
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}
 8002c82:	bf00      	nop
 8002c84:	00f42400 	.word	0x00f42400
 8002c88:	00300020 	.word	0x00300020
 8002c8c:	00300010 	.word	0x00300010

08002c90 <LL_RCC_GetUARTClockFreq>:
  *         @arg @ref LL_RCC_UART5_CLKSOURCE
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b084      	sub	sp, #16
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

#if defined(RCC_CCIPR_UART4SEL)
  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2bc0      	cmp	r3, #192	; 0xc0
 8002ca0:	d13b      	bne.n	8002d1a <LL_RCC_GetUARTClockFreq+0x8a>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	f7ff fec6 	bl	8002a34 <LL_RCC_GetUARTClockSource>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 8002cae:	d01a      	beq.n	8002ce6 <LL_RCC_GetUARTClockFreq+0x56>
 8002cb0:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 8002cb4:	d82c      	bhi.n	8002d10 <LL_RCC_GetUARTClockFreq+0x80>
 8002cb6:	4a3b      	ldr	r2, [pc, #236]	; (8002da4 <LL_RCC_GetUARTClockFreq+0x114>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d00c      	beq.n	8002cd6 <LL_RCC_GetUARTClockFreq+0x46>
 8002cbc:	4a39      	ldr	r2, [pc, #228]	; (8002da4 <LL_RCC_GetUARTClockFreq+0x114>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d826      	bhi.n	8002d10 <LL_RCC_GetUARTClockFreq+0x80>
 8002cc2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002cc6:	d017      	beq.n	8002cf8 <LL_RCC_GetUARTClockFreq+0x68>
 8002cc8:	4a37      	ldr	r2, [pc, #220]	; (8002da8 <LL_RCC_GetUARTClockFreq+0x118>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d120      	bne.n	8002d10 <LL_RCC_GetUARTClockFreq+0x80>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8002cce:	f000 f873 	bl	8002db8 <RCC_GetSystemClockFreq>
 8002cd2:	60f8      	str	r0, [r7, #12]
        break;
 8002cd4:	e021      	b.n	8002d1a <LL_RCC_GetUARTClockFreq+0x8a>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8002cd6:	f7ff fe0b 	bl	80028f0 <LL_RCC_HSI_IsReady>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d019      	beq.n	8002d14 <LL_RCC_GetUARTClockFreq+0x84>
        {
          uart_frequency = HSI_VALUE;
 8002ce0:	4b32      	ldr	r3, [pc, #200]	; (8002dac <LL_RCC_GetUARTClockFreq+0x11c>)
 8002ce2:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002ce4:	e016      	b.n	8002d14 <LL_RCC_GetUARTClockFreq+0x84>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8002ce6:	f7ff fe17 	bl	8002918 <LL_RCC_LSE_IsReady>
 8002cea:	4603      	mov	r3, r0
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d013      	beq.n	8002d18 <LL_RCC_GetUARTClockFreq+0x88>
        {
          uart_frequency = LSE_VALUE;
 8002cf0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002cf4:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002cf6:	e00f      	b.n	8002d18 <LL_RCC_GetUARTClockFreq+0x88>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8002cf8:	f000 f85e 	bl	8002db8 <RCC_GetSystemClockFreq>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f000 f8ea 	bl	8002ed8 <RCC_GetHCLKClockFreq>
 8002d04:	4603      	mov	r3, r0
 8002d06:	4618      	mov	r0, r3
 8002d08:	f000 f8fc 	bl	8002f04 <RCC_GetPCLK1ClockFreq>
 8002d0c:	60f8      	str	r0, [r7, #12]
        break;
 8002d0e:	e004      	b.n	8002d1a <LL_RCC_GetUARTClockFreq+0x8a>

      default:
        break;
 8002d10:	bf00      	nop
 8002d12:	e002      	b.n	8002d1a <LL_RCC_GetUARTClockFreq+0x8a>
        break;
 8002d14:	bf00      	nop
 8002d16:	e000      	b.n	8002d1a <LL_RCC_GetUARTClockFreq+0x8a>
        break;
 8002d18:	bf00      	nop
    }
  }
#endif /* RCC_CCIPR_UART4SEL */

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002d20:	d13b      	bne.n	8002d9a <LL_RCC_GetUARTClockFreq+0x10a>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8002d22:	6878      	ldr	r0, [r7, #4]
 8002d24:	f7ff fe86 	bl	8002a34 <LL_RCC_GetUARTClockSource>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 8002d2e:	d01a      	beq.n	8002d66 <LL_RCC_GetUARTClockFreq+0xd6>
 8002d30:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 8002d34:	d82c      	bhi.n	8002d90 <LL_RCC_GetUARTClockFreq+0x100>
 8002d36:	4a1e      	ldr	r2, [pc, #120]	; (8002db0 <LL_RCC_GetUARTClockFreq+0x120>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d00c      	beq.n	8002d56 <LL_RCC_GetUARTClockFreq+0xc6>
 8002d3c:	4a1c      	ldr	r2, [pc, #112]	; (8002db0 <LL_RCC_GetUARTClockFreq+0x120>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d826      	bhi.n	8002d90 <LL_RCC_GetUARTClockFreq+0x100>
 8002d42:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002d46:	d017      	beq.n	8002d78 <LL_RCC_GetUARTClockFreq+0xe8>
 8002d48:	4a1a      	ldr	r2, [pc, #104]	; (8002db4 <LL_RCC_GetUARTClockFreq+0x124>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d120      	bne.n	8002d90 <LL_RCC_GetUARTClockFreq+0x100>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8002d4e:	f000 f833 	bl	8002db8 <RCC_GetSystemClockFreq>
 8002d52:	60f8      	str	r0, [r7, #12]
        break;
 8002d54:	e021      	b.n	8002d9a <LL_RCC_GetUARTClockFreq+0x10a>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8002d56:	f7ff fdcb 	bl	80028f0 <LL_RCC_HSI_IsReady>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d019      	beq.n	8002d94 <LL_RCC_GetUARTClockFreq+0x104>
        {
          uart_frequency = HSI_VALUE;
 8002d60:	4b12      	ldr	r3, [pc, #72]	; (8002dac <LL_RCC_GetUARTClockFreq+0x11c>)
 8002d62:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002d64:	e016      	b.n	8002d94 <LL_RCC_GetUARTClockFreq+0x104>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8002d66:	f7ff fdd7 	bl	8002918 <LL_RCC_LSE_IsReady>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d013      	beq.n	8002d98 <LL_RCC_GetUARTClockFreq+0x108>
        {
          uart_frequency = LSE_VALUE;
 8002d70:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002d74:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002d76:	e00f      	b.n	8002d98 <LL_RCC_GetUARTClockFreq+0x108>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8002d78:	f000 f81e 	bl	8002db8 <RCC_GetSystemClockFreq>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f000 f8aa 	bl	8002ed8 <RCC_GetHCLKClockFreq>
 8002d84:	4603      	mov	r3, r0
 8002d86:	4618      	mov	r0, r3
 8002d88:	f000 f8bc 	bl	8002f04 <RCC_GetPCLK1ClockFreq>
 8002d8c:	60f8      	str	r0, [r7, #12]
        break;
 8002d8e:	e004      	b.n	8002d9a <LL_RCC_GetUARTClockFreq+0x10a>

      default:
        break;
 8002d90:	bf00      	nop
 8002d92:	e002      	b.n	8002d9a <LL_RCC_GetUARTClockFreq+0x10a>
        break;
 8002d94:	bf00      	nop
 8002d96:	e000      	b.n	8002d9a <LL_RCC_GetUARTClockFreq+0x10a>
        break;
 8002d98:	bf00      	nop
    }
  }
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
}
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	3710      	adds	r7, #16
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bd80      	pop	{r7, pc}
 8002da4:	00c00080 	.word	0x00c00080
 8002da8:	00c00040 	.word	0x00c00040
 8002dac:	00f42400 	.word	0x00f42400
 8002db0:	03000200 	.word	0x03000200
 8002db4:	03000100 	.word	0x03000100

08002db8 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b082      	sub	sp, #8
 8002dbc:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8002dbe:	f7ff fded 	bl	800299c <LL_RCC_GetSysClkSource>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	2b0c      	cmp	r3, #12
 8002dc6:	d851      	bhi.n	8002e6c <RCC_GetSystemClockFreq+0xb4>
 8002dc8:	a201      	add	r2, pc, #4	; (adr r2, 8002dd0 <RCC_GetSystemClockFreq+0x18>)
 8002dca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dce:	bf00      	nop
 8002dd0:	08002e05 	.word	0x08002e05
 8002dd4:	08002e6d 	.word	0x08002e6d
 8002dd8:	08002e6d 	.word	0x08002e6d
 8002ddc:	08002e6d 	.word	0x08002e6d
 8002de0:	08002e59 	.word	0x08002e59
 8002de4:	08002e6d 	.word	0x08002e6d
 8002de8:	08002e6d 	.word	0x08002e6d
 8002dec:	08002e6d 	.word	0x08002e6d
 8002df0:	08002e5f 	.word	0x08002e5f
 8002df4:	08002e6d 	.word	0x08002e6d
 8002df8:	08002e6d 	.word	0x08002e6d
 8002dfc:	08002e6d 	.word	0x08002e6d
 8002e00:	08002e65 	.word	0x08002e65
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8002e04:	f7ff fd9c 	bl	8002940 <LL_RCC_MSI_IsEnabledRangeSelect>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d111      	bne.n	8002e32 <RCC_GetSystemClockFreq+0x7a>
 8002e0e:	f7ff fd97 	bl	8002940 <LL_RCC_MSI_IsEnabledRangeSelect>
 8002e12:	4603      	mov	r3, r0
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d004      	beq.n	8002e22 <RCC_GetSystemClockFreq+0x6a>
 8002e18:	f7ff fda4 	bl	8002964 <LL_RCC_MSI_GetRange>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	0a1b      	lsrs	r3, r3, #8
 8002e20:	e003      	b.n	8002e2a <RCC_GetSystemClockFreq+0x72>
 8002e22:	f7ff fdad 	bl	8002980 <LL_RCC_MSI_GetRangeAfterStandby>
 8002e26:	4603      	mov	r3, r0
 8002e28:	0a1b      	lsrs	r3, r3, #8
 8002e2a:	4a28      	ldr	r2, [pc, #160]	; (8002ecc <RCC_GetSystemClockFreq+0x114>)
 8002e2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e30:	e010      	b.n	8002e54 <RCC_GetSystemClockFreq+0x9c>
 8002e32:	f7ff fd85 	bl	8002940 <LL_RCC_MSI_IsEnabledRangeSelect>
 8002e36:	4603      	mov	r3, r0
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d004      	beq.n	8002e46 <RCC_GetSystemClockFreq+0x8e>
 8002e3c:	f7ff fd92 	bl	8002964 <LL_RCC_MSI_GetRange>
 8002e40:	4603      	mov	r3, r0
 8002e42:	091b      	lsrs	r3, r3, #4
 8002e44:	e003      	b.n	8002e4e <RCC_GetSystemClockFreq+0x96>
 8002e46:	f7ff fd9b 	bl	8002980 <LL_RCC_MSI_GetRangeAfterStandby>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	091b      	lsrs	r3, r3, #4
 8002e4e:	4a1f      	ldr	r2, [pc, #124]	; (8002ecc <RCC_GetSystemClockFreq+0x114>)
 8002e50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e54:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8002e56:	e033      	b.n	8002ec0 <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8002e58:	4b1d      	ldr	r3, [pc, #116]	; (8002ed0 <RCC_GetSystemClockFreq+0x118>)
 8002e5a:	607b      	str	r3, [r7, #4]
      break;
 8002e5c:	e030      	b.n	8002ec0 <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8002e5e:	4b1d      	ldr	r3, [pc, #116]	; (8002ed4 <RCC_GetSystemClockFreq+0x11c>)
 8002e60:	607b      	str	r3, [r7, #4]
      break;
 8002e62:	e02d      	b.n	8002ec0 <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8002e64:	f000 f876 	bl	8002f54 <RCC_PLL_GetFreqDomain_SYS>
 8002e68:	6078      	str	r0, [r7, #4]
      break;
 8002e6a:	e029      	b.n	8002ec0 <RCC_GetSystemClockFreq+0x108>

    default:
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8002e6c:	f7ff fd68 	bl	8002940 <LL_RCC_MSI_IsEnabledRangeSelect>
 8002e70:	4603      	mov	r3, r0
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d111      	bne.n	8002e9a <RCC_GetSystemClockFreq+0xe2>
 8002e76:	f7ff fd63 	bl	8002940 <LL_RCC_MSI_IsEnabledRangeSelect>
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d004      	beq.n	8002e8a <RCC_GetSystemClockFreq+0xd2>
 8002e80:	f7ff fd70 	bl	8002964 <LL_RCC_MSI_GetRange>
 8002e84:	4603      	mov	r3, r0
 8002e86:	0a1b      	lsrs	r3, r3, #8
 8002e88:	e003      	b.n	8002e92 <RCC_GetSystemClockFreq+0xda>
 8002e8a:	f7ff fd79 	bl	8002980 <LL_RCC_MSI_GetRangeAfterStandby>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	0a1b      	lsrs	r3, r3, #8
 8002e92:	4a0e      	ldr	r2, [pc, #56]	; (8002ecc <RCC_GetSystemClockFreq+0x114>)
 8002e94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e98:	e010      	b.n	8002ebc <RCC_GetSystemClockFreq+0x104>
 8002e9a:	f7ff fd51 	bl	8002940 <LL_RCC_MSI_IsEnabledRangeSelect>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d004      	beq.n	8002eae <RCC_GetSystemClockFreq+0xf6>
 8002ea4:	f7ff fd5e 	bl	8002964 <LL_RCC_MSI_GetRange>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	091b      	lsrs	r3, r3, #4
 8002eac:	e003      	b.n	8002eb6 <RCC_GetSystemClockFreq+0xfe>
 8002eae:	f7ff fd67 	bl	8002980 <LL_RCC_MSI_GetRangeAfterStandby>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	091b      	lsrs	r3, r3, #4
 8002eb6:	4a05      	ldr	r2, [pc, #20]	; (8002ecc <RCC_GetSystemClockFreq+0x114>)
 8002eb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ebc:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8002ebe:	bf00      	nop
  }

  return frequency;
 8002ec0:	687b      	ldr	r3, [r7, #4]
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3708      	adds	r7, #8
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	bf00      	nop
 8002ecc:	080034ec 	.word	0x080034ec
 8002ed0:	00f42400 	.word	0x00f42400
 8002ed4:	007a1200 	.word	0x007a1200

08002ed8 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b082      	sub	sp, #8
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8002ee0:	f7ff fd6a 	bl	80029b8 <LL_RCC_GetAHBPrescaler>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	091b      	lsrs	r3, r3, #4
 8002ee8:	f003 030f 	and.w	r3, r3, #15
 8002eec:	4a04      	ldr	r2, [pc, #16]	; (8002f00 <RCC_GetHCLKClockFreq+0x28>)
 8002eee:	5cd3      	ldrb	r3, [r2, r3]
 8002ef0:	461a      	mov	r2, r3
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	40d3      	lsrs	r3, r2
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	3708      	adds	r7, #8
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}
 8002efe:	bf00      	nop
 8002f00:	080034d4 	.word	0x080034d4

08002f04 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b082      	sub	sp, #8
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8002f0c:	f7ff fd62 	bl	80029d4 <LL_RCC_GetAPB1Prescaler>
 8002f10:	4603      	mov	r3, r0
 8002f12:	0a1b      	lsrs	r3, r3, #8
 8002f14:	4a04      	ldr	r2, [pc, #16]	; (8002f28 <RCC_GetPCLK1ClockFreq+0x24>)
 8002f16:	5cd3      	ldrb	r3, [r2, r3]
 8002f18:	461a      	mov	r2, r3
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	40d3      	lsrs	r3, r2
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	3708      	adds	r7, #8
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}
 8002f26:	bf00      	nop
 8002f28:	080034e4 	.word	0x080034e4

08002f2c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b082      	sub	sp, #8
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8002f34:	f7ff fd5c 	bl	80029f0 <LL_RCC_GetAPB2Prescaler>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	0adb      	lsrs	r3, r3, #11
 8002f3c:	4a04      	ldr	r2, [pc, #16]	; (8002f50 <RCC_GetPCLK2ClockFreq+0x24>)
 8002f3e:	5cd3      	ldrb	r3, [r2, r3]
 8002f40:	461a      	mov	r2, r3
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	40d3      	lsrs	r3, r2
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	3708      	adds	r7, #8
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	bf00      	nop
 8002f50:	080034e4 	.word	0x080034e4

08002f54 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8002f54:	b590      	push	{r4, r7, lr}
 8002f56:	b083      	sub	sp, #12
 8002f58:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8002f5a:	f7ff fd7f 	bl	8002a5c <LL_RCC_PLL_GetMainSource>
 8002f5e:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	2b03      	cmp	r3, #3
 8002f64:	d036      	beq.n	8002fd4 <RCC_PLL_GetFreqDomain_SYS+0x80>
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	2b03      	cmp	r3, #3
 8002f6a:	d836      	bhi.n	8002fda <RCC_PLL_GetFreqDomain_SYS+0x86>
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d003      	beq.n	8002f7a <RCC_PLL_GetFreqDomain_SYS+0x26>
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	2b02      	cmp	r3, #2
 8002f76:	d02a      	beq.n	8002fce <RCC_PLL_GetFreqDomain_SYS+0x7a>
 8002f78:	e02f      	b.n	8002fda <RCC_PLL_GetFreqDomain_SYS+0x86>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8002f7a:	f7ff fce1 	bl	8002940 <LL_RCC_MSI_IsEnabledRangeSelect>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d111      	bne.n	8002fa8 <RCC_PLL_GetFreqDomain_SYS+0x54>
 8002f84:	f7ff fcdc 	bl	8002940 <LL_RCC_MSI_IsEnabledRangeSelect>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d004      	beq.n	8002f98 <RCC_PLL_GetFreqDomain_SYS+0x44>
 8002f8e:	f7ff fce9 	bl	8002964 <LL_RCC_MSI_GetRange>
 8002f92:	4603      	mov	r3, r0
 8002f94:	0a1b      	lsrs	r3, r3, #8
 8002f96:	e003      	b.n	8002fa0 <RCC_PLL_GetFreqDomain_SYS+0x4c>
 8002f98:	f7ff fcf2 	bl	8002980 <LL_RCC_MSI_GetRangeAfterStandby>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	0a1b      	lsrs	r3, r3, #8
 8002fa0:	4a2f      	ldr	r2, [pc, #188]	; (8003060 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8002fa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fa6:	e010      	b.n	8002fca <RCC_PLL_GetFreqDomain_SYS+0x76>
 8002fa8:	f7ff fcca 	bl	8002940 <LL_RCC_MSI_IsEnabledRangeSelect>
 8002fac:	4603      	mov	r3, r0
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d004      	beq.n	8002fbc <RCC_PLL_GetFreqDomain_SYS+0x68>
 8002fb2:	f7ff fcd7 	bl	8002964 <LL_RCC_MSI_GetRange>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	091b      	lsrs	r3, r3, #4
 8002fba:	e003      	b.n	8002fc4 <RCC_PLL_GetFreqDomain_SYS+0x70>
 8002fbc:	f7ff fce0 	bl	8002980 <LL_RCC_MSI_GetRangeAfterStandby>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	091b      	lsrs	r3, r3, #4
 8002fc4:	4a26      	ldr	r2, [pc, #152]	; (8003060 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8002fc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fca:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8002fcc:	e02f      	b.n	800302e <RCC_PLL_GetFreqDomain_SYS+0xda>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8002fce:	4b25      	ldr	r3, [pc, #148]	; (8003064 <RCC_PLL_GetFreqDomain_SYS+0x110>)
 8002fd0:	607b      	str	r3, [r7, #4]
      break;
 8002fd2:	e02c      	b.n	800302e <RCC_PLL_GetFreqDomain_SYS+0xda>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8002fd4:	4b24      	ldr	r3, [pc, #144]	; (8003068 <RCC_PLL_GetFreqDomain_SYS+0x114>)
 8002fd6:	607b      	str	r3, [r7, #4]
      break;
 8002fd8:	e029      	b.n	800302e <RCC_PLL_GetFreqDomain_SYS+0xda>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8002fda:	f7ff fcb1 	bl	8002940 <LL_RCC_MSI_IsEnabledRangeSelect>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d111      	bne.n	8003008 <RCC_PLL_GetFreqDomain_SYS+0xb4>
 8002fe4:	f7ff fcac 	bl	8002940 <LL_RCC_MSI_IsEnabledRangeSelect>
 8002fe8:	4603      	mov	r3, r0
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d004      	beq.n	8002ff8 <RCC_PLL_GetFreqDomain_SYS+0xa4>
 8002fee:	f7ff fcb9 	bl	8002964 <LL_RCC_MSI_GetRange>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	0a1b      	lsrs	r3, r3, #8
 8002ff6:	e003      	b.n	8003000 <RCC_PLL_GetFreqDomain_SYS+0xac>
 8002ff8:	f7ff fcc2 	bl	8002980 <LL_RCC_MSI_GetRangeAfterStandby>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	0a1b      	lsrs	r3, r3, #8
 8003000:	4a17      	ldr	r2, [pc, #92]	; (8003060 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8003002:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003006:	e010      	b.n	800302a <RCC_PLL_GetFreqDomain_SYS+0xd6>
 8003008:	f7ff fc9a 	bl	8002940 <LL_RCC_MSI_IsEnabledRangeSelect>
 800300c:	4603      	mov	r3, r0
 800300e:	2b00      	cmp	r3, #0
 8003010:	d004      	beq.n	800301c <RCC_PLL_GetFreqDomain_SYS+0xc8>
 8003012:	f7ff fca7 	bl	8002964 <LL_RCC_MSI_GetRange>
 8003016:	4603      	mov	r3, r0
 8003018:	091b      	lsrs	r3, r3, #4
 800301a:	e003      	b.n	8003024 <RCC_PLL_GetFreqDomain_SYS+0xd0>
 800301c:	f7ff fcb0 	bl	8002980 <LL_RCC_MSI_GetRangeAfterStandby>
 8003020:	4603      	mov	r3, r0
 8003022:	091b      	lsrs	r3, r3, #4
 8003024:	4a0e      	ldr	r2, [pc, #56]	; (8003060 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8003026:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800302a:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 800302c:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800302e:	f7ff fd3f 	bl	8002ab0 <LL_RCC_PLL_GetDivider>
 8003032:	4603      	mov	r3, r0
 8003034:	091b      	lsrs	r3, r3, #4
 8003036:	3301      	adds	r3, #1
 8003038:	687a      	ldr	r2, [r7, #4]
 800303a:	fbb2 f4f3 	udiv	r4, r2, r3
 800303e:	f7ff fd1b 	bl	8002a78 <LL_RCC_PLL_GetN>
 8003042:	4603      	mov	r3, r0
 8003044:	fb03 f404 	mul.w	r4, r3, r4
 8003048:	f7ff fd24 	bl	8002a94 <LL_RCC_PLL_GetR>
 800304c:	4603      	mov	r3, r0
 800304e:	0e5b      	lsrs	r3, r3, #25
 8003050:	3301      	adds	r3, #1
 8003052:	005b      	lsls	r3, r3, #1
 8003054:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 8003058:	4618      	mov	r0, r3
 800305a:	370c      	adds	r7, #12
 800305c:	46bd      	mov	sp, r7
 800305e:	bd90      	pop	{r4, r7, pc}
 8003060:	080034ec 	.word	0x080034ec
 8003064:	00f42400 	.word	0x00f42400
 8003068:	007a1200 	.word	0x007a1200

0800306c <LL_SPI_IsEnabled>:
{
 800306c:	b480      	push	{r7}
 800306e:	b083      	sub	sp, #12
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800307c:	2b40      	cmp	r3, #64	; 0x40
 800307e:	d101      	bne.n	8003084 <LL_SPI_IsEnabled+0x18>
 8003080:	2301      	movs	r3, #1
 8003082:	e000      	b.n	8003086 <LL_SPI_IsEnabled+0x1a>
 8003084:	2300      	movs	r3, #0
}
 8003086:	4618      	mov	r0, r3
 8003088:	370c      	adds	r7, #12
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr

08003092 <LL_SPI_SetCRCPolynomial>:
{
 8003092:	b480      	push	{r7}
 8003094:	b083      	sub	sp, #12
 8003096:	af00      	add	r7, sp, #0
 8003098:	6078      	str	r0, [r7, #4]
 800309a:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	b29b      	uxth	r3, r3
 80030a0:	461a      	mov	r2, r3
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	611a      	str	r2, [r3, #16]
}
 80030a6:	bf00      	nop
 80030a8:	370c      	adds	r7, #12
 80030aa:	46bd      	mov	sp, r7
 80030ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b0:	4770      	bx	lr

080030b2 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 80030b2:	b580      	push	{r7, lr}
 80030b4:	b084      	sub	sp, #16
 80030b6:	af00      	add	r7, sp, #0
 80030b8:	6078      	str	r0, [r7, #4]
 80030ba:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 80030c0:	6878      	ldr	r0, [r7, #4]
 80030c2:	f7ff ffd3 	bl	800306c <LL_SPI_IsEnabled>
 80030c6:	4603      	mov	r3, r0
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d13b      	bne.n	8003144 <LL_SPI_Init+0x92>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80030d4:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 80030d8:	683a      	ldr	r2, [r7, #0]
 80030da:	6811      	ldr	r1, [r2, #0]
 80030dc:	683a      	ldr	r2, [r7, #0]
 80030de:	6852      	ldr	r2, [r2, #4]
 80030e0:	4311      	orrs	r1, r2
 80030e2:	683a      	ldr	r2, [r7, #0]
 80030e4:	68d2      	ldr	r2, [r2, #12]
 80030e6:	4311      	orrs	r1, r2
 80030e8:	683a      	ldr	r2, [r7, #0]
 80030ea:	6912      	ldr	r2, [r2, #16]
 80030ec:	4311      	orrs	r1, r2
 80030ee:	683a      	ldr	r2, [r7, #0]
 80030f0:	6952      	ldr	r2, [r2, #20]
 80030f2:	4311      	orrs	r1, r2
 80030f4:	683a      	ldr	r2, [r7, #0]
 80030f6:	6992      	ldr	r2, [r2, #24]
 80030f8:	4311      	orrs	r1, r2
 80030fa:	683a      	ldr	r2, [r7, #0]
 80030fc:	69d2      	ldr	r2, [r2, #28]
 80030fe:	4311      	orrs	r1, r2
 8003100:	683a      	ldr	r2, [r7, #0]
 8003102:	6a12      	ldr	r2, [r2, #32]
 8003104:	430a      	orrs	r2, r1
 8003106:	431a      	orrs	r2, r3
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003114:	f023 0304 	bic.w	r3, r3, #4
 8003118:	683a      	ldr	r2, [r7, #0]
 800311a:	6891      	ldr	r1, [r2, #8]
 800311c:	683a      	ldr	r2, [r7, #0]
 800311e:	6952      	ldr	r2, [r2, #20]
 8003120:	0c12      	lsrs	r2, r2, #16
 8003122:	430a      	orrs	r2, r1
 8003124:	431a      	orrs	r2, r3
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	6a1b      	ldr	r3, [r3, #32]
 800312e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003132:	d105      	bne.n	8003140 <LL_SPI_Init+0x8e>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003138:	4619      	mov	r1, r3
 800313a:	6878      	ldr	r0, [r7, #4]
 800313c:	f7ff ffa9 	bl	8003092 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8003140:	2300      	movs	r3, #0
 8003142:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8003144:	7bfb      	ldrb	r3, [r7, #15]
}
 8003146:	4618      	mov	r0, r3
 8003148:	3710      	adds	r7, #16
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}

0800314e <LL_USART_IsEnabled>:
{
 800314e:	b480      	push	{r7}
 8003150:	b083      	sub	sp, #12
 8003152:	af00      	add	r7, sp, #0
 8003154:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f003 0301 	and.w	r3, r3, #1
 800315e:	2b01      	cmp	r3, #1
 8003160:	d101      	bne.n	8003166 <LL_USART_IsEnabled+0x18>
 8003162:	2301      	movs	r3, #1
 8003164:	e000      	b.n	8003168 <LL_USART_IsEnabled+0x1a>
 8003166:	2300      	movs	r3, #0
}
 8003168:	4618      	mov	r0, r3
 800316a:	370c      	adds	r7, #12
 800316c:	46bd      	mov	sp, r7
 800316e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003172:	4770      	bx	lr

08003174 <LL_USART_SetStopBitsLength>:
{
 8003174:	b480      	push	{r7}
 8003176:	b083      	sub	sp, #12
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
 800317c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	431a      	orrs	r2, r3
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	605a      	str	r2, [r3, #4]
}
 800318e:	bf00      	nop
 8003190:	370c      	adds	r7, #12
 8003192:	46bd      	mov	sp, r7
 8003194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003198:	4770      	bx	lr

0800319a <LL_USART_SetHWFlowCtrl>:
{
 800319a:	b480      	push	{r7}
 800319c:	b083      	sub	sp, #12
 800319e:	af00      	add	r7, sp, #0
 80031a0:	6078      	str	r0, [r7, #4]
 80031a2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	689b      	ldr	r3, [r3, #8]
 80031a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	431a      	orrs	r2, r3
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	609a      	str	r2, [r3, #8]
}
 80031b4:	bf00      	nop
 80031b6:	370c      	adds	r7, #12
 80031b8:	46bd      	mov	sp, r7
 80031ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031be:	4770      	bx	lr

080031c0 <LL_USART_SetBaudRate>:
{
 80031c0:	b480      	push	{r7}
 80031c2:	b087      	sub	sp, #28
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	60f8      	str	r0, [r7, #12]
 80031c8:	60b9      	str	r1, [r7, #8]
 80031ca:	607a      	str	r2, [r7, #4]
 80031cc:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80031d4:	d11a      	bne.n	800320c <LL_USART_SetBaudRate+0x4c>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	005a      	lsls	r2, r3, #1
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	085b      	lsrs	r3, r3, #1
 80031de:	441a      	add	r2, r3
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80031e6:	b29b      	uxth	r3, r3
 80031e8:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 80031ea:	697a      	ldr	r2, [r7, #20]
 80031ec:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 80031f0:	4013      	ands	r3, r2
 80031f2:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80031f4:	697b      	ldr	r3, [r7, #20]
 80031f6:	085b      	lsrs	r3, r3, #1
 80031f8:	b29b      	uxth	r3, r3
 80031fa:	f003 0307 	and.w	r3, r3, #7
 80031fe:	693a      	ldr	r2, [r7, #16]
 8003200:	4313      	orrs	r3, r2
 8003202:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	693a      	ldr	r2, [r7, #16]
 8003208:	60da      	str	r2, [r3, #12]
}
 800320a:	e00a      	b.n	8003222 <LL_USART_SetBaudRate+0x62>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	085a      	lsrs	r2, r3, #1
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	441a      	add	r2, r3
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	fbb2 f3f3 	udiv	r3, r2, r3
 800321a:	b29b      	uxth	r3, r3
 800321c:	461a      	mov	r2, r3
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	60da      	str	r2, [r3, #12]
}
 8003222:	bf00      	nop
 8003224:	371c      	adds	r7, #28
 8003226:	46bd      	mov	sp, r7
 8003228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322c:	4770      	bx	lr
	...

08003230 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b084      	sub	sp, #16
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
 8003238:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800323e:	2300      	movs	r3, #0
 8003240:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8003242:	6878      	ldr	r0, [r7, #4]
 8003244:	f7ff ff83 	bl	800314e <LL_USART_IsEnabled>
 8003248:	4603      	mov	r3, r0
 800324a:	2b00      	cmp	r3, #0
 800324c:	d15b      	bne.n	8003306 <LL_USART_Init+0xd6>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	4b2f      	ldr	r3, [pc, #188]	; (8003310 <LL_USART_Init+0xe0>)
 8003254:	4013      	ands	r3, r2
 8003256:	683a      	ldr	r2, [r7, #0]
 8003258:	6851      	ldr	r1, [r2, #4]
 800325a:	683a      	ldr	r2, [r7, #0]
 800325c:	68d2      	ldr	r2, [r2, #12]
 800325e:	4311      	orrs	r1, r2
 8003260:	683a      	ldr	r2, [r7, #0]
 8003262:	6912      	ldr	r2, [r2, #16]
 8003264:	4311      	orrs	r1, r2
 8003266:	683a      	ldr	r2, [r7, #0]
 8003268:	6992      	ldr	r2, [r2, #24]
 800326a:	430a      	orrs	r2, r1
 800326c:	431a      	orrs	r2, r3
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	4619      	mov	r1, r3
 8003278:	6878      	ldr	r0, [r7, #4]
 800327a:	f7ff ff7b 	bl	8003174 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	695b      	ldr	r3, [r3, #20]
 8003282:	4619      	mov	r1, r3
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f7ff ff88 	bl	800319a <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	4a21      	ldr	r2, [pc, #132]	; (8003314 <LL_USART_Init+0xe4>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d104      	bne.n	800329c <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8003292:	2003      	movs	r0, #3
 8003294:	f7ff fc1a 	bl	8002acc <LL_RCC_GetUSARTClockFreq>
 8003298:	60b8      	str	r0, [r7, #8]
 800329a:	e023      	b.n	80032e4 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	4a1e      	ldr	r2, [pc, #120]	; (8003318 <LL_USART_Init+0xe8>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d104      	bne.n	80032ae <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 80032a4:	200c      	movs	r0, #12
 80032a6:	f7ff fc11 	bl	8002acc <LL_RCC_GetUSARTClockFreq>
 80032aa:	60b8      	str	r0, [r7, #8]
 80032ac:	e01a      	b.n	80032e4 <LL_USART_Init+0xb4>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	4a1a      	ldr	r2, [pc, #104]	; (800331c <LL_USART_Init+0xec>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d104      	bne.n	80032c0 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 80032b6:	2030      	movs	r0, #48	; 0x30
 80032b8:	f7ff fc08 	bl	8002acc <LL_RCC_GetUSARTClockFreq>
 80032bc:	60b8      	str	r0, [r7, #8]
 80032be:	e011      	b.n	80032e4 <LL_USART_Init+0xb4>
    }
#endif /* USART3 */
#if defined(UART4)
    else if (USARTx == UART4)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	4a17      	ldr	r2, [pc, #92]	; (8003320 <LL_USART_Init+0xf0>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d104      	bne.n	80032d2 <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 80032c8:	20c0      	movs	r0, #192	; 0xc0
 80032ca:	f7ff fce1 	bl	8002c90 <LL_RCC_GetUARTClockFreq>
 80032ce:	60b8      	str	r0, [r7, #8]
 80032d0:	e008      	b.n	80032e4 <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	4a13      	ldr	r2, [pc, #76]	; (8003324 <LL_USART_Init+0xf4>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d104      	bne.n	80032e4 <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 80032da:	f44f 7040 	mov.w	r0, #768	; 0x300
 80032de:	f7ff fcd7 	bl	8002c90 <LL_RCC_GetUARTClockFreq>
 80032e2:	60b8      	str	r0, [r7, #8]
       - prescaler value is required
    #endif
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d00d      	beq.n	8003306 <LL_USART_Init+0xd6>
        && (USART_InitStruct->BaudRate != 0U))
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d009      	beq.n	8003306 <LL_USART_Init+0xd6>
    {
      status = SUCCESS;
 80032f2:	2300      	movs	r3, #0
 80032f4:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	699a      	ldr	r2, [r3, #24]
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	68b9      	ldr	r1, [r7, #8]
 8003300:	6878      	ldr	r0, [r7, #4]
 8003302:	f7ff ff5d 	bl	80031c0 <LL_USART_SetBaudRate>
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
#endif /* USART_PRESC_PRESCALER */
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8003306:	7bfb      	ldrb	r3, [r7, #15]
}
 8003308:	4618      	mov	r0, r3
 800330a:	3710      	adds	r7, #16
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}
 8003310:	efff69f3 	.word	0xefff69f3
 8003314:	40013800 	.word	0x40013800
 8003318:	40004400 	.word	0x40004400
 800331c:	40004800 	.word	0x40004800
 8003320:	40004c00 	.word	0x40004c00
 8003324:	40005000 	.word	0x40005000

08003328 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8003328:	b480      	push	{r7}
 800332a:	b083      	sub	sp, #12
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8003330:	4a04      	ldr	r2, [pc, #16]	; (8003344 <LL_SetSystemCoreClock+0x1c>)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6013      	str	r3, [r2, #0]
}
 8003336:	bf00      	nop
 8003338:	370c      	adds	r7, #12
 800333a:	46bd      	mov	sp, r7
 800333c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003340:	4770      	bx	lr
 8003342:	bf00      	nop
 8003344:	20000004 	.word	0x20000004

08003348 <memset>:
 8003348:	4402      	add	r2, r0
 800334a:	4603      	mov	r3, r0
 800334c:	4293      	cmp	r3, r2
 800334e:	d100      	bne.n	8003352 <memset+0xa>
 8003350:	4770      	bx	lr
 8003352:	f803 1b01 	strb.w	r1, [r3], #1
 8003356:	e7f9      	b.n	800334c <memset+0x4>

08003358 <__libc_init_array>:
 8003358:	b570      	push	{r4, r5, r6, lr}
 800335a:	4d0d      	ldr	r5, [pc, #52]	; (8003390 <__libc_init_array+0x38>)
 800335c:	4c0d      	ldr	r4, [pc, #52]	; (8003394 <__libc_init_array+0x3c>)
 800335e:	1b64      	subs	r4, r4, r5
 8003360:	10a4      	asrs	r4, r4, #2
 8003362:	2600      	movs	r6, #0
 8003364:	42a6      	cmp	r6, r4
 8003366:	d109      	bne.n	800337c <__libc_init_array+0x24>
 8003368:	4d0b      	ldr	r5, [pc, #44]	; (8003398 <__libc_init_array+0x40>)
 800336a:	4c0c      	ldr	r4, [pc, #48]	; (800339c <__libc_init_array+0x44>)
 800336c:	f000 f818 	bl	80033a0 <_init>
 8003370:	1b64      	subs	r4, r4, r5
 8003372:	10a4      	asrs	r4, r4, #2
 8003374:	2600      	movs	r6, #0
 8003376:	42a6      	cmp	r6, r4
 8003378:	d105      	bne.n	8003386 <__libc_init_array+0x2e>
 800337a:	bd70      	pop	{r4, r5, r6, pc}
 800337c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003380:	4798      	blx	r3
 8003382:	3601      	adds	r6, #1
 8003384:	e7ee      	b.n	8003364 <__libc_init_array+0xc>
 8003386:	f855 3b04 	ldr.w	r3, [r5], #4
 800338a:	4798      	blx	r3
 800338c:	3601      	adds	r6, #1
 800338e:	e7f2      	b.n	8003376 <__libc_init_array+0x1e>
 8003390:	0800351c 	.word	0x0800351c
 8003394:	0800351c 	.word	0x0800351c
 8003398:	0800351c 	.word	0x0800351c
 800339c:	08003520 	.word	0x08003520

080033a0 <_init>:
 80033a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033a2:	bf00      	nop
 80033a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80033a6:	bc08      	pop	{r3}
 80033a8:	469e      	mov	lr, r3
 80033aa:	4770      	bx	lr

080033ac <_fini>:
 80033ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033ae:	bf00      	nop
 80033b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80033b2:	bc08      	pop	{r3}
 80033b4:	469e      	mov	lr, r3
 80033b6:	4770      	bx	lr
