<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>DA14535 SDK6: i2c_cfg_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">DA14535 SDK6
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">i2c_cfg_t Struct Reference<div class="ingroups"><a class="el" href="group___drivers.html">Drivers</a> &raquo; <a class="el" href="group___i2_c.html">I2C</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>I2C configuration.  
 <a href="structi2c__cfg__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="i2c_8h_source.html">i2c.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a26800f8b00fabc0f2f2c2b7e1c4395a4"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a58fbcd1ddc23d34aeb439267bf0c3bba"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="structi2c__cfg__t.html#a9012276ff83b04de4b03e9d6f70a4c9b">ss_hcnt</a></td></tr>
<tr class="memdesc:a58fbcd1ddc23d34aeb439267bf0c3bba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard speed I2C clock (SCL) high count.  <a href="#a58fbcd1ddc23d34aeb439267bf0c3bba">More...</a><br /></td></tr>
<tr class="separator:a58fbcd1ddc23d34aeb439267bf0c3bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7359f531533ccab424d06079e616b434"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="structi2c__cfg__t.html#ab783ef8ee18dfde3dc6fde54139497d9">ss_lcnt</a></td></tr>
<tr class="memdesc:a7359f531533ccab424d06079e616b434"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard speed I2C clock (SCL) low count.  <a href="#a7359f531533ccab424d06079e616b434">More...</a><br /></td></tr>
<tr class="separator:a7359f531533ccab424d06079e616b434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fe46f20666f15f8d49ce75174bd9dcf"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="structi2c__cfg__t.html#a834b9346c2483e7b586087dd0af652b6">fs_hcnt</a></td></tr>
<tr class="memdesc:a3fe46f20666f15f8d49ce75174bd9dcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast speed I2C clock (SCL) high count.  <a href="#a3fe46f20666f15f8d49ce75174bd9dcf">More...</a><br /></td></tr>
<tr class="separator:a3fe46f20666f15f8d49ce75174bd9dcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a260ff6d11ea6eaf80cf1f0ff07c6bf5a"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="structi2c__cfg__t.html#ae3db69c1daf4f4b38f7c8a85931b80a2">fs_lcnt</a></td></tr>
<tr class="memdesc:a260ff6d11ea6eaf80cf1f0ff07c6bf5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast speed I2C clock (SCL) low count.  <a href="#a260ff6d11ea6eaf80cf1f0ff07c6bf5a">More...</a><br /></td></tr>
<tr class="separator:a260ff6d11ea6eaf80cf1f0ff07c6bf5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26800f8b00fabc0f2f2c2b7e1c4395a4"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structi2c__cfg__t.html#a26800f8b00fabc0f2f2c2b7e1c4395a4">clock_cfg</a></td></tr>
<tr class="memdesc:a26800f8b00fabc0f2f2c2b7e1c4395a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C clock (SCL) settings, refer to datasheet for details.  <a href="#a26800f8b00fabc0f2f2c2b7e1c4395a4">More...</a><br /></td></tr>
<tr class="separator:a26800f8b00fabc0f2f2c2b7e1c4395a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c596cd12fb7ab2b1d2efa8eea023c99"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___i2_c.html#gaf7bd376b040c7c04820bdc6abf3a9a7c">i2c_restart_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structi2c__cfg__t.html#a9c596cd12fb7ab2b1d2efa8eea023c99">restart_en</a></td></tr>
<tr class="separator:a9c596cd12fb7ab2b1d2efa8eea023c99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a755590410e44b214a64236b8c16d1534"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___i2_c.html#ga6e6a870f98abb8cffa95373b69fb8243">i2c_speed_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structi2c__cfg__t.html#a755590410e44b214a64236b8c16d1534">speed</a></td></tr>
<tr class="memdesc:a755590410e44b214a64236b8c16d1534"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bus speed.  <a href="#a755590410e44b214a64236b8c16d1534">More...</a><br /></td></tr>
<tr class="separator:a755590410e44b214a64236b8c16d1534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c60ce5c1516c818b2a1c1aef8da9cfa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___i2_c.html#gac1e2996ebee909590af8e3cc1c316c25">i2c_mode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structi2c__cfg__t.html#a1c60ce5c1516c818b2a1c1aef8da9cfa">mode</a></td></tr>
<tr class="memdesc:a1c60ce5c1516c818b2a1c1aef8da9cfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode of operation.  <a href="#a1c60ce5c1516c818b2a1c1aef8da9cfa">More...</a><br /></td></tr>
<tr class="separator:a1c60ce5c1516c818b2a1c1aef8da9cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae00dbaf33fd64e42d6391362a30efa7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___i2_c.html#ga65b8e8a3eb198a1aa5fac5639a46e8cb">i2c_addressing_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structi2c__cfg__t.html#ae00dbaf33fd64e42d6391362a30efa7e">addr_mode</a></td></tr>
<tr class="memdesc:ae00dbaf33fd64e42d6391362a30efa7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Addressing mode.  <a href="#ae00dbaf33fd64e42d6391362a30efa7e">More...</a><br /></td></tr>
<tr class="separator:ae00dbaf33fd64e42d6391362a30efa7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dab7e3f262fd1fef92604910aa217d4"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structi2c__cfg__t.html#a2dab7e3f262fd1fef92604910aa217d4">address</a></td></tr>
<tr class="memdesc:a2dab7e3f262fd1fef92604910aa217d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target slave address in master mode or controller address in slave mode.  <a href="#a2dab7e3f262fd1fef92604910aa217d4">More...</a><br /></td></tr>
<tr class="separator:a2dab7e3f262fd1fef92604910aa217d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63c6386b43cb85290c73c7953732e108"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structi2c__cfg__t.html#a63c6386b43cb85290c73c7953732e108">tx_fifo_level</a></td></tr>
<tr class="memdesc:a63c6386b43cb85290c73c7953732e108"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO level configuration (valid values 1-32)  <a href="#a63c6386b43cb85290c73c7953732e108">More...</a><br /></td></tr>
<tr class="separator:a63c6386b43cb85290c73c7953732e108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f5d1f5f66981e34103de74cd2ea7af8"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structi2c__cfg__t.html#a8f5d1f5f66981e34103de74cd2ea7af8">rx_fifo_level</a></td></tr>
<tr class="memdesc:a8f5d1f5f66981e34103de74cd2ea7af8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO level configuration (valid values 1-32)  <a href="#a8f5d1f5f66981e34103de74cd2ea7af8">More...</a><br /></td></tr>
<tr class="separator:a8f5d1f5f66981e34103de74cd2ea7af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>I2C configuration. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ae00dbaf33fd64e42d6391362a30efa7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae00dbaf33fd64e42d6391362a30efa7e">&#9670;&nbsp;</a></span>addr_mode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___i2_c.html#ga65b8e8a3eb198a1aa5fac5639a46e8cb">i2c_addressing_t</a> i2c_cfg_t::addr_mode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Addressing mode. </p>

</div>
</div>
<a id="a2dab7e3f262fd1fef92604910aa217d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dab7e3f262fd1fef92604910aa217d4">&#9670;&nbsp;</a></span>address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t i2c_cfg_t::address</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Target slave address in master mode or controller address in slave mode. </p>

</div>
</div>
<a id="a26800f8b00fabc0f2f2c2b7e1c4395a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26800f8b00fabc0f2f2c2b7e1c4395a4">&#9670;&nbsp;</a></span>clock_cfg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   i2c_cfg_t::clock_cfg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C clock (SCL) settings, refer to datasheet for details. </p>

</div>
</div>
<a id="a834b9346c2483e7b586087dd0af652b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a834b9346c2483e7b586087dd0af652b6">&#9670;&nbsp;</a></span>fs_hcnt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t i2c_cfg_t::fs_hcnt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fast speed I2C clock (SCL) high count. </p>

</div>
</div>
<a id="ae3db69c1daf4f4b38f7c8a85931b80a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3db69c1daf4f4b38f7c8a85931b80a2">&#9670;&nbsp;</a></span>fs_lcnt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t i2c_cfg_t::fs_lcnt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fast speed I2C clock (SCL) low count. </p>

</div>
</div>
<a id="a1c60ce5c1516c818b2a1c1aef8da9cfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c60ce5c1516c818b2a1c1aef8da9cfa">&#9670;&nbsp;</a></span>mode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___i2_c.html#gac1e2996ebee909590af8e3cc1c316c25">i2c_mode_t</a> i2c_cfg_t::mode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode of operation. </p>

</div>
</div>
<a id="a9c596cd12fb7ab2b1d2efa8eea023c99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c596cd12fb7ab2b1d2efa8eea023c99">&#9670;&nbsp;</a></span>restart_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___i2_c.html#gaf7bd376b040c7c04820bdc6abf3a9a7c">i2c_restart_t</a> i2c_cfg_t::restart_en</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Restart enable (only valid in master mode). When the RESTART is disabled master is incapable of performing a read operation with a 10-bit address. </p>

</div>
</div>
<a id="a8f5d1f5f66981e34103de74cd2ea7af8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f5d1f5f66981e34103de74cd2ea7af8">&#9670;&nbsp;</a></span>rx_fifo_level</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t i2c_cfg_t::rx_fifo_level</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive FIFO level configuration (valid values 1-32) </p>

</div>
</div>
<a id="a755590410e44b214a64236b8c16d1534"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a755590410e44b214a64236b8c16d1534">&#9670;&nbsp;</a></span>speed</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___i2_c.html#ga6e6a870f98abb8cffa95373b69fb8243">i2c_speed_t</a> i2c_cfg_t::speed</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bus speed. </p>

</div>
</div>
<a id="a9012276ff83b04de4b03e9d6f70a4c9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9012276ff83b04de4b03e9d6f70a4c9b">&#9670;&nbsp;</a></span>ss_hcnt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t i2c_cfg_t::ss_hcnt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Standard speed I2C clock (SCL) high count. </p>

</div>
</div>
<a id="ab783ef8ee18dfde3dc6fde54139497d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab783ef8ee18dfde3dc6fde54139497d9">&#9670;&nbsp;</a></span>ss_lcnt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t i2c_cfg_t::ss_lcnt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Standard speed I2C clock (SCL) low count. </p>

</div>
</div>
<a id="a63c6386b43cb85290c73c7953732e108"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63c6386b43cb85290c73c7953732e108">&#9670;&nbsp;</a></span>tx_fifo_level</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t i2c_cfg_t::tx_fifo_level</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit FIFO level configuration (valid values 1-32) </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>E:/SDKCITA/workspace/Release_Build_MANUAL/SDK_585/sdk/platform/driver/i2c/<a class="el" href="i2c_8h_source.html">i2c.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri May 9 2025 12:56:14 for DA14535 SDK6 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
