// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "04/14/2020 03:10:46"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module g10_FIR (
	x,
	clk,
	rst,
	y);
input 	[7:0] x;
input 	clk;
input 	rst;
output 	[9:0] y;

// Design Ports Information
// y[0]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[1]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[2]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[3]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[4]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[5]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[6]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[7]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[8]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[9]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[0]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[1]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[2]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[3]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[4]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[5]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[6]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[7]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Mult24~mac_resulta ;
wire \Mult24~325 ;
wire \Mult24~326 ;
wire \Mult24~327 ;
wire \Mult24~328 ;
wire \Mult24~329 ;
wire \Mult24~8 ;
wire \Mult24~9 ;
wire \Mult24~10 ;
wire \Mult24~11 ;
wire \Mult24~12 ;
wire \Mult24~13 ;
wire \Mult24~14 ;
wire \Mult24~15 ;
wire \Mult24~16 ;
wire \Mult24~17 ;
wire \Mult24~18 ;
wire \Mult24~19 ;
wire \Mult24~20 ;
wire \Mult24~21 ;
wire \Mult24~22 ;
wire \Mult24~23 ;
wire \Mult24~24 ;
wire \Mult24~25 ;
wire \Mult24~26 ;
wire \Mult24~27 ;
wire \Mult24~28 ;
wire \Mult24~29 ;
wire \Mult24~30 ;
wire \Mult24~31 ;
wire \Mult24~32 ;
wire \Mult24~33 ;
wire \Mult24~34 ;
wire \Mult24~35 ;
wire \Mult24~36 ;
wire \Mult24~37 ;
wire \Mult24~38 ;
wire \Mult24~39 ;
wire \Mult24~40 ;
wire \Mult24~41 ;
wire \Mult24~42 ;
wire \Mult24~43 ;
wire \Mult24~44 ;
wire \Mult24~45 ;
wire \Mult24~46 ;
wire \Mult24~47 ;
wire \Mult24~48 ;
wire \Mult24~49 ;
wire \Mult24~50 ;
wire \Mult24~51 ;
wire \Mult24~52 ;
wire \Mult24~53 ;
wire \Mult24~54 ;
wire \Mult24~55 ;
wire \Mult23~8 ;
wire \Mult23~9 ;
wire \Mult23~10 ;
wire \Mult23~11 ;
wire \Mult23~12 ;
wire \Mult23~13 ;
wire \Mult23~14 ;
wire \Mult23~15 ;
wire \Mult23~16 ;
wire \Mult23~17 ;
wire \Mult23~18 ;
wire \Mult23~19 ;
wire \Mult23~20 ;
wire \Mult23~21 ;
wire \Mult23~22 ;
wire \Mult23~23 ;
wire \Mult23~24 ;
wire \Mult23~25 ;
wire \Mult23~26 ;
wire \Mult23~27 ;
wire \Mult23~28 ;
wire \Mult23~29 ;
wire \Mult23~30 ;
wire \Mult23~31 ;
wire \Mult23~32 ;
wire \Mult23~33 ;
wire \Mult23~34 ;
wire \Mult23~35 ;
wire \Mult23~36 ;
wire \Mult23~37 ;
wire \Mult23~38 ;
wire \Mult23~39 ;
wire \Mult23~40 ;
wire \Mult23~41 ;
wire \Mult23~42 ;
wire \Mult23~43 ;
wire \Mult23~44 ;
wire \Mult23~45 ;
wire \Mult23~46 ;
wire \Mult23~47 ;
wire \Mult23~48 ;
wire \Mult23~49 ;
wire \Mult23~50 ;
wire \Mult23~51 ;
wire \Mult23~52 ;
wire \Mult23~53 ;
wire \Mult23~54 ;
wire \Mult23~55 ;
wire \Mult22~8 ;
wire \Mult22~9 ;
wire \Mult22~10 ;
wire \Mult22~11 ;
wire \Mult22~12 ;
wire \Mult22~13 ;
wire \Mult22~14 ;
wire \Mult22~15 ;
wire \Mult22~16 ;
wire \Mult22~17 ;
wire \Mult22~18 ;
wire \Mult22~19 ;
wire \Mult22~20 ;
wire \Mult22~21 ;
wire \Mult22~22 ;
wire \Mult22~23 ;
wire \Mult22~24 ;
wire \Mult22~25 ;
wire \Mult22~26 ;
wire \Mult22~27 ;
wire \Mult22~28 ;
wire \Mult22~29 ;
wire \Mult22~30 ;
wire \Mult22~31 ;
wire \Mult22~32 ;
wire \Mult22~33 ;
wire \Mult22~34 ;
wire \Mult22~35 ;
wire \Mult22~36 ;
wire \Mult22~37 ;
wire \Mult22~38 ;
wire \Mult22~39 ;
wire \Mult22~40 ;
wire \Mult22~41 ;
wire \Mult22~42 ;
wire \Mult22~43 ;
wire \Mult22~44 ;
wire \Mult22~45 ;
wire \Mult22~46 ;
wire \Mult22~47 ;
wire \Mult22~48 ;
wire \Mult22~49 ;
wire \Mult22~50 ;
wire \Mult22~51 ;
wire \Mult22~52 ;
wire \Mult22~53 ;
wire \Mult22~54 ;
wire \Mult22~55 ;
wire \Mult21~8 ;
wire \Mult21~9 ;
wire \Mult21~10 ;
wire \Mult21~11 ;
wire \Mult21~12 ;
wire \Mult21~13 ;
wire \Mult21~14 ;
wire \Mult21~15 ;
wire \Mult21~16 ;
wire \Mult21~17 ;
wire \Mult21~18 ;
wire \Mult21~19 ;
wire \Mult21~20 ;
wire \Mult21~21 ;
wire \Mult21~22 ;
wire \Mult21~23 ;
wire \Mult21~24 ;
wire \Mult21~25 ;
wire \Mult21~26 ;
wire \Mult21~27 ;
wire \Mult21~28 ;
wire \Mult21~29 ;
wire \Mult21~30 ;
wire \Mult21~31 ;
wire \Mult21~32 ;
wire \Mult21~33 ;
wire \Mult21~34 ;
wire \Mult21~35 ;
wire \Mult21~36 ;
wire \Mult21~37 ;
wire \Mult21~38 ;
wire \Mult21~39 ;
wire \Mult21~40 ;
wire \Mult21~41 ;
wire \Mult21~42 ;
wire \Mult21~43 ;
wire \Mult21~44 ;
wire \Mult21~45 ;
wire \Mult21~46 ;
wire \Mult21~47 ;
wire \Mult21~48 ;
wire \Mult21~49 ;
wire \Mult21~50 ;
wire \Mult21~51 ;
wire \Mult21~52 ;
wire \Mult21~53 ;
wire \Mult21~54 ;
wire \Mult21~55 ;
wire \Mult20~8 ;
wire \Mult20~9 ;
wire \Mult20~10 ;
wire \Mult20~11 ;
wire \Mult20~12 ;
wire \Mult20~13 ;
wire \Mult20~14 ;
wire \Mult20~15 ;
wire \Mult20~16 ;
wire \Mult20~17 ;
wire \Mult20~18 ;
wire \Mult20~19 ;
wire \Mult20~20 ;
wire \Mult20~21 ;
wire \Mult20~22 ;
wire \Mult20~23 ;
wire \Mult20~24 ;
wire \Mult20~25 ;
wire \Mult20~26 ;
wire \Mult20~27 ;
wire \Mult20~28 ;
wire \Mult20~29 ;
wire \Mult20~30 ;
wire \Mult20~31 ;
wire \Mult20~32 ;
wire \Mult20~33 ;
wire \Mult20~34 ;
wire \Mult20~35 ;
wire \Mult20~36 ;
wire \Mult20~37 ;
wire \Mult20~38 ;
wire \Mult20~39 ;
wire \Mult20~40 ;
wire \Mult20~41 ;
wire \Mult20~42 ;
wire \Mult20~43 ;
wire \Mult20~44 ;
wire \Mult20~45 ;
wire \Mult20~46 ;
wire \Mult20~47 ;
wire \Mult20~48 ;
wire \Mult20~49 ;
wire \Mult20~50 ;
wire \Mult20~51 ;
wire \Mult20~52 ;
wire \Mult20~53 ;
wire \Mult20~54 ;
wire \Mult20~55 ;
wire \Mult19~8 ;
wire \Mult19~9 ;
wire \Mult19~10 ;
wire \Mult19~11 ;
wire \Mult19~12 ;
wire \Mult19~13 ;
wire \Mult19~14 ;
wire \Mult19~15 ;
wire \Mult19~16 ;
wire \Mult19~17 ;
wire \Mult19~18 ;
wire \Mult19~19 ;
wire \Mult19~20 ;
wire \Mult19~21 ;
wire \Mult19~22 ;
wire \Mult19~23 ;
wire \Mult19~24 ;
wire \Mult19~25 ;
wire \Mult19~26 ;
wire \Mult19~27 ;
wire \Mult19~28 ;
wire \Mult19~29 ;
wire \Mult19~30 ;
wire \Mult19~31 ;
wire \Mult19~32 ;
wire \Mult19~33 ;
wire \Mult19~34 ;
wire \Mult19~35 ;
wire \Mult19~36 ;
wire \Mult19~37 ;
wire \Mult19~38 ;
wire \Mult19~39 ;
wire \Mult19~40 ;
wire \Mult19~41 ;
wire \Mult19~42 ;
wire \Mult19~43 ;
wire \Mult19~44 ;
wire \Mult19~45 ;
wire \Mult19~46 ;
wire \Mult19~47 ;
wire \Mult19~48 ;
wire \Mult19~49 ;
wire \Mult19~50 ;
wire \Mult19~51 ;
wire \Mult19~52 ;
wire \Mult19~53 ;
wire \Mult19~54 ;
wire \Mult19~55 ;
wire \Mult18~8 ;
wire \Mult18~9 ;
wire \Mult18~10 ;
wire \Mult18~11 ;
wire \Mult18~12 ;
wire \Mult18~13 ;
wire \Mult18~14 ;
wire \Mult18~15 ;
wire \Mult18~16 ;
wire \Mult18~17 ;
wire \Mult18~18 ;
wire \Mult18~19 ;
wire \Mult18~20 ;
wire \Mult18~21 ;
wire \Mult18~22 ;
wire \Mult18~23 ;
wire \Mult18~24 ;
wire \Mult18~25 ;
wire \Mult18~26 ;
wire \Mult18~27 ;
wire \Mult18~28 ;
wire \Mult18~29 ;
wire \Mult18~30 ;
wire \Mult18~31 ;
wire \Mult18~32 ;
wire \Mult18~33 ;
wire \Mult18~34 ;
wire \Mult18~35 ;
wire \Mult18~36 ;
wire \Mult18~37 ;
wire \Mult18~38 ;
wire \Mult18~39 ;
wire \Mult18~40 ;
wire \Mult18~41 ;
wire \Mult18~42 ;
wire \Mult18~43 ;
wire \Mult18~44 ;
wire \Mult18~45 ;
wire \Mult18~46 ;
wire \Mult18~47 ;
wire \Mult18~48 ;
wire \Mult18~49 ;
wire \Mult18~50 ;
wire \Mult18~51 ;
wire \Mult18~52 ;
wire \Mult18~53 ;
wire \Mult18~54 ;
wire \Mult18~55 ;
wire \Mult17~8 ;
wire \Mult17~9 ;
wire \Mult17~10 ;
wire \Mult17~11 ;
wire \Mult17~12 ;
wire \Mult17~13 ;
wire \Mult17~14 ;
wire \Mult17~15 ;
wire \Mult17~16 ;
wire \Mult17~17 ;
wire \Mult17~18 ;
wire \Mult17~19 ;
wire \Mult17~20 ;
wire \Mult17~21 ;
wire \Mult17~22 ;
wire \Mult17~23 ;
wire \Mult17~24 ;
wire \Mult17~25 ;
wire \Mult17~26 ;
wire \Mult17~27 ;
wire \Mult17~28 ;
wire \Mult17~29 ;
wire \Mult17~30 ;
wire \Mult17~31 ;
wire \Mult17~32 ;
wire \Mult17~33 ;
wire \Mult17~34 ;
wire \Mult17~35 ;
wire \Mult17~36 ;
wire \Mult17~37 ;
wire \Mult17~38 ;
wire \Mult17~39 ;
wire \Mult17~40 ;
wire \Mult17~41 ;
wire \Mult17~42 ;
wire \Mult17~43 ;
wire \Mult17~44 ;
wire \Mult17~45 ;
wire \Mult17~46 ;
wire \Mult17~47 ;
wire \Mult17~48 ;
wire \Mult17~49 ;
wire \Mult17~50 ;
wire \Mult17~51 ;
wire \Mult17~52 ;
wire \Mult17~53 ;
wire \Mult17~54 ;
wire \Mult17~55 ;
wire \Mult16~8 ;
wire \Mult16~9 ;
wire \Mult16~10 ;
wire \Mult16~11 ;
wire \Mult16~12 ;
wire \Mult16~13 ;
wire \Mult16~14 ;
wire \Mult16~15 ;
wire \Mult16~16 ;
wire \Mult16~17 ;
wire \Mult16~18 ;
wire \Mult16~19 ;
wire \Mult16~20 ;
wire \Mult16~21 ;
wire \Mult16~22 ;
wire \Mult16~23 ;
wire \Mult16~24 ;
wire \Mult16~25 ;
wire \Mult16~26 ;
wire \Mult16~27 ;
wire \Mult16~28 ;
wire \Mult16~29 ;
wire \Mult16~30 ;
wire \Mult16~31 ;
wire \Mult16~32 ;
wire \Mult16~33 ;
wire \Mult16~34 ;
wire \Mult16~35 ;
wire \Mult16~36 ;
wire \Mult16~37 ;
wire \Mult16~38 ;
wire \Mult16~39 ;
wire \Mult16~40 ;
wire \Mult16~41 ;
wire \Mult16~42 ;
wire \Mult16~43 ;
wire \Mult16~44 ;
wire \Mult16~45 ;
wire \Mult16~46 ;
wire \Mult16~47 ;
wire \Mult16~48 ;
wire \Mult16~49 ;
wire \Mult16~50 ;
wire \Mult16~51 ;
wire \Mult16~52 ;
wire \Mult16~53 ;
wire \Mult16~54 ;
wire \Mult16~55 ;
wire \Mult15~8 ;
wire \Mult15~9 ;
wire \Mult15~10 ;
wire \Mult15~11 ;
wire \Mult15~12 ;
wire \Mult15~13 ;
wire \Mult15~14 ;
wire \Mult15~15 ;
wire \Mult15~16 ;
wire \Mult15~17 ;
wire \Mult15~18 ;
wire \Mult15~19 ;
wire \Mult15~20 ;
wire \Mult15~21 ;
wire \Mult15~22 ;
wire \Mult15~23 ;
wire \Mult15~24 ;
wire \Mult15~25 ;
wire \Mult15~26 ;
wire \Mult15~27 ;
wire \Mult15~28 ;
wire \Mult15~29 ;
wire \Mult15~30 ;
wire \Mult15~31 ;
wire \Mult15~32 ;
wire \Mult15~33 ;
wire \Mult15~34 ;
wire \Mult15~35 ;
wire \Mult15~36 ;
wire \Mult15~37 ;
wire \Mult15~38 ;
wire \Mult15~39 ;
wire \Mult15~40 ;
wire \Mult15~41 ;
wire \Mult15~42 ;
wire \Mult15~43 ;
wire \Mult15~44 ;
wire \Mult15~45 ;
wire \Mult15~46 ;
wire \Mult15~47 ;
wire \Mult15~48 ;
wire \Mult15~49 ;
wire \Mult15~50 ;
wire \Mult15~51 ;
wire \Mult15~52 ;
wire \Mult15~53 ;
wire \Mult15~54 ;
wire \Mult15~55 ;
wire \Mult14~8 ;
wire \Mult14~9 ;
wire \Mult14~10 ;
wire \Mult14~11 ;
wire \Mult14~12 ;
wire \Mult14~13 ;
wire \Mult14~14 ;
wire \Mult14~15 ;
wire \Mult14~16 ;
wire \Mult14~17 ;
wire \Mult14~18 ;
wire \Mult14~19 ;
wire \Mult14~20 ;
wire \Mult14~21 ;
wire \Mult14~22 ;
wire \Mult14~23 ;
wire \Mult14~24 ;
wire \Mult14~25 ;
wire \Mult14~26 ;
wire \Mult14~27 ;
wire \Mult14~28 ;
wire \Mult14~29 ;
wire \Mult14~30 ;
wire \Mult14~31 ;
wire \Mult14~32 ;
wire \Mult14~33 ;
wire \Mult14~34 ;
wire \Mult14~35 ;
wire \Mult14~36 ;
wire \Mult14~37 ;
wire \Mult14~38 ;
wire \Mult14~39 ;
wire \Mult14~40 ;
wire \Mult14~41 ;
wire \Mult14~42 ;
wire \Mult14~43 ;
wire \Mult14~44 ;
wire \Mult14~45 ;
wire \Mult14~46 ;
wire \Mult14~47 ;
wire \Mult14~48 ;
wire \Mult14~49 ;
wire \Mult14~50 ;
wire \Mult14~51 ;
wire \Mult14~52 ;
wire \Mult14~53 ;
wire \Mult14~54 ;
wire \Mult14~55 ;
wire \Mult13~8 ;
wire \Mult13~9 ;
wire \Mult13~10 ;
wire \Mult13~11 ;
wire \Mult13~12 ;
wire \Mult13~13 ;
wire \Mult13~14 ;
wire \Mult13~15 ;
wire \Mult13~16 ;
wire \Mult13~17 ;
wire \Mult13~18 ;
wire \Mult13~19 ;
wire \Mult13~20 ;
wire \Mult13~21 ;
wire \Mult13~22 ;
wire \Mult13~23 ;
wire \Mult13~24 ;
wire \Mult13~25 ;
wire \Mult13~26 ;
wire \Mult13~27 ;
wire \Mult13~28 ;
wire \Mult13~29 ;
wire \Mult13~30 ;
wire \Mult13~31 ;
wire \Mult13~32 ;
wire \Mult13~33 ;
wire \Mult13~34 ;
wire \Mult13~35 ;
wire \Mult13~36 ;
wire \Mult13~37 ;
wire \Mult13~38 ;
wire \Mult13~39 ;
wire \Mult13~40 ;
wire \Mult13~41 ;
wire \Mult13~42 ;
wire \Mult13~43 ;
wire \Mult13~44 ;
wire \Mult13~45 ;
wire \Mult13~46 ;
wire \Mult13~47 ;
wire \Mult13~48 ;
wire \Mult13~49 ;
wire \Mult13~50 ;
wire \Mult13~51 ;
wire \Mult13~52 ;
wire \Mult13~53 ;
wire \Mult13~54 ;
wire \Mult13~55 ;
wire \Mult12~8 ;
wire \Mult12~9 ;
wire \Mult12~10 ;
wire \Mult12~11 ;
wire \Mult12~12 ;
wire \Mult12~13 ;
wire \Mult12~14 ;
wire \Mult12~15 ;
wire \Mult12~16 ;
wire \Mult12~17 ;
wire \Mult12~18 ;
wire \Mult12~19 ;
wire \Mult12~20 ;
wire \Mult12~21 ;
wire \Mult12~22 ;
wire \Mult12~23 ;
wire \Mult12~24 ;
wire \Mult12~25 ;
wire \Mult12~26 ;
wire \Mult12~27 ;
wire \Mult12~28 ;
wire \Mult12~29 ;
wire \Mult12~30 ;
wire \Mult12~31 ;
wire \Mult12~32 ;
wire \Mult12~33 ;
wire \Mult12~34 ;
wire \Mult12~35 ;
wire \Mult12~36 ;
wire \Mult12~37 ;
wire \Mult12~38 ;
wire \Mult12~39 ;
wire \Mult12~40 ;
wire \Mult12~41 ;
wire \Mult12~42 ;
wire \Mult12~43 ;
wire \Mult12~44 ;
wire \Mult12~45 ;
wire \Mult12~46 ;
wire \Mult12~47 ;
wire \Mult12~48 ;
wire \Mult12~49 ;
wire \Mult12~50 ;
wire \Mult12~51 ;
wire \Mult12~52 ;
wire \Mult12~53 ;
wire \Mult12~54 ;
wire \Mult12~55 ;
wire \Mult11~8 ;
wire \Mult11~9 ;
wire \Mult11~10 ;
wire \Mult11~11 ;
wire \Mult11~12 ;
wire \Mult11~13 ;
wire \Mult11~14 ;
wire \Mult11~15 ;
wire \Mult11~16 ;
wire \Mult11~17 ;
wire \Mult11~18 ;
wire \Mult11~19 ;
wire \Mult11~20 ;
wire \Mult11~21 ;
wire \Mult11~22 ;
wire \Mult11~23 ;
wire \Mult11~24 ;
wire \Mult11~25 ;
wire \Mult11~26 ;
wire \Mult11~27 ;
wire \Mult11~28 ;
wire \Mult11~29 ;
wire \Mult11~30 ;
wire \Mult11~31 ;
wire \Mult11~32 ;
wire \Mult11~33 ;
wire \Mult11~34 ;
wire \Mult11~35 ;
wire \Mult11~36 ;
wire \Mult11~37 ;
wire \Mult11~38 ;
wire \Mult11~39 ;
wire \Mult11~40 ;
wire \Mult11~41 ;
wire \Mult11~42 ;
wire \Mult11~43 ;
wire \Mult11~44 ;
wire \Mult11~45 ;
wire \Mult11~46 ;
wire \Mult11~47 ;
wire \Mult11~48 ;
wire \Mult11~49 ;
wire \Mult11~50 ;
wire \Mult11~51 ;
wire \Mult11~52 ;
wire \Mult11~53 ;
wire \Mult11~54 ;
wire \Mult11~55 ;
wire \Mult10~8 ;
wire \Mult10~9 ;
wire \Mult10~10 ;
wire \Mult10~11 ;
wire \Mult10~12 ;
wire \Mult10~13 ;
wire \Mult10~14 ;
wire \Mult10~15 ;
wire \Mult10~16 ;
wire \Mult10~17 ;
wire \Mult10~18 ;
wire \Mult10~19 ;
wire \Mult10~20 ;
wire \Mult10~21 ;
wire \Mult10~22 ;
wire \Mult10~23 ;
wire \Mult10~24 ;
wire \Mult10~25 ;
wire \Mult10~26 ;
wire \Mult10~27 ;
wire \Mult10~28 ;
wire \Mult10~29 ;
wire \Mult10~30 ;
wire \Mult10~31 ;
wire \Mult10~32 ;
wire \Mult10~33 ;
wire \Mult10~34 ;
wire \Mult10~35 ;
wire \Mult10~36 ;
wire \Mult10~37 ;
wire \Mult10~38 ;
wire \Mult10~39 ;
wire \Mult10~40 ;
wire \Mult10~41 ;
wire \Mult10~42 ;
wire \Mult10~43 ;
wire \Mult10~44 ;
wire \Mult10~45 ;
wire \Mult10~46 ;
wire \Mult10~47 ;
wire \Mult10~48 ;
wire \Mult10~49 ;
wire \Mult10~50 ;
wire \Mult10~51 ;
wire \Mult10~52 ;
wire \Mult10~53 ;
wire \Mult10~54 ;
wire \Mult10~55 ;
wire \Mult9~8 ;
wire \Mult9~9 ;
wire \Mult9~10 ;
wire \Mult9~11 ;
wire \Mult9~12 ;
wire \Mult9~13 ;
wire \Mult9~14 ;
wire \Mult9~15 ;
wire \Mult9~16 ;
wire \Mult9~17 ;
wire \Mult9~18 ;
wire \Mult9~19 ;
wire \Mult9~20 ;
wire \Mult9~21 ;
wire \Mult9~22 ;
wire \Mult9~23 ;
wire \Mult9~24 ;
wire \Mult9~25 ;
wire \Mult9~26 ;
wire \Mult9~27 ;
wire \Mult9~28 ;
wire \Mult9~29 ;
wire \Mult9~30 ;
wire \Mult9~31 ;
wire \Mult9~32 ;
wire \Mult9~33 ;
wire \Mult9~34 ;
wire \Mult9~35 ;
wire \Mult9~36 ;
wire \Mult9~37 ;
wire \Mult9~38 ;
wire \Mult9~39 ;
wire \Mult9~40 ;
wire \Mult9~41 ;
wire \Mult9~42 ;
wire \Mult9~43 ;
wire \Mult9~44 ;
wire \Mult9~45 ;
wire \Mult9~46 ;
wire \Mult9~47 ;
wire \Mult9~48 ;
wire \Mult9~49 ;
wire \Mult9~50 ;
wire \Mult9~51 ;
wire \Mult9~52 ;
wire \Mult9~53 ;
wire \Mult9~54 ;
wire \Mult9~55 ;
wire \Mult8~8 ;
wire \Mult8~9 ;
wire \Mult8~10 ;
wire \Mult8~11 ;
wire \Mult8~12 ;
wire \Mult8~13 ;
wire \Mult8~14 ;
wire \Mult8~15 ;
wire \Mult8~16 ;
wire \Mult8~17 ;
wire \Mult8~18 ;
wire \Mult8~19 ;
wire \Mult8~20 ;
wire \Mult8~21 ;
wire \Mult8~22 ;
wire \Mult8~23 ;
wire \Mult8~24 ;
wire \Mult8~25 ;
wire \Mult8~26 ;
wire \Mult8~27 ;
wire \Mult8~28 ;
wire \Mult8~29 ;
wire \Mult8~30 ;
wire \Mult8~31 ;
wire \Mult8~32 ;
wire \Mult8~33 ;
wire \Mult8~34 ;
wire \Mult8~35 ;
wire \Mult8~36 ;
wire \Mult8~37 ;
wire \Mult8~38 ;
wire \Mult8~39 ;
wire \Mult8~40 ;
wire \Mult8~41 ;
wire \Mult8~42 ;
wire \Mult8~43 ;
wire \Mult8~44 ;
wire \Mult8~45 ;
wire \Mult8~46 ;
wire \Mult8~47 ;
wire \Mult8~48 ;
wire \Mult8~49 ;
wire \Mult8~50 ;
wire \Mult8~51 ;
wire \Mult8~52 ;
wire \Mult8~53 ;
wire \Mult8~54 ;
wire \Mult8~55 ;
wire \Mult7~8 ;
wire \Mult7~9 ;
wire \Mult7~10 ;
wire \Mult7~11 ;
wire \Mult7~12 ;
wire \Mult7~13 ;
wire \Mult7~14 ;
wire \Mult7~15 ;
wire \Mult7~16 ;
wire \Mult7~17 ;
wire \Mult7~18 ;
wire \Mult7~19 ;
wire \Mult7~20 ;
wire \Mult7~21 ;
wire \Mult7~22 ;
wire \Mult7~23 ;
wire \Mult7~24 ;
wire \Mult7~25 ;
wire \Mult7~26 ;
wire \Mult7~27 ;
wire \Mult7~28 ;
wire \Mult7~29 ;
wire \Mult7~30 ;
wire \Mult7~31 ;
wire \Mult7~32 ;
wire \Mult7~33 ;
wire \Mult7~34 ;
wire \Mult7~35 ;
wire \Mult7~36 ;
wire \Mult7~37 ;
wire \Mult7~38 ;
wire \Mult7~39 ;
wire \Mult7~40 ;
wire \Mult7~41 ;
wire \Mult7~42 ;
wire \Mult7~43 ;
wire \Mult7~44 ;
wire \Mult7~45 ;
wire \Mult7~46 ;
wire \Mult7~47 ;
wire \Mult7~48 ;
wire \Mult7~49 ;
wire \Mult7~50 ;
wire \Mult7~51 ;
wire \Mult7~52 ;
wire \Mult7~53 ;
wire \Mult7~54 ;
wire \Mult7~55 ;
wire \Mult6~8 ;
wire \Mult6~9 ;
wire \Mult6~10 ;
wire \Mult6~11 ;
wire \Mult6~12 ;
wire \Mult6~13 ;
wire \Mult6~14 ;
wire \Mult6~15 ;
wire \Mult6~16 ;
wire \Mult6~17 ;
wire \Mult6~18 ;
wire \Mult6~19 ;
wire \Mult6~20 ;
wire \Mult6~21 ;
wire \Mult6~22 ;
wire \Mult6~23 ;
wire \Mult6~24 ;
wire \Mult6~25 ;
wire \Mult6~26 ;
wire \Mult6~27 ;
wire \Mult6~28 ;
wire \Mult6~29 ;
wire \Mult6~30 ;
wire \Mult6~31 ;
wire \Mult6~32 ;
wire \Mult6~33 ;
wire \Mult6~34 ;
wire \Mult6~35 ;
wire \Mult6~36 ;
wire \Mult6~37 ;
wire \Mult6~38 ;
wire \Mult6~39 ;
wire \Mult6~40 ;
wire \Mult6~41 ;
wire \Mult6~42 ;
wire \Mult6~43 ;
wire \Mult6~44 ;
wire \Mult6~45 ;
wire \Mult6~46 ;
wire \Mult6~47 ;
wire \Mult6~48 ;
wire \Mult6~49 ;
wire \Mult6~50 ;
wire \Mult6~51 ;
wire \Mult6~52 ;
wire \Mult6~53 ;
wire \Mult6~54 ;
wire \Mult6~55 ;
wire \Mult5~8 ;
wire \Mult5~9 ;
wire \Mult5~10 ;
wire \Mult5~11 ;
wire \Mult5~12 ;
wire \Mult5~13 ;
wire \Mult5~14 ;
wire \Mult5~15 ;
wire \Mult5~16 ;
wire \Mult5~17 ;
wire \Mult5~18 ;
wire \Mult5~19 ;
wire \Mult5~20 ;
wire \Mult5~21 ;
wire \Mult5~22 ;
wire \Mult5~23 ;
wire \Mult5~24 ;
wire \Mult5~25 ;
wire \Mult5~26 ;
wire \Mult5~27 ;
wire \Mult5~28 ;
wire \Mult5~29 ;
wire \Mult5~30 ;
wire \Mult5~31 ;
wire \Mult5~32 ;
wire \Mult5~33 ;
wire \Mult5~34 ;
wire \Mult5~35 ;
wire \Mult5~36 ;
wire \Mult5~37 ;
wire \Mult5~38 ;
wire \Mult5~39 ;
wire \Mult5~40 ;
wire \Mult5~41 ;
wire \Mult5~42 ;
wire \Mult5~43 ;
wire \Mult5~44 ;
wire \Mult5~45 ;
wire \Mult5~46 ;
wire \Mult5~47 ;
wire \Mult5~48 ;
wire \Mult5~49 ;
wire \Mult5~50 ;
wire \Mult5~51 ;
wire \Mult5~52 ;
wire \Mult5~53 ;
wire \Mult5~54 ;
wire \Mult5~55 ;
wire \Mult4~8 ;
wire \Mult4~9 ;
wire \Mult4~10 ;
wire \Mult4~11 ;
wire \Mult4~12 ;
wire \Mult4~13 ;
wire \Mult4~14 ;
wire \Mult4~15 ;
wire \Mult4~16 ;
wire \Mult4~17 ;
wire \Mult4~18 ;
wire \Mult4~19 ;
wire \Mult4~20 ;
wire \Mult4~21 ;
wire \Mult4~22 ;
wire \Mult4~23 ;
wire \Mult4~24 ;
wire \Mult4~25 ;
wire \Mult4~26 ;
wire \Mult4~27 ;
wire \Mult4~28 ;
wire \Mult4~29 ;
wire \Mult4~30 ;
wire \Mult4~31 ;
wire \Mult4~32 ;
wire \Mult4~33 ;
wire \Mult4~34 ;
wire \Mult4~35 ;
wire \Mult4~36 ;
wire \Mult4~37 ;
wire \Mult4~38 ;
wire \Mult4~39 ;
wire \Mult4~40 ;
wire \Mult4~41 ;
wire \Mult4~42 ;
wire \Mult4~43 ;
wire \Mult4~44 ;
wire \Mult4~45 ;
wire \Mult4~46 ;
wire \Mult4~47 ;
wire \Mult4~48 ;
wire \Mult4~49 ;
wire \Mult4~50 ;
wire \Mult4~51 ;
wire \Mult4~52 ;
wire \Mult4~53 ;
wire \Mult4~54 ;
wire \Mult4~55 ;
wire \Mult3~8 ;
wire \Mult3~9 ;
wire \Mult3~10 ;
wire \Mult3~11 ;
wire \Mult3~12 ;
wire \Mult3~13 ;
wire \Mult3~14 ;
wire \Mult3~15 ;
wire \Mult3~16 ;
wire \Mult3~17 ;
wire \Mult3~18 ;
wire \Mult3~19 ;
wire \Mult3~20 ;
wire \Mult3~21 ;
wire \Mult3~22 ;
wire \Mult3~23 ;
wire \Mult3~24 ;
wire \Mult3~25 ;
wire \Mult3~26 ;
wire \Mult3~27 ;
wire \Mult3~28 ;
wire \Mult3~29 ;
wire \Mult3~30 ;
wire \Mult3~31 ;
wire \Mult3~32 ;
wire \Mult3~33 ;
wire \Mult3~34 ;
wire \Mult3~35 ;
wire \Mult3~36 ;
wire \Mult3~37 ;
wire \Mult3~38 ;
wire \Mult3~39 ;
wire \Mult3~40 ;
wire \Mult3~41 ;
wire \Mult3~42 ;
wire \Mult3~43 ;
wire \Mult3~44 ;
wire \Mult3~45 ;
wire \Mult3~46 ;
wire \Mult3~47 ;
wire \Mult3~48 ;
wire \Mult3~49 ;
wire \Mult3~50 ;
wire \Mult3~51 ;
wire \Mult3~52 ;
wire \Mult3~53 ;
wire \Mult3~54 ;
wire \Mult3~55 ;
wire \Mult2~8 ;
wire \Mult2~9 ;
wire \Mult2~10 ;
wire \Mult2~11 ;
wire \Mult2~12 ;
wire \Mult2~13 ;
wire \Mult2~14 ;
wire \Mult2~15 ;
wire \Mult2~16 ;
wire \Mult2~17 ;
wire \Mult2~18 ;
wire \Mult2~19 ;
wire \Mult2~20 ;
wire \Mult2~21 ;
wire \Mult2~22 ;
wire \Mult2~23 ;
wire \Mult2~24 ;
wire \Mult2~25 ;
wire \Mult2~26 ;
wire \Mult2~27 ;
wire \Mult2~28 ;
wire \Mult2~29 ;
wire \Mult2~30 ;
wire \Mult2~31 ;
wire \Mult2~32 ;
wire \Mult2~33 ;
wire \Mult2~34 ;
wire \Mult2~35 ;
wire \Mult2~36 ;
wire \Mult2~37 ;
wire \Mult2~38 ;
wire \Mult2~39 ;
wire \Mult2~40 ;
wire \Mult2~41 ;
wire \Mult2~42 ;
wire \Mult2~43 ;
wire \Mult2~44 ;
wire \Mult2~45 ;
wire \Mult2~46 ;
wire \Mult2~47 ;
wire \Mult2~48 ;
wire \Mult2~49 ;
wire \Mult2~50 ;
wire \Mult2~51 ;
wire \Mult2~52 ;
wire \Mult2~53 ;
wire \Mult2~54 ;
wire \Mult2~55 ;
wire \Add0~24 ;
wire \Add0~25 ;
wire \Add0~26 ;
wire \Add0~27 ;
wire \Add0~28 ;
wire \Add0~29 ;
wire \Add0~30 ;
wire \Add0~31 ;
wire \Add0~32 ;
wire \Add0~33 ;
wire \Add0~34 ;
wire \Add0~35 ;
wire \Add0~36 ;
wire \Add0~37 ;
wire \Add0~38 ;
wire \Add0~39 ;
wire \Add0~40 ;
wire \Add0~41 ;
wire \Add0~42 ;
wire \Add0~43 ;
wire \Add0~44 ;
wire \Add0~45 ;
wire \Add0~46 ;
wire \Add0~47 ;
wire \Add0~48 ;
wire \Add0~49 ;
wire \Add0~50 ;
wire \Add0~51 ;
wire \Add0~52 ;
wire \Add0~53 ;
wire \Add0~54 ;
wire \Add0~55 ;
wire \Add0~56 ;
wire \Add0~57 ;
wire \Add0~58 ;
wire \Add0~59 ;
wire \Add0~60 ;
wire \Add0~61 ;
wire \Add0~62 ;
wire \Add0~63 ;
wire \Add0~64 ;
wire \Add0~65 ;
wire \Add0~66 ;
wire \Add0~67 ;
wire \Add0~68 ;
wire \Add0~69 ;
wire \Add0~70 ;
wire \Add0~71 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \rst~input_o ;
wire \rst~inputCLKENA0_outclk ;
wire \x[0]~input_o ;
wire \r_pipeline[0][0]~_Duplicate_1feeder_combout ;
wire \r_pipeline[0][0]~_Duplicate_1_q ;
wire \r_pipeline[1][0]~_Duplicate_1feeder_combout ;
wire \r_pipeline[1][0]~_Duplicate_1_q ;
wire \r_pipeline[2][0]~_Duplicate_1_q ;
wire \r_pipeline[3][0]~_Duplicate_1_q ;
wire \r_pipeline[4][0]~_Duplicate_1feeder_combout ;
wire \r_pipeline[4][0]~_Duplicate_1_q ;
wire \r_pipeline[5][0]~_Duplicate_1_q ;
wire \r_pipeline[6][0]~_Duplicate_1_q ;
wire \r_pipeline[7][0]~_Duplicate_1_q ;
wire \r_pipeline[8][0]~_Duplicate_1_q ;
wire \r_pipeline[9][0]~_Duplicate_1_q ;
wire \r_pipeline[10][0]~_Duplicate_1feeder_combout ;
wire \r_pipeline[10][0]~_Duplicate_1_q ;
wire \r_pipeline[11][0]~_Duplicate_1_q ;
wire \r_pipeline[12][0]~_Duplicate_1_q ;
wire \r_pipeline[13][0]~_Duplicate_1_q ;
wire \r_pipeline[14][0]~_Duplicate_1_q ;
wire \r_pipeline[15][0]~_Duplicate_1feeder_combout ;
wire \r_pipeline[15][0]~_Duplicate_1_q ;
wire \r_pipeline[16][0]~_Duplicate_1_q ;
wire \r_pipeline[17][0]~_Duplicate_1feeder_combout ;
wire \r_pipeline[17][0]~_Duplicate_1_q ;
wire \r_pipeline[18][0]~_Duplicate_1_q ;
wire \r_pipeline[19][0]~_Duplicate_1feeder_combout ;
wire \r_pipeline[19][0]~_Duplicate_1_q ;
wire \r_pipeline[20][0]~_Duplicate_1_q ;
wire \r_pipeline[21][0]~_Duplicate_1feeder_combout ;
wire \r_pipeline[21][0]~_Duplicate_1_q ;
wire \r_pipeline[22][0]~_Duplicate_1feeder_combout ;
wire \r_pipeline[22][0]~_Duplicate_1_q ;
wire \r_pipeline[23][0]~_Duplicate_1_q ;
wire \x[1]~input_o ;
wire \r_pipeline[0][1]~_Duplicate_1feeder_combout ;
wire \r_pipeline[0][1]~_Duplicate_1_q ;
wire \r_pipeline[1][1]~_Duplicate_1_q ;
wire \r_pipeline[2][1]~_Duplicate_1_q ;
wire \r_pipeline[3][1]~_Duplicate_1feeder_combout ;
wire \r_pipeline[3][1]~_Duplicate_1_q ;
wire \r_pipeline[4][1]~_Duplicate_1_q ;
wire \r_pipeline[5][1]~_Duplicate_1_q ;
wire \r_pipeline[6][1]~_Duplicate_1_q ;
wire \r_pipeline[7][1]~_Duplicate_1_q ;
wire \r_pipeline[8][1]~_Duplicate_1_q ;
wire \r_pipeline[9][1]~_Duplicate_1feeder_combout ;
wire \r_pipeline[9][1]~_Duplicate_1_q ;
wire \r_pipeline[10][1]~_Duplicate_1feeder_combout ;
wire \r_pipeline[10][1]~_Duplicate_1_q ;
wire \r_pipeline[11][1]~_Duplicate_1_q ;
wire \r_pipeline[12][1]~_Duplicate_1_q ;
wire \r_pipeline[13][1]~_Duplicate_1_q ;
wire \r_pipeline[14][1]~_Duplicate_1feeder_combout ;
wire \r_pipeline[14][1]~_Duplicate_1_q ;
wire \r_pipeline[15][1]~_Duplicate_1_q ;
wire \r_pipeline[16][1]~_Duplicate_1_q ;
wire \r_pipeline[17][1]~_Duplicate_1feeder_combout ;
wire \r_pipeline[17][1]~_Duplicate_1_q ;
wire \r_pipeline[18][1]~_Duplicate_1_q ;
wire \r_pipeline[19][1]~_Duplicate_1feeder_combout ;
wire \r_pipeline[19][1]~_Duplicate_1DUPLICATE_q ;
wire \r_pipeline[20][1]~_Duplicate_1feeder_combout ;
wire \r_pipeline[20][1]~_Duplicate_1_q ;
wire \r_pipeline[21][1]~_Duplicate_1_q ;
wire \r_pipeline[22][1]~_Duplicate_1_q ;
wire \r_pipeline[23][1]~_Duplicate_1feeder_combout ;
wire \r_pipeline[23][1]~_Duplicate_1_q ;
wire \x[2]~input_o ;
wire \r_pipeline[0][2]~_Duplicate_1feeder_combout ;
wire \r_pipeline[0][2]~_Duplicate_1_q ;
wire \r_pipeline[1][2]~_Duplicate_1feeder_combout ;
wire \r_pipeline[1][2]~_Duplicate_1_q ;
wire \r_pipeline[2][2]~_Duplicate_1_q ;
wire \r_pipeline[3][2]~_Duplicate_1feeder_combout ;
wire \r_pipeline[3][2]~_Duplicate_1_q ;
wire \r_pipeline[4][2]~_Duplicate_1_q ;
wire \r_pipeline[5][2]~_Duplicate_1_q ;
wire \r_pipeline[6][2]~_Duplicate_1_q ;
wire \r_pipeline[7][2]~_Duplicate_1_q ;
wire \r_pipeline[8][2]~_Duplicate_1_q ;
wire \r_pipeline[9][2]~_Duplicate_1feeder_combout ;
wire \r_pipeline[9][2]~_Duplicate_1_q ;
wire \r_pipeline[10][2]~_Duplicate_1_q ;
wire \r_pipeline[11][2]~_Duplicate_1feeder_combout ;
wire \r_pipeline[11][2]~_Duplicate_1_q ;
wire \r_pipeline[12][2]~_Duplicate_1_q ;
wire \r_pipeline[13][2]~_Duplicate_1feeder_combout ;
wire \r_pipeline[13][2]~_Duplicate_1_q ;
wire \r_pipeline[14][2]~_Duplicate_1feeder_combout ;
wire \r_pipeline[14][2]~_Duplicate_1_q ;
wire \r_pipeline[15][2]~_Duplicate_1feeder_combout ;
wire \r_pipeline[15][2]~_Duplicate_1_q ;
wire \r_pipeline[16][2]~_Duplicate_1_q ;
wire \r_pipeline[17][2]~_Duplicate_1feeder_combout ;
wire \r_pipeline[17][2]~_Duplicate_1_q ;
wire \r_pipeline[18][2]~_Duplicate_1_q ;
wire \r_pipeline[19][2]~_Duplicate_1DUPLICATE_q ;
wire \r_pipeline[20][2]~_Duplicate_1feeder_combout ;
wire \r_pipeline[20][2]~_Duplicate_1_q ;
wire \r_pipeline[21][2]~_Duplicate_1_q ;
wire \r_pipeline[22][2]~_Duplicate_1_q ;
wire \r_pipeline[23][2]~_Duplicate_1_q ;
wire \x[3]~input_o ;
wire \r_pipeline[0][3]~_Duplicate_1feeder_combout ;
wire \r_pipeline[0][3]~_Duplicate_1_q ;
wire \r_pipeline[1][3]~_Duplicate_1DUPLICATE_q ;
wire \r_pipeline[2][3]~_Duplicate_1feeder_combout ;
wire \r_pipeline[2][3]~_Duplicate_1_q ;
wire \r_pipeline[3][3]~_Duplicate_1_q ;
wire \r_pipeline[4][3]~_Duplicate_1feeder_combout ;
wire \r_pipeline[4][3]~_Duplicate_1_q ;
wire \r_pipeline[5][3]~_Duplicate_1feeder_combout ;
wire \r_pipeline[5][3]~_Duplicate_1_q ;
wire \r_pipeline[6][3]~_Duplicate_1_q ;
wire \r_pipeline[7][3]~_Duplicate_1_q ;
wire \r_pipeline[8][3]~_Duplicate_1_q ;
wire \r_pipeline[9][3]~_Duplicate_1_q ;
wire \r_pipeline[10][3]~_Duplicate_1_q ;
wire \r_pipeline[11][3]~_Duplicate_1feeder_combout ;
wire \r_pipeline[11][3]~_Duplicate_1_q ;
wire \r_pipeline[12][3]~_Duplicate_1_q ;
wire \r_pipeline[13][3]~_Duplicate_1_q ;
wire \r_pipeline[14][3]~_Duplicate_1feeder_combout ;
wire \r_pipeline[14][3]~_Duplicate_1_q ;
wire \r_pipeline[15][3]~_Duplicate_1_q ;
wire \r_pipeline[16][3]~_Duplicate_1feeder_combout ;
wire \r_pipeline[16][3]~_Duplicate_1_q ;
wire \r_pipeline[17][3]~_Duplicate_1feeder_combout ;
wire \r_pipeline[17][3]~_Duplicate_1_q ;
wire \r_pipeline[18][3]~_Duplicate_1feeder_combout ;
wire \r_pipeline[18][3]~_Duplicate_1_q ;
wire \r_pipeline[19][3]~_Duplicate_1DUPLICATE_q ;
wire \r_pipeline[20][3]~_Duplicate_1feeder_combout ;
wire \r_pipeline[20][3]~_Duplicate_1_q ;
wire \r_pipeline[21][3]~_Duplicate_1_q ;
wire \r_pipeline[22][3]~_Duplicate_1_q ;
wire \r_pipeline[23][3]~_Duplicate_1feeder_combout ;
wire \r_pipeline[23][3]~_Duplicate_1_q ;
wire \x[4]~input_o ;
wire \r_pipeline[0][4]~_Duplicate_1_q ;
wire \r_pipeline[1][4]~_Duplicate_1_q ;
wire \r_pipeline[2][4]~_Duplicate_1_q ;
wire \r_pipeline[3][4]~_Duplicate_1feeder_combout ;
wire \r_pipeline[3][4]~_Duplicate_1_q ;
wire \r_pipeline[4][4]~_Duplicate_1_q ;
wire \r_pipeline[5][4]~_Duplicate_1feeder_combout ;
wire \r_pipeline[5][4]~_Duplicate_1_q ;
wire \r_pipeline[6][4]~_Duplicate_1_q ;
wire \r_pipeline[7][4]~_Duplicate_1_q ;
wire \r_pipeline[8][4]~_Duplicate_1feeder_combout ;
wire \r_pipeline[8][4]~_Duplicate_1_q ;
wire \r_pipeline[9][4]~_Duplicate_1_q ;
wire \r_pipeline[10][4]~_Duplicate_1_q ;
wire \r_pipeline[11][4]~_Duplicate_1_q ;
wire \r_pipeline[12][4]~_Duplicate_1feeder_combout ;
wire \r_pipeline[12][4]~_Duplicate_1_q ;
wire \r_pipeline[13][4]~_Duplicate_1_q ;
wire \r_pipeline[14][4]~_Duplicate_1feeder_combout ;
wire \r_pipeline[14][4]~_Duplicate_1_q ;
wire \r_pipeline[15][4]~_Duplicate_1_q ;
wire \r_pipeline[16][4]~_Duplicate_1feeder_combout ;
wire \r_pipeline[16][4]~_Duplicate_1_q ;
wire \r_pipeline[17][4]~_Duplicate_1_q ;
wire \r_pipeline[18][4]~_Duplicate_1_q ;
wire \r_pipeline[19][4]~_Duplicate_1feeder_combout ;
wire \r_pipeline[19][4]~_Duplicate_1_q ;
wire \r_pipeline[20][4]~_Duplicate_1DUPLICATE_q ;
wire \r_pipeline[21][4]~_Duplicate_1feeder_combout ;
wire \r_pipeline[21][4]~_Duplicate_1_q ;
wire \r_pipeline[22][4]~_Duplicate_1_q ;
wire \r_pipeline[23][4]~_Duplicate_1_q ;
wire \x[5]~input_o ;
wire \r_pipeline[0][5]~_Duplicate_1feeder_combout ;
wire \r_pipeline[0][5]~_Duplicate_1_q ;
wire \r_pipeline[1][5]~_Duplicate_1_q ;
wire \r_pipeline[2][5]~_Duplicate_1DUPLICATE_q ;
wire \r_pipeline[3][5]~_Duplicate_1feeder_combout ;
wire \r_pipeline[3][5]~_Duplicate_1_q ;
wire \r_pipeline[4][5]~_Duplicate_1_q ;
wire \r_pipeline[5][5]~_Duplicate_1feeder_combout ;
wire \r_pipeline[5][5]~_Duplicate_1_q ;
wire \r_pipeline[6][5]~_Duplicate_1_q ;
wire \r_pipeline[7][5]~_Duplicate_1feeder_combout ;
wire \r_pipeline[7][5]~_Duplicate_1DUPLICATE_q ;
wire \r_pipeline[8][5]~_Duplicate_1feeder_combout ;
wire \r_pipeline[8][5]~_Duplicate_1_q ;
wire \r_pipeline[9][5]~_Duplicate_1feeder_combout ;
wire \r_pipeline[9][5]~_Duplicate_1_q ;
wire \r_pipeline[10][5]~_Duplicate_1feeder_combout ;
wire \r_pipeline[10][5]~_Duplicate_1_q ;
wire \r_pipeline[11][5]~_Duplicate_1feeder_combout ;
wire \r_pipeline[11][5]~_Duplicate_1_q ;
wire \r_pipeline[12][5]~_Duplicate_1_q ;
wire \r_pipeline[13][5]~_Duplicate_1feeder_combout ;
wire \r_pipeline[13][5]~_Duplicate_1_q ;
wire \r_pipeline[14][5]~_Duplicate_1_q ;
wire \r_pipeline[15][5]~_Duplicate_1feeder_combout ;
wire \r_pipeline[15][5]~_Duplicate_1_q ;
wire \r_pipeline[16][5]~_Duplicate_1feeder_combout ;
wire \r_pipeline[16][5]~_Duplicate_1_q ;
wire \r_pipeline[17][5]~_Duplicate_1feeder_combout ;
wire \r_pipeline[17][5]~_Duplicate_1_q ;
wire \r_pipeline[18][5]~_Duplicate_1_q ;
wire \r_pipeline[19][5]~_Duplicate_1feeder_combout ;
wire \r_pipeline[19][5]~_Duplicate_1_q ;
wire \r_pipeline[20][5]~_Duplicate_1feeder_combout ;
wire \r_pipeline[20][5]~_Duplicate_1_q ;
wire \r_pipeline[21][5]~_Duplicate_1feeder_combout ;
wire \r_pipeline[21][5]~_Duplicate_1_q ;
wire \r_pipeline[22][5]~_Duplicate_1_q ;
wire \r_pipeline[23][5]~_Duplicate_1_q ;
wire \x[6]~input_o ;
wire \r_pipeline[0][6]~_Duplicate_1feeder_combout ;
wire \r_pipeline[0][6]~_Duplicate_1_q ;
wire \r_pipeline[1][6]~_Duplicate_1feeder_combout ;
wire \r_pipeline[1][6]~_Duplicate_1DUPLICATE_q ;
wire \r_pipeline[2][6]~_Duplicate_1feeder_combout ;
wire \r_pipeline[2][6]~_Duplicate_1_q ;
wire \r_pipeline[3][6]~_Duplicate_1_q ;
wire \r_pipeline[4][6]~_Duplicate_1_q ;
wire \r_pipeline[5][6]~_Duplicate_1feeder_combout ;
wire \r_pipeline[5][6]~_Duplicate_1_q ;
wire \r_pipeline[6][6]~_Duplicate_1feeder_combout ;
wire \r_pipeline[6][6]~_Duplicate_1_q ;
wire \r_pipeline[7][6]~_Duplicate_1_q ;
wire \r_pipeline[8][6]~_Duplicate_1_q ;
wire \r_pipeline[9][6]~_Duplicate_1feeder_combout ;
wire \r_pipeline[9][6]~_Duplicate_1_q ;
wire \r_pipeline[10][6]~_Duplicate_1_q ;
wire \r_pipeline[11][6]~_Duplicate_1_q ;
wire \r_pipeline[12][6]~_Duplicate_1feeder_combout ;
wire \r_pipeline[12][6]~_Duplicate_1_q ;
wire \r_pipeline[13][6]~_Duplicate_1_q ;
wire \r_pipeline[14][6]~_Duplicate_1feeder_combout ;
wire \r_pipeline[14][6]~_Duplicate_1_q ;
wire \r_pipeline[15][6]~_Duplicate_1_q ;
wire \r_pipeline[16][6]~_Duplicate_1feeder_combout ;
wire \r_pipeline[16][6]~_Duplicate_1_q ;
wire \r_pipeline[17][6]~_Duplicate_1_q ;
wire \r_pipeline[18][6]~_Duplicate_1feeder_combout ;
wire \r_pipeline[18][6]~_Duplicate_1_q ;
wire \r_pipeline[19][6]~_Duplicate_1DUPLICATE_q ;
wire \r_pipeline[20][6]~_Duplicate_1feeder_combout ;
wire \r_pipeline[20][6]~_Duplicate_1_q ;
wire \r_pipeline[21][6]~_Duplicate_1_q ;
wire \r_pipeline[22][6]~_Duplicate_1_q ;
wire \r_pipeline[23][6]~_Duplicate_1feeder_combout ;
wire \r_pipeline[23][6]~_Duplicate_1_q ;
wire \x[7]~input_o ;
wire \r_pipeline[0][7]~_Duplicate_1feeder_combout ;
wire \r_pipeline[0][7]~_Duplicate_1_q ;
wire \r_pipeline[1][7]~_Duplicate_1DUPLICATE_q ;
wire \r_pipeline[2][7]~_Duplicate_1feeder_combout ;
wire \r_pipeline[2][7]~_Duplicate_1_q ;
wire \r_pipeline[3][7]~_Duplicate_1_q ;
wire \r_pipeline[4][7]~_Duplicate_1feeder_combout ;
wire \r_pipeline[4][7]~_Duplicate_1_q ;
wire \r_pipeline[5][7]~_Duplicate_1_q ;
wire \r_pipeline[6][7]~_Duplicate_1_q ;
wire \r_pipeline[7][7]~_Duplicate_1DUPLICATE_q ;
wire \r_pipeline[8][7]~_Duplicate_1feeder_combout ;
wire \r_pipeline[8][7]~_Duplicate_1_q ;
wire \r_pipeline[9][7]~_Duplicate_1_q ;
wire \r_pipeline[10][7]~_Duplicate_1feeder_combout ;
wire \r_pipeline[10][7]~_Duplicate_1_q ;
wire \r_pipeline[11][7]~_Duplicate_1_q ;
wire \r_pipeline[12][7]~_Duplicate_1_q ;
wire \r_pipeline[13][7]~_Duplicate_1_q ;
wire \r_pipeline[14][7]~_Duplicate_1feeder_combout ;
wire \r_pipeline[14][7]~_Duplicate_1_q ;
wire \r_pipeline[15][7]~_Duplicate_1_q ;
wire \r_pipeline[16][7]~_Duplicate_1feeder_combout ;
wire \r_pipeline[16][7]~_Duplicate_1_q ;
wire \r_pipeline[17][7]~_Duplicate_1_q ;
wire \r_pipeline[18][7]~_Duplicate_1feeder_combout ;
wire \r_pipeline[18][7]~_Duplicate_1_q ;
wire \r_pipeline[19][7]~_Duplicate_1_q ;
wire \r_pipeline[20][7]~_Duplicate_1feeder_combout ;
wire \r_pipeline[20][7]~_Duplicate_1_q ;
wire \r_pipeline[21][7]~_Duplicate_1_q ;
wire \r_pipeline[22][7]~_Duplicate_1_q ;
wire \r_pipeline[23][7]~_Duplicate_1feeder_combout ;
wire \r_pipeline[23][7]~_Duplicate_1_q ;
wire \r_pipeline[21][0]~_Duplicate_1DUPLICATE_q ;
wire \r_pipeline[21][1]~_Duplicate_1DUPLICATE_q ;
wire \r_pipeline[20][4]~_Duplicate_1_q ;
wire \r_pipeline[19][1]~_Duplicate_1_q ;
wire \r_pipeline[19][2]~_Duplicate_1_q ;
wire \r_pipeline[19][3]~_Duplicate_1_q ;
wire \r_pipeline[19][6]~_Duplicate_1_q ;
wire \r_pipeline[17][1]~_Duplicate_1DUPLICATE_q ;
wire \r_pipeline[13][5]~_Duplicate_1DUPLICATE_q ;
wire \r_pipeline[7][5]~_Duplicate_1_q ;
wire \r_pipeline[7][7]~_Duplicate_1_q ;
wire \r_pipeline[6][4]~_Duplicate_1DUPLICATE_q ;
wire \r_pipeline[6][7]~_Duplicate_1DUPLICATE_q ;
wire \r_pipeline[4][1]~_Duplicate_1DUPLICATE_q ;
wire \r_pipeline[3][6]~_Duplicate_1DUPLICATE_q ;
wire \r_pipeline[2][2]~_Duplicate_1DUPLICATE_q ;
wire \r_pipeline[2][5]~_Duplicate_1_q ;
wire \r_pipeline[1][3]~_Duplicate_1_q ;
wire \r_pipeline[1][6]~_Duplicate_1_q ;
wire \r_pipeline[1][7]~_Duplicate_1_q ;
wire \Add0~8_resulta ;
wire \Add0~9 ;
wire \Add0~10 ;
wire \Add0~11 ;
wire \Add0~12 ;
wire \Add0~13 ;
wire \Add0~14 ;
wire \Add0~15 ;
wire \Add0~16 ;
wire \Add0~17 ;
wire \Add0~18 ;
wire \Add0~19 ;
wire \Add0~20 ;
wire \Add0~21 ;
wire \Add0~22 ;
wire \Add0~23 ;
wire \Mult2~mac_resulta ;
wire \Mult2~325 ;
wire \Mult2~326 ;
wire \Mult2~327 ;
wire \Mult2~328 ;
wire \Mult2~329 ;
wire \Mult2~330 ;
wire \Mult2~331 ;
wire \Mult2~332 ;
wire \Mult2~333 ;
wire \Mult2~334 ;
wire \Mult2~335 ;
wire \Mult2~336 ;
wire \Mult2~337 ;
wire \Mult2~338 ;
wire \Mult2~339 ;
wire \Mult3~mac_resulta ;
wire \Mult3~325 ;
wire \Mult3~326 ;
wire \Mult3~327 ;
wire \Mult3~328 ;
wire \Mult3~329 ;
wire \Mult3~330 ;
wire \Mult3~331 ;
wire \Mult3~332 ;
wire \Mult3~333 ;
wire \Mult3~334 ;
wire \Mult3~335 ;
wire \Mult3~336 ;
wire \Mult3~337 ;
wire \Mult3~338 ;
wire \Mult3~339 ;
wire \Mult4~mac_resulta ;
wire \Mult4~325 ;
wire \Mult4~326 ;
wire \Mult4~327 ;
wire \Mult4~328 ;
wire \Mult4~329 ;
wire \Mult4~330 ;
wire \Mult4~331 ;
wire \Mult4~332 ;
wire \Mult4~333 ;
wire \Mult4~334 ;
wire \Mult4~335 ;
wire \Mult4~336 ;
wire \Mult4~337 ;
wire \Mult4~338 ;
wire \Mult4~339 ;
wire \Mult5~mac_resulta ;
wire \Mult5~325 ;
wire \Mult5~326 ;
wire \Mult5~327 ;
wire \Mult5~328 ;
wire \Mult5~329 ;
wire \Mult5~330 ;
wire \Mult5~331 ;
wire \Mult5~332 ;
wire \Mult5~333 ;
wire \Mult5~334 ;
wire \Mult5~335 ;
wire \Mult5~336 ;
wire \Mult5~337 ;
wire \Mult5~338 ;
wire \Mult5~339 ;
wire \Mult6~mac_resulta ;
wire \Mult6~325 ;
wire \Mult6~326 ;
wire \Mult6~327 ;
wire \Mult6~328 ;
wire \Mult6~329 ;
wire \Mult6~330 ;
wire \Mult6~331 ;
wire \Mult6~332 ;
wire \Mult6~333 ;
wire \Mult6~334 ;
wire \Mult6~335 ;
wire \Mult6~336 ;
wire \Mult6~337 ;
wire \Mult6~338 ;
wire \Mult6~339 ;
wire \Mult7~mac_resulta ;
wire \Mult7~325 ;
wire \Mult7~326 ;
wire \Mult7~327 ;
wire \Mult7~328 ;
wire \Mult7~329 ;
wire \Mult7~330 ;
wire \Mult7~331 ;
wire \Mult7~332 ;
wire \Mult7~333 ;
wire \Mult7~334 ;
wire \Mult7~335 ;
wire \Mult7~336 ;
wire \Mult7~337 ;
wire \Mult7~338 ;
wire \Mult7~339 ;
wire \Mult8~mac_resulta ;
wire \Mult8~325 ;
wire \Mult8~326 ;
wire \Mult8~327 ;
wire \Mult8~328 ;
wire \Mult8~329 ;
wire \Mult8~330 ;
wire \Mult8~331 ;
wire \Mult8~332 ;
wire \Mult8~333 ;
wire \Mult8~334 ;
wire \Mult8~335 ;
wire \Mult8~336 ;
wire \Mult8~337 ;
wire \Mult8~338 ;
wire \Mult8~339 ;
wire \Mult9~mac_resulta ;
wire \Mult9~325 ;
wire \Mult9~326 ;
wire \Mult9~327 ;
wire \Mult9~328 ;
wire \Mult9~329 ;
wire \Mult9~330 ;
wire \Mult9~331 ;
wire \Mult9~332 ;
wire \Mult9~333 ;
wire \Mult9~334 ;
wire \Mult9~335 ;
wire \Mult9~336 ;
wire \Mult9~337 ;
wire \Mult9~338 ;
wire \Mult9~339 ;
wire \Mult10~mac_resulta ;
wire \Mult10~325 ;
wire \Mult10~326 ;
wire \Mult10~327 ;
wire \Mult10~328 ;
wire \Mult10~329 ;
wire \Mult10~330 ;
wire \Mult10~331 ;
wire \Mult10~332 ;
wire \Mult10~333 ;
wire \Mult10~334 ;
wire \Mult10~335 ;
wire \Mult10~336 ;
wire \Mult10~337 ;
wire \Mult10~338 ;
wire \Mult10~339 ;
wire \Mult11~mac_resulta ;
wire \Mult11~325 ;
wire \Mult11~326 ;
wire \Mult11~327 ;
wire \Mult11~328 ;
wire \Mult11~329 ;
wire \Mult11~330 ;
wire \Mult11~331 ;
wire \Mult11~332 ;
wire \Mult11~333 ;
wire \Mult11~334 ;
wire \Mult11~335 ;
wire \Mult11~336 ;
wire \Mult11~337 ;
wire \Mult11~338 ;
wire \Mult11~339 ;
wire \Mult12~mac_resulta ;
wire \Mult12~325 ;
wire \Mult12~326 ;
wire \Mult12~327 ;
wire \Mult12~328 ;
wire \Mult12~329 ;
wire \Mult12~330 ;
wire \Mult12~331 ;
wire \Mult12~332 ;
wire \Mult12~333 ;
wire \Mult12~334 ;
wire \Mult12~335 ;
wire \Mult12~336 ;
wire \Mult12~337 ;
wire \Mult12~338 ;
wire \Mult12~339 ;
wire \Mult13~mac_resulta ;
wire \Mult13~325 ;
wire \Mult13~326 ;
wire \Mult13~327 ;
wire \Mult13~328 ;
wire \Mult13~329 ;
wire \Mult13~330 ;
wire \Mult13~331 ;
wire \Mult13~332 ;
wire \Mult13~333 ;
wire \Mult13~334 ;
wire \Mult13~335 ;
wire \Mult13~336 ;
wire \Mult13~337 ;
wire \Mult13~338 ;
wire \Mult13~339 ;
wire \Mult14~mac_resulta ;
wire \Mult14~325 ;
wire \Mult14~326 ;
wire \Mult14~327 ;
wire \Mult14~328 ;
wire \Mult14~329 ;
wire \Mult14~330 ;
wire \Mult14~331 ;
wire \Mult14~332 ;
wire \Mult14~333 ;
wire \Mult14~334 ;
wire \Mult14~335 ;
wire \Mult14~336 ;
wire \Mult14~337 ;
wire \Mult14~338 ;
wire \Mult14~339 ;
wire \Mult15~mac_resulta ;
wire \Mult15~325 ;
wire \Mult15~326 ;
wire \Mult15~327 ;
wire \Mult15~328 ;
wire \Mult15~329 ;
wire \Mult15~330 ;
wire \Mult15~331 ;
wire \Mult15~332 ;
wire \Mult15~333 ;
wire \Mult15~334 ;
wire \Mult15~335 ;
wire \Mult15~336 ;
wire \Mult15~337 ;
wire \Mult15~338 ;
wire \Mult15~339 ;
wire \Mult16~mac_resulta ;
wire \Mult16~325 ;
wire \Mult16~326 ;
wire \Mult16~327 ;
wire \Mult16~328 ;
wire \Mult16~329 ;
wire \Mult16~330 ;
wire \Mult16~331 ;
wire \Mult16~332 ;
wire \Mult16~333 ;
wire \Mult16~334 ;
wire \Mult16~335 ;
wire \Mult16~336 ;
wire \Mult16~337 ;
wire \Mult16~338 ;
wire \Mult16~339 ;
wire \Mult17~mac_resulta ;
wire \Mult17~325 ;
wire \Mult17~326 ;
wire \Mult17~327 ;
wire \Mult17~328 ;
wire \Mult17~329 ;
wire \Mult17~330 ;
wire \Mult17~331 ;
wire \Mult17~332 ;
wire \Mult17~333 ;
wire \Mult17~334 ;
wire \Mult17~335 ;
wire \Mult17~336 ;
wire \Mult17~337 ;
wire \Mult17~338 ;
wire \Mult17~339 ;
wire \Mult18~mac_resulta ;
wire \Mult18~325 ;
wire \Mult18~326 ;
wire \Mult18~327 ;
wire \Mult18~328 ;
wire \Mult18~329 ;
wire \Mult18~330 ;
wire \Mult18~331 ;
wire \Mult18~332 ;
wire \Mult18~333 ;
wire \Mult18~334 ;
wire \Mult18~335 ;
wire \Mult18~336 ;
wire \Mult18~337 ;
wire \Mult18~338 ;
wire \Mult18~339 ;
wire \Mult19~mac_resulta ;
wire \Mult19~325 ;
wire \Mult19~326 ;
wire \Mult19~327 ;
wire \Mult19~328 ;
wire \Mult19~329 ;
wire \Mult19~330 ;
wire \Mult19~331 ;
wire \Mult19~332 ;
wire \Mult19~333 ;
wire \Mult19~334 ;
wire \Mult19~335 ;
wire \Mult19~336 ;
wire \Mult19~337 ;
wire \Mult19~338 ;
wire \Mult19~339 ;
wire \Mult20~mac_resulta ;
wire \Mult20~325 ;
wire \Mult20~326 ;
wire \Mult20~327 ;
wire \Mult20~328 ;
wire \Mult20~329 ;
wire \Mult20~330 ;
wire \Mult20~331 ;
wire \Mult20~332 ;
wire \Mult20~333 ;
wire \Mult20~334 ;
wire \Mult20~335 ;
wire \Mult20~336 ;
wire \Mult20~337 ;
wire \Mult20~338 ;
wire \Mult20~339 ;
wire \Mult21~mac_resulta ;
wire \Mult21~325 ;
wire \Mult21~326 ;
wire \Mult21~327 ;
wire \Mult21~328 ;
wire \Mult21~329 ;
wire \Mult21~330 ;
wire \Mult21~331 ;
wire \Mult21~332 ;
wire \Mult21~333 ;
wire \Mult21~334 ;
wire \Mult21~335 ;
wire \Mult21~336 ;
wire \Mult21~337 ;
wire \Mult21~338 ;
wire \Mult21~339 ;
wire \Mult22~mac_resulta ;
wire \Mult22~325 ;
wire \Mult22~326 ;
wire \Mult22~327 ;
wire \Mult22~328 ;
wire \Mult22~329 ;
wire \Mult22~330 ;
wire \Mult22~331 ;
wire \Mult22~332 ;
wire \Mult22~333 ;
wire \Mult22~334 ;
wire \Mult22~335 ;
wire \Mult22~336 ;
wire \Mult22~337 ;
wire \Mult22~338 ;
wire \Mult22~339 ;
wire \Mult23~mac_resulta ;
wire \Mult23~325 ;
wire \Mult23~326 ;
wire \Mult23~327 ;
wire \Mult23~328 ;
wire \Mult23~329 ;
wire \Mult23~330 ;
wire \Mult23~331 ;
wire \Mult23~332 ;
wire \Mult23~333 ;
wire \Mult23~334 ;
wire \Mult23~335 ;
wire \Mult23~336 ;
wire \Mult23~337 ;
wire \Mult23~338 ;
wire \Mult23~339 ;
wire \y[0]~reg0 ;
wire \y[1]~reg0 ;
wire \y[2]~reg0 ;
wire \y[3]~reg0 ;
wire \y[4]~reg0 ;
wire \y[5]~reg0 ;
wire \y[6]~reg0 ;
wire \y[7]~reg0 ;
wire \y[8]~reg0 ;
wire \y[9]~reg0 ;

wire [63:0] \Mult24~mac_RESULTA_bus ;
wire [63:0] \Mult23~mac_RESULTA_bus ;
wire [63:0] \Mult22~mac_RESULTA_bus ;
wire [63:0] \Mult21~mac_RESULTA_bus ;
wire [63:0] \Mult20~mac_RESULTA_bus ;
wire [63:0] \Mult19~mac_RESULTA_bus ;
wire [63:0] \Mult18~mac_RESULTA_bus ;
wire [63:0] \Mult17~mac_RESULTA_bus ;
wire [63:0] \Mult16~mac_RESULTA_bus ;
wire [63:0] \Mult15~mac_RESULTA_bus ;
wire [63:0] \Mult14~mac_RESULTA_bus ;
wire [63:0] \Mult13~mac_RESULTA_bus ;
wire [63:0] \Mult12~mac_RESULTA_bus ;
wire [63:0] \Mult11~mac_RESULTA_bus ;
wire [63:0] \Mult10~mac_RESULTA_bus ;
wire [63:0] \Mult9~mac_RESULTA_bus ;
wire [63:0] \Mult8~mac_RESULTA_bus ;
wire [63:0] \Mult7~mac_RESULTA_bus ;
wire [63:0] \Mult6~mac_RESULTA_bus ;
wire [63:0] \Mult5~mac_RESULTA_bus ;
wire [63:0] \Mult4~mac_RESULTA_bus ;
wire [63:0] \Mult3~mac_RESULTA_bus ;
wire [63:0] \Mult2~mac_RESULTA_bus ;
wire [63:0] \Add0~8_RESULTA_bus ;

assign \Mult24~mac_resulta  = \Mult24~mac_RESULTA_bus [0];
assign \Mult24~325  = \Mult24~mac_RESULTA_bus [1];
assign \Mult24~326  = \Mult24~mac_RESULTA_bus [2];
assign \Mult24~327  = \Mult24~mac_RESULTA_bus [3];
assign \Mult24~328  = \Mult24~mac_RESULTA_bus [4];
assign \Mult24~329  = \Mult24~mac_RESULTA_bus [5];
assign \y[0]~reg0  = \Mult24~mac_RESULTA_bus [6];
assign \y[1]~reg0  = \Mult24~mac_RESULTA_bus [7];
assign \y[2]~reg0  = \Mult24~mac_RESULTA_bus [8];
assign \y[3]~reg0  = \Mult24~mac_RESULTA_bus [9];
assign \y[4]~reg0  = \Mult24~mac_RESULTA_bus [10];
assign \y[5]~reg0  = \Mult24~mac_RESULTA_bus [11];
assign \y[6]~reg0  = \Mult24~mac_RESULTA_bus [12];
assign \y[7]~reg0  = \Mult24~mac_RESULTA_bus [13];
assign \y[8]~reg0  = \Mult24~mac_RESULTA_bus [14];
assign \y[9]~reg0  = \Mult24~mac_RESULTA_bus [15];
assign \Mult24~8  = \Mult24~mac_RESULTA_bus [16];
assign \Mult24~9  = \Mult24~mac_RESULTA_bus [17];
assign \Mult24~10  = \Mult24~mac_RESULTA_bus [18];
assign \Mult24~11  = \Mult24~mac_RESULTA_bus [19];
assign \Mult24~12  = \Mult24~mac_RESULTA_bus [20];
assign \Mult24~13  = \Mult24~mac_RESULTA_bus [21];
assign \Mult24~14  = \Mult24~mac_RESULTA_bus [22];
assign \Mult24~15  = \Mult24~mac_RESULTA_bus [23];
assign \Mult24~16  = \Mult24~mac_RESULTA_bus [24];
assign \Mult24~17  = \Mult24~mac_RESULTA_bus [25];
assign \Mult24~18  = \Mult24~mac_RESULTA_bus [26];
assign \Mult24~19  = \Mult24~mac_RESULTA_bus [27];
assign \Mult24~20  = \Mult24~mac_RESULTA_bus [28];
assign \Mult24~21  = \Mult24~mac_RESULTA_bus [29];
assign \Mult24~22  = \Mult24~mac_RESULTA_bus [30];
assign \Mult24~23  = \Mult24~mac_RESULTA_bus [31];
assign \Mult24~24  = \Mult24~mac_RESULTA_bus [32];
assign \Mult24~25  = \Mult24~mac_RESULTA_bus [33];
assign \Mult24~26  = \Mult24~mac_RESULTA_bus [34];
assign \Mult24~27  = \Mult24~mac_RESULTA_bus [35];
assign \Mult24~28  = \Mult24~mac_RESULTA_bus [36];
assign \Mult24~29  = \Mult24~mac_RESULTA_bus [37];
assign \Mult24~30  = \Mult24~mac_RESULTA_bus [38];
assign \Mult24~31  = \Mult24~mac_RESULTA_bus [39];
assign \Mult24~32  = \Mult24~mac_RESULTA_bus [40];
assign \Mult24~33  = \Mult24~mac_RESULTA_bus [41];
assign \Mult24~34  = \Mult24~mac_RESULTA_bus [42];
assign \Mult24~35  = \Mult24~mac_RESULTA_bus [43];
assign \Mult24~36  = \Mult24~mac_RESULTA_bus [44];
assign \Mult24~37  = \Mult24~mac_RESULTA_bus [45];
assign \Mult24~38  = \Mult24~mac_RESULTA_bus [46];
assign \Mult24~39  = \Mult24~mac_RESULTA_bus [47];
assign \Mult24~40  = \Mult24~mac_RESULTA_bus [48];
assign \Mult24~41  = \Mult24~mac_RESULTA_bus [49];
assign \Mult24~42  = \Mult24~mac_RESULTA_bus [50];
assign \Mult24~43  = \Mult24~mac_RESULTA_bus [51];
assign \Mult24~44  = \Mult24~mac_RESULTA_bus [52];
assign \Mult24~45  = \Mult24~mac_RESULTA_bus [53];
assign \Mult24~46  = \Mult24~mac_RESULTA_bus [54];
assign \Mult24~47  = \Mult24~mac_RESULTA_bus [55];
assign \Mult24~48  = \Mult24~mac_RESULTA_bus [56];
assign \Mult24~49  = \Mult24~mac_RESULTA_bus [57];
assign \Mult24~50  = \Mult24~mac_RESULTA_bus [58];
assign \Mult24~51  = \Mult24~mac_RESULTA_bus [59];
assign \Mult24~52  = \Mult24~mac_RESULTA_bus [60];
assign \Mult24~53  = \Mult24~mac_RESULTA_bus [61];
assign \Mult24~54  = \Mult24~mac_RESULTA_bus [62];
assign \Mult24~55  = \Mult24~mac_RESULTA_bus [63];

assign \Mult23~mac_resulta  = \Mult23~mac_RESULTA_bus [0];
assign \Mult23~325  = \Mult23~mac_RESULTA_bus [1];
assign \Mult23~326  = \Mult23~mac_RESULTA_bus [2];
assign \Mult23~327  = \Mult23~mac_RESULTA_bus [3];
assign \Mult23~328  = \Mult23~mac_RESULTA_bus [4];
assign \Mult23~329  = \Mult23~mac_RESULTA_bus [5];
assign \Mult23~330  = \Mult23~mac_RESULTA_bus [6];
assign \Mult23~331  = \Mult23~mac_RESULTA_bus [7];
assign \Mult23~332  = \Mult23~mac_RESULTA_bus [8];
assign \Mult23~333  = \Mult23~mac_RESULTA_bus [9];
assign \Mult23~334  = \Mult23~mac_RESULTA_bus [10];
assign \Mult23~335  = \Mult23~mac_RESULTA_bus [11];
assign \Mult23~336  = \Mult23~mac_RESULTA_bus [12];
assign \Mult23~337  = \Mult23~mac_RESULTA_bus [13];
assign \Mult23~338  = \Mult23~mac_RESULTA_bus [14];
assign \Mult23~339  = \Mult23~mac_RESULTA_bus [15];
assign \Mult23~8  = \Mult23~mac_RESULTA_bus [16];
assign \Mult23~9  = \Mult23~mac_RESULTA_bus [17];
assign \Mult23~10  = \Mult23~mac_RESULTA_bus [18];
assign \Mult23~11  = \Mult23~mac_RESULTA_bus [19];
assign \Mult23~12  = \Mult23~mac_RESULTA_bus [20];
assign \Mult23~13  = \Mult23~mac_RESULTA_bus [21];
assign \Mult23~14  = \Mult23~mac_RESULTA_bus [22];
assign \Mult23~15  = \Mult23~mac_RESULTA_bus [23];
assign \Mult23~16  = \Mult23~mac_RESULTA_bus [24];
assign \Mult23~17  = \Mult23~mac_RESULTA_bus [25];
assign \Mult23~18  = \Mult23~mac_RESULTA_bus [26];
assign \Mult23~19  = \Mult23~mac_RESULTA_bus [27];
assign \Mult23~20  = \Mult23~mac_RESULTA_bus [28];
assign \Mult23~21  = \Mult23~mac_RESULTA_bus [29];
assign \Mult23~22  = \Mult23~mac_RESULTA_bus [30];
assign \Mult23~23  = \Mult23~mac_RESULTA_bus [31];
assign \Mult23~24  = \Mult23~mac_RESULTA_bus [32];
assign \Mult23~25  = \Mult23~mac_RESULTA_bus [33];
assign \Mult23~26  = \Mult23~mac_RESULTA_bus [34];
assign \Mult23~27  = \Mult23~mac_RESULTA_bus [35];
assign \Mult23~28  = \Mult23~mac_RESULTA_bus [36];
assign \Mult23~29  = \Mult23~mac_RESULTA_bus [37];
assign \Mult23~30  = \Mult23~mac_RESULTA_bus [38];
assign \Mult23~31  = \Mult23~mac_RESULTA_bus [39];
assign \Mult23~32  = \Mult23~mac_RESULTA_bus [40];
assign \Mult23~33  = \Mult23~mac_RESULTA_bus [41];
assign \Mult23~34  = \Mult23~mac_RESULTA_bus [42];
assign \Mult23~35  = \Mult23~mac_RESULTA_bus [43];
assign \Mult23~36  = \Mult23~mac_RESULTA_bus [44];
assign \Mult23~37  = \Mult23~mac_RESULTA_bus [45];
assign \Mult23~38  = \Mult23~mac_RESULTA_bus [46];
assign \Mult23~39  = \Mult23~mac_RESULTA_bus [47];
assign \Mult23~40  = \Mult23~mac_RESULTA_bus [48];
assign \Mult23~41  = \Mult23~mac_RESULTA_bus [49];
assign \Mult23~42  = \Mult23~mac_RESULTA_bus [50];
assign \Mult23~43  = \Mult23~mac_RESULTA_bus [51];
assign \Mult23~44  = \Mult23~mac_RESULTA_bus [52];
assign \Mult23~45  = \Mult23~mac_RESULTA_bus [53];
assign \Mult23~46  = \Mult23~mac_RESULTA_bus [54];
assign \Mult23~47  = \Mult23~mac_RESULTA_bus [55];
assign \Mult23~48  = \Mult23~mac_RESULTA_bus [56];
assign \Mult23~49  = \Mult23~mac_RESULTA_bus [57];
assign \Mult23~50  = \Mult23~mac_RESULTA_bus [58];
assign \Mult23~51  = \Mult23~mac_RESULTA_bus [59];
assign \Mult23~52  = \Mult23~mac_RESULTA_bus [60];
assign \Mult23~53  = \Mult23~mac_RESULTA_bus [61];
assign \Mult23~54  = \Mult23~mac_RESULTA_bus [62];
assign \Mult23~55  = \Mult23~mac_RESULTA_bus [63];

assign \Mult22~mac_resulta  = \Mult22~mac_RESULTA_bus [0];
assign \Mult22~325  = \Mult22~mac_RESULTA_bus [1];
assign \Mult22~326  = \Mult22~mac_RESULTA_bus [2];
assign \Mult22~327  = \Mult22~mac_RESULTA_bus [3];
assign \Mult22~328  = \Mult22~mac_RESULTA_bus [4];
assign \Mult22~329  = \Mult22~mac_RESULTA_bus [5];
assign \Mult22~330  = \Mult22~mac_RESULTA_bus [6];
assign \Mult22~331  = \Mult22~mac_RESULTA_bus [7];
assign \Mult22~332  = \Mult22~mac_RESULTA_bus [8];
assign \Mult22~333  = \Mult22~mac_RESULTA_bus [9];
assign \Mult22~334  = \Mult22~mac_RESULTA_bus [10];
assign \Mult22~335  = \Mult22~mac_RESULTA_bus [11];
assign \Mult22~336  = \Mult22~mac_RESULTA_bus [12];
assign \Mult22~337  = \Mult22~mac_RESULTA_bus [13];
assign \Mult22~338  = \Mult22~mac_RESULTA_bus [14];
assign \Mult22~339  = \Mult22~mac_RESULTA_bus [15];
assign \Mult22~8  = \Mult22~mac_RESULTA_bus [16];
assign \Mult22~9  = \Mult22~mac_RESULTA_bus [17];
assign \Mult22~10  = \Mult22~mac_RESULTA_bus [18];
assign \Mult22~11  = \Mult22~mac_RESULTA_bus [19];
assign \Mult22~12  = \Mult22~mac_RESULTA_bus [20];
assign \Mult22~13  = \Mult22~mac_RESULTA_bus [21];
assign \Mult22~14  = \Mult22~mac_RESULTA_bus [22];
assign \Mult22~15  = \Mult22~mac_RESULTA_bus [23];
assign \Mult22~16  = \Mult22~mac_RESULTA_bus [24];
assign \Mult22~17  = \Mult22~mac_RESULTA_bus [25];
assign \Mult22~18  = \Mult22~mac_RESULTA_bus [26];
assign \Mult22~19  = \Mult22~mac_RESULTA_bus [27];
assign \Mult22~20  = \Mult22~mac_RESULTA_bus [28];
assign \Mult22~21  = \Mult22~mac_RESULTA_bus [29];
assign \Mult22~22  = \Mult22~mac_RESULTA_bus [30];
assign \Mult22~23  = \Mult22~mac_RESULTA_bus [31];
assign \Mult22~24  = \Mult22~mac_RESULTA_bus [32];
assign \Mult22~25  = \Mult22~mac_RESULTA_bus [33];
assign \Mult22~26  = \Mult22~mac_RESULTA_bus [34];
assign \Mult22~27  = \Mult22~mac_RESULTA_bus [35];
assign \Mult22~28  = \Mult22~mac_RESULTA_bus [36];
assign \Mult22~29  = \Mult22~mac_RESULTA_bus [37];
assign \Mult22~30  = \Mult22~mac_RESULTA_bus [38];
assign \Mult22~31  = \Mult22~mac_RESULTA_bus [39];
assign \Mult22~32  = \Mult22~mac_RESULTA_bus [40];
assign \Mult22~33  = \Mult22~mac_RESULTA_bus [41];
assign \Mult22~34  = \Mult22~mac_RESULTA_bus [42];
assign \Mult22~35  = \Mult22~mac_RESULTA_bus [43];
assign \Mult22~36  = \Mult22~mac_RESULTA_bus [44];
assign \Mult22~37  = \Mult22~mac_RESULTA_bus [45];
assign \Mult22~38  = \Mult22~mac_RESULTA_bus [46];
assign \Mult22~39  = \Mult22~mac_RESULTA_bus [47];
assign \Mult22~40  = \Mult22~mac_RESULTA_bus [48];
assign \Mult22~41  = \Mult22~mac_RESULTA_bus [49];
assign \Mult22~42  = \Mult22~mac_RESULTA_bus [50];
assign \Mult22~43  = \Mult22~mac_RESULTA_bus [51];
assign \Mult22~44  = \Mult22~mac_RESULTA_bus [52];
assign \Mult22~45  = \Mult22~mac_RESULTA_bus [53];
assign \Mult22~46  = \Mult22~mac_RESULTA_bus [54];
assign \Mult22~47  = \Mult22~mac_RESULTA_bus [55];
assign \Mult22~48  = \Mult22~mac_RESULTA_bus [56];
assign \Mult22~49  = \Mult22~mac_RESULTA_bus [57];
assign \Mult22~50  = \Mult22~mac_RESULTA_bus [58];
assign \Mult22~51  = \Mult22~mac_RESULTA_bus [59];
assign \Mult22~52  = \Mult22~mac_RESULTA_bus [60];
assign \Mult22~53  = \Mult22~mac_RESULTA_bus [61];
assign \Mult22~54  = \Mult22~mac_RESULTA_bus [62];
assign \Mult22~55  = \Mult22~mac_RESULTA_bus [63];

assign \Mult21~mac_resulta  = \Mult21~mac_RESULTA_bus [0];
assign \Mult21~325  = \Mult21~mac_RESULTA_bus [1];
assign \Mult21~326  = \Mult21~mac_RESULTA_bus [2];
assign \Mult21~327  = \Mult21~mac_RESULTA_bus [3];
assign \Mult21~328  = \Mult21~mac_RESULTA_bus [4];
assign \Mult21~329  = \Mult21~mac_RESULTA_bus [5];
assign \Mult21~330  = \Mult21~mac_RESULTA_bus [6];
assign \Mult21~331  = \Mult21~mac_RESULTA_bus [7];
assign \Mult21~332  = \Mult21~mac_RESULTA_bus [8];
assign \Mult21~333  = \Mult21~mac_RESULTA_bus [9];
assign \Mult21~334  = \Mult21~mac_RESULTA_bus [10];
assign \Mult21~335  = \Mult21~mac_RESULTA_bus [11];
assign \Mult21~336  = \Mult21~mac_RESULTA_bus [12];
assign \Mult21~337  = \Mult21~mac_RESULTA_bus [13];
assign \Mult21~338  = \Mult21~mac_RESULTA_bus [14];
assign \Mult21~339  = \Mult21~mac_RESULTA_bus [15];
assign \Mult21~8  = \Mult21~mac_RESULTA_bus [16];
assign \Mult21~9  = \Mult21~mac_RESULTA_bus [17];
assign \Mult21~10  = \Mult21~mac_RESULTA_bus [18];
assign \Mult21~11  = \Mult21~mac_RESULTA_bus [19];
assign \Mult21~12  = \Mult21~mac_RESULTA_bus [20];
assign \Mult21~13  = \Mult21~mac_RESULTA_bus [21];
assign \Mult21~14  = \Mult21~mac_RESULTA_bus [22];
assign \Mult21~15  = \Mult21~mac_RESULTA_bus [23];
assign \Mult21~16  = \Mult21~mac_RESULTA_bus [24];
assign \Mult21~17  = \Mult21~mac_RESULTA_bus [25];
assign \Mult21~18  = \Mult21~mac_RESULTA_bus [26];
assign \Mult21~19  = \Mult21~mac_RESULTA_bus [27];
assign \Mult21~20  = \Mult21~mac_RESULTA_bus [28];
assign \Mult21~21  = \Mult21~mac_RESULTA_bus [29];
assign \Mult21~22  = \Mult21~mac_RESULTA_bus [30];
assign \Mult21~23  = \Mult21~mac_RESULTA_bus [31];
assign \Mult21~24  = \Mult21~mac_RESULTA_bus [32];
assign \Mult21~25  = \Mult21~mac_RESULTA_bus [33];
assign \Mult21~26  = \Mult21~mac_RESULTA_bus [34];
assign \Mult21~27  = \Mult21~mac_RESULTA_bus [35];
assign \Mult21~28  = \Mult21~mac_RESULTA_bus [36];
assign \Mult21~29  = \Mult21~mac_RESULTA_bus [37];
assign \Mult21~30  = \Mult21~mac_RESULTA_bus [38];
assign \Mult21~31  = \Mult21~mac_RESULTA_bus [39];
assign \Mult21~32  = \Mult21~mac_RESULTA_bus [40];
assign \Mult21~33  = \Mult21~mac_RESULTA_bus [41];
assign \Mult21~34  = \Mult21~mac_RESULTA_bus [42];
assign \Mult21~35  = \Mult21~mac_RESULTA_bus [43];
assign \Mult21~36  = \Mult21~mac_RESULTA_bus [44];
assign \Mult21~37  = \Mult21~mac_RESULTA_bus [45];
assign \Mult21~38  = \Mult21~mac_RESULTA_bus [46];
assign \Mult21~39  = \Mult21~mac_RESULTA_bus [47];
assign \Mult21~40  = \Mult21~mac_RESULTA_bus [48];
assign \Mult21~41  = \Mult21~mac_RESULTA_bus [49];
assign \Mult21~42  = \Mult21~mac_RESULTA_bus [50];
assign \Mult21~43  = \Mult21~mac_RESULTA_bus [51];
assign \Mult21~44  = \Mult21~mac_RESULTA_bus [52];
assign \Mult21~45  = \Mult21~mac_RESULTA_bus [53];
assign \Mult21~46  = \Mult21~mac_RESULTA_bus [54];
assign \Mult21~47  = \Mult21~mac_RESULTA_bus [55];
assign \Mult21~48  = \Mult21~mac_RESULTA_bus [56];
assign \Mult21~49  = \Mult21~mac_RESULTA_bus [57];
assign \Mult21~50  = \Mult21~mac_RESULTA_bus [58];
assign \Mult21~51  = \Mult21~mac_RESULTA_bus [59];
assign \Mult21~52  = \Mult21~mac_RESULTA_bus [60];
assign \Mult21~53  = \Mult21~mac_RESULTA_bus [61];
assign \Mult21~54  = \Mult21~mac_RESULTA_bus [62];
assign \Mult21~55  = \Mult21~mac_RESULTA_bus [63];

assign \Mult20~mac_resulta  = \Mult20~mac_RESULTA_bus [0];
assign \Mult20~325  = \Mult20~mac_RESULTA_bus [1];
assign \Mult20~326  = \Mult20~mac_RESULTA_bus [2];
assign \Mult20~327  = \Mult20~mac_RESULTA_bus [3];
assign \Mult20~328  = \Mult20~mac_RESULTA_bus [4];
assign \Mult20~329  = \Mult20~mac_RESULTA_bus [5];
assign \Mult20~330  = \Mult20~mac_RESULTA_bus [6];
assign \Mult20~331  = \Mult20~mac_RESULTA_bus [7];
assign \Mult20~332  = \Mult20~mac_RESULTA_bus [8];
assign \Mult20~333  = \Mult20~mac_RESULTA_bus [9];
assign \Mult20~334  = \Mult20~mac_RESULTA_bus [10];
assign \Mult20~335  = \Mult20~mac_RESULTA_bus [11];
assign \Mult20~336  = \Mult20~mac_RESULTA_bus [12];
assign \Mult20~337  = \Mult20~mac_RESULTA_bus [13];
assign \Mult20~338  = \Mult20~mac_RESULTA_bus [14];
assign \Mult20~339  = \Mult20~mac_RESULTA_bus [15];
assign \Mult20~8  = \Mult20~mac_RESULTA_bus [16];
assign \Mult20~9  = \Mult20~mac_RESULTA_bus [17];
assign \Mult20~10  = \Mult20~mac_RESULTA_bus [18];
assign \Mult20~11  = \Mult20~mac_RESULTA_bus [19];
assign \Mult20~12  = \Mult20~mac_RESULTA_bus [20];
assign \Mult20~13  = \Mult20~mac_RESULTA_bus [21];
assign \Mult20~14  = \Mult20~mac_RESULTA_bus [22];
assign \Mult20~15  = \Mult20~mac_RESULTA_bus [23];
assign \Mult20~16  = \Mult20~mac_RESULTA_bus [24];
assign \Mult20~17  = \Mult20~mac_RESULTA_bus [25];
assign \Mult20~18  = \Mult20~mac_RESULTA_bus [26];
assign \Mult20~19  = \Mult20~mac_RESULTA_bus [27];
assign \Mult20~20  = \Mult20~mac_RESULTA_bus [28];
assign \Mult20~21  = \Mult20~mac_RESULTA_bus [29];
assign \Mult20~22  = \Mult20~mac_RESULTA_bus [30];
assign \Mult20~23  = \Mult20~mac_RESULTA_bus [31];
assign \Mult20~24  = \Mult20~mac_RESULTA_bus [32];
assign \Mult20~25  = \Mult20~mac_RESULTA_bus [33];
assign \Mult20~26  = \Mult20~mac_RESULTA_bus [34];
assign \Mult20~27  = \Mult20~mac_RESULTA_bus [35];
assign \Mult20~28  = \Mult20~mac_RESULTA_bus [36];
assign \Mult20~29  = \Mult20~mac_RESULTA_bus [37];
assign \Mult20~30  = \Mult20~mac_RESULTA_bus [38];
assign \Mult20~31  = \Mult20~mac_RESULTA_bus [39];
assign \Mult20~32  = \Mult20~mac_RESULTA_bus [40];
assign \Mult20~33  = \Mult20~mac_RESULTA_bus [41];
assign \Mult20~34  = \Mult20~mac_RESULTA_bus [42];
assign \Mult20~35  = \Mult20~mac_RESULTA_bus [43];
assign \Mult20~36  = \Mult20~mac_RESULTA_bus [44];
assign \Mult20~37  = \Mult20~mac_RESULTA_bus [45];
assign \Mult20~38  = \Mult20~mac_RESULTA_bus [46];
assign \Mult20~39  = \Mult20~mac_RESULTA_bus [47];
assign \Mult20~40  = \Mult20~mac_RESULTA_bus [48];
assign \Mult20~41  = \Mult20~mac_RESULTA_bus [49];
assign \Mult20~42  = \Mult20~mac_RESULTA_bus [50];
assign \Mult20~43  = \Mult20~mac_RESULTA_bus [51];
assign \Mult20~44  = \Mult20~mac_RESULTA_bus [52];
assign \Mult20~45  = \Mult20~mac_RESULTA_bus [53];
assign \Mult20~46  = \Mult20~mac_RESULTA_bus [54];
assign \Mult20~47  = \Mult20~mac_RESULTA_bus [55];
assign \Mult20~48  = \Mult20~mac_RESULTA_bus [56];
assign \Mult20~49  = \Mult20~mac_RESULTA_bus [57];
assign \Mult20~50  = \Mult20~mac_RESULTA_bus [58];
assign \Mult20~51  = \Mult20~mac_RESULTA_bus [59];
assign \Mult20~52  = \Mult20~mac_RESULTA_bus [60];
assign \Mult20~53  = \Mult20~mac_RESULTA_bus [61];
assign \Mult20~54  = \Mult20~mac_RESULTA_bus [62];
assign \Mult20~55  = \Mult20~mac_RESULTA_bus [63];

assign \Mult19~mac_resulta  = \Mult19~mac_RESULTA_bus [0];
assign \Mult19~325  = \Mult19~mac_RESULTA_bus [1];
assign \Mult19~326  = \Mult19~mac_RESULTA_bus [2];
assign \Mult19~327  = \Mult19~mac_RESULTA_bus [3];
assign \Mult19~328  = \Mult19~mac_RESULTA_bus [4];
assign \Mult19~329  = \Mult19~mac_RESULTA_bus [5];
assign \Mult19~330  = \Mult19~mac_RESULTA_bus [6];
assign \Mult19~331  = \Mult19~mac_RESULTA_bus [7];
assign \Mult19~332  = \Mult19~mac_RESULTA_bus [8];
assign \Mult19~333  = \Mult19~mac_RESULTA_bus [9];
assign \Mult19~334  = \Mult19~mac_RESULTA_bus [10];
assign \Mult19~335  = \Mult19~mac_RESULTA_bus [11];
assign \Mult19~336  = \Mult19~mac_RESULTA_bus [12];
assign \Mult19~337  = \Mult19~mac_RESULTA_bus [13];
assign \Mult19~338  = \Mult19~mac_RESULTA_bus [14];
assign \Mult19~339  = \Mult19~mac_RESULTA_bus [15];
assign \Mult19~8  = \Mult19~mac_RESULTA_bus [16];
assign \Mult19~9  = \Mult19~mac_RESULTA_bus [17];
assign \Mult19~10  = \Mult19~mac_RESULTA_bus [18];
assign \Mult19~11  = \Mult19~mac_RESULTA_bus [19];
assign \Mult19~12  = \Mult19~mac_RESULTA_bus [20];
assign \Mult19~13  = \Mult19~mac_RESULTA_bus [21];
assign \Mult19~14  = \Mult19~mac_RESULTA_bus [22];
assign \Mult19~15  = \Mult19~mac_RESULTA_bus [23];
assign \Mult19~16  = \Mult19~mac_RESULTA_bus [24];
assign \Mult19~17  = \Mult19~mac_RESULTA_bus [25];
assign \Mult19~18  = \Mult19~mac_RESULTA_bus [26];
assign \Mult19~19  = \Mult19~mac_RESULTA_bus [27];
assign \Mult19~20  = \Mult19~mac_RESULTA_bus [28];
assign \Mult19~21  = \Mult19~mac_RESULTA_bus [29];
assign \Mult19~22  = \Mult19~mac_RESULTA_bus [30];
assign \Mult19~23  = \Mult19~mac_RESULTA_bus [31];
assign \Mult19~24  = \Mult19~mac_RESULTA_bus [32];
assign \Mult19~25  = \Mult19~mac_RESULTA_bus [33];
assign \Mult19~26  = \Mult19~mac_RESULTA_bus [34];
assign \Mult19~27  = \Mult19~mac_RESULTA_bus [35];
assign \Mult19~28  = \Mult19~mac_RESULTA_bus [36];
assign \Mult19~29  = \Mult19~mac_RESULTA_bus [37];
assign \Mult19~30  = \Mult19~mac_RESULTA_bus [38];
assign \Mult19~31  = \Mult19~mac_RESULTA_bus [39];
assign \Mult19~32  = \Mult19~mac_RESULTA_bus [40];
assign \Mult19~33  = \Mult19~mac_RESULTA_bus [41];
assign \Mult19~34  = \Mult19~mac_RESULTA_bus [42];
assign \Mult19~35  = \Mult19~mac_RESULTA_bus [43];
assign \Mult19~36  = \Mult19~mac_RESULTA_bus [44];
assign \Mult19~37  = \Mult19~mac_RESULTA_bus [45];
assign \Mult19~38  = \Mult19~mac_RESULTA_bus [46];
assign \Mult19~39  = \Mult19~mac_RESULTA_bus [47];
assign \Mult19~40  = \Mult19~mac_RESULTA_bus [48];
assign \Mult19~41  = \Mult19~mac_RESULTA_bus [49];
assign \Mult19~42  = \Mult19~mac_RESULTA_bus [50];
assign \Mult19~43  = \Mult19~mac_RESULTA_bus [51];
assign \Mult19~44  = \Mult19~mac_RESULTA_bus [52];
assign \Mult19~45  = \Mult19~mac_RESULTA_bus [53];
assign \Mult19~46  = \Mult19~mac_RESULTA_bus [54];
assign \Mult19~47  = \Mult19~mac_RESULTA_bus [55];
assign \Mult19~48  = \Mult19~mac_RESULTA_bus [56];
assign \Mult19~49  = \Mult19~mac_RESULTA_bus [57];
assign \Mult19~50  = \Mult19~mac_RESULTA_bus [58];
assign \Mult19~51  = \Mult19~mac_RESULTA_bus [59];
assign \Mult19~52  = \Mult19~mac_RESULTA_bus [60];
assign \Mult19~53  = \Mult19~mac_RESULTA_bus [61];
assign \Mult19~54  = \Mult19~mac_RESULTA_bus [62];
assign \Mult19~55  = \Mult19~mac_RESULTA_bus [63];

assign \Mult18~mac_resulta  = \Mult18~mac_RESULTA_bus [0];
assign \Mult18~325  = \Mult18~mac_RESULTA_bus [1];
assign \Mult18~326  = \Mult18~mac_RESULTA_bus [2];
assign \Mult18~327  = \Mult18~mac_RESULTA_bus [3];
assign \Mult18~328  = \Mult18~mac_RESULTA_bus [4];
assign \Mult18~329  = \Mult18~mac_RESULTA_bus [5];
assign \Mult18~330  = \Mult18~mac_RESULTA_bus [6];
assign \Mult18~331  = \Mult18~mac_RESULTA_bus [7];
assign \Mult18~332  = \Mult18~mac_RESULTA_bus [8];
assign \Mult18~333  = \Mult18~mac_RESULTA_bus [9];
assign \Mult18~334  = \Mult18~mac_RESULTA_bus [10];
assign \Mult18~335  = \Mult18~mac_RESULTA_bus [11];
assign \Mult18~336  = \Mult18~mac_RESULTA_bus [12];
assign \Mult18~337  = \Mult18~mac_RESULTA_bus [13];
assign \Mult18~338  = \Mult18~mac_RESULTA_bus [14];
assign \Mult18~339  = \Mult18~mac_RESULTA_bus [15];
assign \Mult18~8  = \Mult18~mac_RESULTA_bus [16];
assign \Mult18~9  = \Mult18~mac_RESULTA_bus [17];
assign \Mult18~10  = \Mult18~mac_RESULTA_bus [18];
assign \Mult18~11  = \Mult18~mac_RESULTA_bus [19];
assign \Mult18~12  = \Mult18~mac_RESULTA_bus [20];
assign \Mult18~13  = \Mult18~mac_RESULTA_bus [21];
assign \Mult18~14  = \Mult18~mac_RESULTA_bus [22];
assign \Mult18~15  = \Mult18~mac_RESULTA_bus [23];
assign \Mult18~16  = \Mult18~mac_RESULTA_bus [24];
assign \Mult18~17  = \Mult18~mac_RESULTA_bus [25];
assign \Mult18~18  = \Mult18~mac_RESULTA_bus [26];
assign \Mult18~19  = \Mult18~mac_RESULTA_bus [27];
assign \Mult18~20  = \Mult18~mac_RESULTA_bus [28];
assign \Mult18~21  = \Mult18~mac_RESULTA_bus [29];
assign \Mult18~22  = \Mult18~mac_RESULTA_bus [30];
assign \Mult18~23  = \Mult18~mac_RESULTA_bus [31];
assign \Mult18~24  = \Mult18~mac_RESULTA_bus [32];
assign \Mult18~25  = \Mult18~mac_RESULTA_bus [33];
assign \Mult18~26  = \Mult18~mac_RESULTA_bus [34];
assign \Mult18~27  = \Mult18~mac_RESULTA_bus [35];
assign \Mult18~28  = \Mult18~mac_RESULTA_bus [36];
assign \Mult18~29  = \Mult18~mac_RESULTA_bus [37];
assign \Mult18~30  = \Mult18~mac_RESULTA_bus [38];
assign \Mult18~31  = \Mult18~mac_RESULTA_bus [39];
assign \Mult18~32  = \Mult18~mac_RESULTA_bus [40];
assign \Mult18~33  = \Mult18~mac_RESULTA_bus [41];
assign \Mult18~34  = \Mult18~mac_RESULTA_bus [42];
assign \Mult18~35  = \Mult18~mac_RESULTA_bus [43];
assign \Mult18~36  = \Mult18~mac_RESULTA_bus [44];
assign \Mult18~37  = \Mult18~mac_RESULTA_bus [45];
assign \Mult18~38  = \Mult18~mac_RESULTA_bus [46];
assign \Mult18~39  = \Mult18~mac_RESULTA_bus [47];
assign \Mult18~40  = \Mult18~mac_RESULTA_bus [48];
assign \Mult18~41  = \Mult18~mac_RESULTA_bus [49];
assign \Mult18~42  = \Mult18~mac_RESULTA_bus [50];
assign \Mult18~43  = \Mult18~mac_RESULTA_bus [51];
assign \Mult18~44  = \Mult18~mac_RESULTA_bus [52];
assign \Mult18~45  = \Mult18~mac_RESULTA_bus [53];
assign \Mult18~46  = \Mult18~mac_RESULTA_bus [54];
assign \Mult18~47  = \Mult18~mac_RESULTA_bus [55];
assign \Mult18~48  = \Mult18~mac_RESULTA_bus [56];
assign \Mult18~49  = \Mult18~mac_RESULTA_bus [57];
assign \Mult18~50  = \Mult18~mac_RESULTA_bus [58];
assign \Mult18~51  = \Mult18~mac_RESULTA_bus [59];
assign \Mult18~52  = \Mult18~mac_RESULTA_bus [60];
assign \Mult18~53  = \Mult18~mac_RESULTA_bus [61];
assign \Mult18~54  = \Mult18~mac_RESULTA_bus [62];
assign \Mult18~55  = \Mult18~mac_RESULTA_bus [63];

assign \Mult17~mac_resulta  = \Mult17~mac_RESULTA_bus [0];
assign \Mult17~325  = \Mult17~mac_RESULTA_bus [1];
assign \Mult17~326  = \Mult17~mac_RESULTA_bus [2];
assign \Mult17~327  = \Mult17~mac_RESULTA_bus [3];
assign \Mult17~328  = \Mult17~mac_RESULTA_bus [4];
assign \Mult17~329  = \Mult17~mac_RESULTA_bus [5];
assign \Mult17~330  = \Mult17~mac_RESULTA_bus [6];
assign \Mult17~331  = \Mult17~mac_RESULTA_bus [7];
assign \Mult17~332  = \Mult17~mac_RESULTA_bus [8];
assign \Mult17~333  = \Mult17~mac_RESULTA_bus [9];
assign \Mult17~334  = \Mult17~mac_RESULTA_bus [10];
assign \Mult17~335  = \Mult17~mac_RESULTA_bus [11];
assign \Mult17~336  = \Mult17~mac_RESULTA_bus [12];
assign \Mult17~337  = \Mult17~mac_RESULTA_bus [13];
assign \Mult17~338  = \Mult17~mac_RESULTA_bus [14];
assign \Mult17~339  = \Mult17~mac_RESULTA_bus [15];
assign \Mult17~8  = \Mult17~mac_RESULTA_bus [16];
assign \Mult17~9  = \Mult17~mac_RESULTA_bus [17];
assign \Mult17~10  = \Mult17~mac_RESULTA_bus [18];
assign \Mult17~11  = \Mult17~mac_RESULTA_bus [19];
assign \Mult17~12  = \Mult17~mac_RESULTA_bus [20];
assign \Mult17~13  = \Mult17~mac_RESULTA_bus [21];
assign \Mult17~14  = \Mult17~mac_RESULTA_bus [22];
assign \Mult17~15  = \Mult17~mac_RESULTA_bus [23];
assign \Mult17~16  = \Mult17~mac_RESULTA_bus [24];
assign \Mult17~17  = \Mult17~mac_RESULTA_bus [25];
assign \Mult17~18  = \Mult17~mac_RESULTA_bus [26];
assign \Mult17~19  = \Mult17~mac_RESULTA_bus [27];
assign \Mult17~20  = \Mult17~mac_RESULTA_bus [28];
assign \Mult17~21  = \Mult17~mac_RESULTA_bus [29];
assign \Mult17~22  = \Mult17~mac_RESULTA_bus [30];
assign \Mult17~23  = \Mult17~mac_RESULTA_bus [31];
assign \Mult17~24  = \Mult17~mac_RESULTA_bus [32];
assign \Mult17~25  = \Mult17~mac_RESULTA_bus [33];
assign \Mult17~26  = \Mult17~mac_RESULTA_bus [34];
assign \Mult17~27  = \Mult17~mac_RESULTA_bus [35];
assign \Mult17~28  = \Mult17~mac_RESULTA_bus [36];
assign \Mult17~29  = \Mult17~mac_RESULTA_bus [37];
assign \Mult17~30  = \Mult17~mac_RESULTA_bus [38];
assign \Mult17~31  = \Mult17~mac_RESULTA_bus [39];
assign \Mult17~32  = \Mult17~mac_RESULTA_bus [40];
assign \Mult17~33  = \Mult17~mac_RESULTA_bus [41];
assign \Mult17~34  = \Mult17~mac_RESULTA_bus [42];
assign \Mult17~35  = \Mult17~mac_RESULTA_bus [43];
assign \Mult17~36  = \Mult17~mac_RESULTA_bus [44];
assign \Mult17~37  = \Mult17~mac_RESULTA_bus [45];
assign \Mult17~38  = \Mult17~mac_RESULTA_bus [46];
assign \Mult17~39  = \Mult17~mac_RESULTA_bus [47];
assign \Mult17~40  = \Mult17~mac_RESULTA_bus [48];
assign \Mult17~41  = \Mult17~mac_RESULTA_bus [49];
assign \Mult17~42  = \Mult17~mac_RESULTA_bus [50];
assign \Mult17~43  = \Mult17~mac_RESULTA_bus [51];
assign \Mult17~44  = \Mult17~mac_RESULTA_bus [52];
assign \Mult17~45  = \Mult17~mac_RESULTA_bus [53];
assign \Mult17~46  = \Mult17~mac_RESULTA_bus [54];
assign \Mult17~47  = \Mult17~mac_RESULTA_bus [55];
assign \Mult17~48  = \Mult17~mac_RESULTA_bus [56];
assign \Mult17~49  = \Mult17~mac_RESULTA_bus [57];
assign \Mult17~50  = \Mult17~mac_RESULTA_bus [58];
assign \Mult17~51  = \Mult17~mac_RESULTA_bus [59];
assign \Mult17~52  = \Mult17~mac_RESULTA_bus [60];
assign \Mult17~53  = \Mult17~mac_RESULTA_bus [61];
assign \Mult17~54  = \Mult17~mac_RESULTA_bus [62];
assign \Mult17~55  = \Mult17~mac_RESULTA_bus [63];

assign \Mult16~mac_resulta  = \Mult16~mac_RESULTA_bus [0];
assign \Mult16~325  = \Mult16~mac_RESULTA_bus [1];
assign \Mult16~326  = \Mult16~mac_RESULTA_bus [2];
assign \Mult16~327  = \Mult16~mac_RESULTA_bus [3];
assign \Mult16~328  = \Mult16~mac_RESULTA_bus [4];
assign \Mult16~329  = \Mult16~mac_RESULTA_bus [5];
assign \Mult16~330  = \Mult16~mac_RESULTA_bus [6];
assign \Mult16~331  = \Mult16~mac_RESULTA_bus [7];
assign \Mult16~332  = \Mult16~mac_RESULTA_bus [8];
assign \Mult16~333  = \Mult16~mac_RESULTA_bus [9];
assign \Mult16~334  = \Mult16~mac_RESULTA_bus [10];
assign \Mult16~335  = \Mult16~mac_RESULTA_bus [11];
assign \Mult16~336  = \Mult16~mac_RESULTA_bus [12];
assign \Mult16~337  = \Mult16~mac_RESULTA_bus [13];
assign \Mult16~338  = \Mult16~mac_RESULTA_bus [14];
assign \Mult16~339  = \Mult16~mac_RESULTA_bus [15];
assign \Mult16~8  = \Mult16~mac_RESULTA_bus [16];
assign \Mult16~9  = \Mult16~mac_RESULTA_bus [17];
assign \Mult16~10  = \Mult16~mac_RESULTA_bus [18];
assign \Mult16~11  = \Mult16~mac_RESULTA_bus [19];
assign \Mult16~12  = \Mult16~mac_RESULTA_bus [20];
assign \Mult16~13  = \Mult16~mac_RESULTA_bus [21];
assign \Mult16~14  = \Mult16~mac_RESULTA_bus [22];
assign \Mult16~15  = \Mult16~mac_RESULTA_bus [23];
assign \Mult16~16  = \Mult16~mac_RESULTA_bus [24];
assign \Mult16~17  = \Mult16~mac_RESULTA_bus [25];
assign \Mult16~18  = \Mult16~mac_RESULTA_bus [26];
assign \Mult16~19  = \Mult16~mac_RESULTA_bus [27];
assign \Mult16~20  = \Mult16~mac_RESULTA_bus [28];
assign \Mult16~21  = \Mult16~mac_RESULTA_bus [29];
assign \Mult16~22  = \Mult16~mac_RESULTA_bus [30];
assign \Mult16~23  = \Mult16~mac_RESULTA_bus [31];
assign \Mult16~24  = \Mult16~mac_RESULTA_bus [32];
assign \Mult16~25  = \Mult16~mac_RESULTA_bus [33];
assign \Mult16~26  = \Mult16~mac_RESULTA_bus [34];
assign \Mult16~27  = \Mult16~mac_RESULTA_bus [35];
assign \Mult16~28  = \Mult16~mac_RESULTA_bus [36];
assign \Mult16~29  = \Mult16~mac_RESULTA_bus [37];
assign \Mult16~30  = \Mult16~mac_RESULTA_bus [38];
assign \Mult16~31  = \Mult16~mac_RESULTA_bus [39];
assign \Mult16~32  = \Mult16~mac_RESULTA_bus [40];
assign \Mult16~33  = \Mult16~mac_RESULTA_bus [41];
assign \Mult16~34  = \Mult16~mac_RESULTA_bus [42];
assign \Mult16~35  = \Mult16~mac_RESULTA_bus [43];
assign \Mult16~36  = \Mult16~mac_RESULTA_bus [44];
assign \Mult16~37  = \Mult16~mac_RESULTA_bus [45];
assign \Mult16~38  = \Mult16~mac_RESULTA_bus [46];
assign \Mult16~39  = \Mult16~mac_RESULTA_bus [47];
assign \Mult16~40  = \Mult16~mac_RESULTA_bus [48];
assign \Mult16~41  = \Mult16~mac_RESULTA_bus [49];
assign \Mult16~42  = \Mult16~mac_RESULTA_bus [50];
assign \Mult16~43  = \Mult16~mac_RESULTA_bus [51];
assign \Mult16~44  = \Mult16~mac_RESULTA_bus [52];
assign \Mult16~45  = \Mult16~mac_RESULTA_bus [53];
assign \Mult16~46  = \Mult16~mac_RESULTA_bus [54];
assign \Mult16~47  = \Mult16~mac_RESULTA_bus [55];
assign \Mult16~48  = \Mult16~mac_RESULTA_bus [56];
assign \Mult16~49  = \Mult16~mac_RESULTA_bus [57];
assign \Mult16~50  = \Mult16~mac_RESULTA_bus [58];
assign \Mult16~51  = \Mult16~mac_RESULTA_bus [59];
assign \Mult16~52  = \Mult16~mac_RESULTA_bus [60];
assign \Mult16~53  = \Mult16~mac_RESULTA_bus [61];
assign \Mult16~54  = \Mult16~mac_RESULTA_bus [62];
assign \Mult16~55  = \Mult16~mac_RESULTA_bus [63];

assign \Mult15~mac_resulta  = \Mult15~mac_RESULTA_bus [0];
assign \Mult15~325  = \Mult15~mac_RESULTA_bus [1];
assign \Mult15~326  = \Mult15~mac_RESULTA_bus [2];
assign \Mult15~327  = \Mult15~mac_RESULTA_bus [3];
assign \Mult15~328  = \Mult15~mac_RESULTA_bus [4];
assign \Mult15~329  = \Mult15~mac_RESULTA_bus [5];
assign \Mult15~330  = \Mult15~mac_RESULTA_bus [6];
assign \Mult15~331  = \Mult15~mac_RESULTA_bus [7];
assign \Mult15~332  = \Mult15~mac_RESULTA_bus [8];
assign \Mult15~333  = \Mult15~mac_RESULTA_bus [9];
assign \Mult15~334  = \Mult15~mac_RESULTA_bus [10];
assign \Mult15~335  = \Mult15~mac_RESULTA_bus [11];
assign \Mult15~336  = \Mult15~mac_RESULTA_bus [12];
assign \Mult15~337  = \Mult15~mac_RESULTA_bus [13];
assign \Mult15~338  = \Mult15~mac_RESULTA_bus [14];
assign \Mult15~339  = \Mult15~mac_RESULTA_bus [15];
assign \Mult15~8  = \Mult15~mac_RESULTA_bus [16];
assign \Mult15~9  = \Mult15~mac_RESULTA_bus [17];
assign \Mult15~10  = \Mult15~mac_RESULTA_bus [18];
assign \Mult15~11  = \Mult15~mac_RESULTA_bus [19];
assign \Mult15~12  = \Mult15~mac_RESULTA_bus [20];
assign \Mult15~13  = \Mult15~mac_RESULTA_bus [21];
assign \Mult15~14  = \Mult15~mac_RESULTA_bus [22];
assign \Mult15~15  = \Mult15~mac_RESULTA_bus [23];
assign \Mult15~16  = \Mult15~mac_RESULTA_bus [24];
assign \Mult15~17  = \Mult15~mac_RESULTA_bus [25];
assign \Mult15~18  = \Mult15~mac_RESULTA_bus [26];
assign \Mult15~19  = \Mult15~mac_RESULTA_bus [27];
assign \Mult15~20  = \Mult15~mac_RESULTA_bus [28];
assign \Mult15~21  = \Mult15~mac_RESULTA_bus [29];
assign \Mult15~22  = \Mult15~mac_RESULTA_bus [30];
assign \Mult15~23  = \Mult15~mac_RESULTA_bus [31];
assign \Mult15~24  = \Mult15~mac_RESULTA_bus [32];
assign \Mult15~25  = \Mult15~mac_RESULTA_bus [33];
assign \Mult15~26  = \Mult15~mac_RESULTA_bus [34];
assign \Mult15~27  = \Mult15~mac_RESULTA_bus [35];
assign \Mult15~28  = \Mult15~mac_RESULTA_bus [36];
assign \Mult15~29  = \Mult15~mac_RESULTA_bus [37];
assign \Mult15~30  = \Mult15~mac_RESULTA_bus [38];
assign \Mult15~31  = \Mult15~mac_RESULTA_bus [39];
assign \Mult15~32  = \Mult15~mac_RESULTA_bus [40];
assign \Mult15~33  = \Mult15~mac_RESULTA_bus [41];
assign \Mult15~34  = \Mult15~mac_RESULTA_bus [42];
assign \Mult15~35  = \Mult15~mac_RESULTA_bus [43];
assign \Mult15~36  = \Mult15~mac_RESULTA_bus [44];
assign \Mult15~37  = \Mult15~mac_RESULTA_bus [45];
assign \Mult15~38  = \Mult15~mac_RESULTA_bus [46];
assign \Mult15~39  = \Mult15~mac_RESULTA_bus [47];
assign \Mult15~40  = \Mult15~mac_RESULTA_bus [48];
assign \Mult15~41  = \Mult15~mac_RESULTA_bus [49];
assign \Mult15~42  = \Mult15~mac_RESULTA_bus [50];
assign \Mult15~43  = \Mult15~mac_RESULTA_bus [51];
assign \Mult15~44  = \Mult15~mac_RESULTA_bus [52];
assign \Mult15~45  = \Mult15~mac_RESULTA_bus [53];
assign \Mult15~46  = \Mult15~mac_RESULTA_bus [54];
assign \Mult15~47  = \Mult15~mac_RESULTA_bus [55];
assign \Mult15~48  = \Mult15~mac_RESULTA_bus [56];
assign \Mult15~49  = \Mult15~mac_RESULTA_bus [57];
assign \Mult15~50  = \Mult15~mac_RESULTA_bus [58];
assign \Mult15~51  = \Mult15~mac_RESULTA_bus [59];
assign \Mult15~52  = \Mult15~mac_RESULTA_bus [60];
assign \Mult15~53  = \Mult15~mac_RESULTA_bus [61];
assign \Mult15~54  = \Mult15~mac_RESULTA_bus [62];
assign \Mult15~55  = \Mult15~mac_RESULTA_bus [63];

assign \Mult14~mac_resulta  = \Mult14~mac_RESULTA_bus [0];
assign \Mult14~325  = \Mult14~mac_RESULTA_bus [1];
assign \Mult14~326  = \Mult14~mac_RESULTA_bus [2];
assign \Mult14~327  = \Mult14~mac_RESULTA_bus [3];
assign \Mult14~328  = \Mult14~mac_RESULTA_bus [4];
assign \Mult14~329  = \Mult14~mac_RESULTA_bus [5];
assign \Mult14~330  = \Mult14~mac_RESULTA_bus [6];
assign \Mult14~331  = \Mult14~mac_RESULTA_bus [7];
assign \Mult14~332  = \Mult14~mac_RESULTA_bus [8];
assign \Mult14~333  = \Mult14~mac_RESULTA_bus [9];
assign \Mult14~334  = \Mult14~mac_RESULTA_bus [10];
assign \Mult14~335  = \Mult14~mac_RESULTA_bus [11];
assign \Mult14~336  = \Mult14~mac_RESULTA_bus [12];
assign \Mult14~337  = \Mult14~mac_RESULTA_bus [13];
assign \Mult14~338  = \Mult14~mac_RESULTA_bus [14];
assign \Mult14~339  = \Mult14~mac_RESULTA_bus [15];
assign \Mult14~8  = \Mult14~mac_RESULTA_bus [16];
assign \Mult14~9  = \Mult14~mac_RESULTA_bus [17];
assign \Mult14~10  = \Mult14~mac_RESULTA_bus [18];
assign \Mult14~11  = \Mult14~mac_RESULTA_bus [19];
assign \Mult14~12  = \Mult14~mac_RESULTA_bus [20];
assign \Mult14~13  = \Mult14~mac_RESULTA_bus [21];
assign \Mult14~14  = \Mult14~mac_RESULTA_bus [22];
assign \Mult14~15  = \Mult14~mac_RESULTA_bus [23];
assign \Mult14~16  = \Mult14~mac_RESULTA_bus [24];
assign \Mult14~17  = \Mult14~mac_RESULTA_bus [25];
assign \Mult14~18  = \Mult14~mac_RESULTA_bus [26];
assign \Mult14~19  = \Mult14~mac_RESULTA_bus [27];
assign \Mult14~20  = \Mult14~mac_RESULTA_bus [28];
assign \Mult14~21  = \Mult14~mac_RESULTA_bus [29];
assign \Mult14~22  = \Mult14~mac_RESULTA_bus [30];
assign \Mult14~23  = \Mult14~mac_RESULTA_bus [31];
assign \Mult14~24  = \Mult14~mac_RESULTA_bus [32];
assign \Mult14~25  = \Mult14~mac_RESULTA_bus [33];
assign \Mult14~26  = \Mult14~mac_RESULTA_bus [34];
assign \Mult14~27  = \Mult14~mac_RESULTA_bus [35];
assign \Mult14~28  = \Mult14~mac_RESULTA_bus [36];
assign \Mult14~29  = \Mult14~mac_RESULTA_bus [37];
assign \Mult14~30  = \Mult14~mac_RESULTA_bus [38];
assign \Mult14~31  = \Mult14~mac_RESULTA_bus [39];
assign \Mult14~32  = \Mult14~mac_RESULTA_bus [40];
assign \Mult14~33  = \Mult14~mac_RESULTA_bus [41];
assign \Mult14~34  = \Mult14~mac_RESULTA_bus [42];
assign \Mult14~35  = \Mult14~mac_RESULTA_bus [43];
assign \Mult14~36  = \Mult14~mac_RESULTA_bus [44];
assign \Mult14~37  = \Mult14~mac_RESULTA_bus [45];
assign \Mult14~38  = \Mult14~mac_RESULTA_bus [46];
assign \Mult14~39  = \Mult14~mac_RESULTA_bus [47];
assign \Mult14~40  = \Mult14~mac_RESULTA_bus [48];
assign \Mult14~41  = \Mult14~mac_RESULTA_bus [49];
assign \Mult14~42  = \Mult14~mac_RESULTA_bus [50];
assign \Mult14~43  = \Mult14~mac_RESULTA_bus [51];
assign \Mult14~44  = \Mult14~mac_RESULTA_bus [52];
assign \Mult14~45  = \Mult14~mac_RESULTA_bus [53];
assign \Mult14~46  = \Mult14~mac_RESULTA_bus [54];
assign \Mult14~47  = \Mult14~mac_RESULTA_bus [55];
assign \Mult14~48  = \Mult14~mac_RESULTA_bus [56];
assign \Mult14~49  = \Mult14~mac_RESULTA_bus [57];
assign \Mult14~50  = \Mult14~mac_RESULTA_bus [58];
assign \Mult14~51  = \Mult14~mac_RESULTA_bus [59];
assign \Mult14~52  = \Mult14~mac_RESULTA_bus [60];
assign \Mult14~53  = \Mult14~mac_RESULTA_bus [61];
assign \Mult14~54  = \Mult14~mac_RESULTA_bus [62];
assign \Mult14~55  = \Mult14~mac_RESULTA_bus [63];

assign \Mult13~mac_resulta  = \Mult13~mac_RESULTA_bus [0];
assign \Mult13~325  = \Mult13~mac_RESULTA_bus [1];
assign \Mult13~326  = \Mult13~mac_RESULTA_bus [2];
assign \Mult13~327  = \Mult13~mac_RESULTA_bus [3];
assign \Mult13~328  = \Mult13~mac_RESULTA_bus [4];
assign \Mult13~329  = \Mult13~mac_RESULTA_bus [5];
assign \Mult13~330  = \Mult13~mac_RESULTA_bus [6];
assign \Mult13~331  = \Mult13~mac_RESULTA_bus [7];
assign \Mult13~332  = \Mult13~mac_RESULTA_bus [8];
assign \Mult13~333  = \Mult13~mac_RESULTA_bus [9];
assign \Mult13~334  = \Mult13~mac_RESULTA_bus [10];
assign \Mult13~335  = \Mult13~mac_RESULTA_bus [11];
assign \Mult13~336  = \Mult13~mac_RESULTA_bus [12];
assign \Mult13~337  = \Mult13~mac_RESULTA_bus [13];
assign \Mult13~338  = \Mult13~mac_RESULTA_bus [14];
assign \Mult13~339  = \Mult13~mac_RESULTA_bus [15];
assign \Mult13~8  = \Mult13~mac_RESULTA_bus [16];
assign \Mult13~9  = \Mult13~mac_RESULTA_bus [17];
assign \Mult13~10  = \Mult13~mac_RESULTA_bus [18];
assign \Mult13~11  = \Mult13~mac_RESULTA_bus [19];
assign \Mult13~12  = \Mult13~mac_RESULTA_bus [20];
assign \Mult13~13  = \Mult13~mac_RESULTA_bus [21];
assign \Mult13~14  = \Mult13~mac_RESULTA_bus [22];
assign \Mult13~15  = \Mult13~mac_RESULTA_bus [23];
assign \Mult13~16  = \Mult13~mac_RESULTA_bus [24];
assign \Mult13~17  = \Mult13~mac_RESULTA_bus [25];
assign \Mult13~18  = \Mult13~mac_RESULTA_bus [26];
assign \Mult13~19  = \Mult13~mac_RESULTA_bus [27];
assign \Mult13~20  = \Mult13~mac_RESULTA_bus [28];
assign \Mult13~21  = \Mult13~mac_RESULTA_bus [29];
assign \Mult13~22  = \Mult13~mac_RESULTA_bus [30];
assign \Mult13~23  = \Mult13~mac_RESULTA_bus [31];
assign \Mult13~24  = \Mult13~mac_RESULTA_bus [32];
assign \Mult13~25  = \Mult13~mac_RESULTA_bus [33];
assign \Mult13~26  = \Mult13~mac_RESULTA_bus [34];
assign \Mult13~27  = \Mult13~mac_RESULTA_bus [35];
assign \Mult13~28  = \Mult13~mac_RESULTA_bus [36];
assign \Mult13~29  = \Mult13~mac_RESULTA_bus [37];
assign \Mult13~30  = \Mult13~mac_RESULTA_bus [38];
assign \Mult13~31  = \Mult13~mac_RESULTA_bus [39];
assign \Mult13~32  = \Mult13~mac_RESULTA_bus [40];
assign \Mult13~33  = \Mult13~mac_RESULTA_bus [41];
assign \Mult13~34  = \Mult13~mac_RESULTA_bus [42];
assign \Mult13~35  = \Mult13~mac_RESULTA_bus [43];
assign \Mult13~36  = \Mult13~mac_RESULTA_bus [44];
assign \Mult13~37  = \Mult13~mac_RESULTA_bus [45];
assign \Mult13~38  = \Mult13~mac_RESULTA_bus [46];
assign \Mult13~39  = \Mult13~mac_RESULTA_bus [47];
assign \Mult13~40  = \Mult13~mac_RESULTA_bus [48];
assign \Mult13~41  = \Mult13~mac_RESULTA_bus [49];
assign \Mult13~42  = \Mult13~mac_RESULTA_bus [50];
assign \Mult13~43  = \Mult13~mac_RESULTA_bus [51];
assign \Mult13~44  = \Mult13~mac_RESULTA_bus [52];
assign \Mult13~45  = \Mult13~mac_RESULTA_bus [53];
assign \Mult13~46  = \Mult13~mac_RESULTA_bus [54];
assign \Mult13~47  = \Mult13~mac_RESULTA_bus [55];
assign \Mult13~48  = \Mult13~mac_RESULTA_bus [56];
assign \Mult13~49  = \Mult13~mac_RESULTA_bus [57];
assign \Mult13~50  = \Mult13~mac_RESULTA_bus [58];
assign \Mult13~51  = \Mult13~mac_RESULTA_bus [59];
assign \Mult13~52  = \Mult13~mac_RESULTA_bus [60];
assign \Mult13~53  = \Mult13~mac_RESULTA_bus [61];
assign \Mult13~54  = \Mult13~mac_RESULTA_bus [62];
assign \Mult13~55  = \Mult13~mac_RESULTA_bus [63];

assign \Mult12~mac_resulta  = \Mult12~mac_RESULTA_bus [0];
assign \Mult12~325  = \Mult12~mac_RESULTA_bus [1];
assign \Mult12~326  = \Mult12~mac_RESULTA_bus [2];
assign \Mult12~327  = \Mult12~mac_RESULTA_bus [3];
assign \Mult12~328  = \Mult12~mac_RESULTA_bus [4];
assign \Mult12~329  = \Mult12~mac_RESULTA_bus [5];
assign \Mult12~330  = \Mult12~mac_RESULTA_bus [6];
assign \Mult12~331  = \Mult12~mac_RESULTA_bus [7];
assign \Mult12~332  = \Mult12~mac_RESULTA_bus [8];
assign \Mult12~333  = \Mult12~mac_RESULTA_bus [9];
assign \Mult12~334  = \Mult12~mac_RESULTA_bus [10];
assign \Mult12~335  = \Mult12~mac_RESULTA_bus [11];
assign \Mult12~336  = \Mult12~mac_RESULTA_bus [12];
assign \Mult12~337  = \Mult12~mac_RESULTA_bus [13];
assign \Mult12~338  = \Mult12~mac_RESULTA_bus [14];
assign \Mult12~339  = \Mult12~mac_RESULTA_bus [15];
assign \Mult12~8  = \Mult12~mac_RESULTA_bus [16];
assign \Mult12~9  = \Mult12~mac_RESULTA_bus [17];
assign \Mult12~10  = \Mult12~mac_RESULTA_bus [18];
assign \Mult12~11  = \Mult12~mac_RESULTA_bus [19];
assign \Mult12~12  = \Mult12~mac_RESULTA_bus [20];
assign \Mult12~13  = \Mult12~mac_RESULTA_bus [21];
assign \Mult12~14  = \Mult12~mac_RESULTA_bus [22];
assign \Mult12~15  = \Mult12~mac_RESULTA_bus [23];
assign \Mult12~16  = \Mult12~mac_RESULTA_bus [24];
assign \Mult12~17  = \Mult12~mac_RESULTA_bus [25];
assign \Mult12~18  = \Mult12~mac_RESULTA_bus [26];
assign \Mult12~19  = \Mult12~mac_RESULTA_bus [27];
assign \Mult12~20  = \Mult12~mac_RESULTA_bus [28];
assign \Mult12~21  = \Mult12~mac_RESULTA_bus [29];
assign \Mult12~22  = \Mult12~mac_RESULTA_bus [30];
assign \Mult12~23  = \Mult12~mac_RESULTA_bus [31];
assign \Mult12~24  = \Mult12~mac_RESULTA_bus [32];
assign \Mult12~25  = \Mult12~mac_RESULTA_bus [33];
assign \Mult12~26  = \Mult12~mac_RESULTA_bus [34];
assign \Mult12~27  = \Mult12~mac_RESULTA_bus [35];
assign \Mult12~28  = \Mult12~mac_RESULTA_bus [36];
assign \Mult12~29  = \Mult12~mac_RESULTA_bus [37];
assign \Mult12~30  = \Mult12~mac_RESULTA_bus [38];
assign \Mult12~31  = \Mult12~mac_RESULTA_bus [39];
assign \Mult12~32  = \Mult12~mac_RESULTA_bus [40];
assign \Mult12~33  = \Mult12~mac_RESULTA_bus [41];
assign \Mult12~34  = \Mult12~mac_RESULTA_bus [42];
assign \Mult12~35  = \Mult12~mac_RESULTA_bus [43];
assign \Mult12~36  = \Mult12~mac_RESULTA_bus [44];
assign \Mult12~37  = \Mult12~mac_RESULTA_bus [45];
assign \Mult12~38  = \Mult12~mac_RESULTA_bus [46];
assign \Mult12~39  = \Mult12~mac_RESULTA_bus [47];
assign \Mult12~40  = \Mult12~mac_RESULTA_bus [48];
assign \Mult12~41  = \Mult12~mac_RESULTA_bus [49];
assign \Mult12~42  = \Mult12~mac_RESULTA_bus [50];
assign \Mult12~43  = \Mult12~mac_RESULTA_bus [51];
assign \Mult12~44  = \Mult12~mac_RESULTA_bus [52];
assign \Mult12~45  = \Mult12~mac_RESULTA_bus [53];
assign \Mult12~46  = \Mult12~mac_RESULTA_bus [54];
assign \Mult12~47  = \Mult12~mac_RESULTA_bus [55];
assign \Mult12~48  = \Mult12~mac_RESULTA_bus [56];
assign \Mult12~49  = \Mult12~mac_RESULTA_bus [57];
assign \Mult12~50  = \Mult12~mac_RESULTA_bus [58];
assign \Mult12~51  = \Mult12~mac_RESULTA_bus [59];
assign \Mult12~52  = \Mult12~mac_RESULTA_bus [60];
assign \Mult12~53  = \Mult12~mac_RESULTA_bus [61];
assign \Mult12~54  = \Mult12~mac_RESULTA_bus [62];
assign \Mult12~55  = \Mult12~mac_RESULTA_bus [63];

assign \Mult11~mac_resulta  = \Mult11~mac_RESULTA_bus [0];
assign \Mult11~325  = \Mult11~mac_RESULTA_bus [1];
assign \Mult11~326  = \Mult11~mac_RESULTA_bus [2];
assign \Mult11~327  = \Mult11~mac_RESULTA_bus [3];
assign \Mult11~328  = \Mult11~mac_RESULTA_bus [4];
assign \Mult11~329  = \Mult11~mac_RESULTA_bus [5];
assign \Mult11~330  = \Mult11~mac_RESULTA_bus [6];
assign \Mult11~331  = \Mult11~mac_RESULTA_bus [7];
assign \Mult11~332  = \Mult11~mac_RESULTA_bus [8];
assign \Mult11~333  = \Mult11~mac_RESULTA_bus [9];
assign \Mult11~334  = \Mult11~mac_RESULTA_bus [10];
assign \Mult11~335  = \Mult11~mac_RESULTA_bus [11];
assign \Mult11~336  = \Mult11~mac_RESULTA_bus [12];
assign \Mult11~337  = \Mult11~mac_RESULTA_bus [13];
assign \Mult11~338  = \Mult11~mac_RESULTA_bus [14];
assign \Mult11~339  = \Mult11~mac_RESULTA_bus [15];
assign \Mult11~8  = \Mult11~mac_RESULTA_bus [16];
assign \Mult11~9  = \Mult11~mac_RESULTA_bus [17];
assign \Mult11~10  = \Mult11~mac_RESULTA_bus [18];
assign \Mult11~11  = \Mult11~mac_RESULTA_bus [19];
assign \Mult11~12  = \Mult11~mac_RESULTA_bus [20];
assign \Mult11~13  = \Mult11~mac_RESULTA_bus [21];
assign \Mult11~14  = \Mult11~mac_RESULTA_bus [22];
assign \Mult11~15  = \Mult11~mac_RESULTA_bus [23];
assign \Mult11~16  = \Mult11~mac_RESULTA_bus [24];
assign \Mult11~17  = \Mult11~mac_RESULTA_bus [25];
assign \Mult11~18  = \Mult11~mac_RESULTA_bus [26];
assign \Mult11~19  = \Mult11~mac_RESULTA_bus [27];
assign \Mult11~20  = \Mult11~mac_RESULTA_bus [28];
assign \Mult11~21  = \Mult11~mac_RESULTA_bus [29];
assign \Mult11~22  = \Mult11~mac_RESULTA_bus [30];
assign \Mult11~23  = \Mult11~mac_RESULTA_bus [31];
assign \Mult11~24  = \Mult11~mac_RESULTA_bus [32];
assign \Mult11~25  = \Mult11~mac_RESULTA_bus [33];
assign \Mult11~26  = \Mult11~mac_RESULTA_bus [34];
assign \Mult11~27  = \Mult11~mac_RESULTA_bus [35];
assign \Mult11~28  = \Mult11~mac_RESULTA_bus [36];
assign \Mult11~29  = \Mult11~mac_RESULTA_bus [37];
assign \Mult11~30  = \Mult11~mac_RESULTA_bus [38];
assign \Mult11~31  = \Mult11~mac_RESULTA_bus [39];
assign \Mult11~32  = \Mult11~mac_RESULTA_bus [40];
assign \Mult11~33  = \Mult11~mac_RESULTA_bus [41];
assign \Mult11~34  = \Mult11~mac_RESULTA_bus [42];
assign \Mult11~35  = \Mult11~mac_RESULTA_bus [43];
assign \Mult11~36  = \Mult11~mac_RESULTA_bus [44];
assign \Mult11~37  = \Mult11~mac_RESULTA_bus [45];
assign \Mult11~38  = \Mult11~mac_RESULTA_bus [46];
assign \Mult11~39  = \Mult11~mac_RESULTA_bus [47];
assign \Mult11~40  = \Mult11~mac_RESULTA_bus [48];
assign \Mult11~41  = \Mult11~mac_RESULTA_bus [49];
assign \Mult11~42  = \Mult11~mac_RESULTA_bus [50];
assign \Mult11~43  = \Mult11~mac_RESULTA_bus [51];
assign \Mult11~44  = \Mult11~mac_RESULTA_bus [52];
assign \Mult11~45  = \Mult11~mac_RESULTA_bus [53];
assign \Mult11~46  = \Mult11~mac_RESULTA_bus [54];
assign \Mult11~47  = \Mult11~mac_RESULTA_bus [55];
assign \Mult11~48  = \Mult11~mac_RESULTA_bus [56];
assign \Mult11~49  = \Mult11~mac_RESULTA_bus [57];
assign \Mult11~50  = \Mult11~mac_RESULTA_bus [58];
assign \Mult11~51  = \Mult11~mac_RESULTA_bus [59];
assign \Mult11~52  = \Mult11~mac_RESULTA_bus [60];
assign \Mult11~53  = \Mult11~mac_RESULTA_bus [61];
assign \Mult11~54  = \Mult11~mac_RESULTA_bus [62];
assign \Mult11~55  = \Mult11~mac_RESULTA_bus [63];

assign \Mult10~mac_resulta  = \Mult10~mac_RESULTA_bus [0];
assign \Mult10~325  = \Mult10~mac_RESULTA_bus [1];
assign \Mult10~326  = \Mult10~mac_RESULTA_bus [2];
assign \Mult10~327  = \Mult10~mac_RESULTA_bus [3];
assign \Mult10~328  = \Mult10~mac_RESULTA_bus [4];
assign \Mult10~329  = \Mult10~mac_RESULTA_bus [5];
assign \Mult10~330  = \Mult10~mac_RESULTA_bus [6];
assign \Mult10~331  = \Mult10~mac_RESULTA_bus [7];
assign \Mult10~332  = \Mult10~mac_RESULTA_bus [8];
assign \Mult10~333  = \Mult10~mac_RESULTA_bus [9];
assign \Mult10~334  = \Mult10~mac_RESULTA_bus [10];
assign \Mult10~335  = \Mult10~mac_RESULTA_bus [11];
assign \Mult10~336  = \Mult10~mac_RESULTA_bus [12];
assign \Mult10~337  = \Mult10~mac_RESULTA_bus [13];
assign \Mult10~338  = \Mult10~mac_RESULTA_bus [14];
assign \Mult10~339  = \Mult10~mac_RESULTA_bus [15];
assign \Mult10~8  = \Mult10~mac_RESULTA_bus [16];
assign \Mult10~9  = \Mult10~mac_RESULTA_bus [17];
assign \Mult10~10  = \Mult10~mac_RESULTA_bus [18];
assign \Mult10~11  = \Mult10~mac_RESULTA_bus [19];
assign \Mult10~12  = \Mult10~mac_RESULTA_bus [20];
assign \Mult10~13  = \Mult10~mac_RESULTA_bus [21];
assign \Mult10~14  = \Mult10~mac_RESULTA_bus [22];
assign \Mult10~15  = \Mult10~mac_RESULTA_bus [23];
assign \Mult10~16  = \Mult10~mac_RESULTA_bus [24];
assign \Mult10~17  = \Mult10~mac_RESULTA_bus [25];
assign \Mult10~18  = \Mult10~mac_RESULTA_bus [26];
assign \Mult10~19  = \Mult10~mac_RESULTA_bus [27];
assign \Mult10~20  = \Mult10~mac_RESULTA_bus [28];
assign \Mult10~21  = \Mult10~mac_RESULTA_bus [29];
assign \Mult10~22  = \Mult10~mac_RESULTA_bus [30];
assign \Mult10~23  = \Mult10~mac_RESULTA_bus [31];
assign \Mult10~24  = \Mult10~mac_RESULTA_bus [32];
assign \Mult10~25  = \Mult10~mac_RESULTA_bus [33];
assign \Mult10~26  = \Mult10~mac_RESULTA_bus [34];
assign \Mult10~27  = \Mult10~mac_RESULTA_bus [35];
assign \Mult10~28  = \Mult10~mac_RESULTA_bus [36];
assign \Mult10~29  = \Mult10~mac_RESULTA_bus [37];
assign \Mult10~30  = \Mult10~mac_RESULTA_bus [38];
assign \Mult10~31  = \Mult10~mac_RESULTA_bus [39];
assign \Mult10~32  = \Mult10~mac_RESULTA_bus [40];
assign \Mult10~33  = \Mult10~mac_RESULTA_bus [41];
assign \Mult10~34  = \Mult10~mac_RESULTA_bus [42];
assign \Mult10~35  = \Mult10~mac_RESULTA_bus [43];
assign \Mult10~36  = \Mult10~mac_RESULTA_bus [44];
assign \Mult10~37  = \Mult10~mac_RESULTA_bus [45];
assign \Mult10~38  = \Mult10~mac_RESULTA_bus [46];
assign \Mult10~39  = \Mult10~mac_RESULTA_bus [47];
assign \Mult10~40  = \Mult10~mac_RESULTA_bus [48];
assign \Mult10~41  = \Mult10~mac_RESULTA_bus [49];
assign \Mult10~42  = \Mult10~mac_RESULTA_bus [50];
assign \Mult10~43  = \Mult10~mac_RESULTA_bus [51];
assign \Mult10~44  = \Mult10~mac_RESULTA_bus [52];
assign \Mult10~45  = \Mult10~mac_RESULTA_bus [53];
assign \Mult10~46  = \Mult10~mac_RESULTA_bus [54];
assign \Mult10~47  = \Mult10~mac_RESULTA_bus [55];
assign \Mult10~48  = \Mult10~mac_RESULTA_bus [56];
assign \Mult10~49  = \Mult10~mac_RESULTA_bus [57];
assign \Mult10~50  = \Mult10~mac_RESULTA_bus [58];
assign \Mult10~51  = \Mult10~mac_RESULTA_bus [59];
assign \Mult10~52  = \Mult10~mac_RESULTA_bus [60];
assign \Mult10~53  = \Mult10~mac_RESULTA_bus [61];
assign \Mult10~54  = \Mult10~mac_RESULTA_bus [62];
assign \Mult10~55  = \Mult10~mac_RESULTA_bus [63];

assign \Mult9~mac_resulta  = \Mult9~mac_RESULTA_bus [0];
assign \Mult9~325  = \Mult9~mac_RESULTA_bus [1];
assign \Mult9~326  = \Mult9~mac_RESULTA_bus [2];
assign \Mult9~327  = \Mult9~mac_RESULTA_bus [3];
assign \Mult9~328  = \Mult9~mac_RESULTA_bus [4];
assign \Mult9~329  = \Mult9~mac_RESULTA_bus [5];
assign \Mult9~330  = \Mult9~mac_RESULTA_bus [6];
assign \Mult9~331  = \Mult9~mac_RESULTA_bus [7];
assign \Mult9~332  = \Mult9~mac_RESULTA_bus [8];
assign \Mult9~333  = \Mult9~mac_RESULTA_bus [9];
assign \Mult9~334  = \Mult9~mac_RESULTA_bus [10];
assign \Mult9~335  = \Mult9~mac_RESULTA_bus [11];
assign \Mult9~336  = \Mult9~mac_RESULTA_bus [12];
assign \Mult9~337  = \Mult9~mac_RESULTA_bus [13];
assign \Mult9~338  = \Mult9~mac_RESULTA_bus [14];
assign \Mult9~339  = \Mult9~mac_RESULTA_bus [15];
assign \Mult9~8  = \Mult9~mac_RESULTA_bus [16];
assign \Mult9~9  = \Mult9~mac_RESULTA_bus [17];
assign \Mult9~10  = \Mult9~mac_RESULTA_bus [18];
assign \Mult9~11  = \Mult9~mac_RESULTA_bus [19];
assign \Mult9~12  = \Mult9~mac_RESULTA_bus [20];
assign \Mult9~13  = \Mult9~mac_RESULTA_bus [21];
assign \Mult9~14  = \Mult9~mac_RESULTA_bus [22];
assign \Mult9~15  = \Mult9~mac_RESULTA_bus [23];
assign \Mult9~16  = \Mult9~mac_RESULTA_bus [24];
assign \Mult9~17  = \Mult9~mac_RESULTA_bus [25];
assign \Mult9~18  = \Mult9~mac_RESULTA_bus [26];
assign \Mult9~19  = \Mult9~mac_RESULTA_bus [27];
assign \Mult9~20  = \Mult9~mac_RESULTA_bus [28];
assign \Mult9~21  = \Mult9~mac_RESULTA_bus [29];
assign \Mult9~22  = \Mult9~mac_RESULTA_bus [30];
assign \Mult9~23  = \Mult9~mac_RESULTA_bus [31];
assign \Mult9~24  = \Mult9~mac_RESULTA_bus [32];
assign \Mult9~25  = \Mult9~mac_RESULTA_bus [33];
assign \Mult9~26  = \Mult9~mac_RESULTA_bus [34];
assign \Mult9~27  = \Mult9~mac_RESULTA_bus [35];
assign \Mult9~28  = \Mult9~mac_RESULTA_bus [36];
assign \Mult9~29  = \Mult9~mac_RESULTA_bus [37];
assign \Mult9~30  = \Mult9~mac_RESULTA_bus [38];
assign \Mult9~31  = \Mult9~mac_RESULTA_bus [39];
assign \Mult9~32  = \Mult9~mac_RESULTA_bus [40];
assign \Mult9~33  = \Mult9~mac_RESULTA_bus [41];
assign \Mult9~34  = \Mult9~mac_RESULTA_bus [42];
assign \Mult9~35  = \Mult9~mac_RESULTA_bus [43];
assign \Mult9~36  = \Mult9~mac_RESULTA_bus [44];
assign \Mult9~37  = \Mult9~mac_RESULTA_bus [45];
assign \Mult9~38  = \Mult9~mac_RESULTA_bus [46];
assign \Mult9~39  = \Mult9~mac_RESULTA_bus [47];
assign \Mult9~40  = \Mult9~mac_RESULTA_bus [48];
assign \Mult9~41  = \Mult9~mac_RESULTA_bus [49];
assign \Mult9~42  = \Mult9~mac_RESULTA_bus [50];
assign \Mult9~43  = \Mult9~mac_RESULTA_bus [51];
assign \Mult9~44  = \Mult9~mac_RESULTA_bus [52];
assign \Mult9~45  = \Mult9~mac_RESULTA_bus [53];
assign \Mult9~46  = \Mult9~mac_RESULTA_bus [54];
assign \Mult9~47  = \Mult9~mac_RESULTA_bus [55];
assign \Mult9~48  = \Mult9~mac_RESULTA_bus [56];
assign \Mult9~49  = \Mult9~mac_RESULTA_bus [57];
assign \Mult9~50  = \Mult9~mac_RESULTA_bus [58];
assign \Mult9~51  = \Mult9~mac_RESULTA_bus [59];
assign \Mult9~52  = \Mult9~mac_RESULTA_bus [60];
assign \Mult9~53  = \Mult9~mac_RESULTA_bus [61];
assign \Mult9~54  = \Mult9~mac_RESULTA_bus [62];
assign \Mult9~55  = \Mult9~mac_RESULTA_bus [63];

assign \Mult8~mac_resulta  = \Mult8~mac_RESULTA_bus [0];
assign \Mult8~325  = \Mult8~mac_RESULTA_bus [1];
assign \Mult8~326  = \Mult8~mac_RESULTA_bus [2];
assign \Mult8~327  = \Mult8~mac_RESULTA_bus [3];
assign \Mult8~328  = \Mult8~mac_RESULTA_bus [4];
assign \Mult8~329  = \Mult8~mac_RESULTA_bus [5];
assign \Mult8~330  = \Mult8~mac_RESULTA_bus [6];
assign \Mult8~331  = \Mult8~mac_RESULTA_bus [7];
assign \Mult8~332  = \Mult8~mac_RESULTA_bus [8];
assign \Mult8~333  = \Mult8~mac_RESULTA_bus [9];
assign \Mult8~334  = \Mult8~mac_RESULTA_bus [10];
assign \Mult8~335  = \Mult8~mac_RESULTA_bus [11];
assign \Mult8~336  = \Mult8~mac_RESULTA_bus [12];
assign \Mult8~337  = \Mult8~mac_RESULTA_bus [13];
assign \Mult8~338  = \Mult8~mac_RESULTA_bus [14];
assign \Mult8~339  = \Mult8~mac_RESULTA_bus [15];
assign \Mult8~8  = \Mult8~mac_RESULTA_bus [16];
assign \Mult8~9  = \Mult8~mac_RESULTA_bus [17];
assign \Mult8~10  = \Mult8~mac_RESULTA_bus [18];
assign \Mult8~11  = \Mult8~mac_RESULTA_bus [19];
assign \Mult8~12  = \Mult8~mac_RESULTA_bus [20];
assign \Mult8~13  = \Mult8~mac_RESULTA_bus [21];
assign \Mult8~14  = \Mult8~mac_RESULTA_bus [22];
assign \Mult8~15  = \Mult8~mac_RESULTA_bus [23];
assign \Mult8~16  = \Mult8~mac_RESULTA_bus [24];
assign \Mult8~17  = \Mult8~mac_RESULTA_bus [25];
assign \Mult8~18  = \Mult8~mac_RESULTA_bus [26];
assign \Mult8~19  = \Mult8~mac_RESULTA_bus [27];
assign \Mult8~20  = \Mult8~mac_RESULTA_bus [28];
assign \Mult8~21  = \Mult8~mac_RESULTA_bus [29];
assign \Mult8~22  = \Mult8~mac_RESULTA_bus [30];
assign \Mult8~23  = \Mult8~mac_RESULTA_bus [31];
assign \Mult8~24  = \Mult8~mac_RESULTA_bus [32];
assign \Mult8~25  = \Mult8~mac_RESULTA_bus [33];
assign \Mult8~26  = \Mult8~mac_RESULTA_bus [34];
assign \Mult8~27  = \Mult8~mac_RESULTA_bus [35];
assign \Mult8~28  = \Mult8~mac_RESULTA_bus [36];
assign \Mult8~29  = \Mult8~mac_RESULTA_bus [37];
assign \Mult8~30  = \Mult8~mac_RESULTA_bus [38];
assign \Mult8~31  = \Mult8~mac_RESULTA_bus [39];
assign \Mult8~32  = \Mult8~mac_RESULTA_bus [40];
assign \Mult8~33  = \Mult8~mac_RESULTA_bus [41];
assign \Mult8~34  = \Mult8~mac_RESULTA_bus [42];
assign \Mult8~35  = \Mult8~mac_RESULTA_bus [43];
assign \Mult8~36  = \Mult8~mac_RESULTA_bus [44];
assign \Mult8~37  = \Mult8~mac_RESULTA_bus [45];
assign \Mult8~38  = \Mult8~mac_RESULTA_bus [46];
assign \Mult8~39  = \Mult8~mac_RESULTA_bus [47];
assign \Mult8~40  = \Mult8~mac_RESULTA_bus [48];
assign \Mult8~41  = \Mult8~mac_RESULTA_bus [49];
assign \Mult8~42  = \Mult8~mac_RESULTA_bus [50];
assign \Mult8~43  = \Mult8~mac_RESULTA_bus [51];
assign \Mult8~44  = \Mult8~mac_RESULTA_bus [52];
assign \Mult8~45  = \Mult8~mac_RESULTA_bus [53];
assign \Mult8~46  = \Mult8~mac_RESULTA_bus [54];
assign \Mult8~47  = \Mult8~mac_RESULTA_bus [55];
assign \Mult8~48  = \Mult8~mac_RESULTA_bus [56];
assign \Mult8~49  = \Mult8~mac_RESULTA_bus [57];
assign \Mult8~50  = \Mult8~mac_RESULTA_bus [58];
assign \Mult8~51  = \Mult8~mac_RESULTA_bus [59];
assign \Mult8~52  = \Mult8~mac_RESULTA_bus [60];
assign \Mult8~53  = \Mult8~mac_RESULTA_bus [61];
assign \Mult8~54  = \Mult8~mac_RESULTA_bus [62];
assign \Mult8~55  = \Mult8~mac_RESULTA_bus [63];

assign \Mult7~mac_resulta  = \Mult7~mac_RESULTA_bus [0];
assign \Mult7~325  = \Mult7~mac_RESULTA_bus [1];
assign \Mult7~326  = \Mult7~mac_RESULTA_bus [2];
assign \Mult7~327  = \Mult7~mac_RESULTA_bus [3];
assign \Mult7~328  = \Mult7~mac_RESULTA_bus [4];
assign \Mult7~329  = \Mult7~mac_RESULTA_bus [5];
assign \Mult7~330  = \Mult7~mac_RESULTA_bus [6];
assign \Mult7~331  = \Mult7~mac_RESULTA_bus [7];
assign \Mult7~332  = \Mult7~mac_RESULTA_bus [8];
assign \Mult7~333  = \Mult7~mac_RESULTA_bus [9];
assign \Mult7~334  = \Mult7~mac_RESULTA_bus [10];
assign \Mult7~335  = \Mult7~mac_RESULTA_bus [11];
assign \Mult7~336  = \Mult7~mac_RESULTA_bus [12];
assign \Mult7~337  = \Mult7~mac_RESULTA_bus [13];
assign \Mult7~338  = \Mult7~mac_RESULTA_bus [14];
assign \Mult7~339  = \Mult7~mac_RESULTA_bus [15];
assign \Mult7~8  = \Mult7~mac_RESULTA_bus [16];
assign \Mult7~9  = \Mult7~mac_RESULTA_bus [17];
assign \Mult7~10  = \Mult7~mac_RESULTA_bus [18];
assign \Mult7~11  = \Mult7~mac_RESULTA_bus [19];
assign \Mult7~12  = \Mult7~mac_RESULTA_bus [20];
assign \Mult7~13  = \Mult7~mac_RESULTA_bus [21];
assign \Mult7~14  = \Mult7~mac_RESULTA_bus [22];
assign \Mult7~15  = \Mult7~mac_RESULTA_bus [23];
assign \Mult7~16  = \Mult7~mac_RESULTA_bus [24];
assign \Mult7~17  = \Mult7~mac_RESULTA_bus [25];
assign \Mult7~18  = \Mult7~mac_RESULTA_bus [26];
assign \Mult7~19  = \Mult7~mac_RESULTA_bus [27];
assign \Mult7~20  = \Mult7~mac_RESULTA_bus [28];
assign \Mult7~21  = \Mult7~mac_RESULTA_bus [29];
assign \Mult7~22  = \Mult7~mac_RESULTA_bus [30];
assign \Mult7~23  = \Mult7~mac_RESULTA_bus [31];
assign \Mult7~24  = \Mult7~mac_RESULTA_bus [32];
assign \Mult7~25  = \Mult7~mac_RESULTA_bus [33];
assign \Mult7~26  = \Mult7~mac_RESULTA_bus [34];
assign \Mult7~27  = \Mult7~mac_RESULTA_bus [35];
assign \Mult7~28  = \Mult7~mac_RESULTA_bus [36];
assign \Mult7~29  = \Mult7~mac_RESULTA_bus [37];
assign \Mult7~30  = \Mult7~mac_RESULTA_bus [38];
assign \Mult7~31  = \Mult7~mac_RESULTA_bus [39];
assign \Mult7~32  = \Mult7~mac_RESULTA_bus [40];
assign \Mult7~33  = \Mult7~mac_RESULTA_bus [41];
assign \Mult7~34  = \Mult7~mac_RESULTA_bus [42];
assign \Mult7~35  = \Mult7~mac_RESULTA_bus [43];
assign \Mult7~36  = \Mult7~mac_RESULTA_bus [44];
assign \Mult7~37  = \Mult7~mac_RESULTA_bus [45];
assign \Mult7~38  = \Mult7~mac_RESULTA_bus [46];
assign \Mult7~39  = \Mult7~mac_RESULTA_bus [47];
assign \Mult7~40  = \Mult7~mac_RESULTA_bus [48];
assign \Mult7~41  = \Mult7~mac_RESULTA_bus [49];
assign \Mult7~42  = \Mult7~mac_RESULTA_bus [50];
assign \Mult7~43  = \Mult7~mac_RESULTA_bus [51];
assign \Mult7~44  = \Mult7~mac_RESULTA_bus [52];
assign \Mult7~45  = \Mult7~mac_RESULTA_bus [53];
assign \Mult7~46  = \Mult7~mac_RESULTA_bus [54];
assign \Mult7~47  = \Mult7~mac_RESULTA_bus [55];
assign \Mult7~48  = \Mult7~mac_RESULTA_bus [56];
assign \Mult7~49  = \Mult7~mac_RESULTA_bus [57];
assign \Mult7~50  = \Mult7~mac_RESULTA_bus [58];
assign \Mult7~51  = \Mult7~mac_RESULTA_bus [59];
assign \Mult7~52  = \Mult7~mac_RESULTA_bus [60];
assign \Mult7~53  = \Mult7~mac_RESULTA_bus [61];
assign \Mult7~54  = \Mult7~mac_RESULTA_bus [62];
assign \Mult7~55  = \Mult7~mac_RESULTA_bus [63];

assign \Mult6~mac_resulta  = \Mult6~mac_RESULTA_bus [0];
assign \Mult6~325  = \Mult6~mac_RESULTA_bus [1];
assign \Mult6~326  = \Mult6~mac_RESULTA_bus [2];
assign \Mult6~327  = \Mult6~mac_RESULTA_bus [3];
assign \Mult6~328  = \Mult6~mac_RESULTA_bus [4];
assign \Mult6~329  = \Mult6~mac_RESULTA_bus [5];
assign \Mult6~330  = \Mult6~mac_RESULTA_bus [6];
assign \Mult6~331  = \Mult6~mac_RESULTA_bus [7];
assign \Mult6~332  = \Mult6~mac_RESULTA_bus [8];
assign \Mult6~333  = \Mult6~mac_RESULTA_bus [9];
assign \Mult6~334  = \Mult6~mac_RESULTA_bus [10];
assign \Mult6~335  = \Mult6~mac_RESULTA_bus [11];
assign \Mult6~336  = \Mult6~mac_RESULTA_bus [12];
assign \Mult6~337  = \Mult6~mac_RESULTA_bus [13];
assign \Mult6~338  = \Mult6~mac_RESULTA_bus [14];
assign \Mult6~339  = \Mult6~mac_RESULTA_bus [15];
assign \Mult6~8  = \Mult6~mac_RESULTA_bus [16];
assign \Mult6~9  = \Mult6~mac_RESULTA_bus [17];
assign \Mult6~10  = \Mult6~mac_RESULTA_bus [18];
assign \Mult6~11  = \Mult6~mac_RESULTA_bus [19];
assign \Mult6~12  = \Mult6~mac_RESULTA_bus [20];
assign \Mult6~13  = \Mult6~mac_RESULTA_bus [21];
assign \Mult6~14  = \Mult6~mac_RESULTA_bus [22];
assign \Mult6~15  = \Mult6~mac_RESULTA_bus [23];
assign \Mult6~16  = \Mult6~mac_RESULTA_bus [24];
assign \Mult6~17  = \Mult6~mac_RESULTA_bus [25];
assign \Mult6~18  = \Mult6~mac_RESULTA_bus [26];
assign \Mult6~19  = \Mult6~mac_RESULTA_bus [27];
assign \Mult6~20  = \Mult6~mac_RESULTA_bus [28];
assign \Mult6~21  = \Mult6~mac_RESULTA_bus [29];
assign \Mult6~22  = \Mult6~mac_RESULTA_bus [30];
assign \Mult6~23  = \Mult6~mac_RESULTA_bus [31];
assign \Mult6~24  = \Mult6~mac_RESULTA_bus [32];
assign \Mult6~25  = \Mult6~mac_RESULTA_bus [33];
assign \Mult6~26  = \Mult6~mac_RESULTA_bus [34];
assign \Mult6~27  = \Mult6~mac_RESULTA_bus [35];
assign \Mult6~28  = \Mult6~mac_RESULTA_bus [36];
assign \Mult6~29  = \Mult6~mac_RESULTA_bus [37];
assign \Mult6~30  = \Mult6~mac_RESULTA_bus [38];
assign \Mult6~31  = \Mult6~mac_RESULTA_bus [39];
assign \Mult6~32  = \Mult6~mac_RESULTA_bus [40];
assign \Mult6~33  = \Mult6~mac_RESULTA_bus [41];
assign \Mult6~34  = \Mult6~mac_RESULTA_bus [42];
assign \Mult6~35  = \Mult6~mac_RESULTA_bus [43];
assign \Mult6~36  = \Mult6~mac_RESULTA_bus [44];
assign \Mult6~37  = \Mult6~mac_RESULTA_bus [45];
assign \Mult6~38  = \Mult6~mac_RESULTA_bus [46];
assign \Mult6~39  = \Mult6~mac_RESULTA_bus [47];
assign \Mult6~40  = \Mult6~mac_RESULTA_bus [48];
assign \Mult6~41  = \Mult6~mac_RESULTA_bus [49];
assign \Mult6~42  = \Mult6~mac_RESULTA_bus [50];
assign \Mult6~43  = \Mult6~mac_RESULTA_bus [51];
assign \Mult6~44  = \Mult6~mac_RESULTA_bus [52];
assign \Mult6~45  = \Mult6~mac_RESULTA_bus [53];
assign \Mult6~46  = \Mult6~mac_RESULTA_bus [54];
assign \Mult6~47  = \Mult6~mac_RESULTA_bus [55];
assign \Mult6~48  = \Mult6~mac_RESULTA_bus [56];
assign \Mult6~49  = \Mult6~mac_RESULTA_bus [57];
assign \Mult6~50  = \Mult6~mac_RESULTA_bus [58];
assign \Mult6~51  = \Mult6~mac_RESULTA_bus [59];
assign \Mult6~52  = \Mult6~mac_RESULTA_bus [60];
assign \Mult6~53  = \Mult6~mac_RESULTA_bus [61];
assign \Mult6~54  = \Mult6~mac_RESULTA_bus [62];
assign \Mult6~55  = \Mult6~mac_RESULTA_bus [63];

assign \Mult5~mac_resulta  = \Mult5~mac_RESULTA_bus [0];
assign \Mult5~325  = \Mult5~mac_RESULTA_bus [1];
assign \Mult5~326  = \Mult5~mac_RESULTA_bus [2];
assign \Mult5~327  = \Mult5~mac_RESULTA_bus [3];
assign \Mult5~328  = \Mult5~mac_RESULTA_bus [4];
assign \Mult5~329  = \Mult5~mac_RESULTA_bus [5];
assign \Mult5~330  = \Mult5~mac_RESULTA_bus [6];
assign \Mult5~331  = \Mult5~mac_RESULTA_bus [7];
assign \Mult5~332  = \Mult5~mac_RESULTA_bus [8];
assign \Mult5~333  = \Mult5~mac_RESULTA_bus [9];
assign \Mult5~334  = \Mult5~mac_RESULTA_bus [10];
assign \Mult5~335  = \Mult5~mac_RESULTA_bus [11];
assign \Mult5~336  = \Mult5~mac_RESULTA_bus [12];
assign \Mult5~337  = \Mult5~mac_RESULTA_bus [13];
assign \Mult5~338  = \Mult5~mac_RESULTA_bus [14];
assign \Mult5~339  = \Mult5~mac_RESULTA_bus [15];
assign \Mult5~8  = \Mult5~mac_RESULTA_bus [16];
assign \Mult5~9  = \Mult5~mac_RESULTA_bus [17];
assign \Mult5~10  = \Mult5~mac_RESULTA_bus [18];
assign \Mult5~11  = \Mult5~mac_RESULTA_bus [19];
assign \Mult5~12  = \Mult5~mac_RESULTA_bus [20];
assign \Mult5~13  = \Mult5~mac_RESULTA_bus [21];
assign \Mult5~14  = \Mult5~mac_RESULTA_bus [22];
assign \Mult5~15  = \Mult5~mac_RESULTA_bus [23];
assign \Mult5~16  = \Mult5~mac_RESULTA_bus [24];
assign \Mult5~17  = \Mult5~mac_RESULTA_bus [25];
assign \Mult5~18  = \Mult5~mac_RESULTA_bus [26];
assign \Mult5~19  = \Mult5~mac_RESULTA_bus [27];
assign \Mult5~20  = \Mult5~mac_RESULTA_bus [28];
assign \Mult5~21  = \Mult5~mac_RESULTA_bus [29];
assign \Mult5~22  = \Mult5~mac_RESULTA_bus [30];
assign \Mult5~23  = \Mult5~mac_RESULTA_bus [31];
assign \Mult5~24  = \Mult5~mac_RESULTA_bus [32];
assign \Mult5~25  = \Mult5~mac_RESULTA_bus [33];
assign \Mult5~26  = \Mult5~mac_RESULTA_bus [34];
assign \Mult5~27  = \Mult5~mac_RESULTA_bus [35];
assign \Mult5~28  = \Mult5~mac_RESULTA_bus [36];
assign \Mult5~29  = \Mult5~mac_RESULTA_bus [37];
assign \Mult5~30  = \Mult5~mac_RESULTA_bus [38];
assign \Mult5~31  = \Mult5~mac_RESULTA_bus [39];
assign \Mult5~32  = \Mult5~mac_RESULTA_bus [40];
assign \Mult5~33  = \Mult5~mac_RESULTA_bus [41];
assign \Mult5~34  = \Mult5~mac_RESULTA_bus [42];
assign \Mult5~35  = \Mult5~mac_RESULTA_bus [43];
assign \Mult5~36  = \Mult5~mac_RESULTA_bus [44];
assign \Mult5~37  = \Mult5~mac_RESULTA_bus [45];
assign \Mult5~38  = \Mult5~mac_RESULTA_bus [46];
assign \Mult5~39  = \Mult5~mac_RESULTA_bus [47];
assign \Mult5~40  = \Mult5~mac_RESULTA_bus [48];
assign \Mult5~41  = \Mult5~mac_RESULTA_bus [49];
assign \Mult5~42  = \Mult5~mac_RESULTA_bus [50];
assign \Mult5~43  = \Mult5~mac_RESULTA_bus [51];
assign \Mult5~44  = \Mult5~mac_RESULTA_bus [52];
assign \Mult5~45  = \Mult5~mac_RESULTA_bus [53];
assign \Mult5~46  = \Mult5~mac_RESULTA_bus [54];
assign \Mult5~47  = \Mult5~mac_RESULTA_bus [55];
assign \Mult5~48  = \Mult5~mac_RESULTA_bus [56];
assign \Mult5~49  = \Mult5~mac_RESULTA_bus [57];
assign \Mult5~50  = \Mult5~mac_RESULTA_bus [58];
assign \Mult5~51  = \Mult5~mac_RESULTA_bus [59];
assign \Mult5~52  = \Mult5~mac_RESULTA_bus [60];
assign \Mult5~53  = \Mult5~mac_RESULTA_bus [61];
assign \Mult5~54  = \Mult5~mac_RESULTA_bus [62];
assign \Mult5~55  = \Mult5~mac_RESULTA_bus [63];

assign \Mult4~mac_resulta  = \Mult4~mac_RESULTA_bus [0];
assign \Mult4~325  = \Mult4~mac_RESULTA_bus [1];
assign \Mult4~326  = \Mult4~mac_RESULTA_bus [2];
assign \Mult4~327  = \Mult4~mac_RESULTA_bus [3];
assign \Mult4~328  = \Mult4~mac_RESULTA_bus [4];
assign \Mult4~329  = \Mult4~mac_RESULTA_bus [5];
assign \Mult4~330  = \Mult4~mac_RESULTA_bus [6];
assign \Mult4~331  = \Mult4~mac_RESULTA_bus [7];
assign \Mult4~332  = \Mult4~mac_RESULTA_bus [8];
assign \Mult4~333  = \Mult4~mac_RESULTA_bus [9];
assign \Mult4~334  = \Mult4~mac_RESULTA_bus [10];
assign \Mult4~335  = \Mult4~mac_RESULTA_bus [11];
assign \Mult4~336  = \Mult4~mac_RESULTA_bus [12];
assign \Mult4~337  = \Mult4~mac_RESULTA_bus [13];
assign \Mult4~338  = \Mult4~mac_RESULTA_bus [14];
assign \Mult4~339  = \Mult4~mac_RESULTA_bus [15];
assign \Mult4~8  = \Mult4~mac_RESULTA_bus [16];
assign \Mult4~9  = \Mult4~mac_RESULTA_bus [17];
assign \Mult4~10  = \Mult4~mac_RESULTA_bus [18];
assign \Mult4~11  = \Mult4~mac_RESULTA_bus [19];
assign \Mult4~12  = \Mult4~mac_RESULTA_bus [20];
assign \Mult4~13  = \Mult4~mac_RESULTA_bus [21];
assign \Mult4~14  = \Mult4~mac_RESULTA_bus [22];
assign \Mult4~15  = \Mult4~mac_RESULTA_bus [23];
assign \Mult4~16  = \Mult4~mac_RESULTA_bus [24];
assign \Mult4~17  = \Mult4~mac_RESULTA_bus [25];
assign \Mult4~18  = \Mult4~mac_RESULTA_bus [26];
assign \Mult4~19  = \Mult4~mac_RESULTA_bus [27];
assign \Mult4~20  = \Mult4~mac_RESULTA_bus [28];
assign \Mult4~21  = \Mult4~mac_RESULTA_bus [29];
assign \Mult4~22  = \Mult4~mac_RESULTA_bus [30];
assign \Mult4~23  = \Mult4~mac_RESULTA_bus [31];
assign \Mult4~24  = \Mult4~mac_RESULTA_bus [32];
assign \Mult4~25  = \Mult4~mac_RESULTA_bus [33];
assign \Mult4~26  = \Mult4~mac_RESULTA_bus [34];
assign \Mult4~27  = \Mult4~mac_RESULTA_bus [35];
assign \Mult4~28  = \Mult4~mac_RESULTA_bus [36];
assign \Mult4~29  = \Mult4~mac_RESULTA_bus [37];
assign \Mult4~30  = \Mult4~mac_RESULTA_bus [38];
assign \Mult4~31  = \Mult4~mac_RESULTA_bus [39];
assign \Mult4~32  = \Mult4~mac_RESULTA_bus [40];
assign \Mult4~33  = \Mult4~mac_RESULTA_bus [41];
assign \Mult4~34  = \Mult4~mac_RESULTA_bus [42];
assign \Mult4~35  = \Mult4~mac_RESULTA_bus [43];
assign \Mult4~36  = \Mult4~mac_RESULTA_bus [44];
assign \Mult4~37  = \Mult4~mac_RESULTA_bus [45];
assign \Mult4~38  = \Mult4~mac_RESULTA_bus [46];
assign \Mult4~39  = \Mult4~mac_RESULTA_bus [47];
assign \Mult4~40  = \Mult4~mac_RESULTA_bus [48];
assign \Mult4~41  = \Mult4~mac_RESULTA_bus [49];
assign \Mult4~42  = \Mult4~mac_RESULTA_bus [50];
assign \Mult4~43  = \Mult4~mac_RESULTA_bus [51];
assign \Mult4~44  = \Mult4~mac_RESULTA_bus [52];
assign \Mult4~45  = \Mult4~mac_RESULTA_bus [53];
assign \Mult4~46  = \Mult4~mac_RESULTA_bus [54];
assign \Mult4~47  = \Mult4~mac_RESULTA_bus [55];
assign \Mult4~48  = \Mult4~mac_RESULTA_bus [56];
assign \Mult4~49  = \Mult4~mac_RESULTA_bus [57];
assign \Mult4~50  = \Mult4~mac_RESULTA_bus [58];
assign \Mult4~51  = \Mult4~mac_RESULTA_bus [59];
assign \Mult4~52  = \Mult4~mac_RESULTA_bus [60];
assign \Mult4~53  = \Mult4~mac_RESULTA_bus [61];
assign \Mult4~54  = \Mult4~mac_RESULTA_bus [62];
assign \Mult4~55  = \Mult4~mac_RESULTA_bus [63];

assign \Mult3~mac_resulta  = \Mult3~mac_RESULTA_bus [0];
assign \Mult3~325  = \Mult3~mac_RESULTA_bus [1];
assign \Mult3~326  = \Mult3~mac_RESULTA_bus [2];
assign \Mult3~327  = \Mult3~mac_RESULTA_bus [3];
assign \Mult3~328  = \Mult3~mac_RESULTA_bus [4];
assign \Mult3~329  = \Mult3~mac_RESULTA_bus [5];
assign \Mult3~330  = \Mult3~mac_RESULTA_bus [6];
assign \Mult3~331  = \Mult3~mac_RESULTA_bus [7];
assign \Mult3~332  = \Mult3~mac_RESULTA_bus [8];
assign \Mult3~333  = \Mult3~mac_RESULTA_bus [9];
assign \Mult3~334  = \Mult3~mac_RESULTA_bus [10];
assign \Mult3~335  = \Mult3~mac_RESULTA_bus [11];
assign \Mult3~336  = \Mult3~mac_RESULTA_bus [12];
assign \Mult3~337  = \Mult3~mac_RESULTA_bus [13];
assign \Mult3~338  = \Mult3~mac_RESULTA_bus [14];
assign \Mult3~339  = \Mult3~mac_RESULTA_bus [15];
assign \Mult3~8  = \Mult3~mac_RESULTA_bus [16];
assign \Mult3~9  = \Mult3~mac_RESULTA_bus [17];
assign \Mult3~10  = \Mult3~mac_RESULTA_bus [18];
assign \Mult3~11  = \Mult3~mac_RESULTA_bus [19];
assign \Mult3~12  = \Mult3~mac_RESULTA_bus [20];
assign \Mult3~13  = \Mult3~mac_RESULTA_bus [21];
assign \Mult3~14  = \Mult3~mac_RESULTA_bus [22];
assign \Mult3~15  = \Mult3~mac_RESULTA_bus [23];
assign \Mult3~16  = \Mult3~mac_RESULTA_bus [24];
assign \Mult3~17  = \Mult3~mac_RESULTA_bus [25];
assign \Mult3~18  = \Mult3~mac_RESULTA_bus [26];
assign \Mult3~19  = \Mult3~mac_RESULTA_bus [27];
assign \Mult3~20  = \Mult3~mac_RESULTA_bus [28];
assign \Mult3~21  = \Mult3~mac_RESULTA_bus [29];
assign \Mult3~22  = \Mult3~mac_RESULTA_bus [30];
assign \Mult3~23  = \Mult3~mac_RESULTA_bus [31];
assign \Mult3~24  = \Mult3~mac_RESULTA_bus [32];
assign \Mult3~25  = \Mult3~mac_RESULTA_bus [33];
assign \Mult3~26  = \Mult3~mac_RESULTA_bus [34];
assign \Mult3~27  = \Mult3~mac_RESULTA_bus [35];
assign \Mult3~28  = \Mult3~mac_RESULTA_bus [36];
assign \Mult3~29  = \Mult3~mac_RESULTA_bus [37];
assign \Mult3~30  = \Mult3~mac_RESULTA_bus [38];
assign \Mult3~31  = \Mult3~mac_RESULTA_bus [39];
assign \Mult3~32  = \Mult3~mac_RESULTA_bus [40];
assign \Mult3~33  = \Mult3~mac_RESULTA_bus [41];
assign \Mult3~34  = \Mult3~mac_RESULTA_bus [42];
assign \Mult3~35  = \Mult3~mac_RESULTA_bus [43];
assign \Mult3~36  = \Mult3~mac_RESULTA_bus [44];
assign \Mult3~37  = \Mult3~mac_RESULTA_bus [45];
assign \Mult3~38  = \Mult3~mac_RESULTA_bus [46];
assign \Mult3~39  = \Mult3~mac_RESULTA_bus [47];
assign \Mult3~40  = \Mult3~mac_RESULTA_bus [48];
assign \Mult3~41  = \Mult3~mac_RESULTA_bus [49];
assign \Mult3~42  = \Mult3~mac_RESULTA_bus [50];
assign \Mult3~43  = \Mult3~mac_RESULTA_bus [51];
assign \Mult3~44  = \Mult3~mac_RESULTA_bus [52];
assign \Mult3~45  = \Mult3~mac_RESULTA_bus [53];
assign \Mult3~46  = \Mult3~mac_RESULTA_bus [54];
assign \Mult3~47  = \Mult3~mac_RESULTA_bus [55];
assign \Mult3~48  = \Mult3~mac_RESULTA_bus [56];
assign \Mult3~49  = \Mult3~mac_RESULTA_bus [57];
assign \Mult3~50  = \Mult3~mac_RESULTA_bus [58];
assign \Mult3~51  = \Mult3~mac_RESULTA_bus [59];
assign \Mult3~52  = \Mult3~mac_RESULTA_bus [60];
assign \Mult3~53  = \Mult3~mac_RESULTA_bus [61];
assign \Mult3~54  = \Mult3~mac_RESULTA_bus [62];
assign \Mult3~55  = \Mult3~mac_RESULTA_bus [63];

assign \Mult2~mac_resulta  = \Mult2~mac_RESULTA_bus [0];
assign \Mult2~325  = \Mult2~mac_RESULTA_bus [1];
assign \Mult2~326  = \Mult2~mac_RESULTA_bus [2];
assign \Mult2~327  = \Mult2~mac_RESULTA_bus [3];
assign \Mult2~328  = \Mult2~mac_RESULTA_bus [4];
assign \Mult2~329  = \Mult2~mac_RESULTA_bus [5];
assign \Mult2~330  = \Mult2~mac_RESULTA_bus [6];
assign \Mult2~331  = \Mult2~mac_RESULTA_bus [7];
assign \Mult2~332  = \Mult2~mac_RESULTA_bus [8];
assign \Mult2~333  = \Mult2~mac_RESULTA_bus [9];
assign \Mult2~334  = \Mult2~mac_RESULTA_bus [10];
assign \Mult2~335  = \Mult2~mac_RESULTA_bus [11];
assign \Mult2~336  = \Mult2~mac_RESULTA_bus [12];
assign \Mult2~337  = \Mult2~mac_RESULTA_bus [13];
assign \Mult2~338  = \Mult2~mac_RESULTA_bus [14];
assign \Mult2~339  = \Mult2~mac_RESULTA_bus [15];
assign \Mult2~8  = \Mult2~mac_RESULTA_bus [16];
assign \Mult2~9  = \Mult2~mac_RESULTA_bus [17];
assign \Mult2~10  = \Mult2~mac_RESULTA_bus [18];
assign \Mult2~11  = \Mult2~mac_RESULTA_bus [19];
assign \Mult2~12  = \Mult2~mac_RESULTA_bus [20];
assign \Mult2~13  = \Mult2~mac_RESULTA_bus [21];
assign \Mult2~14  = \Mult2~mac_RESULTA_bus [22];
assign \Mult2~15  = \Mult2~mac_RESULTA_bus [23];
assign \Mult2~16  = \Mult2~mac_RESULTA_bus [24];
assign \Mult2~17  = \Mult2~mac_RESULTA_bus [25];
assign \Mult2~18  = \Mult2~mac_RESULTA_bus [26];
assign \Mult2~19  = \Mult2~mac_RESULTA_bus [27];
assign \Mult2~20  = \Mult2~mac_RESULTA_bus [28];
assign \Mult2~21  = \Mult2~mac_RESULTA_bus [29];
assign \Mult2~22  = \Mult2~mac_RESULTA_bus [30];
assign \Mult2~23  = \Mult2~mac_RESULTA_bus [31];
assign \Mult2~24  = \Mult2~mac_RESULTA_bus [32];
assign \Mult2~25  = \Mult2~mac_RESULTA_bus [33];
assign \Mult2~26  = \Mult2~mac_RESULTA_bus [34];
assign \Mult2~27  = \Mult2~mac_RESULTA_bus [35];
assign \Mult2~28  = \Mult2~mac_RESULTA_bus [36];
assign \Mult2~29  = \Mult2~mac_RESULTA_bus [37];
assign \Mult2~30  = \Mult2~mac_RESULTA_bus [38];
assign \Mult2~31  = \Mult2~mac_RESULTA_bus [39];
assign \Mult2~32  = \Mult2~mac_RESULTA_bus [40];
assign \Mult2~33  = \Mult2~mac_RESULTA_bus [41];
assign \Mult2~34  = \Mult2~mac_RESULTA_bus [42];
assign \Mult2~35  = \Mult2~mac_RESULTA_bus [43];
assign \Mult2~36  = \Mult2~mac_RESULTA_bus [44];
assign \Mult2~37  = \Mult2~mac_RESULTA_bus [45];
assign \Mult2~38  = \Mult2~mac_RESULTA_bus [46];
assign \Mult2~39  = \Mult2~mac_RESULTA_bus [47];
assign \Mult2~40  = \Mult2~mac_RESULTA_bus [48];
assign \Mult2~41  = \Mult2~mac_RESULTA_bus [49];
assign \Mult2~42  = \Mult2~mac_RESULTA_bus [50];
assign \Mult2~43  = \Mult2~mac_RESULTA_bus [51];
assign \Mult2~44  = \Mult2~mac_RESULTA_bus [52];
assign \Mult2~45  = \Mult2~mac_RESULTA_bus [53];
assign \Mult2~46  = \Mult2~mac_RESULTA_bus [54];
assign \Mult2~47  = \Mult2~mac_RESULTA_bus [55];
assign \Mult2~48  = \Mult2~mac_RESULTA_bus [56];
assign \Mult2~49  = \Mult2~mac_RESULTA_bus [57];
assign \Mult2~50  = \Mult2~mac_RESULTA_bus [58];
assign \Mult2~51  = \Mult2~mac_RESULTA_bus [59];
assign \Mult2~52  = \Mult2~mac_RESULTA_bus [60];
assign \Mult2~53  = \Mult2~mac_RESULTA_bus [61];
assign \Mult2~54  = \Mult2~mac_RESULTA_bus [62];
assign \Mult2~55  = \Mult2~mac_RESULTA_bus [63];

assign \Add0~8_resulta  = \Add0~8_RESULTA_bus [0];
assign \Add0~9  = \Add0~8_RESULTA_bus [1];
assign \Add0~10  = \Add0~8_RESULTA_bus [2];
assign \Add0~11  = \Add0~8_RESULTA_bus [3];
assign \Add0~12  = \Add0~8_RESULTA_bus [4];
assign \Add0~13  = \Add0~8_RESULTA_bus [5];
assign \Add0~14  = \Add0~8_RESULTA_bus [6];
assign \Add0~15  = \Add0~8_RESULTA_bus [7];
assign \Add0~16  = \Add0~8_RESULTA_bus [8];
assign \Add0~17  = \Add0~8_RESULTA_bus [9];
assign \Add0~18  = \Add0~8_RESULTA_bus [10];
assign \Add0~19  = \Add0~8_RESULTA_bus [11];
assign \Add0~20  = \Add0~8_RESULTA_bus [12];
assign \Add0~21  = \Add0~8_RESULTA_bus [13];
assign \Add0~22  = \Add0~8_RESULTA_bus [14];
assign \Add0~23  = \Add0~8_RESULTA_bus [15];
assign \Add0~24  = \Add0~8_RESULTA_bus [16];
assign \Add0~25  = \Add0~8_RESULTA_bus [17];
assign \Add0~26  = \Add0~8_RESULTA_bus [18];
assign \Add0~27  = \Add0~8_RESULTA_bus [19];
assign \Add0~28  = \Add0~8_RESULTA_bus [20];
assign \Add0~29  = \Add0~8_RESULTA_bus [21];
assign \Add0~30  = \Add0~8_RESULTA_bus [22];
assign \Add0~31  = \Add0~8_RESULTA_bus [23];
assign \Add0~32  = \Add0~8_RESULTA_bus [24];
assign \Add0~33  = \Add0~8_RESULTA_bus [25];
assign \Add0~34  = \Add0~8_RESULTA_bus [26];
assign \Add0~35  = \Add0~8_RESULTA_bus [27];
assign \Add0~36  = \Add0~8_RESULTA_bus [28];
assign \Add0~37  = \Add0~8_RESULTA_bus [29];
assign \Add0~38  = \Add0~8_RESULTA_bus [30];
assign \Add0~39  = \Add0~8_RESULTA_bus [31];
assign \Add0~40  = \Add0~8_RESULTA_bus [32];
assign \Add0~41  = \Add0~8_RESULTA_bus [33];
assign \Add0~42  = \Add0~8_RESULTA_bus [34];
assign \Add0~43  = \Add0~8_RESULTA_bus [35];
assign \Add0~44  = \Add0~8_RESULTA_bus [36];
assign \Add0~45  = \Add0~8_RESULTA_bus [37];
assign \Add0~46  = \Add0~8_RESULTA_bus [38];
assign \Add0~47  = \Add0~8_RESULTA_bus [39];
assign \Add0~48  = \Add0~8_RESULTA_bus [40];
assign \Add0~49  = \Add0~8_RESULTA_bus [41];
assign \Add0~50  = \Add0~8_RESULTA_bus [42];
assign \Add0~51  = \Add0~8_RESULTA_bus [43];
assign \Add0~52  = \Add0~8_RESULTA_bus [44];
assign \Add0~53  = \Add0~8_RESULTA_bus [45];
assign \Add0~54  = \Add0~8_RESULTA_bus [46];
assign \Add0~55  = \Add0~8_RESULTA_bus [47];
assign \Add0~56  = \Add0~8_RESULTA_bus [48];
assign \Add0~57  = \Add0~8_RESULTA_bus [49];
assign \Add0~58  = \Add0~8_RESULTA_bus [50];
assign \Add0~59  = \Add0~8_RESULTA_bus [51];
assign \Add0~60  = \Add0~8_RESULTA_bus [52];
assign \Add0~61  = \Add0~8_RESULTA_bus [53];
assign \Add0~62  = \Add0~8_RESULTA_bus [54];
assign \Add0~63  = \Add0~8_RESULTA_bus [55];
assign \Add0~64  = \Add0~8_RESULTA_bus [56];
assign \Add0~65  = \Add0~8_RESULTA_bus [57];
assign \Add0~66  = \Add0~8_RESULTA_bus [58];
assign \Add0~67  = \Add0~8_RESULTA_bus [59];
assign \Add0~68  = \Add0~8_RESULTA_bus [60];
assign \Add0~69  = \Add0~8_RESULTA_bus [61];
assign \Add0~70  = \Add0~8_RESULTA_bus [62];
assign \Add0~71  = \Add0~8_RESULTA_bus [63];

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \y[0]~output (
	.i(\y[0]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[0]),
	.obar());
// synopsys translate_off
defparam \y[0]~output .bus_hold = "false";
defparam \y[0]~output .open_drain_output = "false";
defparam \y[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N19
cyclonev_io_obuf \y[1]~output (
	.i(\y[1]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[1]),
	.obar());
// synopsys translate_off
defparam \y[1]~output .bus_hold = "false";
defparam \y[1]~output .open_drain_output = "false";
defparam \y[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \y[2]~output (
	.i(\y[2]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[2]),
	.obar());
// synopsys translate_off
defparam \y[2]~output .bus_hold = "false";
defparam \y[2]~output .open_drain_output = "false";
defparam \y[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \y[3]~output (
	.i(\y[3]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[3]),
	.obar());
// synopsys translate_off
defparam \y[3]~output .bus_hold = "false";
defparam \y[3]~output .open_drain_output = "false";
defparam \y[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \y[4]~output (
	.i(\y[4]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[4]),
	.obar());
// synopsys translate_off
defparam \y[4]~output .bus_hold = "false";
defparam \y[4]~output .open_drain_output = "false";
defparam \y[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \y[5]~output (
	.i(\y[5]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[5]),
	.obar());
// synopsys translate_off
defparam \y[5]~output .bus_hold = "false";
defparam \y[5]~output .open_drain_output = "false";
defparam \y[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \y[6]~output (
	.i(\y[6]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[6]),
	.obar());
// synopsys translate_off
defparam \y[6]~output .bus_hold = "false";
defparam \y[6]~output .open_drain_output = "false";
defparam \y[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \y[7]~output (
	.i(\y[7]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[7]),
	.obar());
// synopsys translate_off
defparam \y[7]~output .bus_hold = "false";
defparam \y[7]~output .open_drain_output = "false";
defparam \y[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \y[8]~output (
	.i(\y[8]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[8]),
	.obar());
// synopsys translate_off
defparam \y[8]~output .bus_hold = "false";
defparam \y[8]~output .open_drain_output = "false";
defparam \y[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \y[9]~output (
	.i(\y[9]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[9]),
	.obar());
// synopsys translate_off
defparam \y[9]~output .bus_hold = "false";
defparam \y[9]~output .open_drain_output = "false";
defparam \y[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N4
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \rst~inputCLKENA0 (
	.inclk(\rst~input_o ),
	.ena(vcc),
	.outclk(\rst~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \rst~inputCLKENA0 .clock_type = "global clock";
defparam \rst~inputCLKENA0 .disable_mode = "low";
defparam \rst~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \rst~inputCLKENA0 .ena_register_power_up = "high";
defparam \rst~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \x[0]~input (
	.i(x[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[0]~input_o ));
// synopsys translate_off
defparam \x[0]~input .bus_hold = "false";
defparam \x[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N21
cyclonev_lcell_comb \r_pipeline[0][0]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[0][0]~_Duplicate_1feeder_combout  = ( \x[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[0][0]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[0][0]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[0][0]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[0][0]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y26_N23
dffeas \r_pipeline[0][0]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[0][0]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[0][0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[0][0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[0][0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N18
cyclonev_lcell_comb \r_pipeline[1][0]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[1][0]~_Duplicate_1feeder_combout  = \r_pipeline[0][0]~_Duplicate_1_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r_pipeline[0][0]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[1][0]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[1][0]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[1][0]~_Duplicate_1feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \r_pipeline[1][0]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y26_N19
dffeas \r_pipeline[1][0]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[1][0]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[1][0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[1][0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[1][0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N58
dffeas \r_pipeline[2][0]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[1][0]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[2][0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[2][0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[2][0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N25
dffeas \r_pipeline[3][0]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[2][0]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[3][0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[3][0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[3][0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y22_N54
cyclonev_lcell_comb \r_pipeline[4][0]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[4][0]~_Duplicate_1feeder_combout  = ( \r_pipeline[3][0]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[3][0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[4][0]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[4][0]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[4][0]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[4][0]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y22_N55
dffeas \r_pipeline[4][0]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[4][0]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[4][0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[4][0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[4][0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N49
dffeas \r_pipeline[5][0]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[4][0]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[5][0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[5][0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[5][0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N52
dffeas \r_pipeline[6][0]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[5][0]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[6][0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[6][0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[6][0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N19
dffeas \r_pipeline[7][0]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[6][0]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[7][0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[7][0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[7][0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N37
dffeas \r_pipeline[8][0]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[7][0]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[8][0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[8][0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[8][0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N56
dffeas \r_pipeline[9][0]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[8][0]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[9][0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[9][0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[9][0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N51
cyclonev_lcell_comb \r_pipeline[10][0]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[10][0]~_Duplicate_1feeder_combout  = \r_pipeline[9][0]~_Duplicate_1_q 

	.dataa(!\r_pipeline[9][0]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[10][0]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[10][0]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[10][0]~_Duplicate_1feeder .lut_mask = 64'h5555555555555555;
defparam \r_pipeline[10][0]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N52
dffeas \r_pipeline[10][0]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[10][0]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[10][0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[10][0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[10][0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N49
dffeas \r_pipeline[11][0]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[10][0]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[11][0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[11][0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[11][0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N28
dffeas \r_pipeline[12][0]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[11][0]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[12][0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[12][0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[12][0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N43
dffeas \r_pipeline[13][0]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[12][0]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[13][0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[13][0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[13][0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N49
dffeas \r_pipeline[14][0]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[13][0]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[14][0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[14][0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[14][0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N48
cyclonev_lcell_comb \r_pipeline[15][0]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[15][0]~_Duplicate_1feeder_combout  = ( \r_pipeline[14][0]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[14][0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[15][0]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[15][0]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[15][0]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[15][0]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N49
dffeas \r_pipeline[15][0]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[15][0]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[15][0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[15][0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[15][0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y10_N26
dffeas \r_pipeline[16][0]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[15][0]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[16][0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[16][0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[16][0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N3
cyclonev_lcell_comb \r_pipeline[17][0]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[17][0]~_Duplicate_1feeder_combout  = ( \r_pipeline[16][0]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[16][0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[17][0]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[17][0]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[17][0]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[17][0]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N4
dffeas \r_pipeline[17][0]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[17][0]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[17][0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[17][0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[17][0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y4_N58
dffeas \r_pipeline[18][0]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[17][0]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[18][0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[18][0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[18][0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N54
cyclonev_lcell_comb \r_pipeline[19][0]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[19][0]~_Duplicate_1feeder_combout  = \r_pipeline[18][0]~_Duplicate_1_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r_pipeline[18][0]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[19][0]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[19][0]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[19][0]~_Duplicate_1feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \r_pipeline[19][0]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N55
dffeas \r_pipeline[19][0]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[19][0]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[19][0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[19][0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[19][0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y4_N37
dffeas \r_pipeline[20][0]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[19][0]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[20][0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[20][0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[20][0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N48
cyclonev_lcell_comb \r_pipeline[21][0]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[21][0]~_Duplicate_1feeder_combout  = ( \r_pipeline[20][0]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[20][0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[21][0]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[21][0]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[21][0]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[21][0]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N50
dffeas \r_pipeline[21][0]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[21][0]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[21][0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[21][0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[21][0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N51
cyclonev_lcell_comb \r_pipeline[22][0]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[22][0]~_Duplicate_1feeder_combout  = \r_pipeline[21][0]~_Duplicate_1_q 

	.dataa(!\r_pipeline[21][0]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[22][0]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[22][0]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[22][0]~_Duplicate_1feeder .lut_mask = 64'h5555555555555555;
defparam \r_pipeline[22][0]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N52
dffeas \r_pipeline[22][0]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[22][0]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[22][0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[22][0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[22][0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N14
dffeas \r_pipeline[23][0]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[22][0]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[23][0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[23][0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[23][0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \x[1]~input (
	.i(x[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[1]~input_o ));
// synopsys translate_off
defparam \x[1]~input .bus_hold = "false";
defparam \x[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N24
cyclonev_lcell_comb \r_pipeline[0][1]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[0][1]~_Duplicate_1feeder_combout  = ( \x[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[0][1]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[0][1]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[0][1]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[0][1]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y26_N26
dffeas \r_pipeline[0][1]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[0][1]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[0][1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[0][1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[0][1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N49
dffeas \r_pipeline[1][1]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[0][1]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[1][1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[1][1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[1][1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N11
dffeas \r_pipeline[2][1]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[1][1]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[2][1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[2][1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[2][1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N30
cyclonev_lcell_comb \r_pipeline[3][1]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[3][1]~_Duplicate_1feeder_combout  = ( \r_pipeline[2][1]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[2][1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[3][1]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[3][1]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[3][1]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[3][1]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y24_N31
dffeas \r_pipeline[3][1]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[3][1]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[3][1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[3][1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[3][1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N26
dffeas \r_pipeline[4][1]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[3][1]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[4][1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[4][1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[4][1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N29
dffeas \r_pipeline[5][1]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[4][1]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[5][1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[5][1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[5][1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N58
dffeas \r_pipeline[6][1]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[5][1]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[6][1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[6][1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[6][1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N55
dffeas \r_pipeline[7][1]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[6][1]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[7][1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[7][1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[7][1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N34
dffeas \r_pipeline[8][1]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[7][1]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[8][1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[8][1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[8][1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N24
cyclonev_lcell_comb \r_pipeline[9][1]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[9][1]~_Duplicate_1feeder_combout  = ( \r_pipeline[8][1]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[8][1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[9][1]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[9][1]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[9][1]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[9][1]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y24_N26
dffeas \r_pipeline[9][1]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[9][1]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[9][1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[9][1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[9][1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N9
cyclonev_lcell_comb \r_pipeline[10][1]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[10][1]~_Duplicate_1feeder_combout  = ( \r_pipeline[9][1]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[9][1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[10][1]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[10][1]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[10][1]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[10][1]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y20_N10
dffeas \r_pipeline[10][1]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[10][1]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[10][1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[10][1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[10][1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N2
dffeas \r_pipeline[11][1]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[10][1]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[11][1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[11][1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[11][1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y16_N49
dffeas \r_pipeline[12][1]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[11][1]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[12][1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[12][1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[12][1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y16_N26
dffeas \r_pipeline[13][1]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[12][1]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[13][1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[13][1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[13][1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N51
cyclonev_lcell_comb \r_pipeline[14][1]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[14][1]~_Duplicate_1feeder_combout  = ( \r_pipeline[13][1]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[13][1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[14][1]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[14][1]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[14][1]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[14][1]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y12_N52
dffeas \r_pipeline[14][1]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[14][1]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[14][1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[14][1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[14][1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N1
dffeas \r_pipeline[15][1]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[14][1]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[15][1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[15][1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[15][1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y10_N8
dffeas \r_pipeline[16][1]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[15][1]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[16][1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[16][1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[16][1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N33
cyclonev_lcell_comb \r_pipeline[17][1]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[17][1]~_Duplicate_1feeder_combout  = ( \r_pipeline[16][1]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[16][1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[17][1]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[17][1]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[17][1]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[17][1]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N35
dffeas \r_pipeline[17][1]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[17][1]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[17][1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[17][1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[17][1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N52
dffeas \r_pipeline[18][1]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[17][1]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[18][1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[18][1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[18][1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N33
cyclonev_lcell_comb \r_pipeline[19][1]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[19][1]~_Duplicate_1feeder_combout  = ( \r_pipeline[18][1]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[18][1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[19][1]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[19][1]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[19][1]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[19][1]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N35
dffeas \r_pipeline[19][1]~_Duplicate_1DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[19][1]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[19][1]~_Duplicate_1DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[19][1]~_Duplicate_1DUPLICATE .is_wysiwyg = "true";
defparam \r_pipeline[19][1]~_Duplicate_1DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N0
cyclonev_lcell_comb \r_pipeline[20][1]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[20][1]~_Duplicate_1feeder_combout  = ( \r_pipeline[19][1]~_Duplicate_1DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[19][1]~_Duplicate_1DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[20][1]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[20][1]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[20][1]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[20][1]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N1
dffeas \r_pipeline[20][1]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[20][1]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[20][1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[20][1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[20][1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N5
dffeas \r_pipeline[21][1]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[20][1]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[21][1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[21][1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[21][1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N13
dffeas \r_pipeline[22][1]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[21][1]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[22][1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[22][1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[22][1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N0
cyclonev_lcell_comb \r_pipeline[23][1]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[23][1]~_Duplicate_1feeder_combout  = ( \r_pipeline[22][1]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[22][1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[23][1]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[23][1]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[23][1]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[23][1]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N1
dffeas \r_pipeline[23][1]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[23][1]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[23][1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[23][1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[23][1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \x[2]~input (
	.i(x[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[2]~input_o ));
// synopsys translate_off
defparam \x[2]~input .bus_hold = "false";
defparam \x[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N15
cyclonev_lcell_comb \r_pipeline[0][2]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[0][2]~_Duplicate_1feeder_combout  = ( \x[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[0][2]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[0][2]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[0][2]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[0][2]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y26_N17
dffeas \r_pipeline[0][2]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[0][2]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[0][2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[0][2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[0][2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N12
cyclonev_lcell_comb \r_pipeline[1][2]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[1][2]~_Duplicate_1feeder_combout  = \r_pipeline[0][2]~_Duplicate_1_q 

	.dataa(gnd),
	.datab(!\r_pipeline[0][2]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[1][2]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[1][2]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[1][2]~_Duplicate_1feeder .lut_mask = 64'h3333333333333333;
defparam \r_pipeline[1][2]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y26_N13
dffeas \r_pipeline[1][2]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[1][2]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[1][2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[1][2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[1][2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N41
dffeas \r_pipeline[2][2]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[1][2]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[2][2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[2][2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[2][2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N15
cyclonev_lcell_comb \r_pipeline[3][2]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[3][2]~_Duplicate_1feeder_combout  = ( \r_pipeline[2][2]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[2][2]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[3][2]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[3][2]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[3][2]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[3][2]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y24_N17
dffeas \r_pipeline[3][2]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[3][2]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[3][2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[3][2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[3][2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N2
dffeas \r_pipeline[4][2]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[3][2]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[4][2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[4][2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[4][2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N5
dffeas \r_pipeline[5][2]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[4][2]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[5][2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[5][2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[5][2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N55
dffeas \r_pipeline[6][2]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[5][2]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[6][2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[6][2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[6][2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N58
dffeas \r_pipeline[7][2]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[6][2]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[7][2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[7][2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[7][2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N49
dffeas \r_pipeline[8][2]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[7][2]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[8][2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[8][2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[8][2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N51
cyclonev_lcell_comb \r_pipeline[9][2]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[9][2]~_Duplicate_1feeder_combout  = ( \r_pipeline[8][2]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[8][2]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[9][2]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[9][2]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[9][2]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[9][2]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y22_N52
dffeas \r_pipeline[9][2]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[9][2]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[9][2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[9][2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[9][2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y22_N25
dffeas \r_pipeline[10][2]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[9][2]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[10][2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[10][2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[10][2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N54
cyclonev_lcell_comb \r_pipeline[11][2]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[11][2]~_Duplicate_1feeder_combout  = ( \r_pipeline[10][2]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[10][2]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[11][2]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[11][2]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[11][2]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[11][2]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y18_N55
dffeas \r_pipeline[11][2]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[11][2]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[11][2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[11][2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[11][2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y18_N29
dffeas \r_pipeline[12][2]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[11][2]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[12][2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[12][2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[12][2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N57
cyclonev_lcell_comb \r_pipeline[13][2]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[13][2]~_Duplicate_1feeder_combout  = ( \r_pipeline[12][2]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[12][2]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[13][2]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[13][2]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[13][2]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[13][2]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y14_N58
dffeas \r_pipeline[13][2]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[13][2]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[13][2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[13][2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[13][2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N54
cyclonev_lcell_comb \r_pipeline[14][2]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[14][2]~_Duplicate_1feeder_combout  = \r_pipeline[13][2]~_Duplicate_1_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r_pipeline[13][2]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[14][2]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[14][2]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[14][2]~_Duplicate_1feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \r_pipeline[14][2]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y14_N56
dffeas \r_pipeline[14][2]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[14][2]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[14][2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[14][2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[14][2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N51
cyclonev_lcell_comb \r_pipeline[15][2]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[15][2]~_Duplicate_1feeder_combout  = ( \r_pipeline[14][2]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[14][2]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[15][2]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[15][2]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[15][2]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[15][2]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N53
dffeas \r_pipeline[15][2]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[15][2]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[15][2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[15][2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[15][2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N25
dffeas \r_pipeline[16][2]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[15][2]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[16][2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[16][2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[16][2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N27
cyclonev_lcell_comb \r_pipeline[17][2]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[17][2]~_Duplicate_1feeder_combout  = ( \r_pipeline[16][2]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[16][2]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[17][2]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[17][2]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[17][2]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[17][2]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N29
dffeas \r_pipeline[17][2]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[17][2]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[17][2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[17][2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[17][2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N53
dffeas \r_pipeline[18][2]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[17][2]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[18][2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[18][2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[18][2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N32
dffeas \r_pipeline[19][2]~_Duplicate_1DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[18][2]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[19][2]~_Duplicate_1DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[19][2]~_Duplicate_1DUPLICATE .is_wysiwyg = "true";
defparam \r_pipeline[19][2]~_Duplicate_1DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N0
cyclonev_lcell_comb \r_pipeline[20][2]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[20][2]~_Duplicate_1feeder_combout  = ( \r_pipeline[19][2]~_Duplicate_1DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[19][2]~_Duplicate_1DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[20][2]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[20][2]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[20][2]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[20][2]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N1
dffeas \r_pipeline[20][2]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[20][2]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[20][2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[20][2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[20][2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N25
dffeas \r_pipeline[21][2]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[20][2]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[21][2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[21][2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[21][2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N35
dffeas \r_pipeline[22][2]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[21][2]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[22][2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[22][2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[22][2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N31
dffeas \r_pipeline[23][2]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[22][2]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[23][2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[23][2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[23][2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \x[3]~input (
	.i(x[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[3]~input_o ));
// synopsys translate_off
defparam \x[3]~input .bus_hold = "false";
defparam \x[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N57
cyclonev_lcell_comb \r_pipeline[0][3]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[0][3]~_Duplicate_1feeder_combout  = ( \x[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[0][3]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[0][3]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[0][3]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[0][3]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y26_N59
dffeas \r_pipeline[0][3]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[0][3]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[0][3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[0][3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[0][3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N44
dffeas \r_pipeline[1][3]~_Duplicate_1DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[0][3]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[1][3]~_Duplicate_1DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[1][3]~_Duplicate_1DUPLICATE .is_wysiwyg = "true";
defparam \r_pipeline[1][3]~_Duplicate_1DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N54
cyclonev_lcell_comb \r_pipeline[2][3]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[2][3]~_Duplicate_1feeder_combout  = ( \r_pipeline[1][3]~_Duplicate_1DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[1][3]~_Duplicate_1DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[2][3]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[2][3]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[2][3]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[2][3]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y26_N55
dffeas \r_pipeline[2][3]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[2][3]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[2][3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[2][3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[2][3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N22
dffeas \r_pipeline[3][3]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[2][3]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[3][3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[3][3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[3][3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N57
cyclonev_lcell_comb \r_pipeline[4][3]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[4][3]~_Duplicate_1feeder_combout  = ( \r_pipeline[3][3]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[3][3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[4][3]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[4][3]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[4][3]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[4][3]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y26_N58
dffeas \r_pipeline[4][3]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[4][3]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[4][3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[4][3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[4][3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y20_N48
cyclonev_lcell_comb \r_pipeline[5][3]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[5][3]~_Duplicate_1feeder_combout  = ( \r_pipeline[4][3]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[4][3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[5][3]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[5][3]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[5][3]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[5][3]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N49
dffeas \r_pipeline[5][3]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[5][3]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[5][3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[5][3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[5][3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N16
dffeas \r_pipeline[6][3]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[5][3]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[6][3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[6][3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[6][3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N4
dffeas \r_pipeline[7][3]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[6][3]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[7][3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[7][3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[7][3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N58
dffeas \r_pipeline[8][3]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[7][3]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[8][3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[8][3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[8][3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N55
dffeas \r_pipeline[9][3]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[8][3]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[9][3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[9][3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[9][3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N49
dffeas \r_pipeline[10][3]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[9][3]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[10][3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[10][3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[10][3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N24
cyclonev_lcell_comb \r_pipeline[11][3]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[11][3]~_Duplicate_1feeder_combout  = ( \r_pipeline[10][3]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[10][3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[11][3]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[11][3]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[11][3]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[11][3]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N25
dffeas \r_pipeline[11][3]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[11][3]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[11][3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[11][3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[11][3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N11
dffeas \r_pipeline[12][3]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[11][3]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[12][3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[12][3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[12][3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N38
dffeas \r_pipeline[13][3]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[12][3]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[13][3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[13][3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[13][3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N57
cyclonev_lcell_comb \r_pipeline[14][3]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[14][3]~_Duplicate_1feeder_combout  = ( \r_pipeline[13][3]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[13][3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[14][3]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[14][3]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[14][3]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[14][3]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N58
dffeas \r_pipeline[14][3]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[14][3]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[14][3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[14][3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[14][3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N41
dffeas \r_pipeline[15][3]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[14][3]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[15][3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[15][3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[15][3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N57
cyclonev_lcell_comb \r_pipeline[16][3]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[16][3]~_Duplicate_1feeder_combout  = ( \r_pipeline[15][3]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[15][3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[16][3]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[16][3]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[16][3]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[16][3]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N58
dffeas \r_pipeline[16][3]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[16][3]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[16][3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[16][3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[16][3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N0
cyclonev_lcell_comb \r_pipeline[17][3]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[17][3]~_Duplicate_1feeder_combout  = ( \r_pipeline[16][3]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[16][3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[17][3]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[17][3]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[17][3]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[17][3]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N2
dffeas \r_pipeline[17][3]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[17][3]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[17][3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[17][3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[17][3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N45
cyclonev_lcell_comb \r_pipeline[18][3]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[18][3]~_Duplicate_1feeder_combout  = ( \r_pipeline[17][3]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[17][3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[18][3]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[18][3]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[18][3]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[18][3]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N47
dffeas \r_pipeline[18][3]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[18][3]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[18][3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[18][3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[18][3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N44
dffeas \r_pipeline[19][3]~_Duplicate_1DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[18][3]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[19][3]~_Duplicate_1DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[19][3]~_Duplicate_1DUPLICATE .is_wysiwyg = "true";
defparam \r_pipeline[19][3]~_Duplicate_1DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N6
cyclonev_lcell_comb \r_pipeline[20][3]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[20][3]~_Duplicate_1feeder_combout  = ( \r_pipeline[19][3]~_Duplicate_1DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[19][3]~_Duplicate_1DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[20][3]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[20][3]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[20][3]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[20][3]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N7
dffeas \r_pipeline[20][3]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[20][3]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[20][3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[20][3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[20][3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N46
dffeas \r_pipeline[21][3]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[20][3]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[21][3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[21][3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[21][3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N10
dffeas \r_pipeline[22][3]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[21][3]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[22][3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[22][3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[22][3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N30
cyclonev_lcell_comb \r_pipeline[23][3]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[23][3]~_Duplicate_1feeder_combout  = ( \r_pipeline[22][3]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[22][3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[23][3]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[23][3]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[23][3]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[23][3]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N31
dffeas \r_pipeline[23][3]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[23][3]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[23][3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[23][3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[23][3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \x[4]~input (
	.i(x[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[4]~input_o ));
// synopsys translate_off
defparam \x[4]~input .bus_hold = "false";
defparam \x[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y26_N50
dffeas \r_pipeline[0][4]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[4]~input_o ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[0][4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[0][4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[0][4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N52
dffeas \r_pipeline[1][4]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[0][4]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[1][4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[1][4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[1][4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N37
dffeas \r_pipeline[2][4]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[1][4]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[2][4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[2][4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[2][4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y26_N36
cyclonev_lcell_comb \r_pipeline[3][4]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[3][4]~_Duplicate_1feeder_combout  = ( \r_pipeline[2][4]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[2][4]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[3][4]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[3][4]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[3][4]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[3][4]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y26_N38
dffeas \r_pipeline[3][4]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[3][4]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[3][4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[3][4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[3][4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y26_N52
dffeas \r_pipeline[4][4]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[3][4]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[4][4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[4][4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[4][4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y20_N57
cyclonev_lcell_comb \r_pipeline[5][4]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[5][4]~_Duplicate_1feeder_combout  = ( \r_pipeline[4][4]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[4][4]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[5][4]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[5][4]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[5][4]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[5][4]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N58
dffeas \r_pipeline[5][4]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[5][4]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[5][4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[5][4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[5][4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N35
dffeas \r_pipeline[6][4]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[5][4]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[6][4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[6][4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[6][4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N46
dffeas \r_pipeline[7][4]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[6][4]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[7][4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[7][4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[7][4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N30
cyclonev_lcell_comb \r_pipeline[8][4]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[8][4]~_Duplicate_1feeder_combout  = ( \r_pipeline[7][4]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[7][4]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[8][4]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[8][4]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[8][4]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[8][4]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N31
dffeas \r_pipeline[8][4]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[8][4]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[8][4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[8][4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[8][4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N40
dffeas \r_pipeline[9][4]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[8][4]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[9][4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[9][4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[9][4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N58
dffeas \r_pipeline[10][4]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[9][4]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[10][4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[10][4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[10][4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N56
dffeas \r_pipeline[11][4]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[10][4]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[11][4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[11][4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[11][4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N9
cyclonev_lcell_comb \r_pipeline[12][4]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[12][4]~_Duplicate_1feeder_combout  = ( \r_pipeline[11][4]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[11][4]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[12][4]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[12][4]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[12][4]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[12][4]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y16_N10
dffeas \r_pipeline[12][4]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[12][4]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[12][4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[12][4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[12][4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y16_N34
dffeas \r_pipeline[13][4]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[12][4]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[13][4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[13][4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[13][4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N57
cyclonev_lcell_comb \r_pipeline[14][4]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[14][4]~_Duplicate_1feeder_combout  = ( \r_pipeline[13][4]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[13][4]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[14][4]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[14][4]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[14][4]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[14][4]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y12_N58
dffeas \r_pipeline[14][4]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[14][4]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[14][4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[14][4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[14][4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N34
dffeas \r_pipeline[15][4]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[14][4]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[15][4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[15][4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[15][4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N3
cyclonev_lcell_comb \r_pipeline[16][4]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[16][4]~_Duplicate_1feeder_combout  = ( \r_pipeline[15][4]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[15][4]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[16][4]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[16][4]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[16][4]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[16][4]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N4
dffeas \r_pipeline[16][4]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[16][4]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[16][4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[16][4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[16][4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N46
dffeas \r_pipeline[17][4]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[16][4]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[17][4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[17][4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[17][4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N43
dffeas \r_pipeline[18][4]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[17][4]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[18][4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[18][4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[18][4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N24
cyclonev_lcell_comb \r_pipeline[19][4]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[19][4]~_Duplicate_1feeder_combout  = ( \r_pipeline[18][4]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[18][4]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[19][4]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[19][4]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[19][4]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[19][4]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N25
dffeas \r_pipeline[19][4]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[19][4]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[19][4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[19][4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[19][4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N53
dffeas \r_pipeline[20][4]~_Duplicate_1DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[19][4]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[20][4]~_Duplicate_1DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[20][4]~_Duplicate_1DUPLICATE .is_wysiwyg = "true";
defparam \r_pipeline[20][4]~_Duplicate_1DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N42
cyclonev_lcell_comb \r_pipeline[21][4]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[21][4]~_Duplicate_1feeder_combout  = ( \r_pipeline[20][4]~_Duplicate_1DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[20][4]~_Duplicate_1DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[21][4]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[21][4]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[21][4]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[21][4]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N44
dffeas \r_pipeline[21][4]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[21][4]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[21][4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[21][4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[21][4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N37
dffeas \r_pipeline[22][4]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[21][4]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[22][4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[22][4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[22][4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N40
dffeas \r_pipeline[23][4]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[22][4]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[23][4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[23][4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[23][4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \x[5]~input (
	.i(x[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[5]~input_o ));
// synopsys translate_off
defparam \x[5]~input .bus_hold = "false";
defparam \x[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N27
cyclonev_lcell_comb \r_pipeline[0][5]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[0][5]~_Duplicate_1feeder_combout  = ( \x[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[0][5]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[0][5]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[0][5]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[0][5]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y26_N29
dffeas \r_pipeline[0][5]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[0][5]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[0][5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[0][5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[0][5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N43
dffeas \r_pipeline[1][5]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[0][5]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[1][5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[1][5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[1][5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N34
dffeas \r_pipeline[2][5]~_Duplicate_1DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[1][5]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[2][5]~_Duplicate_1DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[2][5]~_Duplicate_1DUPLICATE .is_wysiwyg = "true";
defparam \r_pipeline[2][5]~_Duplicate_1DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y26_N57
cyclonev_lcell_comb \r_pipeline[3][5]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[3][5]~_Duplicate_1feeder_combout  = ( \r_pipeline[2][5]~_Duplicate_1DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[2][5]~_Duplicate_1DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[3][5]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[3][5]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[3][5]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[3][5]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y26_N59
dffeas \r_pipeline[3][5]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[3][5]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[3][5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[3][5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[3][5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y26_N55
dffeas \r_pipeline[4][5]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[3][5]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[4][5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[4][5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[4][5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N9
cyclonev_lcell_comb \r_pipeline[5][5]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[5][5]~_Duplicate_1feeder_combout  = ( \r_pipeline[4][5]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[4][5]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[5][5]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[5][5]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[5][5]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[5][5]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N11
dffeas \r_pipeline[5][5]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[5][5]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[5][5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[5][5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[5][5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N37
dffeas \r_pipeline[6][5]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[5][5]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[6][5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[6][5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[6][5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N45
cyclonev_lcell_comb \r_pipeline[7][5]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[7][5]~_Duplicate_1feeder_combout  = ( \r_pipeline[6][5]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[6][5]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[7][5]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[7][5]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[7][5]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[7][5]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N46
dffeas \r_pipeline[7][5]~_Duplicate_1DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[7][5]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[7][5]~_Duplicate_1DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[7][5]~_Duplicate_1DUPLICATE .is_wysiwyg = "true";
defparam \r_pipeline[7][5]~_Duplicate_1DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N12
cyclonev_lcell_comb \r_pipeline[8][5]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[8][5]~_Duplicate_1feeder_combout  = ( \r_pipeline[7][5]~_Duplicate_1DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[7][5]~_Duplicate_1DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[8][5]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[8][5]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[8][5]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[8][5]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y22_N13
dffeas \r_pipeline[8][5]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[8][5]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[8][5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[8][5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[8][5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N18
cyclonev_lcell_comb \r_pipeline[9][5]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[9][5]~_Duplicate_1feeder_combout  = ( \r_pipeline[8][5]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[8][5]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[9][5]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[9][5]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[9][5]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[9][5]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y22_N19
dffeas \r_pipeline[9][5]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[9][5]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[9][5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[9][5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[9][5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N54
cyclonev_lcell_comb \r_pipeline[10][5]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[10][5]~_Duplicate_1feeder_combout  = ( \r_pipeline[9][5]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[9][5]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[10][5]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[10][5]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[10][5]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[10][5]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y22_N56
dffeas \r_pipeline[10][5]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[10][5]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[10][5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[10][5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[10][5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N18
cyclonev_lcell_comb \r_pipeline[11][5]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[11][5]~_Duplicate_1feeder_combout  = ( \r_pipeline[10][5]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[10][5]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[11][5]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[11][5]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[11][5]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[11][5]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N20
dffeas \r_pipeline[11][5]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[11][5]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[11][5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[11][5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[11][5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N8
dffeas \r_pipeline[12][5]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[11][5]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[12][5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[12][5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[12][5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N3
cyclonev_lcell_comb \r_pipeline[13][5]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[13][5]~_Duplicate_1feeder_combout  = ( \r_pipeline[12][5]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[12][5]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[13][5]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[13][5]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[13][5]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[13][5]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y14_N5
dffeas \r_pipeline[13][5]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[13][5]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[13][5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[13][5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[13][5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N26
dffeas \r_pipeline[14][5]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[13][5]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[14][5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[14][5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[14][5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N21
cyclonev_lcell_comb \r_pipeline[15][5]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[15][5]~_Duplicate_1feeder_combout  = ( \r_pipeline[14][5]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[14][5]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[15][5]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[15][5]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[15][5]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[15][5]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N22
dffeas \r_pipeline[15][5]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[15][5]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[15][5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[15][5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[15][5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N57
cyclonev_lcell_comb \r_pipeline[16][5]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[16][5]~_Duplicate_1feeder_combout  = ( \r_pipeline[15][5]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[15][5]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[16][5]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[16][5]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[16][5]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[16][5]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N59
dffeas \r_pipeline[16][5]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[16][5]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[16][5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[16][5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[16][5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N15
cyclonev_lcell_comb \r_pipeline[17][5]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[17][5]~_Duplicate_1feeder_combout  = ( \r_pipeline[16][5]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[16][5]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[17][5]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[17][5]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[17][5]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[17][5]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N16
dffeas \r_pipeline[17][5]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[17][5]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[17][5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[17][5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[17][5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N22
dffeas \r_pipeline[18][5]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[17][5]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[18][5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[18][5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[18][5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N30
cyclonev_lcell_comb \r_pipeline[19][5]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[19][5]~_Duplicate_1feeder_combout  = ( \r_pipeline[18][5]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[18][5]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[19][5]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[19][5]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[19][5]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[19][5]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N32
dffeas \r_pipeline[19][5]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[19][5]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[19][5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[19][5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[19][5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N15
cyclonev_lcell_comb \r_pipeline[20][5]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[20][5]~_Duplicate_1feeder_combout  = ( \r_pipeline[19][5]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[19][5]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[20][5]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[20][5]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[20][5]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[20][5]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N16
dffeas \r_pipeline[20][5]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[20][5]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[20][5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[20][5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[20][5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N12
cyclonev_lcell_comb \r_pipeline[21][5]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[21][5]~_Duplicate_1feeder_combout  = \r_pipeline[20][5]~_Duplicate_1_q 

	.dataa(gnd),
	.datab(!\r_pipeline[20][5]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[21][5]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[21][5]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[21][5]~_Duplicate_1feeder .lut_mask = 64'h3333333333333333;
defparam \r_pipeline[21][5]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N13
dffeas \r_pipeline[21][5]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[21][5]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[21][5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[21][5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[21][5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N58
dffeas \r_pipeline[22][5]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[21][5]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[22][5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[22][5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[22][5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N10
dffeas \r_pipeline[23][5]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[22][5]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[23][5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[23][5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[23][5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \x[6]~input (
	.i(x[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[6]~input_o ));
// synopsys translate_off
defparam \x[6]~input .bus_hold = "false";
defparam \x[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N33
cyclonev_lcell_comb \r_pipeline[0][6]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[0][6]~_Duplicate_1feeder_combout  = ( \x[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[0][6]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[0][6]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[0][6]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[0][6]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y26_N35
dffeas \r_pipeline[0][6]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[0][6]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[0][6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[0][6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[0][6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N30
cyclonev_lcell_comb \r_pipeline[1][6]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[1][6]~_Duplicate_1feeder_combout  = \r_pipeline[0][6]~_Duplicate_1_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r_pipeline[0][6]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[1][6]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[1][6]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[1][6]~_Duplicate_1feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \r_pipeline[1][6]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y26_N32
dffeas \r_pipeline[1][6]~_Duplicate_1DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[1][6]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[1][6]~_Duplicate_1DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[1][6]~_Duplicate_1DUPLICATE .is_wysiwyg = "true";
defparam \r_pipeline[1][6]~_Duplicate_1DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N51
cyclonev_lcell_comb \r_pipeline[2][6]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[2][6]~_Duplicate_1feeder_combout  = ( \r_pipeline[1][6]~_Duplicate_1DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[1][6]~_Duplicate_1DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[2][6]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[2][6]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[2][6]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[2][6]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y26_N52
dffeas \r_pipeline[2][6]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[2][6]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[2][6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[2][6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[2][6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N50
dffeas \r_pipeline[3][6]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[2][6]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[3][6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[3][6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[3][6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N4
dffeas \r_pipeline[4][6]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[3][6]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[4][6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[4][6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[4][6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N15
cyclonev_lcell_comb \r_pipeline[5][6]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[5][6]~_Duplicate_1feeder_combout  = ( \r_pipeline[4][6]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[4][6]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[5][6]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[5][6]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[5][6]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[5][6]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y24_N17
dffeas \r_pipeline[5][6]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[5][6]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[5][6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[5][6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[5][6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N12
cyclonev_lcell_comb \r_pipeline[6][6]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[6][6]~_Duplicate_1feeder_combout  = \r_pipeline[5][6]~_Duplicate_1_q 

	.dataa(gnd),
	.datab(!\r_pipeline[5][6]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[6][6]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[6][6]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[6][6]~_Duplicate_1feeder .lut_mask = 64'h3333333333333333;
defparam \r_pipeline[6][6]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y24_N13
dffeas \r_pipeline[6][6]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[6][6]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[6][6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[6][6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[6][6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N52
dffeas \r_pipeline[7][6]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[6][6]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[7][6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[7][6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[7][6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N49
dffeas \r_pipeline[8][6]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[7][6]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[8][6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[8][6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[8][6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N15
cyclonev_lcell_comb \r_pipeline[9][6]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[9][6]~_Duplicate_1feeder_combout  = ( \r_pipeline[8][6]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[8][6]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[9][6]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[9][6]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[9][6]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[9][6]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N17
dffeas \r_pipeline[9][6]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[9][6]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[9][6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[9][6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[9][6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N8
dffeas \r_pipeline[10][6]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[9][6]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[10][6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[10][6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[10][6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N38
dffeas \r_pipeline[11][6]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[10][6]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[11][6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[11][6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[11][6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N15
cyclonev_lcell_comb \r_pipeline[12][6]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[12][6]~_Duplicate_1feeder_combout  = ( \r_pipeline[11][6]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[11][6]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[12][6]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[12][6]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[12][6]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[12][6]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N17
dffeas \r_pipeline[12][6]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[12][6]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[12][6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[12][6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[12][6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N55
dffeas \r_pipeline[13][6]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[12][6]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[13][6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[13][6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[13][6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N24
cyclonev_lcell_comb \r_pipeline[14][6]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[14][6]~_Duplicate_1feeder_combout  = ( \r_pipeline[13][6]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[13][6]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[14][6]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[14][6]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[14][6]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[14][6]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N25
dffeas \r_pipeline[14][6]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[14][6]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[14][6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[14][6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[14][6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N22
dffeas \r_pipeline[15][6]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[14][6]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[15][6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[15][6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[15][6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N12
cyclonev_lcell_comb \r_pipeline[16][6]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[16][6]~_Duplicate_1feeder_combout  = ( \r_pipeline[15][6]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[15][6]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[16][6]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[16][6]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[16][6]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[16][6]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N14
dffeas \r_pipeline[16][6]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[16][6]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[16][6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[16][6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[16][6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N28
dffeas \r_pipeline[17][6]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[16][6]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[17][6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[17][6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[17][6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N54
cyclonev_lcell_comb \r_pipeline[18][6]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[18][6]~_Duplicate_1feeder_combout  = ( \r_pipeline[17][6]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[17][6]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[18][6]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[18][6]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[18][6]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[18][6]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N56
dffeas \r_pipeline[18][6]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[18][6]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[18][6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[18][6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[18][6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N11
dffeas \r_pipeline[19][6]~_Duplicate_1DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[18][6]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[19][6]~_Duplicate_1DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[19][6]~_Duplicate_1DUPLICATE .is_wysiwyg = "true";
defparam \r_pipeline[19][6]~_Duplicate_1DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N54
cyclonev_lcell_comb \r_pipeline[20][6]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[20][6]~_Duplicate_1feeder_combout  = ( \r_pipeline[19][6]~_Duplicate_1DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[19][6]~_Duplicate_1DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[20][6]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[20][6]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[20][6]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[20][6]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N55
dffeas \r_pipeline[20][6]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[20][6]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[20][6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[20][6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[20][6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N49
dffeas \r_pipeline[21][6]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[20][6]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[21][6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[21][6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[21][6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N52
dffeas \r_pipeline[22][6]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[21][6]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[22][6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[22][6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[22][6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N15
cyclonev_lcell_comb \r_pipeline[23][6]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[23][6]~_Duplicate_1feeder_combout  = ( \r_pipeline[22][6]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[22][6]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[23][6]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[23][6]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[23][6]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[23][6]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N16
dffeas \r_pipeline[23][6]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[23][6]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[23][6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[23][6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[23][6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \x[7]~input (
	.i(x[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[7]~input_o ));
// synopsys translate_off
defparam \x[7]~input .bus_hold = "false";
defparam \x[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N42
cyclonev_lcell_comb \r_pipeline[0][7]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[0][7]~_Duplicate_1feeder_combout  = ( \x[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[0][7]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[0][7]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[0][7]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[0][7]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y26_N44
dffeas \r_pipeline[0][7]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[0][7]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[0][7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[0][7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[0][7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N2
dffeas \r_pipeline[1][7]~_Duplicate_1DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[0][7]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[1][7]~_Duplicate_1DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[1][7]~_Duplicate_1DUPLICATE .is_wysiwyg = "true";
defparam \r_pipeline[1][7]~_Duplicate_1DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N39
cyclonev_lcell_comb \r_pipeline[2][7]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[2][7]~_Duplicate_1feeder_combout  = ( \r_pipeline[1][7]~_Duplicate_1DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[1][7]~_Duplicate_1DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[2][7]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[2][7]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[2][7]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[2][7]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y26_N40
dffeas \r_pipeline[2][7]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[2][7]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[2][7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[2][7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[2][7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N8
dffeas \r_pipeline[3][7]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[2][7]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[3][7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[3][7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[3][7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N24
cyclonev_lcell_comb \r_pipeline[4][7]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[4][7]~_Duplicate_1feeder_combout  = ( \r_pipeline[3][7]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[3][7]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[4][7]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[4][7]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[4][7]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[4][7]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N25
dffeas \r_pipeline[4][7]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[4][7]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[4][7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[4][7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[4][7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N56
dffeas \r_pipeline[5][7]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[4][7]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[5][7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[5][7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[5][7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N35
dffeas \r_pipeline[6][7]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[5][7]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[6][7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[6][7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[6][7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N16
dffeas \r_pipeline[7][7]~_Duplicate_1DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[6][7]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[7][7]~_Duplicate_1DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[7][7]~_Duplicate_1DUPLICATE .is_wysiwyg = "true";
defparam \r_pipeline[7][7]~_Duplicate_1DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N6
cyclonev_lcell_comb \r_pipeline[8][7]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[8][7]~_Duplicate_1feeder_combout  = ( \r_pipeline[7][7]~_Duplicate_1DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[7][7]~_Duplicate_1DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[8][7]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[8][7]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[8][7]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[8][7]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N8
dffeas \r_pipeline[8][7]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[8][7]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[8][7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[8][7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[8][7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N38
dffeas \r_pipeline[9][7]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[8][7]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[9][7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[9][7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[9][7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N24
cyclonev_lcell_comb \r_pipeline[10][7]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[10][7]~_Duplicate_1feeder_combout  = ( \r_pipeline[9][7]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[9][7]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[10][7]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[10][7]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[10][7]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[10][7]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N25
dffeas \r_pipeline[10][7]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[10][7]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[10][7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[10][7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[10][7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N46
dffeas \r_pipeline[11][7]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[10][7]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[11][7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[11][7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[11][7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N35
dffeas \r_pipeline[12][7]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[11][7]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[12][7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[12][7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[12][7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N28
dffeas \r_pipeline[13][7]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[12][7]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[13][7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[13][7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[13][7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N33
cyclonev_lcell_comb \r_pipeline[14][7]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[14][7]~_Duplicate_1feeder_combout  = ( \r_pipeline[13][7]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[13][7]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[14][7]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[14][7]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[14][7]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[14][7]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N35
dffeas \r_pipeline[14][7]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[14][7]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[14][7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[14][7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[14][7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N52
dffeas \r_pipeline[15][7]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[14][7]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[15][7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[15][7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[15][7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N9
cyclonev_lcell_comb \r_pipeline[16][7]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[16][7]~_Duplicate_1feeder_combout  = ( \r_pipeline[15][7]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[15][7]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[16][7]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[16][7]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[16][7]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[16][7]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N11
dffeas \r_pipeline[16][7]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[16][7]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[16][7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[16][7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[16][7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N55
dffeas \r_pipeline[17][7]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[16][7]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[17][7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[17][7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[17][7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N18
cyclonev_lcell_comb \r_pipeline[18][7]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[18][7]~_Duplicate_1feeder_combout  = ( \r_pipeline[17][7]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[17][7]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[18][7]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[18][7]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[18][7]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[18][7]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N20
dffeas \r_pipeline[18][7]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[18][7]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[18][7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[18][7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[18][7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N37
dffeas \r_pipeline[19][7]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[18][7]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[19][7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[19][7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[19][7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N27
cyclonev_lcell_comb \r_pipeline[20][7]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[20][7]~_Duplicate_1feeder_combout  = ( \r_pipeline[19][7]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[19][7]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[20][7]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[20][7]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[20][7]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[20][7]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N28
dffeas \r_pipeline[20][7]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[20][7]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[20][7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[20][7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[20][7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N37
dffeas \r_pipeline[21][7]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[20][7]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[21][7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[21][7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[21][7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N31
dffeas \r_pipeline[22][7]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[21][7]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[22][7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[22][7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[22][7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N54
cyclonev_lcell_comb \r_pipeline[23][7]~_Duplicate_1feeder (
// Equation(s):
// \r_pipeline[23][7]~_Duplicate_1feeder_combout  = ( \r_pipeline[22][7]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_pipeline[22][7]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_pipeline[23][7]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_pipeline[23][7]~_Duplicate_1feeder .extended_lut = "off";
defparam \r_pipeline[23][7]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_pipeline[23][7]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N55
dffeas \r_pipeline[23][7]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[23][7]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[23][7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[23][7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[23][7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N49
dffeas \r_pipeline[21][0]~_Duplicate_1DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[21][0]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[21][0]~_Duplicate_1DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[21][0]~_Duplicate_1DUPLICATE .is_wysiwyg = "true";
defparam \r_pipeline[21][0]~_Duplicate_1DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N4
dffeas \r_pipeline[21][1]~_Duplicate_1DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[20][1]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[21][1]~_Duplicate_1DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[21][1]~_Duplicate_1DUPLICATE .is_wysiwyg = "true";
defparam \r_pipeline[21][1]~_Duplicate_1DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N52
dffeas \r_pipeline[20][4]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[19][4]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[20][4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[20][4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[20][4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N34
dffeas \r_pipeline[19][1]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[19][1]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[19][1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[19][1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[19][1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N31
dffeas \r_pipeline[19][2]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[18][2]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[19][2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[19][2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[19][2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N43
dffeas \r_pipeline[19][3]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[18][3]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[19][3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[19][3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[19][3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N10
dffeas \r_pipeline[19][6]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[18][6]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[19][6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[19][6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[19][6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N34
dffeas \r_pipeline[17][1]~_Duplicate_1DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[17][1]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[17][1]~_Duplicate_1DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[17][1]~_Duplicate_1DUPLICATE .is_wysiwyg = "true";
defparam \r_pipeline[17][1]~_Duplicate_1DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N4
dffeas \r_pipeline[13][5]~_Duplicate_1DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[13][5]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[13][5]~_Duplicate_1DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[13][5]~_Duplicate_1DUPLICATE .is_wysiwyg = "true";
defparam \r_pipeline[13][5]~_Duplicate_1DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N47
dffeas \r_pipeline[7][5]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[7][5]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[7][5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[7][5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[7][5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N17
dffeas \r_pipeline[7][7]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[6][7]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[7][7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[7][7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[7][7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N34
dffeas \r_pipeline[6][4]~_Duplicate_1DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[5][4]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[6][4]~_Duplicate_1DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[6][4]~_Duplicate_1DUPLICATE .is_wysiwyg = "true";
defparam \r_pipeline[6][4]~_Duplicate_1DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N34
dffeas \r_pipeline[6][7]~_Duplicate_1DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[5][7]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[6][7]~_Duplicate_1DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[6][7]~_Duplicate_1DUPLICATE .is_wysiwyg = "true";
defparam \r_pipeline[6][7]~_Duplicate_1DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N25
dffeas \r_pipeline[4][1]~_Duplicate_1DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[3][1]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[4][1]~_Duplicate_1DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[4][1]~_Duplicate_1DUPLICATE .is_wysiwyg = "true";
defparam \r_pipeline[4][1]~_Duplicate_1DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N49
dffeas \r_pipeline[3][6]~_Duplicate_1DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[2][6]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[3][6]~_Duplicate_1DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[3][6]~_Duplicate_1DUPLICATE .is_wysiwyg = "true";
defparam \r_pipeline[3][6]~_Duplicate_1DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N40
dffeas \r_pipeline[2][2]~_Duplicate_1DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[1][2]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[2][2]~_Duplicate_1DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[2][2]~_Duplicate_1DUPLICATE .is_wysiwyg = "true";
defparam \r_pipeline[2][2]~_Duplicate_1DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N35
dffeas \r_pipeline[2][5]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[1][5]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[2][5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[2][5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[2][5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N43
dffeas \r_pipeline[1][3]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[0][3]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[1][3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[1][3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[1][3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N31
dffeas \r_pipeline[1][6]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\r_pipeline[1][6]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[1][6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[1][6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[1][6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N1
dffeas \r_pipeline[1][7]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\r_pipeline[0][7]~_Duplicate_1_q ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_pipeline[1][7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_pipeline[1][7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \r_pipeline[1][7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: DSP_X32_Y26_N0
cyclonev_mac \Add0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.ay({\r_pipeline[0][7]~_Duplicate_1_q ,\r_pipeline[0][7]~_Duplicate_1_q ,\r_pipeline[0][7]~_Duplicate_1_q ,\r_pipeline[0][7]~_Duplicate_1_q ,\r_pipeline[0][7]~_Duplicate_1_q ,\r_pipeline[0][7]~_Duplicate_1_q ,\r_pipeline[0][7]~_Duplicate_1_q ,
\r_pipeline[0][7]~_Duplicate_1_q ,\r_pipeline[0][7]~_Duplicate_1_q ,\r_pipeline[0][7]~_Duplicate_1_q ,\r_pipeline[0][7]~_Duplicate_1_q ,\r_pipeline[0][7]~_Duplicate_1_q ,\r_pipeline[0][6]~_Duplicate_1_q ,\r_pipeline[0][5]~_Duplicate_1_q ,
\r_pipeline[0][4]~_Duplicate_1_q ,\r_pipeline[0][3]~_Duplicate_1_q ,\r_pipeline[0][2]~_Duplicate_1_q ,\r_pipeline[0][1]~_Duplicate_1_q ,\r_pipeline[0][0]~_Duplicate_1_q }),
	.az(26'b00000000000000000000000000),
	.bx({gnd,gnd,gnd,gnd,gnd,vcc,gnd}),
	.by({\x[7]~input_o ,\x[7]~input_o ,\x[7]~input_o ,\x[7]~input_o ,\x[7]~input_o ,\x[7]~input_o ,\x[7]~input_o ,\x[7]~input_o ,\x[7]~input_o ,\x[7]~input_o ,\x[7]~input_o ,\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,
\x[0]~input_o }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,\rst~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Add0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Add0~8 .accumulate_clock = "none";
defparam \Add0~8 .ax_clock = "none";
defparam \Add0~8 .ax_width = 7;
defparam \Add0~8 .ay_scan_in_clock = "0";
defparam \Add0~8 .ay_scan_in_width = 19;
defparam \Add0~8 .ay_use_scan_in = "false";
defparam \Add0~8 .az_clock = "none";
defparam \Add0~8 .bx_clock = "none";
defparam \Add0~8 .bx_width = 7;
defparam \Add0~8 .by_clock = "0";
defparam \Add0~8 .by_use_scan_in = "false";
defparam \Add0~8 .by_width = 19;
defparam \Add0~8 .bz_clock = "none";
defparam \Add0~8 .coef_a_0 = 0;
defparam \Add0~8 .coef_a_1 = 0;
defparam \Add0~8 .coef_a_2 = 0;
defparam \Add0~8 .coef_a_3 = 0;
defparam \Add0~8 .coef_a_4 = 0;
defparam \Add0~8 .coef_a_5 = 0;
defparam \Add0~8 .coef_a_6 = 0;
defparam \Add0~8 .coef_a_7 = 0;
defparam \Add0~8 .coef_b_0 = 0;
defparam \Add0~8 .coef_b_1 = 0;
defparam \Add0~8 .coef_b_2 = 0;
defparam \Add0~8 .coef_b_3 = 0;
defparam \Add0~8 .coef_b_4 = 0;
defparam \Add0~8 .coef_b_5 = 0;
defparam \Add0~8 .coef_b_6 = 0;
defparam \Add0~8 .coef_b_7 = 0;
defparam \Add0~8 .coef_sel_a_clock = "none";
defparam \Add0~8 .coef_sel_b_clock = "none";
defparam \Add0~8 .delay_scan_out_ay = "false";
defparam \Add0~8 .delay_scan_out_by = "false";
defparam \Add0~8 .enable_double_accum = "false";
defparam \Add0~8 .load_const_clock = "none";
defparam \Add0~8 .load_const_value = 0;
defparam \Add0~8 .mode_sub_location = 0;
defparam \Add0~8 .negate_clock = "none";
defparam \Add0~8 .operand_source_max = "input";
defparam \Add0~8 .operand_source_may = "input";
defparam \Add0~8 .operand_source_mbx = "input";
defparam \Add0~8 .operand_source_mby = "input";
defparam \Add0~8 .operation_mode = "m18x18_sumof2";
defparam \Add0~8 .output_clock = "none";
defparam \Add0~8 .preadder_subtract_a = "false";
defparam \Add0~8 .preadder_subtract_b = "false";
defparam \Add0~8 .result_a_width = 64;
defparam \Add0~8 .signed_max = "false";
defparam \Add0~8 .signed_may = "true";
defparam \Add0~8 .signed_mbx = "false";
defparam \Add0~8 .signed_mby = "true";
defparam \Add0~8 .sub_clock = "none";
defparam \Add0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y28_N0
cyclonev_mac \Mult2~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.ay({\r_pipeline[1][7]~_Duplicate_1_q ,\r_pipeline[1][7]~_Duplicate_1_q ,\r_pipeline[1][7]~_Duplicate_1_q ,\r_pipeline[1][7]~_Duplicate_1_q ,\r_pipeline[1][7]~_Duplicate_1_q ,\r_pipeline[1][7]~_Duplicate_1_q ,\r_pipeline[1][7]~_Duplicate_1_q ,
\r_pipeline[1][7]~_Duplicate_1_q ,\r_pipeline[1][7]~_Duplicate_1_q ,\r_pipeline[1][7]~_Duplicate_1_q ,\r_pipeline[1][7]~_Duplicate_1_q ,\r_pipeline[1][7]~_Duplicate_1_q ,\r_pipeline[1][6]~_Duplicate_1_q ,\r_pipeline[1][5]~_Duplicate_1_q ,
\r_pipeline[1][4]~_Duplicate_1_q ,\r_pipeline[1][3]~_Duplicate_1_q ,\r_pipeline[1][2]~_Duplicate_1_q ,\r_pipeline[1][1]~_Duplicate_1_q ,\r_pipeline[1][0]~_Duplicate_1_q }),
	.az(26'b00000000000000000000000000),
	.bx({\Add0~23 ,\Add0~23 ,\Add0~23 ,\Add0~23 ,\Add0~23 ,\Add0~23 ,\Add0~23 ,\Add0~23 ,\Add0~23 ,\Add0~23 ,\Add0~23 ,\Add0~23 ,\Add0~23 ,\Add0~23 ,\Add0~23 ,\Add0~23 ,\Add0~23 ,\Add0~23 }),
	.by({\Add0~23 ,\Add0~23 ,\Add0~23 ,\Add0~22 ,\Add0~21 ,\Add0~20 ,\Add0~19 ,\Add0~18 ,\Add0~17 ,\Add0~16 ,\Add0~15 ,\Add0~14 ,\Add0~13 ,\Add0~12 ,\Add0~11 ,\Add0~10 ,\Add0~9 ,\Add0~8_resulta }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,\rst~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult2~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult2~mac .accumulate_clock = "none";
defparam \Mult2~mac .ax_clock = "none";
defparam \Mult2~mac .ax_width = 18;
defparam \Mult2~mac .ay_scan_in_clock = "0";
defparam \Mult2~mac .ay_scan_in_width = 19;
defparam \Mult2~mac .ay_use_scan_in = "false";
defparam \Mult2~mac .az_clock = "none";
defparam \Mult2~mac .bx_clock = "none";
defparam \Mult2~mac .bx_width = 18;
defparam \Mult2~mac .by_clock = "none";
defparam \Mult2~mac .by_use_scan_in = "false";
defparam \Mult2~mac .by_width = 18;
defparam \Mult2~mac .bz_clock = "none";
defparam \Mult2~mac .coef_a_0 = 0;
defparam \Mult2~mac .coef_a_1 = 0;
defparam \Mult2~mac .coef_a_2 = 0;
defparam \Mult2~mac .coef_a_3 = 0;
defparam \Mult2~mac .coef_a_4 = 0;
defparam \Mult2~mac .coef_a_5 = 0;
defparam \Mult2~mac .coef_a_6 = 0;
defparam \Mult2~mac .coef_a_7 = 0;
defparam \Mult2~mac .coef_b_0 = 0;
defparam \Mult2~mac .coef_b_1 = 0;
defparam \Mult2~mac .coef_b_2 = 0;
defparam \Mult2~mac .coef_b_3 = 0;
defparam \Mult2~mac .coef_b_4 = 0;
defparam \Mult2~mac .coef_b_5 = 0;
defparam \Mult2~mac .coef_b_6 = 0;
defparam \Mult2~mac .coef_b_7 = 0;
defparam \Mult2~mac .coef_sel_a_clock = "none";
defparam \Mult2~mac .coef_sel_b_clock = "none";
defparam \Mult2~mac .delay_scan_out_ay = "false";
defparam \Mult2~mac .delay_scan_out_by = "false";
defparam \Mult2~mac .enable_double_accum = "false";
defparam \Mult2~mac .load_const_clock = "none";
defparam \Mult2~mac .load_const_value = 0;
defparam \Mult2~mac .mode_sub_location = 0;
defparam \Mult2~mac .negate_clock = "none";
defparam \Mult2~mac .operand_source_max = "input";
defparam \Mult2~mac .operand_source_may = "input";
defparam \Mult2~mac .operand_source_mbx = "input";
defparam \Mult2~mac .operand_source_mby = "input";
defparam \Mult2~mac .operation_mode = "m18x18_plus36";
defparam \Mult2~mac .output_clock = "none";
defparam \Mult2~mac .preadder_subtract_a = "false";
defparam \Mult2~mac .preadder_subtract_b = "false";
defparam \Mult2~mac .result_a_width = 64;
defparam \Mult2~mac .signed_max = "true";
defparam \Mult2~mac .signed_may = "true";
defparam \Mult2~mac .signed_mbx = "true";
defparam \Mult2~mac .signed_mby = "false";
defparam \Mult2~mac .sub_clock = "none";
defparam \Mult2~mac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y28_N0
cyclonev_mac \Mult3~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd}),
	.ay({\r_pipeline[2][7]~_Duplicate_1_q ,\r_pipeline[2][7]~_Duplicate_1_q ,\r_pipeline[2][7]~_Duplicate_1_q ,\r_pipeline[2][7]~_Duplicate_1_q ,\r_pipeline[2][7]~_Duplicate_1_q ,\r_pipeline[2][7]~_Duplicate_1_q ,\r_pipeline[2][7]~_Duplicate_1_q ,
\r_pipeline[2][7]~_Duplicate_1_q ,\r_pipeline[2][7]~_Duplicate_1_q ,\r_pipeline[2][7]~_Duplicate_1_q ,\r_pipeline[2][7]~_Duplicate_1_q ,\r_pipeline[2][7]~_Duplicate_1_q ,\r_pipeline[2][6]~_Duplicate_1_q ,\r_pipeline[2][5]~_Duplicate_1_q ,
\r_pipeline[2][4]~_Duplicate_1_q ,\r_pipeline[2][3]~_Duplicate_1_q ,\r_pipeline[2][2]~_Duplicate_1DUPLICATE_q ,\r_pipeline[2][1]~_Duplicate_1_q ,\r_pipeline[2][0]~_Duplicate_1_q }),
	.az(26'b00000000000000000000000000),
	.bx({\Mult2~339 ,\Mult2~339 ,\Mult2~339 ,\Mult2~339 ,\Mult2~339 ,\Mult2~339 ,\Mult2~339 ,\Mult2~339 ,\Mult2~339 ,\Mult2~339 ,\Mult2~339 ,\Mult2~339 ,\Mult2~339 ,\Mult2~339 ,\Mult2~339 ,\Mult2~339 ,\Mult2~339 ,\Mult2~339 }),
	.by({\Mult2~339 ,\Mult2~339 ,\Mult2~339 ,\Mult2~338 ,\Mult2~337 ,\Mult2~336 ,\Mult2~335 ,\Mult2~334 ,\Mult2~333 ,\Mult2~332 ,\Mult2~331 ,\Mult2~330 ,\Mult2~329 ,\Mult2~328 ,\Mult2~327 ,\Mult2~326 ,\Mult2~325 ,\Mult2~mac_resulta }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,\rst~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult3~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult3~mac .accumulate_clock = "none";
defparam \Mult3~mac .ax_clock = "none";
defparam \Mult3~mac .ax_width = 18;
defparam \Mult3~mac .ay_scan_in_clock = "0";
defparam \Mult3~mac .ay_scan_in_width = 19;
defparam \Mult3~mac .ay_use_scan_in = "false";
defparam \Mult3~mac .az_clock = "none";
defparam \Mult3~mac .bx_clock = "none";
defparam \Mult3~mac .bx_width = 18;
defparam \Mult3~mac .by_clock = "none";
defparam \Mult3~mac .by_use_scan_in = "false";
defparam \Mult3~mac .by_width = 18;
defparam \Mult3~mac .bz_clock = "none";
defparam \Mult3~mac .coef_a_0 = 0;
defparam \Mult3~mac .coef_a_1 = 0;
defparam \Mult3~mac .coef_a_2 = 0;
defparam \Mult3~mac .coef_a_3 = 0;
defparam \Mult3~mac .coef_a_4 = 0;
defparam \Mult3~mac .coef_a_5 = 0;
defparam \Mult3~mac .coef_a_6 = 0;
defparam \Mult3~mac .coef_a_7 = 0;
defparam \Mult3~mac .coef_b_0 = 0;
defparam \Mult3~mac .coef_b_1 = 0;
defparam \Mult3~mac .coef_b_2 = 0;
defparam \Mult3~mac .coef_b_3 = 0;
defparam \Mult3~mac .coef_b_4 = 0;
defparam \Mult3~mac .coef_b_5 = 0;
defparam \Mult3~mac .coef_b_6 = 0;
defparam \Mult3~mac .coef_b_7 = 0;
defparam \Mult3~mac .coef_sel_a_clock = "none";
defparam \Mult3~mac .coef_sel_b_clock = "none";
defparam \Mult3~mac .delay_scan_out_ay = "false";
defparam \Mult3~mac .delay_scan_out_by = "false";
defparam \Mult3~mac .enable_double_accum = "false";
defparam \Mult3~mac .load_const_clock = "none";
defparam \Mult3~mac .load_const_value = 0;
defparam \Mult3~mac .mode_sub_location = 0;
defparam \Mult3~mac .negate_clock = "none";
defparam \Mult3~mac .operand_source_max = "input";
defparam \Mult3~mac .operand_source_may = "input";
defparam \Mult3~mac .operand_source_mbx = "input";
defparam \Mult3~mac .operand_source_mby = "input";
defparam \Mult3~mac .operation_mode = "m18x18_plus36";
defparam \Mult3~mac .output_clock = "none";
defparam \Mult3~mac .preadder_subtract_a = "false";
defparam \Mult3~mac .preadder_subtract_b = "false";
defparam \Mult3~mac .result_a_width = 64;
defparam \Mult3~mac .signed_max = "true";
defparam \Mult3~mac .signed_may = "true";
defparam \Mult3~mac .signed_mbx = "true";
defparam \Mult3~mac .signed_mby = "false";
defparam \Mult3~mac .sub_clock = "none";
defparam \Mult3~mac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y26_N0
cyclonev_mac \Mult4~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,vcc,vcc}),
	.ay({\r_pipeline[3][7]~_Duplicate_1_q ,\r_pipeline[3][7]~_Duplicate_1_q ,\r_pipeline[3][7]~_Duplicate_1_q ,\r_pipeline[3][7]~_Duplicate_1_q ,\r_pipeline[3][7]~_Duplicate_1_q ,\r_pipeline[3][7]~_Duplicate_1_q ,\r_pipeline[3][7]~_Duplicate_1_q ,
\r_pipeline[3][7]~_Duplicate_1_q ,\r_pipeline[3][7]~_Duplicate_1_q ,\r_pipeline[3][7]~_Duplicate_1_q ,\r_pipeline[3][7]~_Duplicate_1_q ,\r_pipeline[3][7]~_Duplicate_1_q ,\r_pipeline[3][6]~_Duplicate_1DUPLICATE_q ,\r_pipeline[3][5]~_Duplicate_1_q ,
\r_pipeline[3][4]~_Duplicate_1_q ,\r_pipeline[3][3]~_Duplicate_1_q ,\r_pipeline[3][2]~_Duplicate_1_q ,\r_pipeline[3][1]~_Duplicate_1_q ,\r_pipeline[3][0]~_Duplicate_1_q }),
	.az(26'b00000000000000000000000000),
	.bx({\Mult3~339 ,\Mult3~339 ,\Mult3~339 ,\Mult3~339 ,\Mult3~339 ,\Mult3~339 ,\Mult3~339 ,\Mult3~339 ,\Mult3~339 ,\Mult3~339 ,\Mult3~339 ,\Mult3~339 ,\Mult3~339 ,\Mult3~339 ,\Mult3~339 ,\Mult3~339 ,\Mult3~339 ,\Mult3~339 }),
	.by({\Mult3~339 ,\Mult3~339 ,\Mult3~339 ,\Mult3~338 ,\Mult3~337 ,\Mult3~336 ,\Mult3~335 ,\Mult3~334 ,\Mult3~333 ,\Mult3~332 ,\Mult3~331 ,\Mult3~330 ,\Mult3~329 ,\Mult3~328 ,\Mult3~327 ,\Mult3~326 ,\Mult3~325 ,\Mult3~mac_resulta }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,\rst~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult4~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult4~mac .accumulate_clock = "none";
defparam \Mult4~mac .ax_clock = "none";
defparam \Mult4~mac .ax_width = 7;
defparam \Mult4~mac .ay_scan_in_clock = "0";
defparam \Mult4~mac .ay_scan_in_width = 19;
defparam \Mult4~mac .ay_use_scan_in = "false";
defparam \Mult4~mac .az_clock = "none";
defparam \Mult4~mac .bx_clock = "none";
defparam \Mult4~mac .bx_width = 18;
defparam \Mult4~mac .by_clock = "none";
defparam \Mult4~mac .by_use_scan_in = "false";
defparam \Mult4~mac .by_width = 18;
defparam \Mult4~mac .bz_clock = "none";
defparam \Mult4~mac .coef_a_0 = 0;
defparam \Mult4~mac .coef_a_1 = 0;
defparam \Mult4~mac .coef_a_2 = 0;
defparam \Mult4~mac .coef_a_3 = 0;
defparam \Mult4~mac .coef_a_4 = 0;
defparam \Mult4~mac .coef_a_5 = 0;
defparam \Mult4~mac .coef_a_6 = 0;
defparam \Mult4~mac .coef_a_7 = 0;
defparam \Mult4~mac .coef_b_0 = 0;
defparam \Mult4~mac .coef_b_1 = 0;
defparam \Mult4~mac .coef_b_2 = 0;
defparam \Mult4~mac .coef_b_3 = 0;
defparam \Mult4~mac .coef_b_4 = 0;
defparam \Mult4~mac .coef_b_5 = 0;
defparam \Mult4~mac .coef_b_6 = 0;
defparam \Mult4~mac .coef_b_7 = 0;
defparam \Mult4~mac .coef_sel_a_clock = "none";
defparam \Mult4~mac .coef_sel_b_clock = "none";
defparam \Mult4~mac .delay_scan_out_ay = "false";
defparam \Mult4~mac .delay_scan_out_by = "false";
defparam \Mult4~mac .enable_double_accum = "false";
defparam \Mult4~mac .load_const_clock = "none";
defparam \Mult4~mac .load_const_value = 0;
defparam \Mult4~mac .mode_sub_location = 0;
defparam \Mult4~mac .negate_clock = "none";
defparam \Mult4~mac .operand_source_max = "input";
defparam \Mult4~mac .operand_source_may = "input";
defparam \Mult4~mac .operand_source_mbx = "input";
defparam \Mult4~mac .operand_source_mby = "input";
defparam \Mult4~mac .operation_mode = "m18x18_plus36";
defparam \Mult4~mac .output_clock = "none";
defparam \Mult4~mac .preadder_subtract_a = "false";
defparam \Mult4~mac .preadder_subtract_b = "false";
defparam \Mult4~mac .result_a_width = 64;
defparam \Mult4~mac .signed_max = "false";
defparam \Mult4~mac .signed_may = "true";
defparam \Mult4~mac .signed_mbx = "true";
defparam \Mult4~mac .signed_mby = "false";
defparam \Mult4~mac .sub_clock = "none";
defparam \Mult4~mac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y18_N0
cyclonev_mac \Mult5~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,vcc}),
	.ay({\r_pipeline[4][7]~_Duplicate_1_q ,\r_pipeline[4][7]~_Duplicate_1_q ,\r_pipeline[4][7]~_Duplicate_1_q ,\r_pipeline[4][7]~_Duplicate_1_q ,\r_pipeline[4][7]~_Duplicate_1_q ,\r_pipeline[4][7]~_Duplicate_1_q ,\r_pipeline[4][7]~_Duplicate_1_q ,
\r_pipeline[4][7]~_Duplicate_1_q ,\r_pipeline[4][7]~_Duplicate_1_q ,\r_pipeline[4][7]~_Duplicate_1_q ,\r_pipeline[4][7]~_Duplicate_1_q ,\r_pipeline[4][7]~_Duplicate_1_q ,\r_pipeline[4][6]~_Duplicate_1_q ,\r_pipeline[4][5]~_Duplicate_1_q ,
\r_pipeline[4][4]~_Duplicate_1_q ,\r_pipeline[4][3]~_Duplicate_1_q ,\r_pipeline[4][2]~_Duplicate_1_q ,\r_pipeline[4][1]~_Duplicate_1DUPLICATE_q ,\r_pipeline[4][0]~_Duplicate_1_q }),
	.az(26'b00000000000000000000000000),
	.bx({\Mult4~339 ,\Mult4~339 ,\Mult4~339 ,\Mult4~339 ,\Mult4~339 ,\Mult4~339 ,\Mult4~339 ,\Mult4~339 ,\Mult4~339 ,\Mult4~339 ,\Mult4~339 ,\Mult4~339 ,\Mult4~339 ,\Mult4~339 ,\Mult4~339 ,\Mult4~339 ,\Mult4~339 ,\Mult4~339 }),
	.by({\Mult4~339 ,\Mult4~339 ,\Mult4~339 ,\Mult4~338 ,\Mult4~337 ,\Mult4~336 ,\Mult4~335 ,\Mult4~334 ,\Mult4~333 ,\Mult4~332 ,\Mult4~331 ,\Mult4~330 ,\Mult4~329 ,\Mult4~328 ,\Mult4~327 ,\Mult4~326 ,\Mult4~325 ,\Mult4~mac_resulta }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,\rst~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult5~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult5~mac .accumulate_clock = "none";
defparam \Mult5~mac .ax_clock = "none";
defparam \Mult5~mac .ax_width = 18;
defparam \Mult5~mac .ay_scan_in_clock = "0";
defparam \Mult5~mac .ay_scan_in_width = 19;
defparam \Mult5~mac .ay_use_scan_in = "false";
defparam \Mult5~mac .az_clock = "none";
defparam \Mult5~mac .bx_clock = "none";
defparam \Mult5~mac .bx_width = 18;
defparam \Mult5~mac .by_clock = "none";
defparam \Mult5~mac .by_use_scan_in = "false";
defparam \Mult5~mac .by_width = 18;
defparam \Mult5~mac .bz_clock = "none";
defparam \Mult5~mac .coef_a_0 = 0;
defparam \Mult5~mac .coef_a_1 = 0;
defparam \Mult5~mac .coef_a_2 = 0;
defparam \Mult5~mac .coef_a_3 = 0;
defparam \Mult5~mac .coef_a_4 = 0;
defparam \Mult5~mac .coef_a_5 = 0;
defparam \Mult5~mac .coef_a_6 = 0;
defparam \Mult5~mac .coef_a_7 = 0;
defparam \Mult5~mac .coef_b_0 = 0;
defparam \Mult5~mac .coef_b_1 = 0;
defparam \Mult5~mac .coef_b_2 = 0;
defparam \Mult5~mac .coef_b_3 = 0;
defparam \Mult5~mac .coef_b_4 = 0;
defparam \Mult5~mac .coef_b_5 = 0;
defparam \Mult5~mac .coef_b_6 = 0;
defparam \Mult5~mac .coef_b_7 = 0;
defparam \Mult5~mac .coef_sel_a_clock = "none";
defparam \Mult5~mac .coef_sel_b_clock = "none";
defparam \Mult5~mac .delay_scan_out_ay = "false";
defparam \Mult5~mac .delay_scan_out_by = "false";
defparam \Mult5~mac .enable_double_accum = "false";
defparam \Mult5~mac .load_const_clock = "none";
defparam \Mult5~mac .load_const_value = 0;
defparam \Mult5~mac .mode_sub_location = 0;
defparam \Mult5~mac .negate_clock = "none";
defparam \Mult5~mac .operand_source_max = "input";
defparam \Mult5~mac .operand_source_may = "input";
defparam \Mult5~mac .operand_source_mbx = "input";
defparam \Mult5~mac .operand_source_mby = "input";
defparam \Mult5~mac .operation_mode = "m18x18_plus36";
defparam \Mult5~mac .output_clock = "none";
defparam \Mult5~mac .preadder_subtract_a = "false";
defparam \Mult5~mac .preadder_subtract_b = "false";
defparam \Mult5~mac .result_a_width = 64;
defparam \Mult5~mac .signed_max = "true";
defparam \Mult5~mac .signed_may = "true";
defparam \Mult5~mac .signed_mbx = "true";
defparam \Mult5~mac .signed_mby = "false";
defparam \Mult5~mac .sub_clock = "none";
defparam \Mult5~mac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y20_N0
cyclonev_mac \Mult6~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,gnd}),
	.ay({\r_pipeline[5][7]~_Duplicate_1_q ,\r_pipeline[5][7]~_Duplicate_1_q ,\r_pipeline[5][7]~_Duplicate_1_q ,\r_pipeline[5][7]~_Duplicate_1_q ,\r_pipeline[5][7]~_Duplicate_1_q ,\r_pipeline[5][7]~_Duplicate_1_q ,\r_pipeline[5][7]~_Duplicate_1_q ,
\r_pipeline[5][7]~_Duplicate_1_q ,\r_pipeline[5][7]~_Duplicate_1_q ,\r_pipeline[5][7]~_Duplicate_1_q ,\r_pipeline[5][7]~_Duplicate_1_q ,\r_pipeline[5][7]~_Duplicate_1_q ,\r_pipeline[5][6]~_Duplicate_1_q ,\r_pipeline[5][5]~_Duplicate_1_q ,
\r_pipeline[5][4]~_Duplicate_1_q ,\r_pipeline[5][3]~_Duplicate_1_q ,\r_pipeline[5][2]~_Duplicate_1_q ,\r_pipeline[5][1]~_Duplicate_1_q ,\r_pipeline[5][0]~_Duplicate_1_q }),
	.az(26'b00000000000000000000000000),
	.bx({\Mult5~339 ,\Mult5~339 ,\Mult5~339 ,\Mult5~339 ,\Mult5~339 ,\Mult5~339 ,\Mult5~339 ,\Mult5~339 ,\Mult5~339 ,\Mult5~339 ,\Mult5~339 ,\Mult5~339 ,\Mult5~339 ,\Mult5~339 ,\Mult5~339 ,\Mult5~339 ,\Mult5~339 ,\Mult5~339 }),
	.by({\Mult5~339 ,\Mult5~339 ,\Mult5~339 ,\Mult5~338 ,\Mult5~337 ,\Mult5~336 ,\Mult5~335 ,\Mult5~334 ,\Mult5~333 ,\Mult5~332 ,\Mult5~331 ,\Mult5~330 ,\Mult5~329 ,\Mult5~328 ,\Mult5~327 ,\Mult5~326 ,\Mult5~325 ,\Mult5~mac_resulta }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,\rst~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult6~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult6~mac .accumulate_clock = "none";
defparam \Mult6~mac .ax_clock = "none";
defparam \Mult6~mac .ax_width = 18;
defparam \Mult6~mac .ay_scan_in_clock = "0";
defparam \Mult6~mac .ay_scan_in_width = 19;
defparam \Mult6~mac .ay_use_scan_in = "false";
defparam \Mult6~mac .az_clock = "none";
defparam \Mult6~mac .bx_clock = "none";
defparam \Mult6~mac .bx_width = 18;
defparam \Mult6~mac .by_clock = "none";
defparam \Mult6~mac .by_use_scan_in = "false";
defparam \Mult6~mac .by_width = 18;
defparam \Mult6~mac .bz_clock = "none";
defparam \Mult6~mac .coef_a_0 = 0;
defparam \Mult6~mac .coef_a_1 = 0;
defparam \Mult6~mac .coef_a_2 = 0;
defparam \Mult6~mac .coef_a_3 = 0;
defparam \Mult6~mac .coef_a_4 = 0;
defparam \Mult6~mac .coef_a_5 = 0;
defparam \Mult6~mac .coef_a_6 = 0;
defparam \Mult6~mac .coef_a_7 = 0;
defparam \Mult6~mac .coef_b_0 = 0;
defparam \Mult6~mac .coef_b_1 = 0;
defparam \Mult6~mac .coef_b_2 = 0;
defparam \Mult6~mac .coef_b_3 = 0;
defparam \Mult6~mac .coef_b_4 = 0;
defparam \Mult6~mac .coef_b_5 = 0;
defparam \Mult6~mac .coef_b_6 = 0;
defparam \Mult6~mac .coef_b_7 = 0;
defparam \Mult6~mac .coef_sel_a_clock = "none";
defparam \Mult6~mac .coef_sel_b_clock = "none";
defparam \Mult6~mac .delay_scan_out_ay = "false";
defparam \Mult6~mac .delay_scan_out_by = "false";
defparam \Mult6~mac .enable_double_accum = "false";
defparam \Mult6~mac .load_const_clock = "none";
defparam \Mult6~mac .load_const_value = 0;
defparam \Mult6~mac .mode_sub_location = 0;
defparam \Mult6~mac .negate_clock = "none";
defparam \Mult6~mac .operand_source_max = "input";
defparam \Mult6~mac .operand_source_may = "input";
defparam \Mult6~mac .operand_source_mbx = "input";
defparam \Mult6~mac .operand_source_mby = "input";
defparam \Mult6~mac .operation_mode = "m18x18_plus36";
defparam \Mult6~mac .output_clock = "none";
defparam \Mult6~mac .preadder_subtract_a = "false";
defparam \Mult6~mac .preadder_subtract_b = "false";
defparam \Mult6~mac .result_a_width = 64;
defparam \Mult6~mac .signed_max = "true";
defparam \Mult6~mac .signed_may = "true";
defparam \Mult6~mac .signed_mbx = "true";
defparam \Mult6~mac .signed_mby = "false";
defparam \Mult6~mac .sub_clock = "none";
defparam \Mult6~mac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y22_N0
cyclonev_mac \Mult7~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,vcc,vcc,gnd,vcc}),
	.ay({\r_pipeline[6][7]~_Duplicate_1DUPLICATE_q ,\r_pipeline[6][7]~_Duplicate_1DUPLICATE_q ,\r_pipeline[6][7]~_Duplicate_1DUPLICATE_q ,\r_pipeline[6][7]~_Duplicate_1DUPLICATE_q ,\r_pipeline[6][7]~_Duplicate_1DUPLICATE_q ,\r_pipeline[6][7]~_Duplicate_1DUPLICATE_q ,
\r_pipeline[6][7]~_Duplicate_1DUPLICATE_q ,\r_pipeline[6][7]~_Duplicate_1DUPLICATE_q ,\r_pipeline[6][7]~_Duplicate_1DUPLICATE_q ,\r_pipeline[6][7]~_Duplicate_1DUPLICATE_q ,\r_pipeline[6][7]~_Duplicate_1DUPLICATE_q ,\r_pipeline[6][7]~_Duplicate_1DUPLICATE_q ,
\r_pipeline[6][6]~_Duplicate_1_q ,\r_pipeline[6][5]~_Duplicate_1_q ,\r_pipeline[6][4]~_Duplicate_1DUPLICATE_q ,\r_pipeline[6][3]~_Duplicate_1_q ,\r_pipeline[6][2]~_Duplicate_1_q ,\r_pipeline[6][1]~_Duplicate_1_q ,\r_pipeline[6][0]~_Duplicate_1_q }),
	.az(26'b00000000000000000000000000),
	.bx({\Mult6~339 ,\Mult6~339 ,\Mult6~339 ,\Mult6~339 ,\Mult6~339 ,\Mult6~339 ,\Mult6~339 ,\Mult6~339 ,\Mult6~339 ,\Mult6~339 ,\Mult6~339 ,\Mult6~339 ,\Mult6~339 ,\Mult6~339 ,\Mult6~339 ,\Mult6~339 ,\Mult6~339 ,\Mult6~339 }),
	.by({\Mult6~339 ,\Mult6~339 ,\Mult6~339 ,\Mult6~338 ,\Mult6~337 ,\Mult6~336 ,\Mult6~335 ,\Mult6~334 ,\Mult6~333 ,\Mult6~332 ,\Mult6~331 ,\Mult6~330 ,\Mult6~329 ,\Mult6~328 ,\Mult6~327 ,\Mult6~326 ,\Mult6~325 ,\Mult6~mac_resulta }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,\rst~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult7~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult7~mac .accumulate_clock = "none";
defparam \Mult7~mac .ax_clock = "none";
defparam \Mult7~mac .ax_width = 7;
defparam \Mult7~mac .ay_scan_in_clock = "0";
defparam \Mult7~mac .ay_scan_in_width = 19;
defparam \Mult7~mac .ay_use_scan_in = "false";
defparam \Mult7~mac .az_clock = "none";
defparam \Mult7~mac .bx_clock = "none";
defparam \Mult7~mac .bx_width = 18;
defparam \Mult7~mac .by_clock = "none";
defparam \Mult7~mac .by_use_scan_in = "false";
defparam \Mult7~mac .by_width = 18;
defparam \Mult7~mac .bz_clock = "none";
defparam \Mult7~mac .coef_a_0 = 0;
defparam \Mult7~mac .coef_a_1 = 0;
defparam \Mult7~mac .coef_a_2 = 0;
defparam \Mult7~mac .coef_a_3 = 0;
defparam \Mult7~mac .coef_a_4 = 0;
defparam \Mult7~mac .coef_a_5 = 0;
defparam \Mult7~mac .coef_a_6 = 0;
defparam \Mult7~mac .coef_a_7 = 0;
defparam \Mult7~mac .coef_b_0 = 0;
defparam \Mult7~mac .coef_b_1 = 0;
defparam \Mult7~mac .coef_b_2 = 0;
defparam \Mult7~mac .coef_b_3 = 0;
defparam \Mult7~mac .coef_b_4 = 0;
defparam \Mult7~mac .coef_b_5 = 0;
defparam \Mult7~mac .coef_b_6 = 0;
defparam \Mult7~mac .coef_b_7 = 0;
defparam \Mult7~mac .coef_sel_a_clock = "none";
defparam \Mult7~mac .coef_sel_b_clock = "none";
defparam \Mult7~mac .delay_scan_out_ay = "false";
defparam \Mult7~mac .delay_scan_out_by = "false";
defparam \Mult7~mac .enable_double_accum = "false";
defparam \Mult7~mac .load_const_clock = "none";
defparam \Mult7~mac .load_const_value = 0;
defparam \Mult7~mac .mode_sub_location = 0;
defparam \Mult7~mac .negate_clock = "none";
defparam \Mult7~mac .operand_source_max = "input";
defparam \Mult7~mac .operand_source_may = "input";
defparam \Mult7~mac .operand_source_mbx = "input";
defparam \Mult7~mac .operand_source_mby = "input";
defparam \Mult7~mac .operation_mode = "m18x18_plus36";
defparam \Mult7~mac .output_clock = "none";
defparam \Mult7~mac .preadder_subtract_a = "false";
defparam \Mult7~mac .preadder_subtract_b = "false";
defparam \Mult7~mac .result_a_width = 64;
defparam \Mult7~mac .signed_max = "false";
defparam \Mult7~mac .signed_may = "true";
defparam \Mult7~mac .signed_mbx = "true";
defparam \Mult7~mac .signed_mby = "false";
defparam \Mult7~mac .sub_clock = "none";
defparam \Mult7~mac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y24_N0
cyclonev_mac \Mult8~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,vcc,vcc,gnd,gnd}),
	.ay({\r_pipeline[7][7]~_Duplicate_1_q ,\r_pipeline[7][7]~_Duplicate_1_q ,\r_pipeline[7][7]~_Duplicate_1_q ,\r_pipeline[7][7]~_Duplicate_1_q ,\r_pipeline[7][7]~_Duplicate_1_q ,\r_pipeline[7][7]~_Duplicate_1_q ,\r_pipeline[7][7]~_Duplicate_1_q ,
\r_pipeline[7][7]~_Duplicate_1_q ,\r_pipeline[7][7]~_Duplicate_1_q ,\r_pipeline[7][7]~_Duplicate_1_q ,\r_pipeline[7][7]~_Duplicate_1_q ,\r_pipeline[7][7]~_Duplicate_1_q ,\r_pipeline[7][6]~_Duplicate_1_q ,\r_pipeline[7][5]~_Duplicate_1_q ,
\r_pipeline[7][4]~_Duplicate_1_q ,\r_pipeline[7][3]~_Duplicate_1_q ,\r_pipeline[7][2]~_Duplicate_1_q ,\r_pipeline[7][1]~_Duplicate_1_q ,\r_pipeline[7][0]~_Duplicate_1_q }),
	.az(26'b00000000000000000000000000),
	.bx({\Mult7~339 ,\Mult7~339 ,\Mult7~339 ,\Mult7~339 ,\Mult7~339 ,\Mult7~339 ,\Mult7~339 ,\Mult7~339 ,\Mult7~339 ,\Mult7~339 ,\Mult7~339 ,\Mult7~339 ,\Mult7~339 ,\Mult7~339 ,\Mult7~339 ,\Mult7~339 ,\Mult7~339 ,\Mult7~339 }),
	.by({\Mult7~339 ,\Mult7~339 ,\Mult7~339 ,\Mult7~338 ,\Mult7~337 ,\Mult7~336 ,\Mult7~335 ,\Mult7~334 ,\Mult7~333 ,\Mult7~332 ,\Mult7~331 ,\Mult7~330 ,\Mult7~329 ,\Mult7~328 ,\Mult7~327 ,\Mult7~326 ,\Mult7~325 ,\Mult7~mac_resulta }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,\rst~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult8~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult8~mac .accumulate_clock = "none";
defparam \Mult8~mac .ax_clock = "none";
defparam \Mult8~mac .ax_width = 18;
defparam \Mult8~mac .ay_scan_in_clock = "0";
defparam \Mult8~mac .ay_scan_in_width = 19;
defparam \Mult8~mac .ay_use_scan_in = "false";
defparam \Mult8~mac .az_clock = "none";
defparam \Mult8~mac .bx_clock = "none";
defparam \Mult8~mac .bx_width = 18;
defparam \Mult8~mac .by_clock = "none";
defparam \Mult8~mac .by_use_scan_in = "false";
defparam \Mult8~mac .by_width = 18;
defparam \Mult8~mac .bz_clock = "none";
defparam \Mult8~mac .coef_a_0 = 0;
defparam \Mult8~mac .coef_a_1 = 0;
defparam \Mult8~mac .coef_a_2 = 0;
defparam \Mult8~mac .coef_a_3 = 0;
defparam \Mult8~mac .coef_a_4 = 0;
defparam \Mult8~mac .coef_a_5 = 0;
defparam \Mult8~mac .coef_a_6 = 0;
defparam \Mult8~mac .coef_a_7 = 0;
defparam \Mult8~mac .coef_b_0 = 0;
defparam \Mult8~mac .coef_b_1 = 0;
defparam \Mult8~mac .coef_b_2 = 0;
defparam \Mult8~mac .coef_b_3 = 0;
defparam \Mult8~mac .coef_b_4 = 0;
defparam \Mult8~mac .coef_b_5 = 0;
defparam \Mult8~mac .coef_b_6 = 0;
defparam \Mult8~mac .coef_b_7 = 0;
defparam \Mult8~mac .coef_sel_a_clock = "none";
defparam \Mult8~mac .coef_sel_b_clock = "none";
defparam \Mult8~mac .delay_scan_out_ay = "false";
defparam \Mult8~mac .delay_scan_out_by = "false";
defparam \Mult8~mac .enable_double_accum = "false";
defparam \Mult8~mac .load_const_clock = "none";
defparam \Mult8~mac .load_const_value = 0;
defparam \Mult8~mac .mode_sub_location = 0;
defparam \Mult8~mac .negate_clock = "none";
defparam \Mult8~mac .operand_source_max = "input";
defparam \Mult8~mac .operand_source_may = "input";
defparam \Mult8~mac .operand_source_mbx = "input";
defparam \Mult8~mac .operand_source_mby = "input";
defparam \Mult8~mac .operation_mode = "m18x18_plus36";
defparam \Mult8~mac .output_clock = "none";
defparam \Mult8~mac .preadder_subtract_a = "false";
defparam \Mult8~mac .preadder_subtract_b = "false";
defparam \Mult8~mac .result_a_width = 64;
defparam \Mult8~mac .signed_max = "true";
defparam \Mult8~mac .signed_may = "true";
defparam \Mult8~mac .signed_mbx = "true";
defparam \Mult8~mac .signed_mby = "false";
defparam \Mult8~mac .sub_clock = "none";
defparam \Mult8~mac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y24_N0
cyclonev_mac \Mult9~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,vcc,vcc,gnd,vcc}),
	.ay({\r_pipeline[8][7]~_Duplicate_1_q ,\r_pipeline[8][7]~_Duplicate_1_q ,\r_pipeline[8][7]~_Duplicate_1_q ,\r_pipeline[8][7]~_Duplicate_1_q ,\r_pipeline[8][7]~_Duplicate_1_q ,\r_pipeline[8][7]~_Duplicate_1_q ,\r_pipeline[8][7]~_Duplicate_1_q ,
\r_pipeline[8][7]~_Duplicate_1_q ,\r_pipeline[8][7]~_Duplicate_1_q ,\r_pipeline[8][7]~_Duplicate_1_q ,\r_pipeline[8][7]~_Duplicate_1_q ,\r_pipeline[8][7]~_Duplicate_1_q ,\r_pipeline[8][6]~_Duplicate_1_q ,\r_pipeline[8][5]~_Duplicate_1_q ,
\r_pipeline[8][4]~_Duplicate_1_q ,\r_pipeline[8][3]~_Duplicate_1_q ,\r_pipeline[8][2]~_Duplicate_1_q ,\r_pipeline[8][1]~_Duplicate_1_q ,\r_pipeline[8][0]~_Duplicate_1_q }),
	.az(26'b00000000000000000000000000),
	.bx({\Mult8~339 ,\Mult8~339 ,\Mult8~339 ,\Mult8~339 ,\Mult8~339 ,\Mult8~339 ,\Mult8~339 ,\Mult8~339 ,\Mult8~339 ,\Mult8~339 ,\Mult8~339 ,\Mult8~339 ,\Mult8~339 ,\Mult8~339 ,\Mult8~339 ,\Mult8~339 ,\Mult8~339 ,\Mult8~339 }),
	.by({\Mult8~339 ,\Mult8~339 ,\Mult8~339 ,\Mult8~338 ,\Mult8~337 ,\Mult8~336 ,\Mult8~335 ,\Mult8~334 ,\Mult8~333 ,\Mult8~332 ,\Mult8~331 ,\Mult8~330 ,\Mult8~329 ,\Mult8~328 ,\Mult8~327 ,\Mult8~326 ,\Mult8~325 ,\Mult8~mac_resulta }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,\rst~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult9~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult9~mac .accumulate_clock = "none";
defparam \Mult9~mac .ax_clock = "none";
defparam \Mult9~mac .ax_width = 7;
defparam \Mult9~mac .ay_scan_in_clock = "0";
defparam \Mult9~mac .ay_scan_in_width = 19;
defparam \Mult9~mac .ay_use_scan_in = "false";
defparam \Mult9~mac .az_clock = "none";
defparam \Mult9~mac .bx_clock = "none";
defparam \Mult9~mac .bx_width = 18;
defparam \Mult9~mac .by_clock = "none";
defparam \Mult9~mac .by_use_scan_in = "false";
defparam \Mult9~mac .by_width = 18;
defparam \Mult9~mac .bz_clock = "none";
defparam \Mult9~mac .coef_a_0 = 0;
defparam \Mult9~mac .coef_a_1 = 0;
defparam \Mult9~mac .coef_a_2 = 0;
defparam \Mult9~mac .coef_a_3 = 0;
defparam \Mult9~mac .coef_a_4 = 0;
defparam \Mult9~mac .coef_a_5 = 0;
defparam \Mult9~mac .coef_a_6 = 0;
defparam \Mult9~mac .coef_a_7 = 0;
defparam \Mult9~mac .coef_b_0 = 0;
defparam \Mult9~mac .coef_b_1 = 0;
defparam \Mult9~mac .coef_b_2 = 0;
defparam \Mult9~mac .coef_b_3 = 0;
defparam \Mult9~mac .coef_b_4 = 0;
defparam \Mult9~mac .coef_b_5 = 0;
defparam \Mult9~mac .coef_b_6 = 0;
defparam \Mult9~mac .coef_b_7 = 0;
defparam \Mult9~mac .coef_sel_a_clock = "none";
defparam \Mult9~mac .coef_sel_b_clock = "none";
defparam \Mult9~mac .delay_scan_out_ay = "false";
defparam \Mult9~mac .delay_scan_out_by = "false";
defparam \Mult9~mac .enable_double_accum = "false";
defparam \Mult9~mac .load_const_clock = "none";
defparam \Mult9~mac .load_const_value = 0;
defparam \Mult9~mac .mode_sub_location = 0;
defparam \Mult9~mac .negate_clock = "none";
defparam \Mult9~mac .operand_source_max = "input";
defparam \Mult9~mac .operand_source_may = "input";
defparam \Mult9~mac .operand_source_mbx = "input";
defparam \Mult9~mac .operand_source_mby = "input";
defparam \Mult9~mac .operation_mode = "m18x18_plus36";
defparam \Mult9~mac .output_clock = "none";
defparam \Mult9~mac .preadder_subtract_a = "false";
defparam \Mult9~mac .preadder_subtract_b = "false";
defparam \Mult9~mac .result_a_width = 64;
defparam \Mult9~mac .signed_max = "false";
defparam \Mult9~mac .signed_may = "true";
defparam \Mult9~mac .signed_mbx = "true";
defparam \Mult9~mac .signed_mby = "false";
defparam \Mult9~mac .sub_clock = "none";
defparam \Mult9~mac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y22_N0
cyclonev_mac \Mult10~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,vcc,vcc}),
	.ay({\r_pipeline[9][7]~_Duplicate_1_q ,\r_pipeline[9][7]~_Duplicate_1_q ,\r_pipeline[9][7]~_Duplicate_1_q ,\r_pipeline[9][7]~_Duplicate_1_q ,\r_pipeline[9][7]~_Duplicate_1_q ,\r_pipeline[9][7]~_Duplicate_1_q ,\r_pipeline[9][7]~_Duplicate_1_q ,
\r_pipeline[9][7]~_Duplicate_1_q ,\r_pipeline[9][7]~_Duplicate_1_q ,\r_pipeline[9][7]~_Duplicate_1_q ,\r_pipeline[9][7]~_Duplicate_1_q ,\r_pipeline[9][7]~_Duplicate_1_q ,\r_pipeline[9][6]~_Duplicate_1_q ,\r_pipeline[9][5]~_Duplicate_1_q ,
\r_pipeline[9][4]~_Duplicate_1_q ,\r_pipeline[9][3]~_Duplicate_1_q ,\r_pipeline[9][2]~_Duplicate_1_q ,\r_pipeline[9][1]~_Duplicate_1_q ,\r_pipeline[9][0]~_Duplicate_1_q }),
	.az(26'b00000000000000000000000000),
	.bx({\Mult9~339 ,\Mult9~339 ,\Mult9~339 ,\Mult9~339 ,\Mult9~339 ,\Mult9~339 ,\Mult9~339 ,\Mult9~339 ,\Mult9~339 ,\Mult9~339 ,\Mult9~339 ,\Mult9~339 ,\Mult9~339 ,\Mult9~339 ,\Mult9~339 ,\Mult9~339 ,\Mult9~339 ,\Mult9~339 }),
	.by({\Mult9~339 ,\Mult9~339 ,\Mult9~339 ,\Mult9~338 ,\Mult9~337 ,\Mult9~336 ,\Mult9~335 ,\Mult9~334 ,\Mult9~333 ,\Mult9~332 ,\Mult9~331 ,\Mult9~330 ,\Mult9~329 ,\Mult9~328 ,\Mult9~327 ,\Mult9~326 ,\Mult9~325 ,\Mult9~mac_resulta }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,\rst~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult10~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult10~mac .accumulate_clock = "none";
defparam \Mult10~mac .ax_clock = "none";
defparam \Mult10~mac .ax_width = 7;
defparam \Mult10~mac .ay_scan_in_clock = "0";
defparam \Mult10~mac .ay_scan_in_width = 19;
defparam \Mult10~mac .ay_use_scan_in = "false";
defparam \Mult10~mac .az_clock = "none";
defparam \Mult10~mac .bx_clock = "none";
defparam \Mult10~mac .bx_width = 18;
defparam \Mult10~mac .by_clock = "none";
defparam \Mult10~mac .by_use_scan_in = "false";
defparam \Mult10~mac .by_width = 18;
defparam \Mult10~mac .bz_clock = "none";
defparam \Mult10~mac .coef_a_0 = 0;
defparam \Mult10~mac .coef_a_1 = 0;
defparam \Mult10~mac .coef_a_2 = 0;
defparam \Mult10~mac .coef_a_3 = 0;
defparam \Mult10~mac .coef_a_4 = 0;
defparam \Mult10~mac .coef_a_5 = 0;
defparam \Mult10~mac .coef_a_6 = 0;
defparam \Mult10~mac .coef_a_7 = 0;
defparam \Mult10~mac .coef_b_0 = 0;
defparam \Mult10~mac .coef_b_1 = 0;
defparam \Mult10~mac .coef_b_2 = 0;
defparam \Mult10~mac .coef_b_3 = 0;
defparam \Mult10~mac .coef_b_4 = 0;
defparam \Mult10~mac .coef_b_5 = 0;
defparam \Mult10~mac .coef_b_6 = 0;
defparam \Mult10~mac .coef_b_7 = 0;
defparam \Mult10~mac .coef_sel_a_clock = "none";
defparam \Mult10~mac .coef_sel_b_clock = "none";
defparam \Mult10~mac .delay_scan_out_ay = "false";
defparam \Mult10~mac .delay_scan_out_by = "false";
defparam \Mult10~mac .enable_double_accum = "false";
defparam \Mult10~mac .load_const_clock = "none";
defparam \Mult10~mac .load_const_value = 0;
defparam \Mult10~mac .mode_sub_location = 0;
defparam \Mult10~mac .negate_clock = "none";
defparam \Mult10~mac .operand_source_max = "input";
defparam \Mult10~mac .operand_source_may = "input";
defparam \Mult10~mac .operand_source_mbx = "input";
defparam \Mult10~mac .operand_source_mby = "input";
defparam \Mult10~mac .operation_mode = "m18x18_plus36";
defparam \Mult10~mac .output_clock = "none";
defparam \Mult10~mac .preadder_subtract_a = "false";
defparam \Mult10~mac .preadder_subtract_b = "false";
defparam \Mult10~mac .result_a_width = 64;
defparam \Mult10~mac .signed_max = "false";
defparam \Mult10~mac .signed_may = "true";
defparam \Mult10~mac .signed_mbx = "true";
defparam \Mult10~mac .signed_mby = "false";
defparam \Mult10~mac .sub_clock = "none";
defparam \Mult10~mac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y20_N0
cyclonev_mac \Mult11~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,vcc,gnd,vcc,gnd}),
	.ay({\r_pipeline[10][7]~_Duplicate_1_q ,\r_pipeline[10][7]~_Duplicate_1_q ,\r_pipeline[10][7]~_Duplicate_1_q ,\r_pipeline[10][7]~_Duplicate_1_q ,\r_pipeline[10][7]~_Duplicate_1_q ,\r_pipeline[10][7]~_Duplicate_1_q ,\r_pipeline[10][7]~_Duplicate_1_q ,
\r_pipeline[10][7]~_Duplicate_1_q ,\r_pipeline[10][7]~_Duplicate_1_q ,\r_pipeline[10][7]~_Duplicate_1_q ,\r_pipeline[10][7]~_Duplicate_1_q ,\r_pipeline[10][7]~_Duplicate_1_q ,\r_pipeline[10][6]~_Duplicate_1_q ,\r_pipeline[10][5]~_Duplicate_1_q ,
\r_pipeline[10][4]~_Duplicate_1_q ,\r_pipeline[10][3]~_Duplicate_1_q ,\r_pipeline[10][2]~_Duplicate_1_q ,\r_pipeline[10][1]~_Duplicate_1_q ,\r_pipeline[10][0]~_Duplicate_1_q }),
	.az(26'b00000000000000000000000000),
	.bx({\Mult10~339 ,\Mult10~339 ,\Mult10~339 ,\Mult10~339 ,\Mult10~339 ,\Mult10~339 ,\Mult10~339 ,\Mult10~339 ,\Mult10~339 ,\Mult10~339 ,\Mult10~339 ,\Mult10~339 ,\Mult10~339 ,\Mult10~339 ,\Mult10~339 ,\Mult10~339 ,\Mult10~339 ,\Mult10~339 }),
	.by({\Mult10~339 ,\Mult10~339 ,\Mult10~339 ,\Mult10~338 ,\Mult10~337 ,\Mult10~336 ,\Mult10~335 ,\Mult10~334 ,\Mult10~333 ,\Mult10~332 ,\Mult10~331 ,\Mult10~330 ,\Mult10~329 ,\Mult10~328 ,\Mult10~327 ,\Mult10~326 ,\Mult10~325 ,\Mult10~mac_resulta }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,\rst~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult11~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult11~mac .accumulate_clock = "none";
defparam \Mult11~mac .ax_clock = "none";
defparam \Mult11~mac .ax_width = 18;
defparam \Mult11~mac .ay_scan_in_clock = "0";
defparam \Mult11~mac .ay_scan_in_width = 19;
defparam \Mult11~mac .ay_use_scan_in = "false";
defparam \Mult11~mac .az_clock = "none";
defparam \Mult11~mac .bx_clock = "none";
defparam \Mult11~mac .bx_width = 18;
defparam \Mult11~mac .by_clock = "none";
defparam \Mult11~mac .by_use_scan_in = "false";
defparam \Mult11~mac .by_width = 18;
defparam \Mult11~mac .bz_clock = "none";
defparam \Mult11~mac .coef_a_0 = 0;
defparam \Mult11~mac .coef_a_1 = 0;
defparam \Mult11~mac .coef_a_2 = 0;
defparam \Mult11~mac .coef_a_3 = 0;
defparam \Mult11~mac .coef_a_4 = 0;
defparam \Mult11~mac .coef_a_5 = 0;
defparam \Mult11~mac .coef_a_6 = 0;
defparam \Mult11~mac .coef_a_7 = 0;
defparam \Mult11~mac .coef_b_0 = 0;
defparam \Mult11~mac .coef_b_1 = 0;
defparam \Mult11~mac .coef_b_2 = 0;
defparam \Mult11~mac .coef_b_3 = 0;
defparam \Mult11~mac .coef_b_4 = 0;
defparam \Mult11~mac .coef_b_5 = 0;
defparam \Mult11~mac .coef_b_6 = 0;
defparam \Mult11~mac .coef_b_7 = 0;
defparam \Mult11~mac .coef_sel_a_clock = "none";
defparam \Mult11~mac .coef_sel_b_clock = "none";
defparam \Mult11~mac .delay_scan_out_ay = "false";
defparam \Mult11~mac .delay_scan_out_by = "false";
defparam \Mult11~mac .enable_double_accum = "false";
defparam \Mult11~mac .load_const_clock = "none";
defparam \Mult11~mac .load_const_value = 0;
defparam \Mult11~mac .mode_sub_location = 0;
defparam \Mult11~mac .negate_clock = "none";
defparam \Mult11~mac .operand_source_max = "input";
defparam \Mult11~mac .operand_source_may = "input";
defparam \Mult11~mac .operand_source_mbx = "input";
defparam \Mult11~mac .operand_source_mby = "input";
defparam \Mult11~mac .operation_mode = "m18x18_plus36";
defparam \Mult11~mac .output_clock = "none";
defparam \Mult11~mac .preadder_subtract_a = "false";
defparam \Mult11~mac .preadder_subtract_b = "false";
defparam \Mult11~mac .result_a_width = 64;
defparam \Mult11~mac .signed_max = "true";
defparam \Mult11~mac .signed_may = "true";
defparam \Mult11~mac .signed_mbx = "true";
defparam \Mult11~mac .signed_mby = "false";
defparam \Mult11~mac .sub_clock = "none";
defparam \Mult11~mac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y18_N0
cyclonev_mac \Mult12~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,vcc,vcc,vcc,vcc,gnd}),
	.ay({\r_pipeline[11][7]~_Duplicate_1_q ,\r_pipeline[11][7]~_Duplicate_1_q ,\r_pipeline[11][7]~_Duplicate_1_q ,\r_pipeline[11][7]~_Duplicate_1_q ,\r_pipeline[11][7]~_Duplicate_1_q ,\r_pipeline[11][7]~_Duplicate_1_q ,\r_pipeline[11][7]~_Duplicate_1_q ,
\r_pipeline[11][7]~_Duplicate_1_q ,\r_pipeline[11][7]~_Duplicate_1_q ,\r_pipeline[11][7]~_Duplicate_1_q ,\r_pipeline[11][7]~_Duplicate_1_q ,\r_pipeline[11][7]~_Duplicate_1_q ,\r_pipeline[11][6]~_Duplicate_1_q ,\r_pipeline[11][5]~_Duplicate_1_q ,
\r_pipeline[11][4]~_Duplicate_1_q ,\r_pipeline[11][3]~_Duplicate_1_q ,\r_pipeline[11][2]~_Duplicate_1_q ,\r_pipeline[11][1]~_Duplicate_1_q ,\r_pipeline[11][0]~_Duplicate_1_q }),
	.az(26'b00000000000000000000000000),
	.bx({\Mult11~339 ,\Mult11~339 ,\Mult11~339 ,\Mult11~339 ,\Mult11~339 ,\Mult11~339 ,\Mult11~339 ,\Mult11~339 ,\Mult11~339 ,\Mult11~339 ,\Mult11~339 ,\Mult11~339 ,\Mult11~339 ,\Mult11~339 ,\Mult11~339 ,\Mult11~339 ,\Mult11~339 ,\Mult11~339 }),
	.by({\Mult11~339 ,\Mult11~339 ,\Mult11~339 ,\Mult11~338 ,\Mult11~337 ,\Mult11~336 ,\Mult11~335 ,\Mult11~334 ,\Mult11~333 ,\Mult11~332 ,\Mult11~331 ,\Mult11~330 ,\Mult11~329 ,\Mult11~328 ,\Mult11~327 ,\Mult11~326 ,\Mult11~325 ,\Mult11~mac_resulta }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,\rst~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult12~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult12~mac .accumulate_clock = "none";
defparam \Mult12~mac .ax_clock = "none";
defparam \Mult12~mac .ax_width = 7;
defparam \Mult12~mac .ay_scan_in_clock = "0";
defparam \Mult12~mac .ay_scan_in_width = 19;
defparam \Mult12~mac .ay_use_scan_in = "false";
defparam \Mult12~mac .az_clock = "none";
defparam \Mult12~mac .bx_clock = "none";
defparam \Mult12~mac .bx_width = 18;
defparam \Mult12~mac .by_clock = "none";
defparam \Mult12~mac .by_use_scan_in = "false";
defparam \Mult12~mac .by_width = 18;
defparam \Mult12~mac .bz_clock = "none";
defparam \Mult12~mac .coef_a_0 = 0;
defparam \Mult12~mac .coef_a_1 = 0;
defparam \Mult12~mac .coef_a_2 = 0;
defparam \Mult12~mac .coef_a_3 = 0;
defparam \Mult12~mac .coef_a_4 = 0;
defparam \Mult12~mac .coef_a_5 = 0;
defparam \Mult12~mac .coef_a_6 = 0;
defparam \Mult12~mac .coef_a_7 = 0;
defparam \Mult12~mac .coef_b_0 = 0;
defparam \Mult12~mac .coef_b_1 = 0;
defparam \Mult12~mac .coef_b_2 = 0;
defparam \Mult12~mac .coef_b_3 = 0;
defparam \Mult12~mac .coef_b_4 = 0;
defparam \Mult12~mac .coef_b_5 = 0;
defparam \Mult12~mac .coef_b_6 = 0;
defparam \Mult12~mac .coef_b_7 = 0;
defparam \Mult12~mac .coef_sel_a_clock = "none";
defparam \Mult12~mac .coef_sel_b_clock = "none";
defparam \Mult12~mac .delay_scan_out_ay = "false";
defparam \Mult12~mac .delay_scan_out_by = "false";
defparam \Mult12~mac .enable_double_accum = "false";
defparam \Mult12~mac .load_const_clock = "none";
defparam \Mult12~mac .load_const_value = 0;
defparam \Mult12~mac .mode_sub_location = 0;
defparam \Mult12~mac .negate_clock = "none";
defparam \Mult12~mac .operand_source_max = "input";
defparam \Mult12~mac .operand_source_may = "input";
defparam \Mult12~mac .operand_source_mbx = "input";
defparam \Mult12~mac .operand_source_mby = "input";
defparam \Mult12~mac .operation_mode = "m18x18_plus36";
defparam \Mult12~mac .output_clock = "none";
defparam \Mult12~mac .preadder_subtract_a = "false";
defparam \Mult12~mac .preadder_subtract_b = "false";
defparam \Mult12~mac .result_a_width = 64;
defparam \Mult12~mac .signed_max = "false";
defparam \Mult12~mac .signed_may = "true";
defparam \Mult12~mac .signed_mbx = "true";
defparam \Mult12~mac .signed_mby = "false";
defparam \Mult12~mac .sub_clock = "none";
defparam \Mult12~mac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y16_N0
cyclonev_mac \Mult13~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,vcc,gnd,vcc,gnd}),
	.ay({\r_pipeline[12][7]~_Duplicate_1_q ,\r_pipeline[12][7]~_Duplicate_1_q ,\r_pipeline[12][7]~_Duplicate_1_q ,\r_pipeline[12][7]~_Duplicate_1_q ,\r_pipeline[12][7]~_Duplicate_1_q ,\r_pipeline[12][7]~_Duplicate_1_q ,\r_pipeline[12][7]~_Duplicate_1_q ,
\r_pipeline[12][7]~_Duplicate_1_q ,\r_pipeline[12][7]~_Duplicate_1_q ,\r_pipeline[12][7]~_Duplicate_1_q ,\r_pipeline[12][7]~_Duplicate_1_q ,\r_pipeline[12][7]~_Duplicate_1_q ,\r_pipeline[12][6]~_Duplicate_1_q ,\r_pipeline[12][5]~_Duplicate_1_q ,
\r_pipeline[12][4]~_Duplicate_1_q ,\r_pipeline[12][3]~_Duplicate_1_q ,\r_pipeline[12][2]~_Duplicate_1_q ,\r_pipeline[12][1]~_Duplicate_1_q ,\r_pipeline[12][0]~_Duplicate_1_q }),
	.az(26'b00000000000000000000000000),
	.bx({\Mult12~339 ,\Mult12~339 ,\Mult12~339 ,\Mult12~339 ,\Mult12~339 ,\Mult12~339 ,\Mult12~339 ,\Mult12~339 ,\Mult12~339 ,\Mult12~339 ,\Mult12~339 ,\Mult12~339 ,\Mult12~339 ,\Mult12~339 ,\Mult12~339 ,\Mult12~339 ,\Mult12~339 ,\Mult12~339 }),
	.by({\Mult12~339 ,\Mult12~339 ,\Mult12~339 ,\Mult12~338 ,\Mult12~337 ,\Mult12~336 ,\Mult12~335 ,\Mult12~334 ,\Mult12~333 ,\Mult12~332 ,\Mult12~331 ,\Mult12~330 ,\Mult12~329 ,\Mult12~328 ,\Mult12~327 ,\Mult12~326 ,\Mult12~325 ,\Mult12~mac_resulta }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,\rst~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult13~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult13~mac .accumulate_clock = "none";
defparam \Mult13~mac .ax_clock = "none";
defparam \Mult13~mac .ax_width = 18;
defparam \Mult13~mac .ay_scan_in_clock = "0";
defparam \Mult13~mac .ay_scan_in_width = 19;
defparam \Mult13~mac .ay_use_scan_in = "false";
defparam \Mult13~mac .az_clock = "none";
defparam \Mult13~mac .bx_clock = "none";
defparam \Mult13~mac .bx_width = 18;
defparam \Mult13~mac .by_clock = "none";
defparam \Mult13~mac .by_use_scan_in = "false";
defparam \Mult13~mac .by_width = 18;
defparam \Mult13~mac .bz_clock = "none";
defparam \Mult13~mac .coef_a_0 = 0;
defparam \Mult13~mac .coef_a_1 = 0;
defparam \Mult13~mac .coef_a_2 = 0;
defparam \Mult13~mac .coef_a_3 = 0;
defparam \Mult13~mac .coef_a_4 = 0;
defparam \Mult13~mac .coef_a_5 = 0;
defparam \Mult13~mac .coef_a_6 = 0;
defparam \Mult13~mac .coef_a_7 = 0;
defparam \Mult13~mac .coef_b_0 = 0;
defparam \Mult13~mac .coef_b_1 = 0;
defparam \Mult13~mac .coef_b_2 = 0;
defparam \Mult13~mac .coef_b_3 = 0;
defparam \Mult13~mac .coef_b_4 = 0;
defparam \Mult13~mac .coef_b_5 = 0;
defparam \Mult13~mac .coef_b_6 = 0;
defparam \Mult13~mac .coef_b_7 = 0;
defparam \Mult13~mac .coef_sel_a_clock = "none";
defparam \Mult13~mac .coef_sel_b_clock = "none";
defparam \Mult13~mac .delay_scan_out_ay = "false";
defparam \Mult13~mac .delay_scan_out_by = "false";
defparam \Mult13~mac .enable_double_accum = "false";
defparam \Mult13~mac .load_const_clock = "none";
defparam \Mult13~mac .load_const_value = 0;
defparam \Mult13~mac .mode_sub_location = 0;
defparam \Mult13~mac .negate_clock = "none";
defparam \Mult13~mac .operand_source_max = "input";
defparam \Mult13~mac .operand_source_may = "input";
defparam \Mult13~mac .operand_source_mbx = "input";
defparam \Mult13~mac .operand_source_mby = "input";
defparam \Mult13~mac .operation_mode = "m18x18_plus36";
defparam \Mult13~mac .output_clock = "none";
defparam \Mult13~mac .preadder_subtract_a = "false";
defparam \Mult13~mac .preadder_subtract_b = "false";
defparam \Mult13~mac .result_a_width = 64;
defparam \Mult13~mac .signed_max = "true";
defparam \Mult13~mac .signed_may = "true";
defparam \Mult13~mac .signed_mbx = "true";
defparam \Mult13~mac .signed_mby = "false";
defparam \Mult13~mac .sub_clock = "none";
defparam \Mult13~mac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y14_N0
cyclonev_mac \Mult14~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,vcc,vcc}),
	.ay({\r_pipeline[13][7]~_Duplicate_1_q ,\r_pipeline[13][7]~_Duplicate_1_q ,\r_pipeline[13][7]~_Duplicate_1_q ,\r_pipeline[13][7]~_Duplicate_1_q ,\r_pipeline[13][7]~_Duplicate_1_q ,\r_pipeline[13][7]~_Duplicate_1_q ,\r_pipeline[13][7]~_Duplicate_1_q ,
\r_pipeline[13][7]~_Duplicate_1_q ,\r_pipeline[13][7]~_Duplicate_1_q ,\r_pipeline[13][7]~_Duplicate_1_q ,\r_pipeline[13][7]~_Duplicate_1_q ,\r_pipeline[13][7]~_Duplicate_1_q ,\r_pipeline[13][6]~_Duplicate_1_q ,\r_pipeline[13][5]~_Duplicate_1DUPLICATE_q ,
\r_pipeline[13][4]~_Duplicate_1_q ,\r_pipeline[13][3]~_Duplicate_1_q ,\r_pipeline[13][2]~_Duplicate_1_q ,\r_pipeline[13][1]~_Duplicate_1_q ,\r_pipeline[13][0]~_Duplicate_1_q }),
	.az(26'b00000000000000000000000000),
	.bx({\Mult13~339 ,\Mult13~339 ,\Mult13~339 ,\Mult13~339 ,\Mult13~339 ,\Mult13~339 ,\Mult13~339 ,\Mult13~339 ,\Mult13~339 ,\Mult13~339 ,\Mult13~339 ,\Mult13~339 ,\Mult13~339 ,\Mult13~339 ,\Mult13~339 ,\Mult13~339 ,\Mult13~339 ,\Mult13~339 }),
	.by({\Mult13~339 ,\Mult13~339 ,\Mult13~339 ,\Mult13~338 ,\Mult13~337 ,\Mult13~336 ,\Mult13~335 ,\Mult13~334 ,\Mult13~333 ,\Mult13~332 ,\Mult13~331 ,\Mult13~330 ,\Mult13~329 ,\Mult13~328 ,\Mult13~327 ,\Mult13~326 ,\Mult13~325 ,\Mult13~mac_resulta }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,\rst~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult14~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult14~mac .accumulate_clock = "none";
defparam \Mult14~mac .ax_clock = "none";
defparam \Mult14~mac .ax_width = 7;
defparam \Mult14~mac .ay_scan_in_clock = "0";
defparam \Mult14~mac .ay_scan_in_width = 19;
defparam \Mult14~mac .ay_use_scan_in = "false";
defparam \Mult14~mac .az_clock = "none";
defparam \Mult14~mac .bx_clock = "none";
defparam \Mult14~mac .bx_width = 18;
defparam \Mult14~mac .by_clock = "none";
defparam \Mult14~mac .by_use_scan_in = "false";
defparam \Mult14~mac .by_width = 18;
defparam \Mult14~mac .bz_clock = "none";
defparam \Mult14~mac .coef_a_0 = 0;
defparam \Mult14~mac .coef_a_1 = 0;
defparam \Mult14~mac .coef_a_2 = 0;
defparam \Mult14~mac .coef_a_3 = 0;
defparam \Mult14~mac .coef_a_4 = 0;
defparam \Mult14~mac .coef_a_5 = 0;
defparam \Mult14~mac .coef_a_6 = 0;
defparam \Mult14~mac .coef_a_7 = 0;
defparam \Mult14~mac .coef_b_0 = 0;
defparam \Mult14~mac .coef_b_1 = 0;
defparam \Mult14~mac .coef_b_2 = 0;
defparam \Mult14~mac .coef_b_3 = 0;
defparam \Mult14~mac .coef_b_4 = 0;
defparam \Mult14~mac .coef_b_5 = 0;
defparam \Mult14~mac .coef_b_6 = 0;
defparam \Mult14~mac .coef_b_7 = 0;
defparam \Mult14~mac .coef_sel_a_clock = "none";
defparam \Mult14~mac .coef_sel_b_clock = "none";
defparam \Mult14~mac .delay_scan_out_ay = "false";
defparam \Mult14~mac .delay_scan_out_by = "false";
defparam \Mult14~mac .enable_double_accum = "false";
defparam \Mult14~mac .load_const_clock = "none";
defparam \Mult14~mac .load_const_value = 0;
defparam \Mult14~mac .mode_sub_location = 0;
defparam \Mult14~mac .negate_clock = "none";
defparam \Mult14~mac .operand_source_max = "input";
defparam \Mult14~mac .operand_source_may = "input";
defparam \Mult14~mac .operand_source_mbx = "input";
defparam \Mult14~mac .operand_source_mby = "input";
defparam \Mult14~mac .operation_mode = "m18x18_plus36";
defparam \Mult14~mac .output_clock = "none";
defparam \Mult14~mac .preadder_subtract_a = "false";
defparam \Mult14~mac .preadder_subtract_b = "false";
defparam \Mult14~mac .result_a_width = 64;
defparam \Mult14~mac .signed_max = "false";
defparam \Mult14~mac .signed_may = "true";
defparam \Mult14~mac .signed_mbx = "true";
defparam \Mult14~mac .signed_mby = "false";
defparam \Mult14~mac .sub_clock = "none";
defparam \Mult14~mac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y12_N0
cyclonev_mac \Mult15~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,vcc,vcc,gnd,vcc}),
	.ay({\r_pipeline[14][7]~_Duplicate_1_q ,\r_pipeline[14][7]~_Duplicate_1_q ,\r_pipeline[14][7]~_Duplicate_1_q ,\r_pipeline[14][7]~_Duplicate_1_q ,\r_pipeline[14][7]~_Duplicate_1_q ,\r_pipeline[14][7]~_Duplicate_1_q ,\r_pipeline[14][7]~_Duplicate_1_q ,
\r_pipeline[14][7]~_Duplicate_1_q ,\r_pipeline[14][7]~_Duplicate_1_q ,\r_pipeline[14][7]~_Duplicate_1_q ,\r_pipeline[14][7]~_Duplicate_1_q ,\r_pipeline[14][7]~_Duplicate_1_q ,\r_pipeline[14][6]~_Duplicate_1_q ,\r_pipeline[14][5]~_Duplicate_1_q ,
\r_pipeline[14][4]~_Duplicate_1_q ,\r_pipeline[14][3]~_Duplicate_1_q ,\r_pipeline[14][2]~_Duplicate_1_q ,\r_pipeline[14][1]~_Duplicate_1_q ,\r_pipeline[14][0]~_Duplicate_1_q }),
	.az(26'b00000000000000000000000000),
	.bx({\Mult14~339 ,\Mult14~339 ,\Mult14~339 ,\Mult14~339 ,\Mult14~339 ,\Mult14~339 ,\Mult14~339 ,\Mult14~339 ,\Mult14~339 ,\Mult14~339 ,\Mult14~339 ,\Mult14~339 ,\Mult14~339 ,\Mult14~339 ,\Mult14~339 ,\Mult14~339 ,\Mult14~339 ,\Mult14~339 }),
	.by({\Mult14~339 ,\Mult14~339 ,\Mult14~339 ,\Mult14~338 ,\Mult14~337 ,\Mult14~336 ,\Mult14~335 ,\Mult14~334 ,\Mult14~333 ,\Mult14~332 ,\Mult14~331 ,\Mult14~330 ,\Mult14~329 ,\Mult14~328 ,\Mult14~327 ,\Mult14~326 ,\Mult14~325 ,\Mult14~mac_resulta }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,\rst~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult15~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult15~mac .accumulate_clock = "none";
defparam \Mult15~mac .ax_clock = "none";
defparam \Mult15~mac .ax_width = 7;
defparam \Mult15~mac .ay_scan_in_clock = "0";
defparam \Mult15~mac .ay_scan_in_width = 19;
defparam \Mult15~mac .ay_use_scan_in = "false";
defparam \Mult15~mac .az_clock = "none";
defparam \Mult15~mac .bx_clock = "none";
defparam \Mult15~mac .bx_width = 18;
defparam \Mult15~mac .by_clock = "none";
defparam \Mult15~mac .by_use_scan_in = "false";
defparam \Mult15~mac .by_width = 18;
defparam \Mult15~mac .bz_clock = "none";
defparam \Mult15~mac .coef_a_0 = 0;
defparam \Mult15~mac .coef_a_1 = 0;
defparam \Mult15~mac .coef_a_2 = 0;
defparam \Mult15~mac .coef_a_3 = 0;
defparam \Mult15~mac .coef_a_4 = 0;
defparam \Mult15~mac .coef_a_5 = 0;
defparam \Mult15~mac .coef_a_6 = 0;
defparam \Mult15~mac .coef_a_7 = 0;
defparam \Mult15~mac .coef_b_0 = 0;
defparam \Mult15~mac .coef_b_1 = 0;
defparam \Mult15~mac .coef_b_2 = 0;
defparam \Mult15~mac .coef_b_3 = 0;
defparam \Mult15~mac .coef_b_4 = 0;
defparam \Mult15~mac .coef_b_5 = 0;
defparam \Mult15~mac .coef_b_6 = 0;
defparam \Mult15~mac .coef_b_7 = 0;
defparam \Mult15~mac .coef_sel_a_clock = "none";
defparam \Mult15~mac .coef_sel_b_clock = "none";
defparam \Mult15~mac .delay_scan_out_ay = "false";
defparam \Mult15~mac .delay_scan_out_by = "false";
defparam \Mult15~mac .enable_double_accum = "false";
defparam \Mult15~mac .load_const_clock = "none";
defparam \Mult15~mac .load_const_value = 0;
defparam \Mult15~mac .mode_sub_location = 0;
defparam \Mult15~mac .negate_clock = "none";
defparam \Mult15~mac .operand_source_max = "input";
defparam \Mult15~mac .operand_source_may = "input";
defparam \Mult15~mac .operand_source_mbx = "input";
defparam \Mult15~mac .operand_source_mby = "input";
defparam \Mult15~mac .operation_mode = "m18x18_plus36";
defparam \Mult15~mac .output_clock = "none";
defparam \Mult15~mac .preadder_subtract_a = "false";
defparam \Mult15~mac .preadder_subtract_b = "false";
defparam \Mult15~mac .result_a_width = 64;
defparam \Mult15~mac .signed_max = "false";
defparam \Mult15~mac .signed_may = "true";
defparam \Mult15~mac .signed_mbx = "true";
defparam \Mult15~mac .signed_mby = "false";
defparam \Mult15~mac .sub_clock = "none";
defparam \Mult15~mac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y10_N0
cyclonev_mac \Mult16~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,vcc,vcc,gnd,gnd}),
	.ay({\r_pipeline[15][7]~_Duplicate_1_q ,\r_pipeline[15][7]~_Duplicate_1_q ,\r_pipeline[15][7]~_Duplicate_1_q ,\r_pipeline[15][7]~_Duplicate_1_q ,\r_pipeline[15][7]~_Duplicate_1_q ,\r_pipeline[15][7]~_Duplicate_1_q ,\r_pipeline[15][7]~_Duplicate_1_q ,
\r_pipeline[15][7]~_Duplicate_1_q ,\r_pipeline[15][7]~_Duplicate_1_q ,\r_pipeline[15][7]~_Duplicate_1_q ,\r_pipeline[15][7]~_Duplicate_1_q ,\r_pipeline[15][7]~_Duplicate_1_q ,\r_pipeline[15][6]~_Duplicate_1_q ,\r_pipeline[15][5]~_Duplicate_1_q ,
\r_pipeline[15][4]~_Duplicate_1_q ,\r_pipeline[15][3]~_Duplicate_1_q ,\r_pipeline[15][2]~_Duplicate_1_q ,\r_pipeline[15][1]~_Duplicate_1_q ,\r_pipeline[15][0]~_Duplicate_1_q }),
	.az(26'b00000000000000000000000000),
	.bx({\Mult15~339 ,\Mult15~339 ,\Mult15~339 ,\Mult15~339 ,\Mult15~339 ,\Mult15~339 ,\Mult15~339 ,\Mult15~339 ,\Mult15~339 ,\Mult15~339 ,\Mult15~339 ,\Mult15~339 ,\Mult15~339 ,\Mult15~339 ,\Mult15~339 ,\Mult15~339 ,\Mult15~339 ,\Mult15~339 }),
	.by({\Mult15~339 ,\Mult15~339 ,\Mult15~339 ,\Mult15~338 ,\Mult15~337 ,\Mult15~336 ,\Mult15~335 ,\Mult15~334 ,\Mult15~333 ,\Mult15~332 ,\Mult15~331 ,\Mult15~330 ,\Mult15~329 ,\Mult15~328 ,\Mult15~327 ,\Mult15~326 ,\Mult15~325 ,\Mult15~mac_resulta }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,\rst~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult16~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult16~mac .accumulate_clock = "none";
defparam \Mult16~mac .ax_clock = "none";
defparam \Mult16~mac .ax_width = 18;
defparam \Mult16~mac .ay_scan_in_clock = "0";
defparam \Mult16~mac .ay_scan_in_width = 19;
defparam \Mult16~mac .ay_use_scan_in = "false";
defparam \Mult16~mac .az_clock = "none";
defparam \Mult16~mac .bx_clock = "none";
defparam \Mult16~mac .bx_width = 18;
defparam \Mult16~mac .by_clock = "none";
defparam \Mult16~mac .by_use_scan_in = "false";
defparam \Mult16~mac .by_width = 18;
defparam \Mult16~mac .bz_clock = "none";
defparam \Mult16~mac .coef_a_0 = 0;
defparam \Mult16~mac .coef_a_1 = 0;
defparam \Mult16~mac .coef_a_2 = 0;
defparam \Mult16~mac .coef_a_3 = 0;
defparam \Mult16~mac .coef_a_4 = 0;
defparam \Mult16~mac .coef_a_5 = 0;
defparam \Mult16~mac .coef_a_6 = 0;
defparam \Mult16~mac .coef_a_7 = 0;
defparam \Mult16~mac .coef_b_0 = 0;
defparam \Mult16~mac .coef_b_1 = 0;
defparam \Mult16~mac .coef_b_2 = 0;
defparam \Mult16~mac .coef_b_3 = 0;
defparam \Mult16~mac .coef_b_4 = 0;
defparam \Mult16~mac .coef_b_5 = 0;
defparam \Mult16~mac .coef_b_6 = 0;
defparam \Mult16~mac .coef_b_7 = 0;
defparam \Mult16~mac .coef_sel_a_clock = "none";
defparam \Mult16~mac .coef_sel_b_clock = "none";
defparam \Mult16~mac .delay_scan_out_ay = "false";
defparam \Mult16~mac .delay_scan_out_by = "false";
defparam \Mult16~mac .enable_double_accum = "false";
defparam \Mult16~mac .load_const_clock = "none";
defparam \Mult16~mac .load_const_value = 0;
defparam \Mult16~mac .mode_sub_location = 0;
defparam \Mult16~mac .negate_clock = "none";
defparam \Mult16~mac .operand_source_max = "input";
defparam \Mult16~mac .operand_source_may = "input";
defparam \Mult16~mac .operand_source_mbx = "input";
defparam \Mult16~mac .operand_source_mby = "input";
defparam \Mult16~mac .operation_mode = "m18x18_plus36";
defparam \Mult16~mac .output_clock = "none";
defparam \Mult16~mac .preadder_subtract_a = "false";
defparam \Mult16~mac .preadder_subtract_b = "false";
defparam \Mult16~mac .result_a_width = 64;
defparam \Mult16~mac .signed_max = "true";
defparam \Mult16~mac .signed_may = "true";
defparam \Mult16~mac .signed_mbx = "true";
defparam \Mult16~mac .signed_mby = "false";
defparam \Mult16~mac .sub_clock = "none";
defparam \Mult16~mac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y8_N0
cyclonev_mac \Mult17~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,vcc,vcc,gnd,vcc}),
	.ay({\r_pipeline[16][7]~_Duplicate_1_q ,\r_pipeline[16][7]~_Duplicate_1_q ,\r_pipeline[16][7]~_Duplicate_1_q ,\r_pipeline[16][7]~_Duplicate_1_q ,\r_pipeline[16][7]~_Duplicate_1_q ,\r_pipeline[16][7]~_Duplicate_1_q ,\r_pipeline[16][7]~_Duplicate_1_q ,
\r_pipeline[16][7]~_Duplicate_1_q ,\r_pipeline[16][7]~_Duplicate_1_q ,\r_pipeline[16][7]~_Duplicate_1_q ,\r_pipeline[16][7]~_Duplicate_1_q ,\r_pipeline[16][7]~_Duplicate_1_q ,\r_pipeline[16][6]~_Duplicate_1_q ,\r_pipeline[16][5]~_Duplicate_1_q ,
\r_pipeline[16][4]~_Duplicate_1_q ,\r_pipeline[16][3]~_Duplicate_1_q ,\r_pipeline[16][2]~_Duplicate_1_q ,\r_pipeline[16][1]~_Duplicate_1_q ,\r_pipeline[16][0]~_Duplicate_1_q }),
	.az(26'b00000000000000000000000000),
	.bx({\Mult16~339 ,\Mult16~339 ,\Mult16~339 ,\Mult16~339 ,\Mult16~339 ,\Mult16~339 ,\Mult16~339 ,\Mult16~339 ,\Mult16~339 ,\Mult16~339 ,\Mult16~339 ,\Mult16~339 ,\Mult16~339 ,\Mult16~339 ,\Mult16~339 ,\Mult16~339 ,\Mult16~339 ,\Mult16~339 }),
	.by({\Mult16~339 ,\Mult16~339 ,\Mult16~339 ,\Mult16~338 ,\Mult16~337 ,\Mult16~336 ,\Mult16~335 ,\Mult16~334 ,\Mult16~333 ,\Mult16~332 ,\Mult16~331 ,\Mult16~330 ,\Mult16~329 ,\Mult16~328 ,\Mult16~327 ,\Mult16~326 ,\Mult16~325 ,\Mult16~mac_resulta }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,\rst~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult17~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult17~mac .accumulate_clock = "none";
defparam \Mult17~mac .ax_clock = "none";
defparam \Mult17~mac .ax_width = 7;
defparam \Mult17~mac .ay_scan_in_clock = "0";
defparam \Mult17~mac .ay_scan_in_width = 19;
defparam \Mult17~mac .ay_use_scan_in = "false";
defparam \Mult17~mac .az_clock = "none";
defparam \Mult17~mac .bx_clock = "none";
defparam \Mult17~mac .bx_width = 18;
defparam \Mult17~mac .by_clock = "none";
defparam \Mult17~mac .by_use_scan_in = "false";
defparam \Mult17~mac .by_width = 18;
defparam \Mult17~mac .bz_clock = "none";
defparam \Mult17~mac .coef_a_0 = 0;
defparam \Mult17~mac .coef_a_1 = 0;
defparam \Mult17~mac .coef_a_2 = 0;
defparam \Mult17~mac .coef_a_3 = 0;
defparam \Mult17~mac .coef_a_4 = 0;
defparam \Mult17~mac .coef_a_5 = 0;
defparam \Mult17~mac .coef_a_6 = 0;
defparam \Mult17~mac .coef_a_7 = 0;
defparam \Mult17~mac .coef_b_0 = 0;
defparam \Mult17~mac .coef_b_1 = 0;
defparam \Mult17~mac .coef_b_2 = 0;
defparam \Mult17~mac .coef_b_3 = 0;
defparam \Mult17~mac .coef_b_4 = 0;
defparam \Mult17~mac .coef_b_5 = 0;
defparam \Mult17~mac .coef_b_6 = 0;
defparam \Mult17~mac .coef_b_7 = 0;
defparam \Mult17~mac .coef_sel_a_clock = "none";
defparam \Mult17~mac .coef_sel_b_clock = "none";
defparam \Mult17~mac .delay_scan_out_ay = "false";
defparam \Mult17~mac .delay_scan_out_by = "false";
defparam \Mult17~mac .enable_double_accum = "false";
defparam \Mult17~mac .load_const_clock = "none";
defparam \Mult17~mac .load_const_value = 0;
defparam \Mult17~mac .mode_sub_location = 0;
defparam \Mult17~mac .negate_clock = "none";
defparam \Mult17~mac .operand_source_max = "input";
defparam \Mult17~mac .operand_source_may = "input";
defparam \Mult17~mac .operand_source_mbx = "input";
defparam \Mult17~mac .operand_source_mby = "input";
defparam \Mult17~mac .operation_mode = "m18x18_plus36";
defparam \Mult17~mac .output_clock = "none";
defparam \Mult17~mac .preadder_subtract_a = "false";
defparam \Mult17~mac .preadder_subtract_b = "false";
defparam \Mult17~mac .result_a_width = 64;
defparam \Mult17~mac .signed_max = "false";
defparam \Mult17~mac .signed_may = "true";
defparam \Mult17~mac .signed_mbx = "true";
defparam \Mult17~mac .signed_mby = "false";
defparam \Mult17~mac .sub_clock = "none";
defparam \Mult17~mac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y6_N0
cyclonev_mac \Mult18~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,gnd}),
	.ay({\r_pipeline[17][7]~_Duplicate_1_q ,\r_pipeline[17][7]~_Duplicate_1_q ,\r_pipeline[17][7]~_Duplicate_1_q ,\r_pipeline[17][7]~_Duplicate_1_q ,\r_pipeline[17][7]~_Duplicate_1_q ,\r_pipeline[17][7]~_Duplicate_1_q ,\r_pipeline[17][7]~_Duplicate_1_q ,
\r_pipeline[17][7]~_Duplicate_1_q ,\r_pipeline[17][7]~_Duplicate_1_q ,\r_pipeline[17][7]~_Duplicate_1_q ,\r_pipeline[17][7]~_Duplicate_1_q ,\r_pipeline[17][7]~_Duplicate_1_q ,\r_pipeline[17][6]~_Duplicate_1_q ,\r_pipeline[17][5]~_Duplicate_1_q ,
\r_pipeline[17][4]~_Duplicate_1_q ,\r_pipeline[17][3]~_Duplicate_1_q ,\r_pipeline[17][2]~_Duplicate_1_q ,\r_pipeline[17][1]~_Duplicate_1DUPLICATE_q ,\r_pipeline[17][0]~_Duplicate_1_q }),
	.az(26'b00000000000000000000000000),
	.bx({\Mult17~339 ,\Mult17~339 ,\Mult17~339 ,\Mult17~339 ,\Mult17~339 ,\Mult17~339 ,\Mult17~339 ,\Mult17~339 ,\Mult17~339 ,\Mult17~339 ,\Mult17~339 ,\Mult17~339 ,\Mult17~339 ,\Mult17~339 ,\Mult17~339 ,\Mult17~339 ,\Mult17~339 ,\Mult17~339 }),
	.by({\Mult17~339 ,\Mult17~339 ,\Mult17~339 ,\Mult17~338 ,\Mult17~337 ,\Mult17~336 ,\Mult17~335 ,\Mult17~334 ,\Mult17~333 ,\Mult17~332 ,\Mult17~331 ,\Mult17~330 ,\Mult17~329 ,\Mult17~328 ,\Mult17~327 ,\Mult17~326 ,\Mult17~325 ,\Mult17~mac_resulta }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,\rst~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult18~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult18~mac .accumulate_clock = "none";
defparam \Mult18~mac .ax_clock = "none";
defparam \Mult18~mac .ax_width = 18;
defparam \Mult18~mac .ay_scan_in_clock = "0";
defparam \Mult18~mac .ay_scan_in_width = 19;
defparam \Mult18~mac .ay_use_scan_in = "false";
defparam \Mult18~mac .az_clock = "none";
defparam \Mult18~mac .bx_clock = "none";
defparam \Mult18~mac .bx_width = 18;
defparam \Mult18~mac .by_clock = "none";
defparam \Mult18~mac .by_use_scan_in = "false";
defparam \Mult18~mac .by_width = 18;
defparam \Mult18~mac .bz_clock = "none";
defparam \Mult18~mac .coef_a_0 = 0;
defparam \Mult18~mac .coef_a_1 = 0;
defparam \Mult18~mac .coef_a_2 = 0;
defparam \Mult18~mac .coef_a_3 = 0;
defparam \Mult18~mac .coef_a_4 = 0;
defparam \Mult18~mac .coef_a_5 = 0;
defparam \Mult18~mac .coef_a_6 = 0;
defparam \Mult18~mac .coef_a_7 = 0;
defparam \Mult18~mac .coef_b_0 = 0;
defparam \Mult18~mac .coef_b_1 = 0;
defparam \Mult18~mac .coef_b_2 = 0;
defparam \Mult18~mac .coef_b_3 = 0;
defparam \Mult18~mac .coef_b_4 = 0;
defparam \Mult18~mac .coef_b_5 = 0;
defparam \Mult18~mac .coef_b_6 = 0;
defparam \Mult18~mac .coef_b_7 = 0;
defparam \Mult18~mac .coef_sel_a_clock = "none";
defparam \Mult18~mac .coef_sel_b_clock = "none";
defparam \Mult18~mac .delay_scan_out_ay = "false";
defparam \Mult18~mac .delay_scan_out_by = "false";
defparam \Mult18~mac .enable_double_accum = "false";
defparam \Mult18~mac .load_const_clock = "none";
defparam \Mult18~mac .load_const_value = 0;
defparam \Mult18~mac .mode_sub_location = 0;
defparam \Mult18~mac .negate_clock = "none";
defparam \Mult18~mac .operand_source_max = "input";
defparam \Mult18~mac .operand_source_may = "input";
defparam \Mult18~mac .operand_source_mbx = "input";
defparam \Mult18~mac .operand_source_mby = "input";
defparam \Mult18~mac .operation_mode = "m18x18_plus36";
defparam \Mult18~mac .output_clock = "none";
defparam \Mult18~mac .preadder_subtract_a = "false";
defparam \Mult18~mac .preadder_subtract_b = "false";
defparam \Mult18~mac .result_a_width = 64;
defparam \Mult18~mac .signed_max = "true";
defparam \Mult18~mac .signed_may = "true";
defparam \Mult18~mac .signed_mbx = "true";
defparam \Mult18~mac .signed_mby = "false";
defparam \Mult18~mac .sub_clock = "none";
defparam \Mult18~mac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y4_N0
cyclonev_mac \Mult19~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,vcc}),
	.ay({\r_pipeline[18][7]~_Duplicate_1_q ,\r_pipeline[18][7]~_Duplicate_1_q ,\r_pipeline[18][7]~_Duplicate_1_q ,\r_pipeline[18][7]~_Duplicate_1_q ,\r_pipeline[18][7]~_Duplicate_1_q ,\r_pipeline[18][7]~_Duplicate_1_q ,\r_pipeline[18][7]~_Duplicate_1_q ,
\r_pipeline[18][7]~_Duplicate_1_q ,\r_pipeline[18][7]~_Duplicate_1_q ,\r_pipeline[18][7]~_Duplicate_1_q ,\r_pipeline[18][7]~_Duplicate_1_q ,\r_pipeline[18][7]~_Duplicate_1_q ,\r_pipeline[18][6]~_Duplicate_1_q ,\r_pipeline[18][5]~_Duplicate_1_q ,
\r_pipeline[18][4]~_Duplicate_1_q ,\r_pipeline[18][3]~_Duplicate_1_q ,\r_pipeline[18][2]~_Duplicate_1_q ,\r_pipeline[18][1]~_Duplicate_1_q ,\r_pipeline[18][0]~_Duplicate_1_q }),
	.az(26'b00000000000000000000000000),
	.bx({\Mult18~339 ,\Mult18~339 ,\Mult18~339 ,\Mult18~339 ,\Mult18~339 ,\Mult18~339 ,\Mult18~339 ,\Mult18~339 ,\Mult18~339 ,\Mult18~339 ,\Mult18~339 ,\Mult18~339 ,\Mult18~339 ,\Mult18~339 ,\Mult18~339 ,\Mult18~339 ,\Mult18~339 ,\Mult18~339 }),
	.by({\Mult18~339 ,\Mult18~339 ,\Mult18~339 ,\Mult18~338 ,\Mult18~337 ,\Mult18~336 ,\Mult18~335 ,\Mult18~334 ,\Mult18~333 ,\Mult18~332 ,\Mult18~331 ,\Mult18~330 ,\Mult18~329 ,\Mult18~328 ,\Mult18~327 ,\Mult18~326 ,\Mult18~325 ,\Mult18~mac_resulta }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,\rst~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult19~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult19~mac .accumulate_clock = "none";
defparam \Mult19~mac .ax_clock = "none";
defparam \Mult19~mac .ax_width = 18;
defparam \Mult19~mac .ay_scan_in_clock = "0";
defparam \Mult19~mac .ay_scan_in_width = 19;
defparam \Mult19~mac .ay_use_scan_in = "false";
defparam \Mult19~mac .az_clock = "none";
defparam \Mult19~mac .bx_clock = "none";
defparam \Mult19~mac .bx_width = 18;
defparam \Mult19~mac .by_clock = "none";
defparam \Mult19~mac .by_use_scan_in = "false";
defparam \Mult19~mac .by_width = 18;
defparam \Mult19~mac .bz_clock = "none";
defparam \Mult19~mac .coef_a_0 = 0;
defparam \Mult19~mac .coef_a_1 = 0;
defparam \Mult19~mac .coef_a_2 = 0;
defparam \Mult19~mac .coef_a_3 = 0;
defparam \Mult19~mac .coef_a_4 = 0;
defparam \Mult19~mac .coef_a_5 = 0;
defparam \Mult19~mac .coef_a_6 = 0;
defparam \Mult19~mac .coef_a_7 = 0;
defparam \Mult19~mac .coef_b_0 = 0;
defparam \Mult19~mac .coef_b_1 = 0;
defparam \Mult19~mac .coef_b_2 = 0;
defparam \Mult19~mac .coef_b_3 = 0;
defparam \Mult19~mac .coef_b_4 = 0;
defparam \Mult19~mac .coef_b_5 = 0;
defparam \Mult19~mac .coef_b_6 = 0;
defparam \Mult19~mac .coef_b_7 = 0;
defparam \Mult19~mac .coef_sel_a_clock = "none";
defparam \Mult19~mac .coef_sel_b_clock = "none";
defparam \Mult19~mac .delay_scan_out_ay = "false";
defparam \Mult19~mac .delay_scan_out_by = "false";
defparam \Mult19~mac .enable_double_accum = "false";
defparam \Mult19~mac .load_const_clock = "none";
defparam \Mult19~mac .load_const_value = 0;
defparam \Mult19~mac .mode_sub_location = 0;
defparam \Mult19~mac .negate_clock = "none";
defparam \Mult19~mac .operand_source_max = "input";
defparam \Mult19~mac .operand_source_may = "input";
defparam \Mult19~mac .operand_source_mbx = "input";
defparam \Mult19~mac .operand_source_mby = "input";
defparam \Mult19~mac .operation_mode = "m18x18_plus36";
defparam \Mult19~mac .output_clock = "none";
defparam \Mult19~mac .preadder_subtract_a = "false";
defparam \Mult19~mac .preadder_subtract_b = "false";
defparam \Mult19~mac .result_a_width = 64;
defparam \Mult19~mac .signed_max = "true";
defparam \Mult19~mac .signed_may = "true";
defparam \Mult19~mac .signed_mbx = "true";
defparam \Mult19~mac .signed_mby = "false";
defparam \Mult19~mac .sub_clock = "none";
defparam \Mult19~mac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y2_N0
cyclonev_mac \Mult20~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,vcc,vcc}),
	.ay({\r_pipeline[19][7]~_Duplicate_1_q ,\r_pipeline[19][7]~_Duplicate_1_q ,\r_pipeline[19][7]~_Duplicate_1_q ,\r_pipeline[19][7]~_Duplicate_1_q ,\r_pipeline[19][7]~_Duplicate_1_q ,\r_pipeline[19][7]~_Duplicate_1_q ,\r_pipeline[19][7]~_Duplicate_1_q ,
\r_pipeline[19][7]~_Duplicate_1_q ,\r_pipeline[19][7]~_Duplicate_1_q ,\r_pipeline[19][7]~_Duplicate_1_q ,\r_pipeline[19][7]~_Duplicate_1_q ,\r_pipeline[19][7]~_Duplicate_1_q ,\r_pipeline[19][6]~_Duplicate_1_q ,\r_pipeline[19][5]~_Duplicate_1_q ,
\r_pipeline[19][4]~_Duplicate_1_q ,\r_pipeline[19][3]~_Duplicate_1_q ,\r_pipeline[19][2]~_Duplicate_1_q ,\r_pipeline[19][1]~_Duplicate_1_q ,\r_pipeline[19][0]~_Duplicate_1_q }),
	.az(26'b00000000000000000000000000),
	.bx({\Mult19~339 ,\Mult19~339 ,\Mult19~339 ,\Mult19~339 ,\Mult19~339 ,\Mult19~339 ,\Mult19~339 ,\Mult19~339 ,\Mult19~339 ,\Mult19~339 ,\Mult19~339 ,\Mult19~339 ,\Mult19~339 ,\Mult19~339 ,\Mult19~339 ,\Mult19~339 ,\Mult19~339 ,\Mult19~339 }),
	.by({\Mult19~339 ,\Mult19~339 ,\Mult19~339 ,\Mult19~338 ,\Mult19~337 ,\Mult19~336 ,\Mult19~335 ,\Mult19~334 ,\Mult19~333 ,\Mult19~332 ,\Mult19~331 ,\Mult19~330 ,\Mult19~329 ,\Mult19~328 ,\Mult19~327 ,\Mult19~326 ,\Mult19~325 ,\Mult19~mac_resulta }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,\rst~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult20~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult20~mac .accumulate_clock = "none";
defparam \Mult20~mac .ax_clock = "none";
defparam \Mult20~mac .ax_width = 7;
defparam \Mult20~mac .ay_scan_in_clock = "0";
defparam \Mult20~mac .ay_scan_in_width = 19;
defparam \Mult20~mac .ay_use_scan_in = "false";
defparam \Mult20~mac .az_clock = "none";
defparam \Mult20~mac .bx_clock = "none";
defparam \Mult20~mac .bx_width = 18;
defparam \Mult20~mac .by_clock = "none";
defparam \Mult20~mac .by_use_scan_in = "false";
defparam \Mult20~mac .by_width = 18;
defparam \Mult20~mac .bz_clock = "none";
defparam \Mult20~mac .coef_a_0 = 0;
defparam \Mult20~mac .coef_a_1 = 0;
defparam \Mult20~mac .coef_a_2 = 0;
defparam \Mult20~mac .coef_a_3 = 0;
defparam \Mult20~mac .coef_a_4 = 0;
defparam \Mult20~mac .coef_a_5 = 0;
defparam \Mult20~mac .coef_a_6 = 0;
defparam \Mult20~mac .coef_a_7 = 0;
defparam \Mult20~mac .coef_b_0 = 0;
defparam \Mult20~mac .coef_b_1 = 0;
defparam \Mult20~mac .coef_b_2 = 0;
defparam \Mult20~mac .coef_b_3 = 0;
defparam \Mult20~mac .coef_b_4 = 0;
defparam \Mult20~mac .coef_b_5 = 0;
defparam \Mult20~mac .coef_b_6 = 0;
defparam \Mult20~mac .coef_b_7 = 0;
defparam \Mult20~mac .coef_sel_a_clock = "none";
defparam \Mult20~mac .coef_sel_b_clock = "none";
defparam \Mult20~mac .delay_scan_out_ay = "false";
defparam \Mult20~mac .delay_scan_out_by = "false";
defparam \Mult20~mac .enable_double_accum = "false";
defparam \Mult20~mac .load_const_clock = "none";
defparam \Mult20~mac .load_const_value = 0;
defparam \Mult20~mac .mode_sub_location = 0;
defparam \Mult20~mac .negate_clock = "none";
defparam \Mult20~mac .operand_source_max = "input";
defparam \Mult20~mac .operand_source_may = "input";
defparam \Mult20~mac .operand_source_mbx = "input";
defparam \Mult20~mac .operand_source_mby = "input";
defparam \Mult20~mac .operation_mode = "m18x18_plus36";
defparam \Mult20~mac .output_clock = "none";
defparam \Mult20~mac .preadder_subtract_a = "false";
defparam \Mult20~mac .preadder_subtract_b = "false";
defparam \Mult20~mac .result_a_width = 64;
defparam \Mult20~mac .signed_max = "false";
defparam \Mult20~mac .signed_may = "true";
defparam \Mult20~mac .signed_mbx = "true";
defparam \Mult20~mac .signed_mby = "false";
defparam \Mult20~mac .sub_clock = "none";
defparam \Mult20~mac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y2_N0
cyclonev_mac \Mult21~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd}),
	.ay({\r_pipeline[20][7]~_Duplicate_1_q ,\r_pipeline[20][7]~_Duplicate_1_q ,\r_pipeline[20][7]~_Duplicate_1_q ,\r_pipeline[20][7]~_Duplicate_1_q ,\r_pipeline[20][7]~_Duplicate_1_q ,\r_pipeline[20][7]~_Duplicate_1_q ,\r_pipeline[20][7]~_Duplicate_1_q ,
\r_pipeline[20][7]~_Duplicate_1_q ,\r_pipeline[20][7]~_Duplicate_1_q ,\r_pipeline[20][7]~_Duplicate_1_q ,\r_pipeline[20][7]~_Duplicate_1_q ,\r_pipeline[20][7]~_Duplicate_1_q ,\r_pipeline[20][6]~_Duplicate_1_q ,\r_pipeline[20][5]~_Duplicate_1_q ,
\r_pipeline[20][4]~_Duplicate_1_q ,\r_pipeline[20][3]~_Duplicate_1_q ,\r_pipeline[20][2]~_Duplicate_1_q ,\r_pipeline[20][1]~_Duplicate_1_q ,\r_pipeline[20][0]~_Duplicate_1_q }),
	.az(26'b00000000000000000000000000),
	.bx({\Mult20~339 ,\Mult20~339 ,\Mult20~339 ,\Mult20~339 ,\Mult20~339 ,\Mult20~339 ,\Mult20~339 ,\Mult20~339 ,\Mult20~339 ,\Mult20~339 ,\Mult20~339 ,\Mult20~339 ,\Mult20~339 ,\Mult20~339 ,\Mult20~339 ,\Mult20~339 ,\Mult20~339 ,\Mult20~339 }),
	.by({\Mult20~339 ,\Mult20~339 ,\Mult20~339 ,\Mult20~338 ,\Mult20~337 ,\Mult20~336 ,\Mult20~335 ,\Mult20~334 ,\Mult20~333 ,\Mult20~332 ,\Mult20~331 ,\Mult20~330 ,\Mult20~329 ,\Mult20~328 ,\Mult20~327 ,\Mult20~326 ,\Mult20~325 ,\Mult20~mac_resulta }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,\rst~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult21~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult21~mac .accumulate_clock = "none";
defparam \Mult21~mac .ax_clock = "none";
defparam \Mult21~mac .ax_width = 18;
defparam \Mult21~mac .ay_scan_in_clock = "0";
defparam \Mult21~mac .ay_scan_in_width = 19;
defparam \Mult21~mac .ay_use_scan_in = "false";
defparam \Mult21~mac .az_clock = "none";
defparam \Mult21~mac .bx_clock = "none";
defparam \Mult21~mac .bx_width = 18;
defparam \Mult21~mac .by_clock = "none";
defparam \Mult21~mac .by_use_scan_in = "false";
defparam \Mult21~mac .by_width = 18;
defparam \Mult21~mac .bz_clock = "none";
defparam \Mult21~mac .coef_a_0 = 0;
defparam \Mult21~mac .coef_a_1 = 0;
defparam \Mult21~mac .coef_a_2 = 0;
defparam \Mult21~mac .coef_a_3 = 0;
defparam \Mult21~mac .coef_a_4 = 0;
defparam \Mult21~mac .coef_a_5 = 0;
defparam \Mult21~mac .coef_a_6 = 0;
defparam \Mult21~mac .coef_a_7 = 0;
defparam \Mult21~mac .coef_b_0 = 0;
defparam \Mult21~mac .coef_b_1 = 0;
defparam \Mult21~mac .coef_b_2 = 0;
defparam \Mult21~mac .coef_b_3 = 0;
defparam \Mult21~mac .coef_b_4 = 0;
defparam \Mult21~mac .coef_b_5 = 0;
defparam \Mult21~mac .coef_b_6 = 0;
defparam \Mult21~mac .coef_b_7 = 0;
defparam \Mult21~mac .coef_sel_a_clock = "none";
defparam \Mult21~mac .coef_sel_b_clock = "none";
defparam \Mult21~mac .delay_scan_out_ay = "false";
defparam \Mult21~mac .delay_scan_out_by = "false";
defparam \Mult21~mac .enable_double_accum = "false";
defparam \Mult21~mac .load_const_clock = "none";
defparam \Mult21~mac .load_const_value = 0;
defparam \Mult21~mac .mode_sub_location = 0;
defparam \Mult21~mac .negate_clock = "none";
defparam \Mult21~mac .operand_source_max = "input";
defparam \Mult21~mac .operand_source_may = "input";
defparam \Mult21~mac .operand_source_mbx = "input";
defparam \Mult21~mac .operand_source_mby = "input";
defparam \Mult21~mac .operation_mode = "m18x18_plus36";
defparam \Mult21~mac .output_clock = "none";
defparam \Mult21~mac .preadder_subtract_a = "false";
defparam \Mult21~mac .preadder_subtract_b = "false";
defparam \Mult21~mac .result_a_width = 64;
defparam \Mult21~mac .signed_max = "true";
defparam \Mult21~mac .signed_may = "true";
defparam \Mult21~mac .signed_mbx = "true";
defparam \Mult21~mac .signed_mby = "false";
defparam \Mult21~mac .sub_clock = "none";
defparam \Mult21~mac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y4_N0
cyclonev_mac \Mult22~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.ay({\r_pipeline[21][7]~_Duplicate_1_q ,\r_pipeline[21][7]~_Duplicate_1_q ,\r_pipeline[21][7]~_Duplicate_1_q ,\r_pipeline[21][7]~_Duplicate_1_q ,\r_pipeline[21][7]~_Duplicate_1_q ,\r_pipeline[21][7]~_Duplicate_1_q ,\r_pipeline[21][7]~_Duplicate_1_q ,
\r_pipeline[21][7]~_Duplicate_1_q ,\r_pipeline[21][7]~_Duplicate_1_q ,\r_pipeline[21][7]~_Duplicate_1_q ,\r_pipeline[21][7]~_Duplicate_1_q ,\r_pipeline[21][7]~_Duplicate_1_q ,\r_pipeline[21][6]~_Duplicate_1_q ,\r_pipeline[21][5]~_Duplicate_1_q ,
\r_pipeline[21][4]~_Duplicate_1_q ,\r_pipeline[21][3]~_Duplicate_1_q ,\r_pipeline[21][2]~_Duplicate_1_q ,\r_pipeline[21][1]~_Duplicate_1DUPLICATE_q ,\r_pipeline[21][0]~_Duplicate_1DUPLICATE_q }),
	.az(26'b00000000000000000000000000),
	.bx({\Mult21~339 ,\Mult21~339 ,\Mult21~339 ,\Mult21~339 ,\Mult21~339 ,\Mult21~339 ,\Mult21~339 ,\Mult21~339 ,\Mult21~339 ,\Mult21~339 ,\Mult21~339 ,\Mult21~339 ,\Mult21~339 ,\Mult21~339 ,\Mult21~339 ,\Mult21~339 ,\Mult21~339 ,\Mult21~339 }),
	.by({\Mult21~339 ,\Mult21~339 ,\Mult21~339 ,\Mult21~338 ,\Mult21~337 ,\Mult21~336 ,\Mult21~335 ,\Mult21~334 ,\Mult21~333 ,\Mult21~332 ,\Mult21~331 ,\Mult21~330 ,\Mult21~329 ,\Mult21~328 ,\Mult21~327 ,\Mult21~326 ,\Mult21~325 ,\Mult21~mac_resulta }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,\rst~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult22~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult22~mac .accumulate_clock = "none";
defparam \Mult22~mac .ax_clock = "none";
defparam \Mult22~mac .ax_width = 18;
defparam \Mult22~mac .ay_scan_in_clock = "0";
defparam \Mult22~mac .ay_scan_in_width = 19;
defparam \Mult22~mac .ay_use_scan_in = "false";
defparam \Mult22~mac .az_clock = "none";
defparam \Mult22~mac .bx_clock = "none";
defparam \Mult22~mac .bx_width = 18;
defparam \Mult22~mac .by_clock = "none";
defparam \Mult22~mac .by_use_scan_in = "false";
defparam \Mult22~mac .by_width = 18;
defparam \Mult22~mac .bz_clock = "none";
defparam \Mult22~mac .coef_a_0 = 0;
defparam \Mult22~mac .coef_a_1 = 0;
defparam \Mult22~mac .coef_a_2 = 0;
defparam \Mult22~mac .coef_a_3 = 0;
defparam \Mult22~mac .coef_a_4 = 0;
defparam \Mult22~mac .coef_a_5 = 0;
defparam \Mult22~mac .coef_a_6 = 0;
defparam \Mult22~mac .coef_a_7 = 0;
defparam \Mult22~mac .coef_b_0 = 0;
defparam \Mult22~mac .coef_b_1 = 0;
defparam \Mult22~mac .coef_b_2 = 0;
defparam \Mult22~mac .coef_b_3 = 0;
defparam \Mult22~mac .coef_b_4 = 0;
defparam \Mult22~mac .coef_b_5 = 0;
defparam \Mult22~mac .coef_b_6 = 0;
defparam \Mult22~mac .coef_b_7 = 0;
defparam \Mult22~mac .coef_sel_a_clock = "none";
defparam \Mult22~mac .coef_sel_b_clock = "none";
defparam \Mult22~mac .delay_scan_out_ay = "false";
defparam \Mult22~mac .delay_scan_out_by = "false";
defparam \Mult22~mac .enable_double_accum = "false";
defparam \Mult22~mac .load_const_clock = "none";
defparam \Mult22~mac .load_const_value = 0;
defparam \Mult22~mac .mode_sub_location = 0;
defparam \Mult22~mac .negate_clock = "none";
defparam \Mult22~mac .operand_source_max = "input";
defparam \Mult22~mac .operand_source_may = "input";
defparam \Mult22~mac .operand_source_mbx = "input";
defparam \Mult22~mac .operand_source_mby = "input";
defparam \Mult22~mac .operation_mode = "m18x18_plus36";
defparam \Mult22~mac .output_clock = "none";
defparam \Mult22~mac .preadder_subtract_a = "false";
defparam \Mult22~mac .preadder_subtract_b = "false";
defparam \Mult22~mac .result_a_width = 64;
defparam \Mult22~mac .signed_max = "true";
defparam \Mult22~mac .signed_may = "true";
defparam \Mult22~mac .signed_mbx = "true";
defparam \Mult22~mac .signed_mby = "false";
defparam \Mult22~mac .sub_clock = "none";
defparam \Mult22~mac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y6_N0
cyclonev_mac \Mult23~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.ay({\r_pipeline[22][7]~_Duplicate_1_q ,\r_pipeline[22][7]~_Duplicate_1_q ,\r_pipeline[22][7]~_Duplicate_1_q ,\r_pipeline[22][7]~_Duplicate_1_q ,\r_pipeline[22][7]~_Duplicate_1_q ,\r_pipeline[22][7]~_Duplicate_1_q ,\r_pipeline[22][7]~_Duplicate_1_q ,
\r_pipeline[22][7]~_Duplicate_1_q ,\r_pipeline[22][7]~_Duplicate_1_q ,\r_pipeline[22][7]~_Duplicate_1_q ,\r_pipeline[22][7]~_Duplicate_1_q ,\r_pipeline[22][7]~_Duplicate_1_q ,\r_pipeline[22][6]~_Duplicate_1_q ,\r_pipeline[22][5]~_Duplicate_1_q ,
\r_pipeline[22][4]~_Duplicate_1_q ,\r_pipeline[22][3]~_Duplicate_1_q ,\r_pipeline[22][2]~_Duplicate_1_q ,\r_pipeline[22][1]~_Duplicate_1_q ,\r_pipeline[22][0]~_Duplicate_1_q }),
	.az(26'b00000000000000000000000000),
	.bx({\Mult22~339 ,\Mult22~339 ,\Mult22~339 ,\Mult22~339 ,\Mult22~339 ,\Mult22~339 ,\Mult22~339 ,\Mult22~339 ,\Mult22~339 ,\Mult22~339 ,\Mult22~339 ,\Mult22~339 ,\Mult22~339 ,\Mult22~339 ,\Mult22~339 ,\Mult22~339 ,\Mult22~339 ,\Mult22~339 }),
	.by({\Mult22~339 ,\Mult22~339 ,\Mult22~339 ,\Mult22~338 ,\Mult22~337 ,\Mult22~336 ,\Mult22~335 ,\Mult22~334 ,\Mult22~333 ,\Mult22~332 ,\Mult22~331 ,\Mult22~330 ,\Mult22~329 ,\Mult22~328 ,\Mult22~327 ,\Mult22~326 ,\Mult22~325 ,\Mult22~mac_resulta }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,\rst~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult23~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult23~mac .accumulate_clock = "none";
defparam \Mult23~mac .ax_clock = "none";
defparam \Mult23~mac .ax_width = 7;
defparam \Mult23~mac .ay_scan_in_clock = "0";
defparam \Mult23~mac .ay_scan_in_width = 19;
defparam \Mult23~mac .ay_use_scan_in = "false";
defparam \Mult23~mac .az_clock = "none";
defparam \Mult23~mac .bx_clock = "none";
defparam \Mult23~mac .bx_width = 18;
defparam \Mult23~mac .by_clock = "none";
defparam \Mult23~mac .by_use_scan_in = "false";
defparam \Mult23~mac .by_width = 18;
defparam \Mult23~mac .bz_clock = "none";
defparam \Mult23~mac .coef_a_0 = 0;
defparam \Mult23~mac .coef_a_1 = 0;
defparam \Mult23~mac .coef_a_2 = 0;
defparam \Mult23~mac .coef_a_3 = 0;
defparam \Mult23~mac .coef_a_4 = 0;
defparam \Mult23~mac .coef_a_5 = 0;
defparam \Mult23~mac .coef_a_6 = 0;
defparam \Mult23~mac .coef_a_7 = 0;
defparam \Mult23~mac .coef_b_0 = 0;
defparam \Mult23~mac .coef_b_1 = 0;
defparam \Mult23~mac .coef_b_2 = 0;
defparam \Mult23~mac .coef_b_3 = 0;
defparam \Mult23~mac .coef_b_4 = 0;
defparam \Mult23~mac .coef_b_5 = 0;
defparam \Mult23~mac .coef_b_6 = 0;
defparam \Mult23~mac .coef_b_7 = 0;
defparam \Mult23~mac .coef_sel_a_clock = "none";
defparam \Mult23~mac .coef_sel_b_clock = "none";
defparam \Mult23~mac .delay_scan_out_ay = "false";
defparam \Mult23~mac .delay_scan_out_by = "false";
defparam \Mult23~mac .enable_double_accum = "false";
defparam \Mult23~mac .load_const_clock = "none";
defparam \Mult23~mac .load_const_value = 0;
defparam \Mult23~mac .mode_sub_location = 0;
defparam \Mult23~mac .negate_clock = "none";
defparam \Mult23~mac .operand_source_max = "input";
defparam \Mult23~mac .operand_source_may = "input";
defparam \Mult23~mac .operand_source_mbx = "input";
defparam \Mult23~mac .operand_source_mby = "input";
defparam \Mult23~mac .operation_mode = "m18x18_plus36";
defparam \Mult23~mac .output_clock = "none";
defparam \Mult23~mac .preadder_subtract_a = "false";
defparam \Mult23~mac .preadder_subtract_b = "false";
defparam \Mult23~mac .result_a_width = 64;
defparam \Mult23~mac .signed_max = "false";
defparam \Mult23~mac .signed_may = "true";
defparam \Mult23~mac .signed_mbx = "true";
defparam \Mult23~mac .signed_mby = "false";
defparam \Mult23~mac .sub_clock = "none";
defparam \Mult23~mac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y8_N0
cyclonev_mac \Mult24~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,vcc,gnd}),
	.ay({\r_pipeline[23][7]~_Duplicate_1_q ,\r_pipeline[23][7]~_Duplicate_1_q ,\r_pipeline[23][7]~_Duplicate_1_q ,\r_pipeline[23][7]~_Duplicate_1_q ,\r_pipeline[23][7]~_Duplicate_1_q ,\r_pipeline[23][7]~_Duplicate_1_q ,\r_pipeline[23][7]~_Duplicate_1_q ,
\r_pipeline[23][7]~_Duplicate_1_q ,\r_pipeline[23][7]~_Duplicate_1_q ,\r_pipeline[23][7]~_Duplicate_1_q ,\r_pipeline[23][7]~_Duplicate_1_q ,\r_pipeline[23][7]~_Duplicate_1_q ,\r_pipeline[23][6]~_Duplicate_1_q ,\r_pipeline[23][5]~_Duplicate_1_q ,
\r_pipeline[23][4]~_Duplicate_1_q ,\r_pipeline[23][3]~_Duplicate_1_q ,\r_pipeline[23][2]~_Duplicate_1_q ,\r_pipeline[23][1]~_Duplicate_1_q ,\r_pipeline[23][0]~_Duplicate_1_q }),
	.az(26'b00000000000000000000000000),
	.bx({\Mult23~339 ,\Mult23~339 ,\Mult23~339 ,\Mult23~339 ,\Mult23~339 ,\Mult23~339 ,\Mult23~339 ,\Mult23~339 ,\Mult23~339 ,\Mult23~339 ,\Mult23~339 ,\Mult23~339 ,\Mult23~339 ,\Mult23~339 ,\Mult23~339 ,\Mult23~339 ,\Mult23~339 ,\Mult23~339 }),
	.by({\Mult23~339 ,\Mult23~339 ,\Mult23~339 ,\Mult23~338 ,\Mult23~337 ,\Mult23~336 ,\Mult23~335 ,\Mult23~334 ,\Mult23~333 ,\Mult23~332 ,\Mult23~331 ,\Mult23~330 ,\Mult23~329 ,\Mult23~328 ,\Mult23~327 ,\Mult23~326 ,\Mult23~325 ,\Mult23~mac_resulta }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({\rst~inputCLKENA0_outclk ,\rst~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult24~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult24~mac .accumulate_clock = "none";
defparam \Mult24~mac .ax_clock = "none";
defparam \Mult24~mac .ax_width = 7;
defparam \Mult24~mac .ay_scan_in_clock = "0";
defparam \Mult24~mac .ay_scan_in_width = 19;
defparam \Mult24~mac .ay_use_scan_in = "false";
defparam \Mult24~mac .az_clock = "none";
defparam \Mult24~mac .bx_clock = "none";
defparam \Mult24~mac .bx_width = 18;
defparam \Mult24~mac .by_clock = "none";
defparam \Mult24~mac .by_use_scan_in = "false";
defparam \Mult24~mac .by_width = 18;
defparam \Mult24~mac .bz_clock = "none";
defparam \Mult24~mac .coef_a_0 = 0;
defparam \Mult24~mac .coef_a_1 = 0;
defparam \Mult24~mac .coef_a_2 = 0;
defparam \Mult24~mac .coef_a_3 = 0;
defparam \Mult24~mac .coef_a_4 = 0;
defparam \Mult24~mac .coef_a_5 = 0;
defparam \Mult24~mac .coef_a_6 = 0;
defparam \Mult24~mac .coef_a_7 = 0;
defparam \Mult24~mac .coef_b_0 = 0;
defparam \Mult24~mac .coef_b_1 = 0;
defparam \Mult24~mac .coef_b_2 = 0;
defparam \Mult24~mac .coef_b_3 = 0;
defparam \Mult24~mac .coef_b_4 = 0;
defparam \Mult24~mac .coef_b_5 = 0;
defparam \Mult24~mac .coef_b_6 = 0;
defparam \Mult24~mac .coef_b_7 = 0;
defparam \Mult24~mac .coef_sel_a_clock = "none";
defparam \Mult24~mac .coef_sel_b_clock = "none";
defparam \Mult24~mac .delay_scan_out_ay = "false";
defparam \Mult24~mac .delay_scan_out_by = "false";
defparam \Mult24~mac .enable_double_accum = "false";
defparam \Mult24~mac .load_const_clock = "none";
defparam \Mult24~mac .load_const_value = 0;
defparam \Mult24~mac .mode_sub_location = 0;
defparam \Mult24~mac .negate_clock = "none";
defparam \Mult24~mac .operand_source_max = "input";
defparam \Mult24~mac .operand_source_may = "input";
defparam \Mult24~mac .operand_source_mbx = "input";
defparam \Mult24~mac .operand_source_mby = "input";
defparam \Mult24~mac .operation_mode = "m18x18_plus36";
defparam \Mult24~mac .output_clock = "0";
defparam \Mult24~mac .preadder_subtract_a = "false";
defparam \Mult24~mac .preadder_subtract_b = "false";
defparam \Mult24~mac .result_a_width = 64;
defparam \Mult24~mac .signed_max = "false";
defparam \Mult24~mac .signed_may = "true";
defparam \Mult24~mac .signed_mbx = "true";
defparam \Mult24~mac .signed_mby = "false";
defparam \Mult24~mac .sub_clock = "none";
defparam \Mult24~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X57_Y36_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
