{"Source Block": ["oh/spi/hdl/spi_slave.v@51:61@HdlIdDef", "   wire\t\t\temode;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\tirq_en;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\tlsbfirst;\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire [5:0]\t\tspi_addr;\t\t// From spi_slave_io of spi_slave_io.v\n   wire\t\t\tspi_clk;\t\t// From spi_slave_io of spi_slave_io.v\n   wire [7:0]\t\tspi_data;\t\t// From spi_slave_io of spi_slave_io.v\n   wire\t\t\tspi_en;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\tspi_write;\t\t// From spi_slave_io of spi_slave_io.v\n   // End of automatics\n   \n   spi_slave_regs #(.AW(AW),\n"], "Clone Blocks": [["oh/spi/hdl/spi_slave.v@47:57", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tcpha;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\tcpol;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\temode;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\tirq_en;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\tlsbfirst;\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire [5:0]\t\tspi_addr;\t\t// From spi_slave_io of spi_slave_io.v\n   wire\t\t\tspi_clk;\t\t// From spi_slave_io of spi_slave_io.v\n   wire [7:0]\t\tspi_data;\t\t// From spi_slave_io of spi_slave_io.v\n   wire\t\t\tspi_en;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n"], ["oh/spi/hdl/spi_slave.v@50:60", "   wire\t\t\tcpol;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\temode;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\tirq_en;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\tlsbfirst;\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire [5:0]\t\tspi_addr;\t\t// From spi_slave_io of spi_slave_io.v\n   wire\t\t\tspi_clk;\t\t// From spi_slave_io of spi_slave_io.v\n   wire [7:0]\t\tspi_data;\t\t// From spi_slave_io of spi_slave_io.v\n   wire\t\t\tspi_en;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\tspi_write;\t\t// From spi_slave_io of spi_slave_io.v\n   // End of automatics\n   \n"], ["oh/spi/hdl/spi_slave.v@53:63", "   wire\t\t\tlsbfirst;\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire [5:0]\t\tspi_addr;\t\t// From spi_slave_io of spi_slave_io.v\n   wire\t\t\tspi_clk;\t\t// From spi_slave_io of spi_slave_io.v\n   wire [7:0]\t\tspi_data;\t\t// From spi_slave_io of spi_slave_io.v\n   wire\t\t\tspi_en;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\tspi_write;\t\t// From spi_slave_io of spi_slave_io.v\n   // End of automatics\n   \n   spi_slave_regs #(.AW(AW),\n\t\t    .SREGS(SREGS)\n\t\t    )\n"], ["oh/spi/hdl/spi_slave.v@49:59", "   wire\t\t\tcpha;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\tcpol;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\temode;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\tirq_en;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\tlsbfirst;\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire [5:0]\t\tspi_addr;\t\t// From spi_slave_io of spi_slave_io.v\n   wire\t\t\tspi_clk;\t\t// From spi_slave_io of spi_slave_io.v\n   wire [7:0]\t\tspi_data;\t\t// From spi_slave_io of spi_slave_io.v\n   wire\t\t\tspi_en;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\tspi_write;\t\t// From spi_slave_io of spi_slave_io.v\n   // End of automatics\n"], ["oh/spi/hdl/spi_slave.v@48:58", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tcpha;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\tcpol;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\temode;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\tirq_en;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\tlsbfirst;\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire [5:0]\t\tspi_addr;\t\t// From spi_slave_io of spi_slave_io.v\n   wire\t\t\tspi_clk;\t\t// From spi_slave_io of spi_slave_io.v\n   wire [7:0]\t\tspi_data;\t\t// From spi_slave_io of spi_slave_io.v\n   wire\t\t\tspi_en;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\tspi_write;\t\t// From spi_slave_io of spi_slave_io.v\n"], ["oh/spi/hdl/spi_slave.v@46:56", "   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tcpha;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\tcpol;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\temode;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\tirq_en;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\tlsbfirst;\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire [5:0]\t\tspi_addr;\t\t// From spi_slave_io of spi_slave_io.v\n   wire\t\t\tspi_clk;\t\t// From spi_slave_io of spi_slave_io.v\n   wire [7:0]\t\tspi_data;\t\t// From spi_slave_io of spi_slave_io.v\n"], ["oh/spi/hdl/spi_slave.v@52:62", "   wire\t\t\tirq_en;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\tlsbfirst;\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire [5:0]\t\tspi_addr;\t\t// From spi_slave_io of spi_slave_io.v\n   wire\t\t\tspi_clk;\t\t// From spi_slave_io of spi_slave_io.v\n   wire [7:0]\t\tspi_data;\t\t// From spi_slave_io of spi_slave_io.v\n   wire\t\t\tspi_en;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\tspi_write;\t\t// From spi_slave_io of spi_slave_io.v\n   // End of automatics\n   \n   spi_slave_regs #(.AW(AW),\n\t\t    .SREGS(SREGS)\n"]], "Diff Content": {"Delete": [[56, "   wire [7:0]\t\tspi_data;\t\t// From spi_slave_io of spi_slave_io.v\n"]], "Add": []}}