

================================================================
== Vitis HLS Report for 'export_output_buffer_c1_Pipeline_RELU1'
================================================================
* Date:           Wed Nov  1 18:48:29 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU    |      515|      515|         8|          2|          2|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.04>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bw = alloca i32 1"   --->   Operation 11 'alloca' 'bw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty"   --->   Operation 12 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln126_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln126_1"   --->   Operation 13 'read' 'trunc_ln126_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sub_ln132_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub_ln132"   --->   Operation 14 'read' 'sub_ln132_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %bw"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.1"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bw_1 = load i8 %bw" [src/conv1.cpp:129]   --->   Operation 17 'load' 'bw_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.76ns)   --->   "%icmp_ln129 = icmp_eq  i8 %bw_1, i8 255" [src/conv1.cpp:129]   --->   Operation 18 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.76ns)   --->   "%add_ln129 = add i8 %bw_1, i8 1" [src/conv1.cpp:129]   --->   Operation 19 'add' 'add_ln129' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln129, void %for.body8.1.split, void %for.end.1.exitStub" [src/conv1.cpp:129]   --->   Operation 20 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i8 %bw_1" [src/conv1.cpp:132]   --->   Operation 21 'zext' 'zext_ln132' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.80ns)   --->   "%add_ln132 = add i12 %sub_ln132_read, i12 %zext_ln132" [src/conv1.cpp:132]   --->   Operation 22 'add' 'add_ln132' <Predicate = (!icmp_ln129)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln132_1 = zext i12 %add_ln132" [src/conv1.cpp:132]   --->   Operation 23 'zext' 'zext_ln132_1' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i64 0, i64 %zext_ln132_1" [src/conv1.cpp:132]   --->   Operation 24 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i64 0, i64 %zext_ln132_1" [src/conv1.cpp:132]   --->   Operation 25 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i64 0, i64 %zext_ln132_1" [src/conv1.cpp:132]   --->   Operation 26 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %zext_ln132_1" [src/conv1.cpp:132]   --->   Operation 27 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8" [src/conv1.cpp:132]   --->   Operation 28 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12' <Predicate = (!icmp_ln129)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_1 : Operation 29 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9" [src/conv1.cpp:132]   --->   Operation 29 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13' <Predicate = (!icmp_ln129)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_1 : Operation 30 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10" [src/conv1.cpp:132]   --->   Operation 30 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14' <Predicate = (!icmp_ln129)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_1 : Operation 31 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11" [src/conv1.cpp:132]   --->   Operation 31 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15' <Predicate = (!icmp_ln129)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_1 : Operation 32 [1/1] (0.73ns)   --->   "%switch_ln132 = switch i3 %trunc_ln126_1_read, void %arrayidx12412.1.case.7, i3 0, void %arrayidx12412.1.case.1, i3 2, void %arrayidx12412.1.case.3, i3 4, void %arrayidx12412.1.case.5" [src/conv1.cpp:132]   --->   Operation 32 'switch' 'switch_ln132' <Predicate = (!icmp_ln129)> <Delay = 0.73>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln129 = store i8 %add_ln129, i8 %bw" [src/conv1.cpp:129]   --->   Operation 33 'store' 'store_ln129' <Predicate = (!icmp_ln129)> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln129 = br void %for.body8.1" [src/conv1.cpp:129]   --->   Operation 34 'br' 'br_ln129' <Predicate = (!icmp_ln129)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.90>
ST_2 : Operation 35 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8" [src/conv1.cpp:132]   --->   Operation 35 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12' <Predicate = (!icmp_ln129)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_2 : Operation 36 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9" [src/conv1.cpp:132]   --->   Operation 36 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13' <Predicate = (!icmp_ln129)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_2 : Operation 37 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10" [src/conv1.cpp:132]   --->   Operation 37 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14' <Predicate = (!icmp_ln129)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_2 : Operation 38 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11" [src/conv1.cpp:132]   --->   Operation 38 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15' <Predicate = (!icmp_ln129)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_2 : Operation 39 [1/1] (0.67ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.7float.i3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12, i32 <undef>, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13, i32 <undef>, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14, i32 <undef>, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15, i3 %trunc_ln126_1_read" [src/conv1.cpp:132]   --->   Operation 39 'mux' 'tmp_1' <Predicate = (!icmp_ln129)> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : [1/1] (0.87ns)   --->   Input mux for Operation 40 '%add15_1 = fadd i32 %tmp_1, i32 %tmp'
ST_3 : Operation 40 [4/4] (5.55ns)   --->   "%add15_1 = fadd i32 %tmp_1, i32 %tmp" [src/conv1.cpp:132]   --->   Operation 40 'fadd' 'add15_1' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 41 [3/4] (6.43ns)   --->   "%add15_1 = fadd i32 %tmp_1, i32 %tmp" [src/conv1.cpp:132]   --->   Operation 41 'fadd' 'add15_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 42 [2/4] (6.43ns)   --->   "%add15_1 = fadd i32 %tmp_1, i32 %tmp" [src/conv1.cpp:132]   --->   Operation 42 'fadd' 'add15_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln130 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_7" [src/conv1.cpp:130]   --->   Operation 43 'specpipeline' 'specpipeline_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln129 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:129]   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln129 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/conv1.cpp:129]   --->   Operation 45 'specloopname' 'specloopname_ln129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/4] (6.43ns)   --->   "%add15_1 = fadd i32 %tmp_1, i32 %tmp" [src/conv1.cpp:132]   --->   Operation 46 'fadd' 'add15_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (icmp_ln129)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 47 [1/1] (1.23ns)   --->   "%store_ln132 = store i32 %add15_1, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10" [src/conv1.cpp:132]   --->   Operation 47 'store' 'store_ln132' <Predicate = (trunc_ln126_1_read == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln132 = br void %arrayidx12412.1.exit" [src/conv1.cpp:132]   --->   Operation 48 'br' 'br_ln132' <Predicate = (trunc_ln126_1_read == 4)> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (1.23ns)   --->   "%store_ln132 = store i32 %add15_1, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9" [src/conv1.cpp:132]   --->   Operation 49 'store' 'store_ln132' <Predicate = (trunc_ln126_1_read == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln132 = br void %arrayidx12412.1.exit" [src/conv1.cpp:132]   --->   Operation 50 'br' 'br_ln132' <Predicate = (trunc_ln126_1_read == 2)> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (1.23ns)   --->   "%store_ln132 = store i32 %add15_1, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8" [src/conv1.cpp:132]   --->   Operation 51 'store' 'store_ln132' <Predicate = (trunc_ln126_1_read == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln132 = br void %arrayidx12412.1.exit" [src/conv1.cpp:132]   --->   Operation 52 'br' 'br_ln132' <Predicate = (trunc_ln126_1_read == 0)> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (1.23ns)   --->   "%store_ln132 = store i32 %add15_1, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11" [src/conv1.cpp:132]   --->   Operation 53 'store' 'store_ln132' <Predicate = (trunc_ln126_1_read != 0 & trunc_ln126_1_read != 2 & trunc_ln126_1_read != 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln132 = br void %arrayidx12412.1.exit" [src/conv1.cpp:132]   --->   Operation 54 'br' 'br_ln132' <Predicate = (trunc_ln126_1_read != 0 & trunc_ln126_1_read != 2 & trunc_ln126_1_read != 4)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln134 = bitcast i32 %add15_1" [src/conv1.cpp:134]   --->   Operation 55 'bitcast' 'bitcast_ln134' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134, i32 23, i32 30" [src/conv1.cpp:134]   --->   Operation 56 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i32 %bitcast_ln134" [src/conv1.cpp:134]   --->   Operation 57 'trunc' 'trunc_ln134' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.76ns)   --->   "%icmp_ln134 = icmp_ne  i8 %tmp_5, i8 255" [src/conv1.cpp:134]   --->   Operation 58 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.92ns)   --->   "%icmp_ln134_1 = icmp_eq  i23 %trunc_ln134, i23 0" [src/conv1.cpp:134]   --->   Operation 59 'icmp' 'icmp_ln134_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (0.47ns)   --->   Input mux for Operation 60 '%tmp_6 = fcmp_olt  i32 %add15_1, i32 0'
ST_7 : Operation 60 [2/2] (2.30ns)   --->   "%tmp_6 = fcmp_olt  i32 %add15_1, i32 0" [src/conv1.cpp:134]   --->   Operation 60 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.30> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.30>
ST_8 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln134)   --->   "%or_ln134 = or i1 %icmp_ln134_1, i1 %icmp_ln134" [src/conv1.cpp:134]   --->   Operation 61 'or' 'or_ln134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 62 [1/2] (2.78ns)   --->   "%tmp_6 = fcmp_olt  i32 %add15_1, i32 0" [src/conv1.cpp:134]   --->   Operation 62 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 63 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln134 = and i1 %or_ln134, i1 %tmp_6" [src/conv1.cpp:134]   --->   Operation 63 'and' 'and_ln134' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln134 = br i1 %and_ln134, void %for.inc.1, void %if.then.1" [src/conv1.cpp:134]   --->   Operation 64 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.73ns)   --->   "%switch_ln135 = switch i3 %trunc_ln126_1_read, void %arrayidx12412.1.case.731, i3 0, void %arrayidx12412.1.case.128, i3 2, void %arrayidx12412.1.case.329, i3 4, void %arrayidx12412.1.case.530" [src/conv1.cpp:135]   --->   Operation 65 'switch' 'switch_ln135' <Predicate = (and_ln134)> <Delay = 0.73>
ST_8 : Operation 66 [1/1] (1.23ns)   --->   "%store_ln135 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10" [src/conv1.cpp:135]   --->   Operation 66 'store' 'store_ln135' <Predicate = (trunc_ln126_1_read == 4 & and_ln134)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx12412.1.exit27" [src/conv1.cpp:135]   --->   Operation 67 'br' 'br_ln135' <Predicate = (trunc_ln126_1_read == 4 & and_ln134)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (1.23ns)   --->   "%store_ln135 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9" [src/conv1.cpp:135]   --->   Operation 68 'store' 'store_ln135' <Predicate = (trunc_ln126_1_read == 2 & and_ln134)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx12412.1.exit27" [src/conv1.cpp:135]   --->   Operation 69 'br' 'br_ln135' <Predicate = (trunc_ln126_1_read == 2 & and_ln134)> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (1.23ns)   --->   "%store_ln135 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8" [src/conv1.cpp:135]   --->   Operation 70 'store' 'store_ln135' <Predicate = (trunc_ln126_1_read == 0 & and_ln134)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx12412.1.exit27" [src/conv1.cpp:135]   --->   Operation 71 'br' 'br_ln135' <Predicate = (trunc_ln126_1_read == 0 & and_ln134)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (1.23ns)   --->   "%store_ln135 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11" [src/conv1.cpp:135]   --->   Operation 72 'store' 'store_ln135' <Predicate = (trunc_ln126_1_read != 0 & trunc_ln126_1_read != 2 & trunc_ln126_1_read != 4 & and_ln134)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx12412.1.exit27" [src/conv1.cpp:135]   --->   Operation 73 'br' 'br_ln135' <Predicate = (trunc_ln126_1_read != 0 & trunc_ln126_1_read != 2 & trunc_ln126_1_read != 4 & and_ln134)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln136 = br void %for.inc.1" [src/conv1.cpp:136]   --->   Operation 74 'br' 'br_ln136' <Predicate = (and_ln134)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub_ln132]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln126_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bw                                                        (alloca           ) [ 010000000]
tmp                                                       (read             ) [ 011111100]
trunc_ln126_1_read                                        (read             ) [ 011111111]
sub_ln132_read                                            (read             ) [ 000000000]
store_ln0                                                 (store            ) [ 000000000]
br_ln0                                                    (br               ) [ 000000000]
bw_1                                                      (load             ) [ 000000000]
icmp_ln129                                                (icmp             ) [ 011111100]
add_ln129                                                 (add              ) [ 000000000]
br_ln129                                                  (br               ) [ 000000000]
zext_ln132                                                (zext             ) [ 000000000]
add_ln132                                                 (add              ) [ 000000000]
zext_ln132_1                                              (zext             ) [ 000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8  (getelementptr    ) [ 011111111]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9  (getelementptr    ) [ 011111111]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10 (getelementptr    ) [ 011111111]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11 (getelementptr    ) [ 011111111]
switch_ln132                                              (switch           ) [ 000000000]
store_ln129                                               (store            ) [ 000000000]
br_ln129                                                  (br               ) [ 000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12 (load             ) [ 000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13 (load             ) [ 000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14 (load             ) [ 000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15 (load             ) [ 000000000]
tmp_1                                                     (mux              ) [ 011111100]
specpipeline_ln130                                        (specpipeline     ) [ 000000000]
speclooptripcount_ln129                                   (speclooptripcount) [ 000000000]
specloopname_ln129                                        (specloopname     ) [ 000000000]
add15_1                                                   (fadd             ) [ 011000011]
store_ln132                                               (store            ) [ 000000000]
br_ln132                                                  (br               ) [ 000000000]
store_ln132                                               (store            ) [ 000000000]
br_ln132                                                  (br               ) [ 000000000]
store_ln132                                               (store            ) [ 000000000]
br_ln132                                                  (br               ) [ 000000000]
store_ln132                                               (store            ) [ 000000000]
br_ln132                                                  (br               ) [ 000000000]
bitcast_ln134                                             (bitcast          ) [ 000000000]
tmp_5                                                     (partselect       ) [ 000000000]
trunc_ln134                                               (trunc            ) [ 000000000]
icmp_ln134                                                (icmp             ) [ 001000001]
icmp_ln134_1                                              (icmp             ) [ 001000001]
or_ln134                                                  (or               ) [ 000000000]
tmp_6                                                     (fcmp             ) [ 000000000]
and_ln134                                                 (and              ) [ 001000001]
br_ln134                                                  (br               ) [ 000000000]
switch_ln135                                              (switch           ) [ 000000000]
store_ln135                                               (store            ) [ 000000000]
br_ln135                                                  (br               ) [ 000000000]
store_ln135                                               (store            ) [ 000000000]
br_ln135                                                  (br               ) [ 000000000]
store_ln135                                               (store            ) [ 000000000]
br_ln135                                                  (br               ) [ 000000000]
store_ln135                                               (store            ) [ 000000000]
br_ln135                                                  (br               ) [ 000000000]
br_ln136                                                  (br               ) [ 000000000]
ret_ln0                                                   (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub_ln132">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln132"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln126_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln126_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.7float.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="bw_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bw/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="trunc_ln126_1_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="3" slack="0"/>
<pin id="78" dir="0" index="1" bw="3" slack="0"/>
<pin id="79" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln126_1_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="sub_ln132_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="12" slack="0"/>
<pin id="84" dir="0" index="1" bw="12" slack="0"/>
<pin id="85" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln132_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="12" slack="0"/>
<pin id="92" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="12" slack="0"/>
<pin id="99" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="12" slack="0"/>
<pin id="106" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="12" slack="0"/>
<pin id="113" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="12" slack="6"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="0" slack="0"/>
<pin id="121" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="122" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="124" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12/1 store_ln132/7 store_ln135/8 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="12" slack="6"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="0" slack="0"/>
<pin id="131" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="132" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="133" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="134" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13/1 store_ln132/7 store_ln135/8 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="12" slack="6"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="0" slack="0"/>
<pin id="141" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="142" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="144" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14/1 store_ln132/7 store_ln135/8 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="12" slack="6"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="0" slack="0"/>
<pin id="151" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="152" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="154" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15/1 store_ln132/7 store_ln135/8 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="0" index="1" bw="32" slack="2"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add15_1/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln0_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="bw_1_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bw_1/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln129_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln129_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln129/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln132_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln132_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="12" slack="0"/>
<pin id="195" dir="0" index="1" bw="8" slack="0"/>
<pin id="196" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln132/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln132_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="12" slack="0"/>
<pin id="201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132_1/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln129_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="8" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="32" slack="0"/>
<pin id="216" dir="0" index="3" bw="32" slack="0"/>
<pin id="217" dir="0" index="4" bw="32" slack="0"/>
<pin id="218" dir="0" index="5" bw="32" slack="0"/>
<pin id="219" dir="0" index="6" bw="32" slack="0"/>
<pin id="220" dir="0" index="7" bw="32" slack="0"/>
<pin id="221" dir="0" index="8" bw="3" slack="1"/>
<pin id="222" dir="1" index="9" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="bitcast_ln134_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln134/7 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_5_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="6" slack="0"/>
<pin id="238" dir="0" index="3" bw="6" slack="0"/>
<pin id="239" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="244" class="1004" name="trunc_ln134_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134/7 "/>
</bind>
</comp>

<comp id="248" class="1004" name="icmp_ln134_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134/7 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln134_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="23" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_1/7 "/>
</bind>
</comp>

<comp id="260" class="1004" name="or_ln134_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="0" index="1" bw="1" slack="1"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln134/8 "/>
</bind>
</comp>

<comp id="264" class="1004" name="and_ln134_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln134/8 "/>
</bind>
</comp>

<comp id="270" class="1005" name="bw_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="bw "/>
</bind>
</comp>

<comp id="277" class="1005" name="tmp_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="2"/>
<pin id="279" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="282" class="1005" name="trunc_ln126_1_read_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="3" slack="1"/>
<pin id="284" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln126_1_read "/>
</bind>
</comp>

<comp id="287" class="1005" name="icmp_ln129_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln129 "/>
</bind>
</comp>

<comp id="291" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="12" slack="1"/>
<pin id="293" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8 "/>
</bind>
</comp>

<comp id="297" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="12" slack="1"/>
<pin id="299" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9 "/>
</bind>
</comp>

<comp id="303" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="12" slack="1"/>
<pin id="305" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10 "/>
</bind>
</comp>

<comp id="309" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="12" slack="1"/>
<pin id="311" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11 "/>
</bind>
</comp>

<comp id="315" class="1005" name="tmp_1_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="1"/>
<pin id="317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="320" class="1005" name="add15_1_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add15_1 "/>
</bind>
</comp>

<comp id="330" class="1005" name="icmp_ln134_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="1"/>
<pin id="332" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln134 "/>
</bind>
</comp>

<comp id="335" class="1005" name="icmp_ln134_1_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln134_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="28" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="125"><net_src comp="88" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="135"><net_src comp="95" pin="3"/><net_sink comp="126" pin=2"/></net>

<net id="145"><net_src comp="102" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="155"><net_src comp="109" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="156"><net_src comp="64" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="157"><net_src comp="64" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="158"><net_src comp="64" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="159"><net_src comp="64" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="168"><net_src comp="64" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="181"><net_src comp="174" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="24" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="174" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="26" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="174" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="82" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="189" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="193" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="204"><net_src comp="199" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="205"><net_src comp="199" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="206"><net_src comp="199" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="211"><net_src comp="183" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="223"><net_src comp="36" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="224"><net_src comp="116" pin="7"/><net_sink comp="212" pin=1"/></net>

<net id="225"><net_src comp="38" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="226"><net_src comp="126" pin="7"/><net_sink comp="212" pin=3"/></net>

<net id="227"><net_src comp="38" pin="0"/><net_sink comp="212" pin=4"/></net>

<net id="228"><net_src comp="136" pin="7"/><net_sink comp="212" pin=5"/></net>

<net id="229"><net_src comp="38" pin="0"/><net_sink comp="212" pin=6"/></net>

<net id="230"><net_src comp="146" pin="7"/><net_sink comp="212" pin=7"/></net>

<net id="240"><net_src comp="56" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="58" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="243"><net_src comp="60" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="247"><net_src comp="231" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="234" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="24" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="244" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="62" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="268"><net_src comp="260" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="164" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="66" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="276"><net_src comp="270" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="280"><net_src comp="70" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="285"><net_src comp="76" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="212" pin=8"/></net>

<net id="290"><net_src comp="177" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="88" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="300"><net_src comp="95" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="306"><net_src comp="102" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="312"><net_src comp="109" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="318"><net_src comp="212" pin="9"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="323"><net_src comp="160" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="326"><net_src comp="320" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="327"><net_src comp="320" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="328"><net_src comp="320" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="329"><net_src comp="320" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="333"><net_src comp="248" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="338"><net_src comp="254" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="260" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6 | {7 8 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4 | {7 8 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 | {7 8 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {7 8 }
 - Input state : 
	Port: export_output_buffer_c1_Pipeline_RELU1 : sub_ln132 | {1 }
	Port: export_output_buffer_c1_Pipeline_RELU1 : trunc_ln126_1 | {1 }
	Port: export_output_buffer_c1_Pipeline_RELU1 : empty | {1 }
	Port: export_output_buffer_c1_Pipeline_RELU1 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6 | {1 2 }
	Port: export_output_buffer_c1_Pipeline_RELU1 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4 | {1 2 }
	Port: export_output_buffer_c1_Pipeline_RELU1 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 | {1 2 }
	Port: export_output_buffer_c1_Pipeline_RELU1 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		bw_1 : 1
		icmp_ln129 : 2
		add_ln129 : 2
		br_ln129 : 3
		zext_ln132 : 2
		add_ln132 : 3
		zext_ln132_1 : 4
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12 : 6
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13 : 6
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14 : 6
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15 : 6
		store_ln129 : 3
	State 2
		tmp_1 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
		tmp_5 : 1
		trunc_ln134 : 1
		icmp_ln134 : 2
		icmp_ln134_1 : 2
	State 8
		and_ln134 : 1
		br_ln134 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_160          |    2    |   227   |   214   |
|----------|-------------------------------|---------|---------|---------|
|          |       icmp_ln129_fu_177       |    0    |    0    |    15   |
|   icmp   |       icmp_ln134_fu_248       |    0    |    0    |    15   |
|          |      icmp_ln134_1_fu_254      |    0    |    0    |    30   |
|----------|-------------------------------|---------|---------|---------|
|    mux   |          tmp_1_fu_212         |    0    |    0    |    37   |
|----------|-------------------------------|---------|---------|---------|
|    add   |        add_ln129_fu_183       |    0    |    0    |    15   |
|          |        add_ln132_fu_193       |    0    |    0    |    19   |
|----------|-------------------------------|---------|---------|---------|
|    or    |        or_ln134_fu_260        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    and   |        and_ln134_fu_264       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_read_fu_70        |    0    |    0    |    0    |
|   read   | trunc_ln126_1_read_read_fu_76 |    0    |    0    |    0    |
|          |   sub_ln132_read_read_fu_82   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   fcmp   |           grp_fu_164          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   zext   |       zext_ln132_fu_189       |    0    |    0    |    0    |
|          |      zext_ln132_1_fu_199      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|          tmp_5_fu_234         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln134_fu_244      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    2    |   227   |   349   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------------------------------+--------+
|                                                                 |   FF   |
+-----------------------------------------------------------------+--------+
|                         add15_1_reg_320                         |   32   |
|                            bw_reg_270                           |    8   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10_reg_303|   12   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11_reg_309|   12   |
| conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8_reg_291|   12   |
| conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9_reg_297|   12   |
|                        icmp_ln129_reg_287                       |    1   |
|                       icmp_ln134_1_reg_335                      |    1   |
|                        icmp_ln134_reg_330                       |    1   |
|                          tmp_1_reg_315                          |   32   |
|                           tmp_reg_277                           |   32   |
|                    trunc_ln126_1_read_reg_282                   |    3   |
+-----------------------------------------------------------------+--------+
|                              Total                              |   158  |
+-----------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_116 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_116 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_126 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_126 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_136 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_136 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_146 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_146 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   256  ||  3.416  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   227  |   349  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   72   |
|  Register |    -   |    -   |   158  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   385  |   421  |
+-----------+--------+--------+--------+--------+
