;redcode
;assert 1
	SPL 0, <22
	CMP -207, <-120
	MOV -1, <-20
	MOV -14, <-20
	DJN -1, @-20
	JMZ <130, 9
	SUB <327, @772
	SUB <27, @12
	SUB <27, @12
	SUB 121, 0
	SUB 120, 4
	JMN 13, #0
	ADD #17, <30
	SUB 13, @8
	JMN -14, @-20
	SUB <627, 10
	ADD @-127, 100
	JMZ 13, #8
	SUB <25, @12
	ADD #17, <30
	SPL 0, <-22
	DJN 131, 7
	SLT 13, @0
	JMN 13, #0
	ADD #97, <30
	SUB @-127, 100
	SUB <27, @12
	SUB @-127, 100
	CMP -207, <-120
	ADD @130, 9
	SUB 972, 300
	SUB 972, 300
	SUB 972, 300
	CMP -207, <-120
	SUB 972, 300
	SUB 131, 0
	SUB 131, 0
	CMP -207, <-120
	SUB 131, 0
	SPL 0, <22
	SUB <627, 12
	SUB 111, 81
	CMP -207, <-120
	CMP <27, @12
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	SUB <327, @772
	MOV -14, <-20
