/*++

Copyright (c)  1999 - 2016 Intel Corporation. All rights reserved
This software and associated documentation (if any) is furnished
under a license and may only be used or copied in accordance
with the terms of the license. Except as permitted by such
license, no part of this software or documentation may be
reproduced, stored in a retrieval system, or transmitted in any
form or by any means without the express written consent of
Intel Corporation.



  @file  IioEVRecipeEntry.h

  Houses all code related to the Uniphy programming 

Revision History:

--*/
#include <DataTypes.h>
#include <EvAutoRecipe.h>

EV_RECIPE_HEADER IioUniphyRecipeVer = { 
  0x5F56455F,
  "3.25",
  294,
  0,
  "Info : 1.1:1.1"
};



// AccessType, RegisterSize, Config, RegisterAddress, FieldMask, SocBitmap, PortBitmap, LaneBitmap, BitRates, Steppings, ProcessorType, Skus, Chops, Data
EV_RECIPE_ENTRY IioUniphyRecipe[] = { 
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x5f,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xc},  //Set  in loadBus([95, 'afe','pxp_b0d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x75,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xa00},  //Set  in loadBus([117, 'afe','pxp_b0d07f0']),
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << DMI_CFG,  0x0038a38,  0x0,        WILDCARD_32, 0x1,         0xfffff,     WILDCARD_32,  (1 << A0_STEP) |  (1 << A1_STEP) |  (1 << A2_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x800080},  //Set bndl1, bndl0 in uncore0.pxp_b0d07f0_bndl_spare,
  {TYPE_CSR,     4, 1 << SRIS_CFG,                 0x0038a38,  0x0,        WILDCARD_32, 0x1,         0xfffff,     WILDCARD_32,  (1 << A0_STEP) |  (1 << A1_STEP) |  (1 << A2_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x4800480},  //Set bndl1, bndl0 in uncore0.pxp_b0d07f0_bndl_spare,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << DMI_CFG,  0x0038a38,  0x0,        WILDCARD_32, 0x1,         0xfffff,     WILDCARD_32,  (1 << B0_STEP) |  (1 << B1_STEP) |  (1 << H0_STEP) |  (1 << H1_STEP) |  (1 << J0_STEP) |  (1 << L0_STEP) |  (1 << M0_STEP) |  (1 << U0_STEP) |  (1 << V0_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x10801080},  //Set bndl1, bndl0 in uncore0.pxp_b0d07f0_bndl_spare,
  {TYPE_CSR,     4, 1 << SRIS_CFG,                 0x0038a38,  0x0,        WILDCARD_32, 0x1,         0xfffff,     WILDCARD_32,  (1 << B0_STEP) |  (1 << B1_STEP) |  (1 << H0_STEP) |  (1 << H1_STEP) |  (1 << J0_STEP) |  (1 << L0_STEP) |  (1 << M0_STEP) |  (1 << U0_STEP) |  (1 << V0_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x14801480},  //Set bndl1, bndl0 in uncore0.pxp_b0d07f0_bndl_spare,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << DMI_CFG | 1 << SRIS_CFG | 1 << FPGA_CFG, 0x0013883c, 0xfffffc00, WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x42},  //Set bndl7, bndl6 in uncore0.pxp_b1d07f0_tx_iref_ctl_1,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << DMI_CFG | 1 << SRIS_CFG | 1 << FPGA_CFG, 0x00138838, 0xc0000000, WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x4210842},  //Set bndl5, bndl4, bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b1d07f0_tx_iref_ctl_0,
  {TYPE_CSR,     4, WILDCARD_16,                   0x001386e8, 0xfff00000, WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x8c631},  //Set lane15, lane14, lane13, lane12 in uncore0.pxp_b1d07f0_rx_vref_sel_gen1_2,
  {TYPE_CSR,     4, WILDCARD_16,                   0x001386e0, 0xc0000000, WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x2318c631},  //Set lane5, lane4, lane3, lane2, lane1, lane0 in uncore0.pxp_b1d07f0_rx_vref_sel_gen1_0,
  {TYPE_CSR,     4, WILDCARD_16,                   0x001386e4, 0xc0000000, WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x2318c631},  //Set lane7, lane6, lane9, lane8, lane11, lane10 in uncore0.pxp_b1d07f0_rx_vref_sel_gen1_1,
  {TYPE_CSR,     4, WILDCARD_16,                   0x00387bc,  0xfffffff0, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set bndl1, bndl0 in uncore0.pxp_b0d07f0_dfe_update_rate_track,
  {TYPE_CSR,     4, WILDCARD_16,                   0x00138438, 0xfffc0fff, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x20000},  //Set fsthreshold in uncore0.pxp_b1d07f0_fslfval_reg,
  {TYPE_CSR,     4, WILDCARD_16,                   0x0038778,  0xfffffff0, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set bndl1, bndl0 in uncore0.pxp_b0d07f0_agc_update_rate_acq,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x7e,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x1ec9},  //Set  in loadBus([126, 'afe','pxp_b1d07f0']),
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << WFR_CFG | 1 << FPGA_CFG, 0x00138708, 0xc0000000, WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x10410410},  //Set bndl4, bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b1d07f0_pg_acq_0,
  {TYPE_CSR,     4, 1 << SRIS_CFG,                 0x00138708, 0xc0000000, WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x20820820},  //Set bndl4, bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b1d07f0_pg_acq_0,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << WFR_CFG | 1 << FPGA_CFG, 0x0013870c, 0xfffc0000, WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x10410},  //Set bndl5, bndl7, bndl6 in uncore0.pxp_b1d07f0_pg_acq_1,
  {TYPE_CSR,     4, 1 << SRIS_CFG,                 0x0013870c, 0xfffc0000, WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x20820},  //Set bndl5, bndl7, bndl6 in uncore0.pxp_b1d07f0_pg_acq_1,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x69,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32,  (1 << B0_STEP) |  (1 << B1_STEP) |  (1 << H0_STEP) |  (1 << H1_STEP) |  (1 << J0_STEP) |  (1 << L0_STEP) |  (1 << M0_STEP) |  (1 << U0_STEP) |  (1 << V0_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x1c5},  //Set  in loadBus([105, 'afe','pxp_b1d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x60,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x5},  //Set  in loadBus([96, 'afe','pxp_b1d07f0']),
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << DMI_CFG,  0x00386ec,  0xfff00000, WILDCARD_32, 0x1,         0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x6b5ad},  //Set lane3, lane2, lane1, lane0 in uncore0.pxp_b0d07f0_rx_vref_sel_notgen1,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x79,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x1208},  //Set  in loadBus([121, 'afe','pxp_b0d07f0']),
  {TYPE_LBC_AFE, 2, 1 << PCIE_CFG | 1 << WFR_CFG | 1 << FPGA_CFG | 1 << SRIS_CFG, 0x6a,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set  in loadBus([106, 'afe','pxp_b1d07f0']),
  {TYPE_LBC_AFE, 2, 1 << WFR_CFG | 1 << FPGA_CFG,  0x6d,       0x0,        WILDCARD_32, 0x2000,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x80},  //Set  in loadBus([109, 'afe','pxp_b4d07f0']),
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << DMI_CFG,  0x0038a78,  0xfffffc00, WILDCARD_32, 0x1,         0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x63},  //Set bndl1, bndl0 in uncore0.pxp_b0d07f0_rx_ctle_peak_gen2,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x64,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xc9},  //Set  in loadBus([100, 'afe','pxp_b0d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x64,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32,  (1 << B0_STEP) |  (1 << B1_STEP) |  (1 << H0_STEP) |  (1 << H1_STEP) |  (1 << J0_STEP) |  (1 << L0_STEP) |  (1 << M0_STEP) |  (1 << U0_STEP) |  (1 << V0_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x16c9},  //Set  in loadBus([100, 'afe','pxp_b0d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x4f,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x2834},  //Set  in loadBus([79, 'afe','pxp_b0d07f0']),
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << DMI_CFG | 1 << WFR_CFG | 1 << FPGA_CFG, 0x0018c,    0xfffbffff, WILDCARD_32, 0x1ffff,     0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set enable_sris in uncore0.pxp_dmi_miscctrlsts_1,
  {TYPE_CSR,     4, WILDCARD_16,                   0x00138a60, 0xffff0000, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set bndl5, bndl4, bndl7, bndl6, bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b1d07f0_psa_cfg_gen2,
  {TYPE_CSR,     4, WILDCARD_16,                   0x00138a64, 0xffff0000, WILDCARD_32, 0x223,       0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x5555},  //Set bndl5, bndl4, bndl7, bndl6, bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b1d07f0_psa_cfg_gen3,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x5c,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x8},  //Set  in loadBus([92, 'afe','pxp_b1d07f0']),
  {TYPE_CSR,     4, 1 << WFR_CFG | 1 << FPGA_CFG,  0x004383cc, 0xfeffffff, WILDCARD_32, 0x1e000,     0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set bypass_endcard_coeff in uncore0.pxp_b4d07f0_tx_ph3_cursor,
  {TYPE_CSR,     4, WILDCARD_16,                   0x0013839c, 0xffbfe1e1, WILDCARD_32, 0x1ffff,     0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x401000},  //Set bypass_txeqcoeff_rule4b, dis_txdcbal, byp_adaptsm_but_capcoeff, use_g3eqprivcsr4adaptsm, dis_eqph23, dis_rxdcbal, bypass_g3eq, use_g3eqprivatecsrvalues, en_july0_7spec in uncore0.pxp_b1d07f0_pxpprtgen3eqpriv,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << DMI_CFG | 1 << WFR_CFG | 1 << FPGA_CFG, 0x0038760,  0xffffff00, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x55},  //Set lane3, lane2, lane1, lane0 in uncore0.pxp_b0d07f0_cdr_acq_length,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << DMI_CFG | 1 << WFR_CFG | 1 << FPGA_CFG, 0x0038704,  0xffffffc0, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x9},  //Set bndl1, bndl0 in uncore0.pxp_b0d07f0_ig_track,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << DMI_CFG,  0x0038838,  0xfffffc00, WILDCARD_32, 0x1,         0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x42},  //Set bndl1, bndl0 in uncore0.pxp_b0d07f0_tx_iref_ctl,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x5b,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x6},  //Set  in loadBus([91, 'afe','pxp_b0d07f0']),
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << DMI_CFG,  0x0038708,  0xfffff000, WILDCARD_32, 0x1,         0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x410},  //Set bndl1, bndl0 in uncore0.pxp_b0d07f0_pg_acq,
  {TYPE_CSR,     4, WILDCARD_16,                   0x0038300,  0xfcffffff, WILDCARD_32, 0x1ffff,     0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x1000000},  //Set rx_dfelsb_sel, rx_dfelsb_sel in uncore0.pxp_b0d07f0_port_ctl,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x7d,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x1e89},  //Set  in loadBus([125, 'afe','pxp_b1d07f0']),
  {TYPE_CSR,     4, WILDCARD_16,                   0x00138a10, 0x0,        WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x80808080},  //Set bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b1d07f0_bndl_spare4_0,
  {TYPE_CSR,     4, WILDCARD_16,                   0x00138a14, 0x0,        WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x80808080},  //Set bndl5, bndl4, bndl7, bndl6 in uncore0.pxp_b1d07f0_bndl_spare4_1,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << WFR_CFG | 1 << FPGA_CFG, 0x00138a00, 0x0,        WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x1010101},  //Set bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b1d07f0_bndl_spare2_0,
  {TYPE_CSR,     4, 1 << SRIS_CFG,                 0x00138a00, 0x0,        WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x28282828},  //Set bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b1d07f0_bndl_spare2_0,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << WFR_CFG | 1 << FPGA_CFG, 0x00138a04, 0x0,        WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x1010101},  //Set bndl5, bndl4, bndl7, bndl6 in uncore0.pxp_b1d07f0_bndl_spare2_1,
  {TYPE_CSR,     4, 1 << SRIS_CFG,                 0x00138a04, 0x0,        WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x28282828},  //Set bndl5, bndl4, bndl7, bndl6 in uncore0.pxp_b1d07f0_bndl_spare2_1,
  {TYPE_CSR,     2, 1 << WFR_CFG | 1 << FPGA_CFG,  0x00400262, 0xfff0,     WILDCARD_32, 0x1e000,     0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x5},  //Set uptxpreset in uncore0.pxp_b4d00f0_ln3eq,
  {TYPE_CSR,     4, WILDCARD_16,                   0x00138784, 0xffff0000, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set bndl5, bndl4, bndl7, bndl6, bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b1d07f0_agc_gain_track,
  {TYPE_CSR,     4, WILDCARD_16,                   0x0038b24,  0xffffffbf, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set dis_mid_max_cal in uncore0.pxp_b0d07f0_dfxchickenbit1,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << DMI_CFG | 1 << SRIS_CFG, 0x0038b24,  0xffffffdf, WILDCARD_32, 0x223,       0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set en_byp_ph3_with_neq0 in uncore0.pxp_b0d07f0_dfxchickenbit1,
  {TYPE_CSR,     4, WILDCARD_16,                   0x0038b24,  0xffffffbf, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set dis_mid_max_cal in uncore0.pxp_b0d07f0_dfxchickenbit1,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x68,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xdf},  //Set  in loadBus([104, 'afe','pxp_b1d07f0']),
  {TYPE_CSR,     4, WILDCARD_16,                   0x00138780, 0xffff0000, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xffff},  //Set bndl5, bndl4, bndl7, bndl6, bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b1d07f0_agc_gain_acq,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x4e,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x1d5},  //Set  in loadBus([78, 'afe','pxp_b0d07f0']),
  {TYPE_CSR,     4, WILDCARD_16,                   0x0038b04,  0xe7ffffff, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x8000000},  //Set cfg_lanewait_timer_setting in uncore0.pxp_b0d07f0_dfxchickenbit0,
  {TYPE_LBC_AFE, 2, 1 << WFR_CFG | 1 << FPGA_CFG,  0x55,       0x0,        WILDCARD_32, 0x2000,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x3c},  //Set  in loadBus([85, 'afe','pxp_b4d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x63,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x2f},  //Set  in loadBus([99, 'afe','pxp_b1d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x63,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32,  (1 << A0_STEP) |  (1 << A1_STEP) |  (1 << A2_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x66},  //Set  in loadBus([99, 'afe','pxp_b1d07f0']),
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << DMI_CFG | 1 << WFR_CFG | 1 << FPGA_CFG, 0x00138704, 0xff000000, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x249249},  //Set bndl5, bndl4, bndl7, bndl6, bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b1d07f0_ig_track,
  {TYPE_CSR,     4, 1 << SRIS_CFG,                 0x00138704, 0xff000000, WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x492492},  //Set bndl5, bndl4, bndl7, bndl6, bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b1d07f0_ig_track,
  {TYPE_CSR,     4, WILDCARD_16,                   0x003839c,  0xffbfe1e1, WILDCARD_32, 0x1ffff,     0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x401000},  //Set bypass_txeqcoeff_rule4b, dis_txdcbal, byp_adaptsm_but_capcoeff, use_g3eqprivcsr4adaptsm, dis_eqph23, dis_rxdcbal, bypass_g3eq, use_g3eqprivatecsrvalues, en_july0_7spec in uncore0.pxp_b0d07f0_pxpprtgen3eqpriv,
  {TYPE_CSR,     4, WILDCARD_16,                   0x001386f4, 0xfff00000, WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x6b5ad},  //Set lane15, lane14, lane13, lane12 in uncore0.pxp_b1d07f0_rx_vref_sel_notgen1_2,
  {TYPE_CSR,     4, WILDCARD_16,                   0x001386ec, 0xc0000000, WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x1ad6b5ad},  //Set lane5, lane4, lane3, lane2, lane1, lane0 in uncore0.pxp_b1d07f0_rx_vref_sel_notgen1_0,
  {TYPE_CSR,     4, WILDCARD_16,                   0x00100400, 0xffff0000, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x319},  //Set [7:0], [15:8] in uncore0.pxp_b1d00f0_pcie_scratchpad,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x66,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x11},  //Set  in loadBus([102, 'afe','pxp_b1d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x66,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32,  (1 << B0_STEP) |  (1 << B1_STEP) |  (1 << H0_STEP) |  (1 << H1_STEP) |  (1 << J0_STEP) |  (1 << L0_STEP) |  (1 << M0_STEP) |  (1 << U0_STEP) |  (1 << V0_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x211},  //Set  in loadBus([102, 'afe','pxp_b1d07f0']),
  {TYPE_CSR,     4, WILDCARD_16,                   0x001383f4, 0xff0ff0ff, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x400c00},  //Set rxsqex_cntrval, txlanestagint in uncore0.pxp_b1d07f0_uniphypmctl,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << WFR_CFG | 1 << FPGA_CFG, 0x001383f4, 0xbfffffff, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set en_extend_rxclkoff4bitlocktime in uncore0.pxp_b1d07f0_uniphypmctl,
  {TYPE_CSR,     4, WILDCARD_16,                   0x001383f4, 0xff0ff0ff, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x400c00},  //Set rxsqex_cntrval, txlanestagint in uncore0.pxp_b1d07f0_uniphypmctl,
  {TYPE_CSR,     4, 1 << SRIS_CFG,                 0x001383f4, 0xbfffffff, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x40000000},  //Set en_extend_rxclkoff4bitlocktime in uncore0.pxp_b1d07f0_uniphypmctl,
  {TYPE_CSR,     4, WILDCARD_16,                   0x001383f4, 0xff0ff0ff, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x400c00},  //Set rxsqex_cntrval, txlanestagint in uncore0.pxp_b1d07f0_uniphypmctl,
  {TYPE_CSR,     4, WILDCARD_16,                   0x001383f4, 0xfffeffff, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32,  (1 << A0_STEP) |  (1 << A1_STEP) |  (1 << A2_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x10000},  //Set dis_rxrst4inferredei in uncore0.pxp_b1d07f0_uniphypmctl,
  {TYPE_CSR,     4, WILDCARD_16,                   0x001383f4, 0xff0ff0ff, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x400c00},  //Set rxsqex_cntrval, txlanestagint in uncore0.pxp_b1d07f0_uniphypmctl,
  {TYPE_CSR,     4, WILDCARD_16,                   0x001383f4, 0xfffeffff, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32,  (1 << B0_STEP) |  (1 << B1_STEP) |  (1 << H0_STEP) |  (1 << H1_STEP) |  (1 << J0_STEP) |  (1 << L0_STEP) |  (1 << M0_STEP) |  (1 << U0_STEP) |  (1 << V0_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set dis_rxrst4inferredei in uncore0.pxp_b1d07f0_uniphypmctl,
  {TYPE_CSR,     4, WILDCARD_16,                   0x001383f4, 0xff0ff0ff, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x400c00},  //Set rxsqex_cntrval, txlanestagint in uncore0.pxp_b1d07f0_uniphypmctl,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x64,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xc9},  //Set  in loadBus([100, 'afe','pxp_b1d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x64,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32,  (1 << B0_STEP) |  (1 << B1_STEP) |  (1 << H0_STEP) |  (1 << H1_STEP) |  (1 << J0_STEP) |  (1 << L0_STEP) |  (1 << M0_STEP) |  (1 << U0_STEP) |  (1 << V0_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x16c9},  //Set  in loadBus([100, 'afe','pxp_b1d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x61,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xa},  //Set  in loadBus([97, 'afe','pxp_b0d07f0']),
  {TYPE_CSR,     4, 1 << WFR_CFG,                  0x00438840, 0xc0000000, WILDCARD_32, 0x2000,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x1ce739ce},  //Set bndl5, bndl4, bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b4d07f0_tx_vref_sel_0,
  {TYPE_CSR,     4, 1 << WFR_CFG,                  0x00438844, 0xfffffc00, WILDCARD_32, 0x2000,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x1ce},  //Set bndl7, bndl6 in uncore0.pxp_b4d07f0_tx_vref_sel_1,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x6b,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x424},  //Set  in loadBus([107, 'afe','pxp_b0d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x7d,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x1e89},  //Set  in loadBus([125, 'afe','pxp_b0d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x4f,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x2834},  //Set  in loadBus([79, 'afe','pxp_b1d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x54,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x2a0},  //Set  in loadBus([84, 'afe','pxp_b0d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x71,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x200},  //Set  in loadBus([113, 'afe','pxp_b0d07f0']),
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << DMI_CFG | 1 << WFR_CFG | 1 << FPGA_CFG, 0x001387b8, 0xffff0000, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x5555},  //Set bndl5, bndl4, bndl7, bndl6, bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b1d07f0_dfe_update_rate_acq,
  {TYPE_CSR,     4, 1 << SRIS_CFG,                 0x001387b8, 0xffff0000, WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xaaaa},  //Set bndl5, bndl4, bndl7, bndl6, bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b1d07f0_dfe_update_rate_acq,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x72,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x400},  //Set  in loadBus([114, 'afe','pxp_b1d07f0']),
  {TYPE_CSR,     4, WILDCARD_16,                   0x00138a84, 0xfffffc00, WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xc6},  //Set bndl7, bndl6 in uncore0.pxp_b1d07f0_rx_ctle_peak_gen3_1,
  {TYPE_CSR,     4, WILDCARD_16,                   0x003879c,  0xfffffff0, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x5},  //Set bndl1, bndl0 in uncore0.pxp_b0d07f0_dfe_gain_track,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x5c,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x8},  //Set  in loadBus([92, 'afe','pxp_b0d07f0']),
  {TYPE_CSR,     4, 1 << PCIE_CFG,                 0x00138718, 0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set lane7, lane6, lane5, lane4, lane3, lane2, lane1, lane0, lane9, lane8, lane15, lane14, lane13, lane12, lane11, lane10 in uncore0.pxp_b1d07f0_cdr_pdtc,
  {TYPE_CSR,     4, WILDCARD_16,                   0x00138a58, 0xffff0000, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x5555},  //Set bndl5, bndl4, bndl7, bndl6, bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b1d07f0_ffe_bkch_threshold,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x71,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x200},  //Set  in loadBus([113, 'afe','pxp_b1d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x73,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x600},  //Set  in loadBus([115, 'afe','pxp_b0d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x5f,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xc},  //Set  in loadBus([95, 'afe','pxp_b1d07f0']),
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << WFR_CFG | 1 << FPGA_CFG, 0x00138a0c, 0x0,        WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32,  (1 << A0_STEP) |  (1 << A1_STEP) |  (1 << A2_STEP), SKX_SOCKET, WILDCARD_16, 0, 0xc4c4c4c4},  //Set bndl5, bndl4, bndl7, bndl6 in uncore0.pxp_b1d07f0_bndl_spare3_1,
  {TYPE_CSR,     4, WILDCARD_16,                   0x00138a0c, 0x0,        WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32,  (1 << B0_STEP) |  (1 << B1_STEP) |  (1 << H0_STEP) |  (1 << H1_STEP) |  (1 << J0_STEP) |  (1 << L0_STEP) |  (1 << M0_STEP) |  (1 << U0_STEP) |  (1 << V0_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x46464646},  //Set bndl5, bndl4, bndl7, bndl6 in uncore0.pxp_b1d07f0_bndl_spare3_1,
  {TYPE_CSR,     4, 1 << SRIS_CFG,                 0x00138a0c, 0x0,        WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32,  (1 << A0_STEP) |  (1 << A1_STEP) |  (1 << A2_STEP), SKX_SOCKET, WILDCARD_16, 0, 0xc4c4c4c4},  //Set bndl5, bndl4, bndl7, bndl6 in uncore0.pxp_b1d07f0_bndl_spare3_1,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << DMI_CFG,  0x0038a80,  0xfffffc00, WILDCARD_32, 0x1,         0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xc6},  //Set bndl1, bndl0 in uncore0.pxp_b0d07f0_rx_ctle_peak_gen3,
  {TYPE_CSR,     4, 1 << PCIE_CFG,                 0x0038a70,  0xfffffc00, WILDCARD_32, 0x1,         0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set bndl1, bndl0 in uncore0.pxp_b0d07f0_rx_ctle_peak_gen1,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x77,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xe00},  //Set  in loadBus([119, 'afe','pxp_b0d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x67,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set  in loadBus([103, 'afe','pxp_b1d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x67,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32,  (1 << B0_STEP) |  (1 << B1_STEP) |  (1 << H0_STEP) |  (1 << H1_STEP) |  (1 << J0_STEP) |  (1 << L0_STEP) |  (1 << M0_STEP) |  (1 << U0_STEP) |  (1 << V0_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x200},  //Set  in loadBus([103, 'afe','pxp_b1d07f0']),
  {TYPE_CSR,     4, WILDCARD_16,                   0x0038488,  0xffff0000, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xffff},  //Set rec_exit_sris_eito, l1exit_sris_eito in uncore0.pxp_b0d07f0_clsphyctl10,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x76,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xc00},  //Set  in loadBus([118, 'afe','pxp_b1d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x74,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x800},  //Set  in loadBus([116, 'afe','pxp_b0d07f0']),
  {TYPE_CSR,     4, WILDCARD_16,                   0x00138778, 0xffff0000, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set bndl5, bndl4, bndl7, bndl6, bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b1d07f0_agc_update_rate_acq,
  {TYPE_CSR,     4, 1 << WFR_CFG | 1 << FPGA_CFG,  0x00438b24, 0xffffffdf, WILDCARD_32, 0x2000,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x20},  //Set en_byp_ph3_with_neq0 in uncore0.pxp_b4d07f0_dfxchickenbit1,
  {TYPE_LBC_AFE, 2, 1 << PCIE_CFG | 1 << DMI_CFG | 1 << SRIS_CFG, 0x53,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x4a0},  //Set  in loadBus([83, 'afe','pxp_b1d07f0']),
  {TYPE_CSR,     4, WILDCARD_16,                   0x00138a74, 0xfffffc00, WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set bndl7, bndl6 in uncore0.pxp_b1d07f0_rx_ctle_peak_gen1_1,
  {TYPE_CSR,     4, WILDCARD_16,                   0x00138a70, 0xc0000000, WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set bndl5, bndl4, bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b1d07f0_rx_ctle_peak_gen1_0,
  {TYPE_CSR,     4, WILDCARD_16,                   0x001386b0, 0x0,        WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set lane7, lane6, lane5, lane4, lane3, lane2, lane1, lane0 in uncore0.pxp_b1d07f0_rx_spare_0,
  {TYPE_CSR,     4, 1 << WFR_CFG,                  0x0043f60c, 0xffffffe0, WILDCARD_32, 0x2000,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xe},  //Set tx_vcm_sel in uncore0.pxp_b4d07f7_cc_bias_tx,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << DMI_CFG | 1 << SRIS_CFG | 1 << FPGA_CFG, 0x00138844, 0xfffffc00, WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x16b},  //Set bndl7, bndl6 in uncore0.pxp_b1d07f0_tx_vref_sel_1,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << DMI_CFG | 1 << SRIS_CFG | 1 << FPGA_CFG, 0x00138840, 0xc0000000, WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x16b5ad6b},  //Set bndl5, bndl4, bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b1d07f0_tx_vref_sel_0,
  {TYPE_CSR,     4, WILDCARD_16,                   0x001386f0, 0xc0000000, WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x1ad6b5ad},  //Set lane7, lane6, lane9, lane8, lane11, lane10 in uncore0.pxp_b1d07f0_rx_vref_sel_notgen1_1,
  {TYPE_CSR,     4, WILDCARD_16,                   0x001387b0, 0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xaaaaaaaa},  //Set lane7, lane6, lane5, lane4, lane3, lane2, lane1, lane0, lane9, lane8, lane15, lane14, lane13, lane12, lane11, lane10 in uncore0.pxp_b1d07f0_dfe_acq_length,
  {TYPE_CSR,     2, WILDCARD_16,                   0x0038490,  0xe000,     WILDCARD_32, 0x1ffff,     0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x4},  //Set sqcnt in uncore0.pxp_b0d07f0_pxpsqcnt,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x5b,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x6},  //Set  in loadBus([91, 'afe','pxp_b1d07f0']),
  {TYPE_CSR,     4, WILDCARD_16,                   0x00138488, 0xffff0000, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xffff},  //Set rec_exit_sris_eito, l1exit_sris_eito in uncore0.pxp_b1d07f0_clsphyctl10,
  {TYPE_LBC_AFE, 2, 1 << WFR_CFG | 1 << FPGA_CFG,  0x5d,       0x0,        WILDCARD_32, 0x2000,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x6},  //Set  in loadBus([93, 'afe','pxp_b4d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x73,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x600},  //Set  in loadBus([115, 'afe','pxp_b1d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x67,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set  in loadBus([103, 'afe','pxp_b0d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x67,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32,  (1 << B0_STEP) |  (1 << B1_STEP) |  (1 << H0_STEP) |  (1 << H1_STEP) |  (1 << J0_STEP) |  (1 << L0_STEP) |  (1 << M0_STEP) |  (1 << U0_STEP) |  (1 << V0_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x200},  //Set  in loadBus([103, 'afe','pxp_b0d07f0']),
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << SRIS_CFG, 0x00138a78, 0xc0000000, WILDCARD_32, 0x222,       0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x6318c63},  //Set bndl5, bndl4, bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b1d07f0_rx_ctle_peak_gen2_0,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << SRIS_CFG, 0x00138a7c, 0xfffffc00, WILDCARD_32, 0x222,       0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x63},  //Set bndl7, bndl6 in uncore0.pxp_b1d07f0_rx_ctle_peak_gen2_1,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x61,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xa},  //Set  in loadBus([97, 'afe','pxp_b1d07f0']),
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << WFR_CFG | 1 << FPGA_CFG, 0x00138710, 0xc0000000, WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xa28a28a},  //Set bndl4, bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b1d07f0_pg_track_0,
  {TYPE_CSR,     4, 1 << SRIS_CFG,                 0x00138710, 0xc0000000, WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x10410410},  //Set bndl4, bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b1d07f0_pg_track_0,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << WFR_CFG | 1 << FPGA_CFG, 0x00138714, 0xfffc0000, WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xa28a},  //Set bndl5, bndl7, bndl6 in uncore0.pxp_b1d07f0_pg_track_1,
  {TYPE_CSR,     4, 1 << SRIS_CFG,                 0x00138714, 0xfffc0000, WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x10410},  //Set bndl5, bndl7, bndl6 in uncore0.pxp_b1d07f0_pg_track_1,
  {TYPE_CSR,     2, WILDCARD_16,                   0x00138490, 0xe000,     WILDCARD_32, 0x1ffff,     0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x4},  //Set sqcnt in uncore0.pxp_b1d07f0_pxpsqcnt,
  {TYPE_CSR,     4, WILDCARD_16,                   0x00386c8,  0xfffffff0, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x5},  //Set bndl1, bndl0 in uncore0.pxp_b0d07f0_rx_vcm_ds_sel,
  {TYPE_CSR,     2, 1 << DMI_CFG,                  0x001b0,    0xffbf,     0x1,         0x1,         0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x40},  //Set common_clock_configuration in uncore0.pxp_dmi_lnkcon,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x63,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x2f},  //Set  in loadBus([99, 'afe','pxp_b0d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x63,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32,  (1 << A0_STEP) |  (1 << A1_STEP) |  (1 << A2_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x66},  //Set  in loadBus([99, 'afe','pxp_b0d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x6f,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set  in loadBus([111, 'afe','pxp_b1d07f0']),
  {TYPE_CSR,     4, 1 << WFR_CFG,                  0x00438838, 0xc0000000, WILDCARD_32, 0x2000,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x1ad6b5ad},  //Set bndl5, bndl4, bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b4d07f0_tx_iref_ctl_0,
  {TYPE_CSR,     4, 1 << WFR_CFG,                  0x0043883c, 0xfffffc00, WILDCARD_32, 0x2000,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x1ad},  //Set bndl7, bndl6 in uncore0.pxp_b4d07f0_tx_iref_ctl_1,
  {TYPE_CSR,     4, 1 << WFR_CFG | 1 << FPGA_CFG,  0x00438a7c, 0xfffffc00, WILDCARD_32, 0x2000,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set bndl7, bndl6 in uncore0.pxp_b4d07f0_rx_ctle_peak_gen2_1,
  {TYPE_CSR,     4, 1 << WFR_CFG | 1 << FPGA_CFG,  0x00438a78, 0xc0000000, WILDCARD_32, 0x2000,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set bndl5, bndl4, bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b4d07f0_rx_ctle_peak_gen2_0,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << DMI_CFG,  0x0038710,  0xfffff000, WILDCARD_32, 0x1,         0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x28a},  //Set bndl1, bndl0 in uncore0.pxp_b0d07f0_pg_track,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x52,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x4a0},  //Set  in loadBus([82, 'afe','pxp_b1d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x7c,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x1e49},  //Set  in loadBus([124, 'afe','pxp_b1d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x66,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x11},  //Set  in loadBus([102, 'afe','pxp_b0d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x66,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32,  (1 << B0_STEP) |  (1 << B1_STEP) |  (1 << H0_STEP) |  (1 << H1_STEP) |  (1 << J0_STEP) |  (1 << L0_STEP) |  (1 << M0_STEP) |  (1 << U0_STEP) |  (1 << V0_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x211},  //Set  in loadBus([102, 'afe','pxp_b0d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x70,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set  in loadBus([112, 'afe','pxp_b0d07f0']),
  {TYPE_CSR,     4, WILDCARD_16,                   0x00387b0,  0xffffff00, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xaa},  //Set lane3, lane2, lane1, lane0 in uncore0.pxp_b0d07f0_dfe_acq_length,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x54,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x2a0},  //Set  in loadBus([84, 'afe','pxp_b1d07f0']),
  {TYPE_CSR,     4, WILDCARD_16,                   0x00400,    0xffff0000, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x319},  //Set [7:0], [15:8] in uncore0.pxp_b0d00f0_pcie_scratchpad,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x76,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xc00},  //Set  in loadBus([118, 'afe','pxp_b0d07f0']),
  {TYPE_LBC_AFE, 2, 1 << PCIE_CFG | 1 << DMI_CFG | 1 << SRIS_CFG, 0x53,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x4a0},  //Set  in loadBus([83, 'afe','pxp_b0d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x78,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x1000},  //Set  in loadBus([120, 'afe','pxp_b0d07f0']),
  {TYPE_CSR,     4, WILDCARD_16,                   0x0038780,  0xfffffff0, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xf},  //Set bndl1, bndl0 in uncore0.pxp_b0d07f0_agc_gain_acq,
  {TYPE_LBC_AFE, 2, 1 << WFR_CFG | 1 << FPGA_CFG,  0x53,       0x0,        WILDCARD_32, 0x2000,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x4a0},  //Set  in loadBus([83, 'afe','pxp_b4d07f0']),
  {TYPE_CSR,     4, 1 << DMI_CFG,                  0x00383ac,  0x0,        0x1,         0x1,         0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x2118cbef},  //Set bndl1_g3ptxeq_precursor, bndl0_g3ptxeq_precursor, bndl0_g3ptxeq_postcursor, bndl0_g3ptxeq_cursor, bndl1_g3ptxeq_postcursor, bndl1_g3ptxeq_cursor in uncore0.pxp_b0d07f0_gen3privtxeq,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x50,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set  in loadBus([80, 'afe','pxp_b1d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x6c,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x29},  //Set  in loadBus([108, 'afe','pxp_b1d07f0']),
  {TYPE_LBC_AFE, 2, 1 << PCIE_CFG | 1 << DMI_CFG | 1 << SRIS_CFG, 0x55,       0x0,        WILDCARD_32, 0x223,       0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x3d},  //Set  in loadBus([85, 'afe','pxp_b0d07f0']),
  {TYPE_CSR,     4, WILDCARD_16,                   0x0023f64c, 0xffffc0ff, WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set [13:9], [8] in uncore0.pxp_b2d07f7_cc_spare2,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x72,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x400},  //Set  in loadBus([114, 'afe','pxp_b0d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x50,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set  in loadBus([80, 'afe','pxp_b0d07f0']),
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << DMI_CFG | 1 << WFR_CFG | 1 << FPGA_CFG, 0x0038788,  0xffffff00, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x55},  //Set lane3, lane2, lane1, lane0 in uncore0.pxp_b0d07f0_agc_acq_length,
  {TYPE_LBC_AFE, 2, 1 << DMI_CFG,                  0x62,       0x0,        0x1,         0x1,         0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xf10},  //Set  in loadBus([98, 'afe','pxp_b0d07f0']),
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << DMI_CFG,  0x00386e0,  0xfff00000, WILDCARD_32, 0x1,         0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x8c631},  //Set lane3, lane2, lane1, lane0 in uncore0.pxp_b0d07f0_rx_vref_sel_gen1,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x5e,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xa},  //Set  in loadBus([94, 'afe','pxp_b0d07f0']),
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << DMI_CFG | 1 << WFR_CFG | 1 << FPGA_CFG, 0x0038700,  0xffffffc0, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x9},  //Set bndl1, bndl0 in uncore0.pxp_b0d07f0_ig_acq,
  {TYPE_CSR,     4, WILDCARD_16,                   0x00383cc,  0xff000000, WILDCARD_32, 0x1ffff,     0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x480},  //Set b0add_post_cursor, b0add_pre_cursor, b0sub_post_cursor, b1sub_post_cursor, b1sub_pre_cursor, b1add_post_cursor, b1add_pre_cursor, b0sub_pre_cursor, b0add_post_cursor, b0add_pre_cursor, b1add_pre_cursor, b1sub_post_cursor, b1sub_pre_cursor in uncore0.pxp_b0d07f0_tx_ph3_cursor,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << DMI_CFG | 1 << SRIS_CFG, 0x00383cc,  0xfeffffff, WILDCARD_32, 0x1fff,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x1000000},  //Set bypass_endcard_coeff in uncore0.pxp_b0d07f0_tx_ph3_cursor,
  {TYPE_CSR,     4, WILDCARD_16,                   0x00383cc,  0xffe07e3f, WILDCARD_32, 0x1ffff,     0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x80},  //Set b1add_post_cursor, b0sub_post_cursor, b0sub_pre_cursor in uncore0.pxp_b0d07f0_tx_ph3_cursor,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x79,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x1208},  //Set  in loadBus([121, 'afe','pxp_b1d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x52,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x4a0},  //Set  in loadBus([82, 'afe','pxp_b0d07f0']),
  {TYPE_CSR,     4, WILDCARD_16,                   0x00384bc,  0x7f00f,    WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x294007f0},  //Set recexiteito, l1exiteito, spare_signals in uncore0.pxp_b0d07f0_debugcluster1,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x6f,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set  in loadBus([111, 'afe','pxp_b0d07f0']),
  {TYPE_CSR,     4, WILDCARD_16,                   0x00138798, 0xffff0000, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xaaaa},  //Set bndl5, bndl4, bndl7, bndl6, bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b1d07f0_dfe_gain_acq,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << DMI_CFG | 1 << WFR_CFG | 1 << FPGA_CFG, 0x00387b8,  0xfffffff0, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x5},  //Set bndl1, bndl0 in uncore0.pxp_b0d07f0_dfe_update_rate_acq,
  {TYPE_CSR,     2, 1 << WFR_CFG | 1 << FPGA_CFG,  0x0040025c, 0xfff0,     WILDCARD_32, 0x1e000,     0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x5},  //Set uptxpreset in uncore0.pxp_b4d00f0_ln0eq,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << DMI_CFG,  0x0038840,  0xfffffc00, WILDCARD_32, 0x1,         0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x16b},  //Set bndl1, bndl0 in uncore0.pxp_b0d07f0_tx_vref_sel,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << WFR_CFG | 1 << FPGA_CFG, 0x00138a08, 0x0,        WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32,  (1 << A0_STEP) |  (1 << A1_STEP) |  (1 << A2_STEP), SKX_SOCKET, WILDCARD_16, 0, 0xc4c4c4c4},  //Set bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b1d07f0_bndl_spare3_0,
  {TYPE_CSR,     4, WILDCARD_16,                   0x00138a08, 0x0,        WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32,  (1 << B0_STEP) |  (1 << B1_STEP) |  (1 << H0_STEP) |  (1 << H1_STEP) |  (1 << J0_STEP) |  (1 << L0_STEP) |  (1 << M0_STEP) |  (1 << U0_STEP) |  (1 << V0_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x46464646},  //Set bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b1d07f0_bndl_spare3_0,
  {TYPE_CSR,     4, 1 << SRIS_CFG,                 0x00138a08, 0x0,        WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32,  (1 << A0_STEP) |  (1 << A1_STEP) |  (1 << A2_STEP), SKX_SOCKET, WILDCARD_16, 0, 0xc4c4c4c4},  //Set bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b1d07f0_bndl_spare3_0,
  {TYPE_CSR,     4, WILDCARD_16,                   0x001384bc, 0x7f00f,    WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x294007f0},  //Set recexiteito, l1exiteito, spare_signals in uncore0.pxp_b1d07f0_debugcluster1,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << DMI_CFG | 1 << WFR_CFG | 1 << FPGA_CFG, 0x0010018c, 0xfffbffff, WILDCARD_32, 0x1ffff,     0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set enable_sris in uncore0.pxp_b1d00f0_miscctrlsts_1,
  {TYPE_CSR,     4, 1 << SRIS_CFG,                 0x0010018c, 0xfffbffff, WILDCARD_32, 0x1fffe,     0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x40000},  //Set enable_sris in uncore0.pxp_b1d00f0_miscctrlsts_1,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x74,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x800},  //Set  in loadBus([116, 'afe','pxp_b1d07f0']),
  {TYPE_CSR,     4, WILDCARD_16,                   0x00386ac,  0xfffffff0, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x5},  //Set bndl1, bndl0 in uncore0.pxp_b0d07f0_rx_afe_offsetcor_gain,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x77,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xe00},  //Set  in loadBus([119, 'afe','pxp_b1d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x6c,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x29},  //Set  in loadBus([108, 'afe','pxp_b0d07f0']),
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << DMI_CFG,  0x00386b0,  0xffff0000, WILDCARD_32, 0x1,         0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set lane3, lane2, lane1, lane0 in uncore0.pxp_b0d07f0_rx_spare,
  {TYPE_CSR,     4, WILDCARD_16,                   0x00138b04, 0xe7ffffff, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x8000000},  //Set cfg_lanewait_timer_setting in uncore0.pxp_b1d07f0_dfxchickenbit0,
  {TYPE_CSR,     4, WILDCARD_16,                   0x00138b24, 0xffffffbf, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set dis_mid_max_cal in uncore0.pxp_b1d07f0_dfxchickenbit1,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << DMI_CFG | 1 << SRIS_CFG, 0x00138b24, 0xffffffdf, WILDCARD_32, 0x223,       0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set en_byp_ph3_with_neq0 in uncore0.pxp_b1d07f0_dfxchickenbit1,
  {TYPE_CSR,     4, WILDCARD_16,                   0x00138b24, 0xffffffbf, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set dis_mid_max_cal in uncore0.pxp_b1d07f0_dfxchickenbit1,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << WFR_CFG | 1 << FPGA_CFG, 0x00138a44, 0x0,        WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32,  (1 << A0_STEP) |  (1 << A1_STEP) |  (1 << A2_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x800080},  //Set bndl7, bndl6 in uncore0.pxp_b1d07f0_bndl_spare_3,
  {TYPE_CSR,     4, 1 << SRIS_CFG,                 0x00138a44, 0x0,        WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32,  (1 << A0_STEP) |  (1 << A1_STEP) |  (1 << A2_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x4800480},  //Set bndl7, bndl6 in uncore0.pxp_b1d07f0_bndl_spare_3,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << WFR_CFG | 1 << FPGA_CFG, 0x00138a44, 0x0,        WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32,  (1 << B0_STEP) |  (1 << B1_STEP) |  (1 << H0_STEP) |  (1 << H1_STEP) |  (1 << J0_STEP) |  (1 << L0_STEP) |  (1 << M0_STEP) |  (1 << U0_STEP) |  (1 << V0_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x10801080},  //Set bndl7, bndl6 in uncore0.pxp_b1d07f0_bndl_spare_3,
  {TYPE_CSR,     4, 1 << SRIS_CFG,                 0x00138a44, 0x0,        WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32,  (1 << B0_STEP) |  (1 << B1_STEP) |  (1 << H0_STEP) |  (1 << H1_STEP) |  (1 << J0_STEP) |  (1 << L0_STEP) |  (1 << M0_STEP) |  (1 << U0_STEP) |  (1 << V0_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x14801480},  //Set bndl7, bndl6 in uncore0.pxp_b1d07f0_bndl_spare_3,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << WFR_CFG | 1 << FPGA_CFG, 0x00138a40, 0x0,        WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32,  (1 << A0_STEP) |  (1 << A1_STEP) |  (1 << A2_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x800080},  //Set bndl5, bndl4 in uncore0.pxp_b1d07f0_bndl_spare_2,
  {TYPE_CSR,     4, 1 << SRIS_CFG,                 0x00138a40, 0x0,        WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32,  (1 << A0_STEP) |  (1 << A1_STEP) |  (1 << A2_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x4800480},  //Set bndl5, bndl4 in uncore0.pxp_b1d07f0_bndl_spare_2,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << WFR_CFG | 1 << FPGA_CFG, 0x00138a40, 0x0,        WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32,  (1 << B0_STEP) |  (1 << B1_STEP) |  (1 << H0_STEP) |  (1 << H1_STEP) |  (1 << J0_STEP) |  (1 << L0_STEP) |  (1 << M0_STEP) |  (1 << U0_STEP) |  (1 << V0_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x10801080},  //Set bndl5, bndl4 in uncore0.pxp_b1d07f0_bndl_spare_2,
  {TYPE_CSR,     4, 1 << SRIS_CFG,                 0x00138a40, 0x0,        WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32,  (1 << B0_STEP) |  (1 << B1_STEP) |  (1 << H0_STEP) |  (1 << H1_STEP) |  (1 << J0_STEP) |  (1 << L0_STEP) |  (1 << M0_STEP) |  (1 << U0_STEP) |  (1 << V0_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x14801480},  //Set bndl5, bndl4 in uncore0.pxp_b1d07f0_bndl_spare_2,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << WFR_CFG | 1 << FPGA_CFG, 0x00138a3c, 0x0,        WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32,  (1 << A0_STEP) |  (1 << A1_STEP) |  (1 << A2_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x800080},  //Set bndl3, bndl2 in uncore0.pxp_b1d07f0_bndl_spare_1,
  {TYPE_CSR,     4, 1 << SRIS_CFG,                 0x00138a3c, 0x0,        WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32,  (1 << A0_STEP) |  (1 << A1_STEP) |  (1 << A2_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x4800480},  //Set bndl3, bndl2 in uncore0.pxp_b1d07f0_bndl_spare_1,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << WFR_CFG | 1 << FPGA_CFG, 0x00138a3c, 0x0,        WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32,  (1 << B0_STEP) |  (1 << B1_STEP) |  (1 << H0_STEP) |  (1 << H1_STEP) |  (1 << J0_STEP) |  (1 << L0_STEP) |  (1 << M0_STEP) |  (1 << U0_STEP) |  (1 << V0_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x10801080},  //Set bndl3, bndl2 in uncore0.pxp_b1d07f0_bndl_spare_1,
  {TYPE_CSR,     4, 1 << SRIS_CFG,                 0x00138a3c, 0x0,        WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32,  (1 << B0_STEP) |  (1 << B1_STEP) |  (1 << H0_STEP) |  (1 << H1_STEP) |  (1 << J0_STEP) |  (1 << L0_STEP) |  (1 << M0_STEP) |  (1 << U0_STEP) |  (1 << V0_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x14801480},  //Set bndl3, bndl2 in uncore0.pxp_b1d07f0_bndl_spare_1,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << WFR_CFG | 1 << FPGA_CFG, 0x00138a38, 0x0,        WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32,  (1 << A0_STEP) |  (1 << A1_STEP) |  (1 << A2_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x800080},  //Set bndl1, bndl0 in uncore0.pxp_b1d07f0_bndl_spare_0,
  {TYPE_CSR,     4, 1 << SRIS_CFG,                 0x00138a38, 0x0,        WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32,  (1 << A0_STEP) |  (1 << A1_STEP) |  (1 << A2_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x4800480},  //Set bndl1, bndl0 in uncore0.pxp_b1d07f0_bndl_spare_0,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << WFR_CFG | 1 << FPGA_CFG, 0x00138a38, 0x0,        WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32,  (1 << B0_STEP) |  (1 << B1_STEP) |  (1 << H0_STEP) |  (1 << H1_STEP) |  (1 << J0_STEP) |  (1 << L0_STEP) |  (1 << M0_STEP) |  (1 << U0_STEP) |  (1 << V0_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x10801080},  //Set bndl1, bndl0 in uncore0.pxp_b1d07f0_bndl_spare_0,
  {TYPE_CSR,     4, 1 << SRIS_CFG,                 0x00138a38, 0x0,        WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32,  (1 << B0_STEP) |  (1 << B1_STEP) |  (1 << H0_STEP) |  (1 << H1_STEP) |  (1 << J0_STEP) |  (1 << L0_STEP) |  (1 << M0_STEP) |  (1 << U0_STEP) |  (1 << V0_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x14801480},  //Set bndl1, bndl0 in uncore0.pxp_b1d07f0_bndl_spare_0,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x7f,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x1f49},  //Set  in loadBus([127, 'afe','pxp_b1d07f0']),
  {TYPE_CSR,     4, WILDCARD_16,                   0x00138a80, 0xc0000000, WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xc6318c6},  //Set bndl5, bndl4, bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b1d07f0_rx_ctle_peak_gen3_0,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x7f,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x1f49},  //Set  in loadBus([127, 'afe','pxp_b0d07f0']),
  {TYPE_CSR,     4, WILDCARD_16,                   0x001386a0, 0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xffffffff},  //Set lane7, lane6, lane5, lane4, lane3, lane2, lane1, lane0, lane9, lane8, lane15, lane14, lane13, lane12, lane11, lane10 in uncore0.pxp_b1d07f0_rx_dfe_summer_ctl,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x7b,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x1c09},  //Set  in loadBus([123, 'afe','pxp_b0d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x7e,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x1ec9},  //Set  in loadBus([126, 'afe','pxp_b0d07f0']),
  {TYPE_LBC_AFE, 2, 1 << PCIE_CFG | 1 << DMI_CFG | 1 << SRIS_CFG, 0x55,       0x0,        WILDCARD_32, 0x223,       0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x3d},  //Set  in loadBus([85, 'afe','pxp_b1d07f0']),
  {TYPE_CSR,     4, WILDCARD_16,                   0x0023f644, 0xffc07eff, WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x238000},  //Set blnclegs_ctl_b, blnclegs_dis_b, icomp_track_b in uncore0.pxp_b2d07f7_cc_misc_ctl_1,
  {TYPE_CSR,     4, WILDCARD_16,                   0x001386c8, 0xffff0000, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x5555},  //Set bndl5, bndl4, bndl7, bndl6, bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b1d07f0_rx_vcm_ds_sel,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << WFR_CFG | 1 << FPGA_CFG | 1 << SRIS_CFG, 0x001386c8, 0xffff0000, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32,  (1 << B0_STEP) |  (1 << B1_STEP) |  (1 << H0_STEP) |  (1 << H1_STEP) |  (1 << J0_STEP) |  (1 << L0_STEP) |  (1 << M0_STEP) |  (1 << U0_STEP) |  (1 << V0_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x5555},  //Set bndl5, bndl4, bndl7, bndl6, bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b1d07f0_rx_vcm_ds_sel,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x7a,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x1808},  //Set  in loadBus([122, 'afe','pxp_b0d07f0']),
  {TYPE_CSR,     4, 1 << WFR_CFG | 1 << FPGA_CFG,  0x00438a64, 0xffff0000, WILDCARD_32, 0x2000,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set bndl5, bndl4, bndl7, bndl6, bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b4d07f0_psa_cfg_gen3,
  {TYPE_CSR,     4, WILDCARD_16,                   0x001386b4, 0x0,        WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set lane9, lane8, lane15, lane14, lane13, lane12, lane11, lane10 in uncore0.pxp_b1d07f0_rx_spare_1,
  {TYPE_CSR,     4, WILDCARD_16,                   0x00138868, 0xbfffffff, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32,  (1 << A0_STEP) |  (1 << A1_STEP) |  (1 << A2_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set afe_req_oc in uncore0.pxp_b1d07f0_oc_start,
  {TYPE_CSR,     4, WILDCARD_16,                   0x00138868, 0xbfffffff, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32,  (1 << B0_STEP) |  (1 << B1_STEP) |  (1 << H0_STEP) |  (1 << H1_STEP) |  (1 << J0_STEP) |  (1 << L0_STEP) |  (1 << M0_STEP) |  (1 << U0_STEP) |  (1 << V0_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x40000000},  //Set afe_req_oc in uncore0.pxp_b1d07f0_oc_start,
  {TYPE_CSR,     4, WILDCARD_16,                   0x0038464,  0xfff8007f, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x3f400},  //Set speedchangetime_gen3in1us, speedchangetime_constin4us in uncore0.pxp_b0d07f0_clsphyctl1,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x70,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set  in loadBus([112, 'afe','pxp_b1d07f0']),
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << DMI_CFG | 1 << WFR_CFG | 1 << FPGA_CFG, 0x00138788, 0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x55555555},  //Set lane7, lane6, lane5, lane4, lane3, lane2, lane1, lane0, lane9, lane8, lane15, lane14, lane13, lane12, lane11, lane10 in uncore0.pxp_b1d07f0_agc_acq_length,
  {TYPE_CSR,     4, 1 << SRIS_CFG,                 0x00138788, 0x0,        WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xaaaaaaaa},  //Set lane7, lane6, lane5, lane4, lane3, lane2, lane1, lane0, lane9, lane8, lane15, lane14, lane13, lane12, lane11, lane10 in uncore0.pxp_b1d07f0_agc_acq_length,
  {TYPE_CSR,     4, WILDCARD_16,                   0x0038478,  0xffdfffff, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set dis_uniphyrxrst4detectrecombine in uncore0.pxp_b0d07f0_clsphyctl6,
  {TYPE_CSR,     4, WILDCARD_16,                   0x0038480,  0xfff839ff, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x44000},  //Set en_ltidlestate2rxl0s, spare0, rxsqexitw4alllanes in uncore0.pxp_b0d07f0_clsphyctl8,
  {TYPE_CSR,     4, WILDCARD_16,                   0x0038868,  0xbfffffff, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32,  (1 << A0_STEP) |  (1 << A1_STEP) |  (1 << A2_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set afe_req_oc in uncore0.pxp_b0d07f0_oc_start,
  {TYPE_CSR,     4, WILDCARD_16,                   0x0038868,  0xbfffffff, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32,  (1 << B0_STEP) |  (1 << B1_STEP) |  (1 << H0_STEP) |  (1 << H1_STEP) |  (1 << J0_STEP) |  (1 << L0_STEP) |  (1 << M0_STEP) |  (1 << U0_STEP) |  (1 << V0_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x40000000},  //Set afe_req_oc in uncore0.pxp_b0d07f0_oc_start,
  {TYPE_CSR,     4, WILDCARD_16,                   0x00138480, 0xfff839ff, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x44000},  //Set en_ltidlestate2rxl0s, spare0, rxsqexitw4alllanes in uncore0.pxp_b1d07f0_clsphyctl8,
  {TYPE_CSR,     4, WILDCARD_16,                   0x0038a64,  0xfffffff0, WILDCARD_32, 0x223,       0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x5},  //Set bndl1, bndl0 in uncore0.pxp_b0d07f0_psa_cfg_gen3,
  {TYPE_CSR,     4, WILDCARD_16,                   0x0038a60,  0xfffffff0, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set bndl1, bndl0 in uncore0.pxp_b0d07f0_psa_cfg_gen2,
  {TYPE_CSR,     4, WILDCARD_16,                   0x00138464, 0xfff8007f, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x3f400},  //Set speedchangetime_gen3in1us, speedchangetime_constin4us in uncore0.pxp_b1d07f0_clsphyctl1,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x6b,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x424},  //Set  in loadBus([107, 'afe','pxp_b1d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x7a,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x1808},  //Set  in loadBus([122, 'afe','pxp_b1d07f0']),
  {TYPE_CSR,     4, WILDCARD_16,                   0x00386a0,  0xffffff00, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xff},  //Set lane3, lane2, lane1, lane0 in uncore0.pxp_b0d07f0_rx_dfe_summer_ctl,
  {TYPE_LBC_AFE, 2, 1 << PCIE_CFG | 1 << SRIS_CFG, 0x6d,       0x0,        WILDCARD_32, 0x223,       0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x80},  //Set  in loadBus([109, 'afe','pxp_b0d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x75,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xa00},  //Set  in loadBus([117, 'afe','pxp_b1d07f0']),
  {TYPE_CSR,     2, 1 << WFR_CFG | 1 << FPGA_CFG,  0x00400260, 0xfff0,     WILDCARD_32, 0x1e000,     0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x5},  //Set uptxpreset in uncore0.pxp_b4d00f0_ln2eq,
  {TYPE_CSR,     4, WILDCARD_16,                   0x0023f628, 0xffffff0f, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set tx_icomp_gain_sel in uncore0.pxp_b2d07f7_cc_icomp,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x5e,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xa},  //Set  in loadBus([94, 'afe','pxp_b1d07f0']),
  {TYPE_CSR,     2, 1 << PCIE_CFG | 1 << WFR_CFG | 1 << FPGA_CFG, 0x001000a0, 0xffbf,     WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x40},  //Set common_clock_configuration in uncore0.pxp_b1d00f0_lnkcon,
  {TYPE_CSR,     2, 1 << SRIS_CFG,                 0x001000a0, 0xffbf,     WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set common_clock_configuration in uncore0.pxp_b1d00f0_lnkcon,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x7b,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x1c09},  //Set  in loadBus([123, 'afe','pxp_b1d07f0']),
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << DMI_CFG,  0x0038a10,  0xffff0000, WILDCARD_32, 0x1,         0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x8080},  //Set bndl1, bndl0 in uncore0.pxp_b0d07f0_bndl_spare4,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << DMI_CFG,  0x0038a00,  0xffff0000, WILDCARD_32, 0x1,         0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x101},  //Set bndl1, bndl0 in uncore0.pxp_b0d07f0_bndl_spare2,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << DMI_CFG,  0x0038a08,  0xffff0000, WILDCARD_32, 0x1,         0xfffff,     WILDCARD_32,  (1 << A0_STEP) |  (1 << A1_STEP) |  (1 << A2_STEP), SKX_SOCKET, WILDCARD_16, 0, 0xc4c4},  //Set bndl1, bndl0 in uncore0.pxp_b0d07f0_bndl_spare3,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << DMI_CFG,  0x0038a08,  0xffff0000, WILDCARD_32, 0x1,         0xfffff,     WILDCARD_32,  (1 << B0_STEP) |  (1 << B1_STEP) |  (1 << H0_STEP) |  (1 << H1_STEP) |  (1 << J0_STEP) |  (1 << L0_STEP) |  (1 << M0_STEP) |  (1 << U0_STEP) |  (1 << V0_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x4646},  //Set bndl1, bndl0 in uncore0.pxp_b0d07f0_bndl_spare3,
  {TYPE_CSR,     4, WILDCARD_16,                   0x0013879c, 0xffff0000, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x5555},  //Set bndl5, bndl4, bndl7, bndl6, bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b1d07f0_dfe_gain_track,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x78,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x1000},  //Set  in loadBus([120, 'afe','pxp_b1d07f0']),
  {TYPE_CSR,     4, WILDCARD_16,                   0x0038438,  0xfffc0fff, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x20000},  //Set fsthreshold in uncore0.pxp_b0d07f0_fslfval_reg,
  {TYPE_CSR,     4, WILDCARD_16,                   0x001383cc, 0xff000000, WILDCARD_32, 0x1ffff,     0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x480},  //Set b0add_post_cursor, b0add_pre_cursor, b0sub_post_cursor, b1sub_post_cursor, b1sub_pre_cursor, b1add_post_cursor, b1add_pre_cursor, b0sub_pre_cursor, b0add_post_cursor, b0add_pre_cursor, b1add_pre_cursor, b1sub_post_cursor, b1sub_pre_cursor in uncore0.pxp_b1d07f0_tx_ph3_cursor,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << DMI_CFG | 1 << SRIS_CFG, 0x001383cc, 0xfeffffff, WILDCARD_32, 0x1fff,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x1000000},  //Set bypass_endcard_coeff in uncore0.pxp_b1d07f0_tx_ph3_cursor,
  {TYPE_CSR,     4, WILDCARD_16,                   0x001383cc, 0xffe07e3f, WILDCARD_32, 0x1ffff,     0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x80},  //Set b1add_post_cursor, b0sub_post_cursor, b0sub_pre_cursor in uncore0.pxp_b1d07f0_tx_ph3_cursor,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << DMI_CFG | 1 << WFR_CFG | 1 << FPGA_CFG, 0x00138760, 0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x55555555},  //Set lane7, lane6, lane5, lane4, lane3, lane2, lane1, lane0, lane9, lane8, lane15, lane14, lane13, lane12, lane11, lane10 in uncore0.pxp_b1d07f0_cdr_acq_length,
  {TYPE_CSR,     4, 1 << SRIS_CFG,                 0x00138760, 0x0,        WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xaaaaaaaa},  //Set lane7, lane6, lane5, lane4, lane3, lane2, lane1, lane0, lane9, lane8, lane15, lane14, lane13, lane12, lane11, lane10 in uncore0.pxp_b1d07f0_cdr_acq_length,
  {TYPE_CSR,     4, WILDCARD_16,                   0x0038a58,  0xfffffff0, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x5},  //Set bndl1, bndl0 in uncore0.pxp_b0d07f0_ffe_bkch_threshold,
  {TYPE_LBC_AFE, 2, 1 << PCIE_CFG | 1 << SRIS_CFG, 0x6d,       0x0,        WILDCARD_32, 0x223,       0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x80},  //Set  in loadBus([109, 'afe','pxp_b1d07f0']),
  {TYPE_LBC_AFE, 2, 1 << PCIE_CFG | 1 << WFR_CFG | 1 << FPGA_CFG | 1 << SRIS_CFG, 0x62,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xf11},  //Set  in loadBus([98, 'afe','pxp_b1d07f0']),
  {TYPE_LBC_AFE, 2, 1 << PCIE_CFG | 1 << WFR_CFG | 1 << FPGA_CFG | 1 << SRIS_CFG, 0x65,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32,  (1 << B0_STEP) |  (1 << B1_STEP) |  (1 << H0_STEP) |  (1 << H1_STEP) |  (1 << J0_STEP) |  (1 << L0_STEP) |  (1 << M0_STEP) |  (1 << U0_STEP) |  (1 << V0_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x1d},  //Set  in loadBus([101, 'afe','pxp_b1d07f0']),
  {TYPE_CSR,     4, WILDCARD_16,                   0x00138300, 0xfcffffff, WILDCARD_32, 0x1ffff,     0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x1000000},  //Set rx_dfelsb_sel in uncore0.pxp_b1d07f0_port_ctl,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << WFR_CFG | 1 << FPGA_CFG | 1 << SRIS_CFG, 0x00138300, 0xffcfffff, WILDCARD_32, 0x1ffff,     0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x200000},  //Set rx_dfesum_mfc_10gen in uncore0.pxp_b1d07f0_port_ctl,
  {TYPE_CSR,     4, WILDCARD_16,                   0x00138300, 0xfcffffff, WILDCARD_32, 0x1ffff,     0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x1000000},  //Set rx_dfelsb_sel in uncore0.pxp_b1d07f0_port_ctl,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << WFR_CFG | 1 << FPGA_CFG | 1 << SRIS_CFG, 0x00138300, 0xfcffffff, WILDCARD_32, 0x1ffff,     0xfffff,     WILDCARD_32,  (1 << B0_STEP) |  (1 << B1_STEP) |  (1 << H0_STEP) |  (1 << H1_STEP) |  (1 << J0_STEP) |  (1 << L0_STEP) |  (1 << M0_STEP) |  (1 << U0_STEP) |  (1 << V0_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x1000000},  //Set rx_dfelsb_sel in uncore0.pxp_b1d07f0_port_ctl,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << DMI_CFG | 1 << SRIS_CFG | 1 << FPGA_CFG, 0x0023f60c, 0xffffffe0, WILDCARD_32, 0x2223,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xb},  //Set tx_vcm_sel in uncore0.pxp_b2d07f7_cc_bias_tx,
  {TYPE_CSR,     4, 1 << PCIE_CFG | 1 << DMI_CFG | 1 << WFR_CFG | 1 << FPGA_CFG, 0x00138700, 0xff000000, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x249249},  //Set bndl5, bndl4, bndl7, bndl6, bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b1d07f0_ig_acq,
  {TYPE_CSR,     4, 1 << SRIS_CFG,                 0x00138700, 0xff000000, WILDCARD_32, 0x2222,      0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x924924},  //Set bndl5, bndl4, bndl7, bndl6, bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b1d07f0_ig_acq,
  {TYPE_CSR,     4, WILDCARD_16,                   0x0038784,  0xfffffff0, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set bndl1, bndl0 in uncore0.pxp_b0d07f0_agc_gain_track,
  {TYPE_CSR,     4, WILDCARD_16,                   0x00383f4,  0xff0ff0ff, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x400c00},  //Set rxsqex_cntrval, txlanestagint in uncore0.pxp_b0d07f0_uniphypmctl,
  {TYPE_CSR,     4, 1 << DMI_CFG,                  0x00383f4,  0xbfffffff, 0x1,         0x1,         0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set en_extend_rxclkoff4bitlocktime in uncore0.pxp_b0d07f0_uniphypmctl,
  {TYPE_CSR,     4, WILDCARD_16,                   0x00383f4,  0xff0ff0ff, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x400c00},  //Set rxsqex_cntrval, txlanestagint, rxsqex_cntrval, txlanestagint, rxsqex_cntrval, txlanestagint in uncore0.pxp_b0d07f0_uniphypmctl,
  {TYPE_CSR,     4, WILDCARD_16,                   0x00383f4,  0xfffeffff, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32,  (1 << A0_STEP) |  (1 << A1_STEP) |  (1 << A2_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x10000},  //Set dis_rxrst4inferredei in uncore0.pxp_b0d07f0_uniphypmctl,
  {TYPE_CSR,     4, WILDCARD_16,                   0x00383f4,  0xff0ff0ff, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x400c00},  //Set rxsqex_cntrval, txlanestagint in uncore0.pxp_b0d07f0_uniphypmctl,
  {TYPE_CSR,     4, WILDCARD_16,                   0x00383f4,  0xfffeffff, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32,  (1 << B0_STEP) |  (1 << B1_STEP) |  (1 << H0_STEP) |  (1 << H1_STEP) |  (1 << J0_STEP) |  (1 << L0_STEP) |  (1 << M0_STEP) |  (1 << U0_STEP) |  (1 << V0_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set dis_rxrst4inferredei in uncore0.pxp_b0d07f0_uniphypmctl,
  {TYPE_CSR,     4, WILDCARD_16,                   0x00383f4,  0xff0ff0ff, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x400c00},  //Set rxsqex_cntrval, txlanestagint in uncore0.pxp_b0d07f0_uniphypmctl,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x69,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32,  (1 << B0_STEP) |  (1 << B1_STEP) |  (1 << H0_STEP) |  (1 << H1_STEP) |  (1 << J0_STEP) |  (1 << L0_STEP) |  (1 << M0_STEP) |  (1 << U0_STEP) |  (1 << V0_STEP), SKX_SOCKET, WILDCARD_16, 0, 0x1c5},  //Set  in loadBus([105, 'afe','pxp_b0d07f0']),
  {TYPE_CSR,     4, WILDCARD_16,                   0x00138478, 0xffdfffff, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set dis_uniphyrxrst4detectrecombine in uncore0.pxp_b1d07f0_clsphyctl6,
  {TYPE_CSR,     4, WILDCARD_16,                   0x0038798,  0xfffffff0, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xa},  //Set bndl1, bndl0 in uncore0.pxp_b0d07f0_dfe_gain_acq,
  {TYPE_CSR,     4, WILDCARD_16,                   0x001387bc, 0xffff0000, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x0},  //Set bndl5, bndl4, bndl7, bndl6, bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b1d07f0_dfe_update_rate_track,
  {TYPE_LBC_AFE, 2, 1 << PCIE_CFG | 1 << WFR_CFG | 1 << FPGA_CFG | 1 << SRIS_CFG, 0x5a,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x6},  //Set  in loadBus([90, 'afe','pxp_b1d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x60,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x5},  //Set  in loadBus([96, 'afe','pxp_b0d07f0']),
  {TYPE_CSR,     4, WILDCARD_16,                   0x001386ac, 0xffff0000, WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x5555},  //Set bndl5, bndl4, bndl7, bndl6, bndl1, bndl0, bndl3, bndl2 in uncore0.pxp_b1d07f0_rx_afe_offsetcor_gain,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x4e,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x1d5},  //Set  in loadBus([78, 'afe','pxp_b1d07f0']),
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x68,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xdf},  //Set  in loadBus([104, 'afe','pxp_b0d07f0']),
  {TYPE_LBC_AFE, 2, 1 << PCIE_CFG | 1 << SRIS_CFG, 0x5d,       0x0,        WILDCARD_32, 0x223,       0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xa},  //Set  in loadBus([93, 'afe','pxp_b0d07f0']),
  {TYPE_CSR,     2, 1 << WFR_CFG | 1 << FPGA_CFG,  0x0040025e, 0xfff0,     WILDCARD_32, 0x1e000,     0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x5},  //Set uptxpreset in uncore0.pxp_b4d00f0_ln1eq,
  {TYPE_LBC_AFE, 2, WILDCARD_16,                   0x7c,       0x0,        WILDCARD_32, WILDCARD_32, 0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0x1e49},  //Set  in loadBus([124, 'afe','pxp_b0d07f0']),
  {TYPE_LBC_AFE, 2, 1 << PCIE_CFG | 1 << SRIS_CFG, 0x5d,       0x0,        WILDCARD_32, 0x223,       0xfffff,     WILDCARD_32, WILDCARD_64, SKX_SOCKET, WILDCARD_16, 0, 0xa},  //Set  in loadBus([93, 'afe','pxp_b1d07f0'])
};
