<?xml version='1.0' encoding='utf-8'?>
<!--This is an ISE project configuration file.-->
<!--It holds project specific layout data for the projectmgr plugin.-->
<!--Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.-->
<Project version="2" owner="projectmgr" name="Exp43REGs" >
   <!--This is an ISE project configuration file.-->
   <ItemView engineview="SynthesisOnly" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/ALU D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|ALU-BK.v</ClosedNode>
         <ClosedNode>/Regs_8_32 D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|register_file_8_32.v</ClosedNode>
         <ClosedNode>/Regs_8_32 D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|register_file_8_32.v/D - HCT138</ClosedNode>
         <ClosedNode>/Regs_8_32 D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|register_file_8_32.v/MUX_REGA - MUX8T1_32</ClosedNode>
         <ClosedNode>/Regs_8_32 D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|register_file_8_32.v/MUX_REGB - MUX8T1_32</ClosedNode>
         <ClosedNode>/Regs_8_32 D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|register_file_8_32.v/R0 - Reg_32</ClosedNode>
         <ClosedNode>/Regs_8_32 D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|register_file_8_32.v/R1 - Reg_32</ClosedNode>
         <ClosedNode>/Regs_8_32 D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|register_file_8_32.v/R2 - Reg_32</ClosedNode>
         <ClosedNode>/Regs_8_32 D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|register_file_8_32.v/R3 - Reg_32</ClosedNode>
         <ClosedNode>/Regs_8_32 D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|register_file_8_32.v/R4 - Reg_32</ClosedNode>
         <ClosedNode>/Regs_8_32 D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|register_file_8_32.v/R5 - Reg_32</ClosedNode>
         <ClosedNode>/Regs_8_32 D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|register_file_8_32.v/R6 - Reg_32</ClosedNode>
         <ClosedNode>/Regs_8_32 D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|register_file_8_32.v/R7 - Reg_32</ClosedNode>
         <ClosedNode>/Top_REGs D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Top_REGs.sch/M10 - Regs_8_32/D - HCT138</ClosedNode>
         <ClosedNode>/Top_REGs D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Top_REGs.sch/M10 - Regs_8_32/MUX_REGA - MUX8T1_32</ClosedNode>
         <ClosedNode>/Top_REGs D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Top_REGs.sch/M10 - Regs_8_32/MUX_REGB - MUX8T1_32</ClosedNode>
         <ClosedNode>/Top_REGs D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Top_REGs.sch/M10 - Regs_8_32/R0 - Reg_32/Reg82 - Reg_8bit</ClosedNode>
         <ClosedNode>/Top_REGs D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Top_REGs.sch/M10 - Regs_8_32/R0 - Reg_32/Reg83 - Reg_8bit</ClosedNode>
         <ClosedNode>/Top_REGs D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Top_REGs.sch/M10 - Regs_8_32/R0 - Reg_32/Reg84 - Reg_8bit</ClosedNode>
         <ClosedNode>/Top_REGs D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Top_REGs.sch/M10 - Regs_8_32/R1 - Reg_32</ClosedNode>
         <ClosedNode>/Top_REGs D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Top_REGs.sch/M10 - Regs_8_32/R2 - Reg_32</ClosedNode>
         <ClosedNode>/Top_REGs D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Top_REGs.sch/M10 - Regs_8_32/R3 - Reg_32</ClosedNode>
         <ClosedNode>/Top_REGs D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Top_REGs.sch/M10 - Regs_8_32/R4 - Reg_32</ClosedNode>
         <ClosedNode>/Top_REGs D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Top_REGs.sch/M10 - Regs_8_32/R5 - Reg_32</ClosedNode>
         <ClosedNode>/Top_REGs D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Top_REGs.sch/M10 - Regs_8_32/R6 - Reg_32</ClosedNode>
         <ClosedNode>/Top_REGs D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Top_REGs.sch/M10 - Regs_8_32/R7 - Reg_32</ClosedNode>
         <ClosedNode>/Top_REGs D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Top_REGs.sch/M3 - Display</ClosedNode>
         <ClosedNode>/Top_REGs D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Top_REGs.sch/M31 - Seg7_Dev</ClosedNode>
         <ClosedNode>/Top_REGs D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Top_REGs.sch/M5 - Multi_8CH32</ClosedNode>
         <ClosedNode>/Top_REGs D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Top_REGs.sch/M6 - GPIO</ClosedNode>
         <ClosedNode>/Top_REGs D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Top_REGs.sch/M8 - ALU</ClosedNode>
         <ClosedNode>/Top_REGs D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Top_REGs.sch/M8 - ALU/ALU_ADD - ADC32</ClosedNode>
         <ClosedNode>/Top_REGs D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Top_REGs.sch/M8 - ALU/XLXI_15 - MUX8T1_32</ClosedNode>
         <ClosedNode>/Top_REGs D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Top_REGs.sch/MS - ms1</ClosedNode>
         <ClosedNode>/Top_REGs D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Top_REGs.sch/MS - ms1/CT0 - CT74LS161</ClosedNode>
         <ClosedNode>/Top_REGs D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Top_REGs.sch/MS - ms1/CT1 - CT74LS161</ClosedNode>
         <ClosedNode>/Top_REGs D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Top_REGs.sch/MS - ms1/CT2 - CT74LS161</ClosedNode>
         <ClosedNode>/Top_REGs D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Top_REGs.sch/MS - ms1/CT3 - CT74LS161</ClosedNode>
         <ClosedNode>/Top_REGs D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Top_REGs.sch/XLXI_45 - Regs_8_32</ClosedNode>
         <ClosedNode>/ms D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|ms.sch</ClosedNode>
         <ClosedNode>/ms_ms_sch_tb D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|ms_test.v</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>M6 - GPIO (D:/FPGA_work/SWord-DLD/Exp43-REGs/Code/SPIO.v)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >11</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000002020000000100000001000000640000019c000000020000000000000000000000000200000064ffffffff0000008100000003000000020000019c0000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>M6 - GPIO (D:/FPGA_work/SWord-DLD/Exp43-REGs/Code/SPIO.v)</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem></SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000001b8000000010000000100000000000000000000000064ffffffff000000810000000000000001000001b80000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem></CurrentItem>
   </ItemView>
   <ItemView guiview="File" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000000000000010000000000000000000000000000000000000252000000040101000100000000000000000000000064ffffffff0000008100000000000000040000003d0000000100000000000000240000000100000000000000780000000100000000000001790000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>Code\ACLA4.sch</CurrentItem>
   </ItemView>
   <ItemView guiview="Library" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>work</ClosedNode>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000000000000010000000000000000000000000000000000000121000000010001000100000000000000000000000064ffffffff000000810000000000000001000001210000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>work</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_VERILOG" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Configure Target Device</ClosedNode>
         <ClosedNode>Design Utilities</ClosedNode>
         <ClosedNode>Implement Design</ClosedNode>
         <ClosedNode>Synthesize - XST</ClosedNode>
         <ClosedNode>User Constraints</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem></SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000001b8000000010000000100000000000000000000000064ffffffff000000810000000000000001000001b80000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem></CurrentItem>
   </ItemView>
   <ItemView engineview="BehavioralSim" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/ALU D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|ALU-BK.v</ClosedNode>
         <ClosedNode>/Regs_Test D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Regs_Test.v/uut - Regs_8_32/D - HCT138</ClosedNode>
         <ClosedNode>/Regs_Test D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Regs_Test.v/uut - Regs_8_32/MUX_REGA - MUX8T1_32</ClosedNode>
         <ClosedNode>/Regs_Test D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Regs_Test.v/uut - Regs_8_32/MUX_REGB - MUX8T1_32</ClosedNode>
         <ClosedNode>/Regs_Test D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Regs_Test.v/uut - Regs_8_32/R0 - Reg_32</ClosedNode>
         <ClosedNode>/Regs_Test D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Regs_Test.v/uut - Regs_8_32/R1 - Reg_32</ClosedNode>
         <ClosedNode>/Regs_Test D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Regs_Test.v/uut - Regs_8_32/R2 - Reg_32</ClosedNode>
         <ClosedNode>/Regs_Test D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Regs_Test.v/uut - Regs_8_32/R3 - Reg_32</ClosedNode>
         <ClosedNode>/Regs_Test D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Regs_Test.v/uut - Regs_8_32/R4 - Reg_32</ClosedNode>
         <ClosedNode>/Regs_Test D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Regs_Test.v/uut - Regs_8_32/R5 - Reg_32</ClosedNode>
         <ClosedNode>/Regs_Test D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Regs_Test.v/uut - Regs_8_32/R6 - Reg_32</ClosedNode>
         <ClosedNode>/Regs_Test D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Regs_Test.v/uut - Regs_8_32/R7 - Reg_32</ClosedNode>
         <ClosedNode>/Top_REGs D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Top_REGs.sch/M10 - Regs_8_32</ClosedNode>
         <ClosedNode>/Top_REGs D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Top_REGs.sch/M3 - Display</ClosedNode>
         <ClosedNode>/Top_REGs D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Top_REGs.sch/M31 - Seg7_Dev</ClosedNode>
         <ClosedNode>/Top_REGs D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Top_REGs.sch/M5 - Multi_8CH32</ClosedNode>
         <ClosedNode>/Top_REGs D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Top_REGs.sch/M6 - GPIO</ClosedNode>
         <ClosedNode>/Top_REGs D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Top_REGs.sch/M8 - ALU</ClosedNode>
         <ClosedNode>/Top_REGs D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|Top_REGs.sch/MS - ms1</ClosedNode>
         <ClosedNode>/ms D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|ms.sch</ClosedNode>
         <ClosedNode>/ms_ms_sch_tb D:|FPGA_work|SWord-DLD|Exp43-REGs|Code|ms_test.v</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Regs_Test (D:/FPGA_work/SWord-DLD/Exp43-REGs/Code/Regs_Test.v)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000002020000000100000001000000640000018b000000020000000000000000000000000200000064ffffffff0000008100000003000000020000018b0000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>Regs_Test (D:/FPGA_work/SWord-DLD/Exp43-REGs/Code/Regs_Test.v)</CurrentItem>
   </ItemView>
   <ItemView engineview="BehavioralSim" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000001ba000000010000000100000000000000000000000064ffffffff000000810000000000000001000001ba0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <ItemView engineview="BehavioralSim" sourcetype="DESUT_VERILOG" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000001b8000000010000000100000000000000000000000064ffffffff000000810000000000000001000001b80000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_SCHEMATIC" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Configure Target Device</ClosedNode>
         <ClosedNode>Design Utilities</ClosedNode>
         <ClosedNode>Implement Design</ClosedNode>
         <ClosedNode>Synthesize - XST</ClosedNode>
         <ClosedNode>User Constraints</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem></SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000001b8000000010000000100000000000000000000000064ffffffff000000810000000000000001000001b80000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem></CurrentItem>
   </ItemView>
   <SourceProcessView>000000ff00000000000000020000012d0000011b01000000050100000002</SourceProcessView>
   <CurrentView>Implementation</CurrentView>
</Project>
