

================================================================
== Vitis HLS Report for 'pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_s'
================================================================
* Date:           Mon Oct 21 14:06:41 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.140 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      846|      846|  4.230 us|  4.230 us|  846|  846|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      844|      844|         5|          1|          1|   841|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    524|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|     128|     64|    -|
|Multiplexer      |        -|    -|       -|    179|    -|
|Register         |        -|    -|     572|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     700|    799|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |           Memory          |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |line_buffer_Array_8_0_0_U  |pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_s_line_btde  |        0|  64|  32|    0|    29|   16|     1|          464|
    |line_buffer_Array_8_0_1_U  |pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_s_line_btde  |        0|  64|  32|    0|    29|   16|     1|          464|
    +---------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                      |                                                                                  |        0| 128|  64|    0|    58|   32|     2|          928|
    +---------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln109_fu_104_p2               |         +|   0|  0|  13|          10|           1|
    |add_ln76_fu_130_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln80_fu_234_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln86_fu_450_p2                |         +|   0|  0|  39|          32|          32|
    |add_ln91_fu_207_p2                |         +|   0|  0|  39|          32|          32|
    |and_ln55_3_fu_301_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln55_fu_296_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter4  |       and|   0|  0|   2|           1|           1|
    |ap_condition_252                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_433                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_479                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_487                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_491                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_86                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op90_write_state6    |       and|   0|  0|   2|           1|           1|
    |icmp_ln109_fu_110_p2              |      icmp|   0|  0|  11|          10|           9|
    |icmp_ln1496_19_fu_325_p2          |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1496_20_fu_411_p2          |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1496_21_fu_343_p2          |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1496_22_fu_361_p2          |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1496_23_fu_427_p2          |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1496_fu_307_p2             |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln55_7_fu_280_p2             |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln55_8_fu_290_p2             |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln55_9_fu_184_p2             |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln55_fu_120_p2               |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln76_fu_190_p2               |      icmp|   0|  0|  18|          32|           5|
    |icmp_ln80_fu_379_p2               |      icmp|   0|  0|  18|          32|           5|
    |icmp_ln86_fu_393_p2               |      icmp|   0|  0|  18|          32|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |select_ln65_16_fu_336_p3          |    select|   0|  0|  16|           1|          16|
    |select_ln65_17_fu_421_p3          |    select|   0|  0|  16|           1|          16|
    |select_ln65_18_fu_372_p3          |    select|   0|  0|  16|           1|          16|
    |select_ln65_19_fu_437_p3          |    select|   0|  0|  16|           1|          16|
    |select_ln65_1_fu_354_p3           |    select|   0|  0|  16|           1|          16|
    |select_ln65_fu_318_p3             |    select|   0|  0|  16|           1|          16|
    |select_ln86_fu_443_p3             |    select|   0|  0|   2|           1|           2|
    |select_ln91_fu_200_p3             |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    |xor_ln1496_19_fu_330_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1496_20_fu_415_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1496_21_fu_348_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1496_22_fu_366_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1496_23_fu_431_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1496_fu_312_p2              |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 524|         497|         314|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  20|          4|    1|          4|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4       |   9|          2|    1|          2|
    |ap_sig_allocacmp_pX_2_load_1  |  14|          3|   32|         96|
    |ap_sig_allocacmp_pY_2_load_1  |  14|          3|   32|         96|
    |ap_sig_allocacmp_sX_2_load    |  14|          3|   32|         96|
    |ap_sig_allocacmp_sY_2_load    |   9|          2|   32|         64|
    |ap_sig_allocacmp_sY_2_load_1  |   9|          2|   32|         64|
    |data_blk_n                    |   9|          2|    1|          2|
    |indvar_flatten_reg_93         |   9|          2|   10|         20|
    |pX_2                          |   9|          2|   32|         64|
    |pY_2                          |   9|          2|   32|         64|
    |real_start                    |   9|          2|    1|          2|
    |res_blk_n                     |   9|          2|    1|          2|
    |sX_2                          |   9|          2|   32|         64|
    |sY_2                          |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 179|         39|  305|        708|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln76_reg_487                  |  32|   0|   32|          0|
    |add_ln80_reg_530                  |  32|   0|   32|          0|
    |and_ln55_3_reg_536                |   1|   0|    1|          0|
    |and_ln55_3_reg_536_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |icmp_ln55_9_reg_521               |   1|   0|    1|          0|
    |icmp_ln55_reg_482                 |   1|   0|    1|          0|
    |icmp_ln76_reg_526                 |   1|   0|    1|          0|
    |icmp_ln76_reg_526_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln80_reg_564                 |   1|   0|    1|          0|
    |icmp_ln86_reg_573                 |   1|   0|    1|          0|
    |indvar_flatten_reg_93             |  10|   0|   10|          0|
    |kernel_data_V_8_2                 |  16|   0|   16|          0|
    |kernel_data_V_8_3                 |  16|   0|   16|          0|
    |kernel_data_V_8_6                 |  16|   0|   16|          0|
    |kernel_data_V_8_7                 |  16|   0|   16|          0|
    |pX_2                              |  32|   0|   32|          0|
    |pY_2                              |  32|   0|   32|          0|
    |p_0_reg_514                       |  16|   0|   16|          0|
    |sX_2                              |  32|   0|   32|          0|
    |sX_2_load_reg_477                 |  32|   0|   32|          0|
    |sY_2                              |  32|   0|   32|          0|
    |sY_2_load_1_reg_568               |  32|   0|   32|          0|
    |select_ln65_16_reg_546            |  16|   0|   16|          0|
    |select_ln65_17_reg_578            |  16|   0|   16|          0|
    |select_ln65_18_reg_558            |  16|   0|   16|          0|
    |select_ln65_19_reg_583            |  16|   0|   16|          0|
    |select_ln65_1_reg_552             |  16|   0|   16|          0|
    |select_ln65_reg_540               |  16|   0|   16|          0|
    |shift_buffer_V_0_0_reg_507        |  16|   0|   16|          0|
    |shift_buffer_V_1_0_reg_493        |  16|   0|   16|          0|
    |shift_buffer_V_1_1_reg_500        |  16|   0|   16|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |icmp_ln55_reg_482                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 572|  32|  509|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+--------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config11>|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config11>|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config11>|  return value|
|start_full_n  |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config11>|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config11>|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config11>|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config11>|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config11>|  return value|
|start_out     |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config11>|  return value|
|start_write   |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config11>|  return value|
|data_dout     |   in|   32|     ap_fifo|                                                                      data|       pointer|
|data_empty_n  |   in|    1|     ap_fifo|                                                                      data|       pointer|
|data_read     |  out|    1|     ap_fifo|                                                                      data|       pointer|
|res_din       |  out|   32|     ap_fifo|                                                                       res|       pointer|
|res_full_n    |   in|    1|     ap_fifo|                                                                       res|       pointer|
|res_write     |  out|    1|     ap_fifo|                                                                       res|       pointer|
+--------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%br_ln109 = br void" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 10 'br' 'br_ln109' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 0, void %codeRepl, i10 %add_ln109, void" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 11 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.73ns)   --->   "%add_ln109 = add i10 %indvar_flatten, i10 1" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 12 'add' 'add_ln109' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (1.77ns)   --->   "%icmp_ln109 = icmp_eq  i10 %indvar_flatten, i10 841" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 13 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %.split6, void" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 14 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%sX_2_load = load i32 %sX_2" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 15 'load' 'sX_2_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.47ns)   --->   "%icmp_ln55 = icmp_eq  i32 %sX_2_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 16 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln109)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %._crit_edge1, void" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 17 'br' 'br_ln55' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%pX_2_load_1 = load i32 %pX_2" [firmware/nnet_utils/nnet_pooling_stream.h:76]   --->   Operation 18 'load' 'pX_2_load_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.55ns)   --->   "%add_ln76 = add i32 %pX_2_load_1, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:76]   --->   Operation 19 'add' 'add_ln76' <Predicate = (!icmp_ln109)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 20 'br' 'br_ln0' <Predicate = (!icmp_ln109)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 21 [1/1] (2.18ns)   --->   "%data_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'read' 'data_read' <Predicate = true> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 841> <FIFO>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%shift_buffer_V_1_0 = trunc i32 %data_read" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'trunc' 'shift_buffer_V_1_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%shift_buffer_V_1_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %data_read, i32 16, i32 31" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'partselect' 'shift_buffer_V_1_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.61ns)   --->   "%shift_buffer_V_0_0 = memshiftread i16 @_ssdm_op_MemShiftRead.[29 x i16]P0A, i16 28, i16 %shift_buffer_V_1_0, i1 1"   --->   Operation 24 'memshiftread' 'shift_buffer_V_0_0' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 29> <ShiftMem>
ST_3 : Operation 25 [1/1] (1.61ns)   --->   "%p_0 = memshiftread i16 @_ssdm_op_MemShiftRead.[29 x i16]P0A, i16 28, i16 0, i1 0"   --->   Operation 25 'memshiftread' 'p_0' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 29> <ShiftMem>
ST_3 : Operation 26 [1/1] (1.61ns)   --->   "%empty_62 = memshiftread i16 @_ssdm_op_MemShiftRead.[29 x i16]P0A, i16 28, i16 %shift_buffer_V_1_1, i1 1"   --->   Operation 26 'memshiftread' 'empty_62' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 29> <ShiftMem>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%pX_2_load = load i32 %pX_2" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 27 'load' 'pX_2_load' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (2.47ns)   --->   "%icmp_ln55_9 = icmp_sgt  i32 %pX_2_load, i32 0" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 28 'icmp' 'icmp_ln55_9' <Predicate = (icmp_ln55)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (2.47ns)   --->   "%icmp_ln76 = icmp_eq  i32 %add_ln76, i32 29" [firmware/nnet_utils/nnet_pooling_stream.h:76]   --->   Operation 29 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void, void" [firmware/nnet_utils/nnet_pooling_stream.h:76]   --->   Operation 30 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln89 = store i32 %add_ln76, i32 %pX_2" [firmware/nnet_utils/nnet_pooling_stream.h:89]   --->   Operation 31 'store' 'store_ln89' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln91)   --->   "%select_ln91 = select i1 %icmp_ln55, i32 4294967295, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:91]   --->   Operation 32 'select' 'select_ln91' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln91 = add i32 %sX_2_load, i32 %select_ln91" [firmware/nnet_utils/nnet_pooling_stream.h:91]   --->   Operation 33 'add' 'add_ln91' <Predicate = (!icmp_ln76)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln91 = store i32 %add_ln91, i32 %sX_2" [firmware/nnet_utils/nnet_pooling_stream.h:91]   --->   Operation 34 'store' 'store_ln91' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 35 'br' 'br_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln78 = store i32 0, i32 %pX_2" [firmware/nnet_utils/nnet_pooling_stream.h:78]   --->   Operation 36 'store' 'store_ln78' <Predicate = (icmp_ln76)> <Delay = 1.58>
ST_3 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln79 = store i32 0, i32 %sX_2" [firmware/nnet_utils/nnet_pooling_stream.h:79]   --->   Operation 37 'store' 'store_ln79' <Predicate = (icmp_ln76)> <Delay = 1.58>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%pY_2_load_1 = load i32 %pY_2" [firmware/nnet_utils/nnet_pooling_stream.h:80]   --->   Operation 38 'load' 'pY_2_load_1' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (2.55ns)   --->   "%add_ln80 = add i32 %pY_2_load_1, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:80]   --->   Operation 39 'add' 'add_ln80' <Predicate = (icmp_ln76)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.06>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadInputHeight_ReadInputWidth_str"   --->   Operation 40 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 841, i64 841, i64 841"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 43 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_data_V_8_2_load = load i16 %kernel_data_V_8_2" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 44 'load' 'kernel_data_V_8_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%kernel_data_V_8_3_load = load i16 %kernel_data_V_8_3" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 45 'load' 'kernel_data_V_8_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_data_V_8_6_load = load i16 %kernel_data_V_8_6" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 46 'load' 'kernel_data_V_8_6_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%kernel_data_V_8_7_load = load i16 %kernel_data_V_8_7" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 47 'load' 'kernel_data_V_8_7_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_0_0, i16 %kernel_data_V_8_2" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 48 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %p_0, i16 %kernel_data_V_8_3" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 49 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_1_0, i16 %kernel_data_V_8_6" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 50 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_1_1, i16 %kernel_data_V_8_7" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 51 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%sY_2_load = load i32 %sY_2" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 52 'load' 'sY_2_load' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.47ns)   --->   "%icmp_ln55_7 = icmp_eq  i32 %sY_2_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 53 'icmp' 'icmp_ln55_7' <Predicate = (icmp_ln55)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%pY_2_load = load i32 %pY_2" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 54 'load' 'pY_2_load' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (2.47ns)   --->   "%icmp_ln55_8 = icmp_sgt  i32 %pY_2_load, i32 0" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 55 'icmp' 'icmp_ln55_8' <Predicate = (icmp_ln55)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_3)   --->   "%and_ln55 = and i1 %icmp_ln55_8, i1 %icmp_ln55_9" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 56 'and' 'and_ln55' <Predicate = (icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln55_3 = and i1 %and_ln55, i1 %icmp_ln55_7" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 57 'and' 'and_ln55_3' <Predicate = (icmp_ln55)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %and_ln55_3, void %._crit_edge1, void %.split2.0" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 58 'br' 'br_ln55' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (2.42ns)   --->   "%icmp_ln1496 = icmp_slt  i16 %kernel_data_V_8_2_load, i16 %shift_buffer_V_0_0"   --->   Operation 59 'icmp' 'icmp_ln1496' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%xor_ln1496 = xor i1 %icmp_ln1496, i1 1"   --->   Operation 60 'xor' 'xor_ln1496' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln65 = select i1 %xor_ln1496, i16 %kernel_data_V_8_2_load, i16 %shift_buffer_V_0_0" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 61 'select' 'select_ln65' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (2.42ns)   --->   "%icmp_ln1496_19 = icmp_slt  i16 %kernel_data_V_8_6_load, i16 %shift_buffer_V_1_0"   --->   Operation 62 'icmp' 'icmp_ln1496_19' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_16)   --->   "%xor_ln1496_19 = xor i1 %icmp_ln1496_19, i1 1"   --->   Operation 63 'xor' 'xor_ln1496_19' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln65_16 = select i1 %xor_ln1496_19, i16 %kernel_data_V_8_6_load, i16 %shift_buffer_V_1_0" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 64 'select' 'select_ln65_16' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (2.42ns)   --->   "%icmp_ln1496_21 = icmp_slt  i16 %kernel_data_V_8_3_load, i16 %p_0"   --->   Operation 65 'icmp' 'icmp_ln1496_21' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_1)   --->   "%xor_ln1496_21 = xor i1 %icmp_ln1496_21, i1 1"   --->   Operation 66 'xor' 'xor_ln1496_21' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln65_1 = select i1 %xor_ln1496_21, i16 %kernel_data_V_8_3_load, i16 %p_0" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 67 'select' 'select_ln65_1' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (2.42ns)   --->   "%icmp_ln1496_22 = icmp_slt  i16 %kernel_data_V_8_7_load, i16 %shift_buffer_V_1_1"   --->   Operation 68 'icmp' 'icmp_ln1496_22' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_18)   --->   "%xor_ln1496_22 = xor i1 %icmp_ln1496_22, i1 1"   --->   Operation 69 'xor' 'xor_ln1496_22' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln65_18 = select i1 %xor_ln1496_22, i16 %kernel_data_V_8_7_load, i16 %shift_buffer_V_1_1" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 70 'select' 'select_ln65_18' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (2.47ns)   --->   "%icmp_ln80 = icmp_eq  i32 %add_ln80, i32 29" [firmware/nnet_utils/nnet_pooling_stream.h:80]   --->   Operation 71 'icmp' 'icmp_ln80' <Predicate = (icmp_ln76)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void, void" [firmware/nnet_utils/nnet_pooling_stream.h:80]   --->   Operation 72 'br' 'br_ln80' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln84 = store i32 %add_ln80, i32 %pY_2" [firmware/nnet_utils/nnet_pooling_stream.h:84]   --->   Operation 73 'store' 'store_ln84' <Predicate = (icmp_ln76 & !icmp_ln80)> <Delay = 1.58>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%sY_2_load_1 = load i32 %sY_2" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 74 'load' 'sY_2_load_1' <Predicate = (icmp_ln76 & !icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (2.47ns)   --->   "%icmp_ln86 = icmp_eq  i32 %sY_2_load_1, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 75 'icmp' 'icmp_ln86' <Predicate = (icmp_ln76 & !icmp_ln80)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln81 = store i32 0, i32 %pY_2" [firmware/nnet_utils/nnet_pooling_stream.h:81]   --->   Operation 76 'store' 'store_ln81' <Predicate = (icmp_ln76 & icmp_ln80)> <Delay = 1.58>
ST_4 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln82 = store i32 0, i32 %sY_2" [firmware/nnet_utils/nnet_pooling_stream.h:82]   --->   Operation 77 'store' 'store_ln82' <Predicate = (icmp_ln76 & icmp_ln80)> <Delay = 1.58>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln83 = br void" [firmware/nnet_utils/nnet_pooling_stream.h:83]   --->   Operation 78 'br' 'br_ln83' <Predicate = (icmp_ln76 & icmp_ln80)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.14>
ST_5 : Operation 79 [1/1] (2.42ns)   --->   "%icmp_ln1496_20 = icmp_slt  i16 %select_ln65, i16 %select_ln65_16"   --->   Operation 79 'icmp' 'icmp_ln1496_20' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_17)   --->   "%xor_ln1496_20 = xor i1 %icmp_ln1496_20, i1 1"   --->   Operation 80 'xor' 'xor_ln1496_20' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln65_17 = select i1 %xor_ln1496_20, i16 %select_ln65, i16 %select_ln65_16" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 81 'select' 'select_ln65_17' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (2.42ns)   --->   "%icmp_ln1496_23 = icmp_slt  i16 %select_ln65_1, i16 %select_ln65_18"   --->   Operation 82 'icmp' 'icmp_ln1496_23' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_19)   --->   "%xor_ln1496_23 = xor i1 %icmp_ln1496_23, i1 1"   --->   Operation 83 'xor' 'xor_ln1496_23' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln65_19 = select i1 %xor_ln1496_23, i16 %select_ln65_1, i16 %select_ln65_18" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 84 'select' 'select_ln65_19' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln86)   --->   "%select_ln86 = select i1 %icmp_ln86, i32 4294967295, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 85 'select' 'select_ln86' <Predicate = (icmp_ln76 & !icmp_ln80)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln86 = add i32 %sY_2_load_1, i32 %select_ln86" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 86 'add' 'add_ln86' <Predicate = (icmp_ln76 & !icmp_ln80)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln86 = store i32 %add_ln86, i32 %sY_2" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 87 'store' 'store_ln86' <Predicate = (icmp_ln76 & !icmp_ln80)> <Delay = 1.58>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 88 'br' 'br_ln0' <Predicate = (icmp_ln76 & !icmp_ln80)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln65_19, i16 %select_ln65_17" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 89 'bitconcatenate' 'tmp' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (2.18ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %res, i32 %tmp" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 90 'write' 'write_ln174' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln73 = br void %._crit_edge1" [firmware/nnet_utils/nnet_pooling_stream.h:73]   --->   Operation 91 'br' 'br_ln73' <Predicate = (icmp_ln55 & and_ln55_3)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln118 = ret" [firmware/nnet_utils/nnet_pooling_stream.h:118]   --->   Operation 92 'ret' 'ret_ln118' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sY_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pY_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pX_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sX_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_8_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_8_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_8_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_8_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_8_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_8_0_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
br_ln109               (br               ) [ 01111110]
indvar_flatten         (phi              ) [ 00111110]
add_ln109              (add              ) [ 01111110]
icmp_ln109             (icmp             ) [ 00111110]
br_ln109               (br               ) [ 00000000]
sX_2_load              (load             ) [ 00110000]
icmp_ln55              (icmp             ) [ 00111110]
br_ln55                (br               ) [ 00000000]
pX_2_load_1            (load             ) [ 00000000]
add_ln76               (add              ) [ 00110000]
br_ln0                 (br               ) [ 01111110]
data_read              (read             ) [ 00000000]
shift_buffer_V_1_0     (trunc            ) [ 00101000]
shift_buffer_V_1_1     (partselect       ) [ 00101000]
shift_buffer_V_0_0     (memshiftread     ) [ 00101000]
p_0                    (memshiftread     ) [ 00101000]
empty_62               (memshiftread     ) [ 00000000]
pX_2_load              (load             ) [ 00000000]
icmp_ln55_9            (icmp             ) [ 00101000]
icmp_ln76              (icmp             ) [ 00111110]
br_ln76                (br               ) [ 00000000]
store_ln89             (store            ) [ 00000000]
select_ln91            (select           ) [ 00000000]
add_ln91               (add              ) [ 00000000]
store_ln91             (store            ) [ 00000000]
br_ln0                 (br               ) [ 00000000]
store_ln78             (store            ) [ 00000000]
store_ln79             (store            ) [ 00000000]
pY_2_load_1            (load             ) [ 00000000]
add_ln80               (add              ) [ 00101000]
specloopname_ln0       (specloopname     ) [ 00000000]
empty                  (speclooptripcount) [ 00000000]
specpipeline_ln0       (specpipeline     ) [ 00000000]
specloopname_ln0       (specloopname     ) [ 00000000]
kernel_data_V_8_2_load (load             ) [ 00000000]
kernel_data_V_8_3_load (load             ) [ 00000000]
kernel_data_V_8_6_load (load             ) [ 00000000]
kernel_data_V_8_7_load (load             ) [ 00000000]
store_ln214            (store            ) [ 00000000]
store_ln214            (store            ) [ 00000000]
store_ln214            (store            ) [ 00000000]
store_ln214            (store            ) [ 00000000]
sY_2_load              (load             ) [ 00000000]
icmp_ln55_7            (icmp             ) [ 00000000]
pY_2_load              (load             ) [ 00000000]
icmp_ln55_8            (icmp             ) [ 00000000]
and_ln55               (and              ) [ 00000000]
and_ln55_3             (and              ) [ 00111110]
br_ln55                (br               ) [ 00000000]
icmp_ln1496            (icmp             ) [ 00000000]
xor_ln1496             (xor              ) [ 00000000]
select_ln65            (select           ) [ 00100100]
icmp_ln1496_19         (icmp             ) [ 00000000]
xor_ln1496_19          (xor              ) [ 00000000]
select_ln65_16         (select           ) [ 00100100]
icmp_ln1496_21         (icmp             ) [ 00000000]
xor_ln1496_21          (xor              ) [ 00000000]
select_ln65_1          (select           ) [ 00100100]
icmp_ln1496_22         (icmp             ) [ 00000000]
xor_ln1496_22          (xor              ) [ 00000000]
select_ln65_18         (select           ) [ 00100100]
icmp_ln80              (icmp             ) [ 00111110]
br_ln80                (br               ) [ 00000000]
store_ln84             (store            ) [ 00000000]
sY_2_load_1            (load             ) [ 00100100]
icmp_ln86              (icmp             ) [ 00100100]
store_ln81             (store            ) [ 00000000]
store_ln82             (store            ) [ 00000000]
br_ln83                (br               ) [ 00000000]
icmp_ln1496_20         (icmp             ) [ 00000000]
xor_ln1496_20          (xor              ) [ 00000000]
select_ln65_17         (select           ) [ 00100010]
icmp_ln1496_23         (icmp             ) [ 00000000]
xor_ln1496_23          (xor              ) [ 00000000]
select_ln65_19         (select           ) [ 00100010]
select_ln86            (select           ) [ 00000000]
add_ln86               (add              ) [ 00000000]
store_ln86             (store            ) [ 00000000]
br_ln0                 (br               ) [ 00000000]
tmp                    (bitconcatenate   ) [ 00000000]
write_ln174            (write            ) [ 00000000]
br_ln73                (br               ) [ 00000000]
ret_ln118              (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sY_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pY_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pX_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sX_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_data_V_8_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_8_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_data_V_8_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_8_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_data_V_8_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_8_6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_data_V_8_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_8_7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="line_buffer_Array_8_0_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_8_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="line_buffer_Array_8_0_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_8_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[29 x i16]P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadInputHeight_ReadInputWidth_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="data_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_read/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln174_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/6 "/>
</bind>
</comp>

<comp id="93" class="1005" name="indvar_flatten_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="10" slack="1"/>
<pin id="95" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="indvar_flatten_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="1"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="10" slack="0"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="add_ln109_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="10" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln109_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="10" slack="0"/>
<pin id="112" dir="0" index="1" bw="10" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="sX_2_load_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_2_load/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="icmp_ln55_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="pX_2_load_1_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_2_load_1/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add_ln76_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="shift_buffer_V_1_0_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="shift_buffer_V_1_0/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="shift_buffer_V_1_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="6" slack="0"/>
<pin id="144" dir="0" index="3" bw="6" slack="0"/>
<pin id="145" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="shift_buffer_V_1_1/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="shift_buffer_V_0_0_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="0" index="2" bw="16" slack="0"/>
<pin id="154" dir="0" index="3" bw="1" slack="0"/>
<pin id="155" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="shift_buffer_V_0_0/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_0_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="0" index="3" bw="1" slack="0"/>
<pin id="165" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="empty_62_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="0" index="2" bw="16" slack="0"/>
<pin id="174" dir="0" index="3" bw="1" slack="0"/>
<pin id="175" dir="1" index="4" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="empty_62/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="pX_2_load_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_2_load/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln55_9_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55_9/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln76_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln89_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="select_ln91_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln91/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln91_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln91_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln78_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln79_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="pY_2_load_1_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_2_load_1/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln80_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="kernel_data_V_8_2_load_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_8_2_load/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="kernel_data_V_8_3_load_load_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="0"/>
<pin id="246" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_8_3_load/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="kernel_data_V_8_6_load_load_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_8_6_load/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="kernel_data_V_8_7_load_load_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_8_7_load/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln214_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="1"/>
<pin id="258" dir="0" index="1" bw="16" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln214_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="1"/>
<pin id="263" dir="0" index="1" bw="16" slack="0"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln214_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="1"/>
<pin id="268" dir="0" index="1" bw="16" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln214_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="1"/>
<pin id="273" dir="0" index="1" bw="16" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="sY_2_load_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_2_load/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="icmp_ln55_7_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55_7/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="pY_2_load_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_2_load/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="icmp_ln55_8_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55_8/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="and_ln55_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="1"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln55/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="and_ln55_3_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln55_3/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="icmp_ln1496_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="0"/>
<pin id="309" dir="0" index="1" bw="16" slack="1"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="xor_ln1496_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1496/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="select_ln65_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="16" slack="0"/>
<pin id="321" dir="0" index="2" bw="16" slack="1"/>
<pin id="322" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="icmp_ln1496_19_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="0"/>
<pin id="327" dir="0" index="1" bw="16" slack="1"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_19/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="xor_ln1496_19_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1496_19/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="select_ln65_16_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="16" slack="0"/>
<pin id="339" dir="0" index="2" bw="16" slack="1"/>
<pin id="340" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_16/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln1496_21_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="0"/>
<pin id="345" dir="0" index="1" bw="16" slack="1"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_21/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="xor_ln1496_21_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1496_21/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="select_ln65_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="16" slack="0"/>
<pin id="357" dir="0" index="2" bw="16" slack="1"/>
<pin id="358" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_1/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="icmp_ln1496_22_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="0"/>
<pin id="363" dir="0" index="1" bw="16" slack="1"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_22/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="xor_ln1496_22_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1496_22/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="select_ln65_18_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="16" slack="0"/>
<pin id="375" dir="0" index="2" bw="16" slack="1"/>
<pin id="376" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_18/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="icmp_ln80_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln84_store_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="1"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="sY_2_load_1_load_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_2_load_1/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln86_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="store_ln81_store_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="store_ln82_store_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="0"/>
<pin id="408" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="icmp_ln1496_20_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="1"/>
<pin id="413" dir="0" index="1" bw="16" slack="1"/>
<pin id="414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_20/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="xor_ln1496_20_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1496_20/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="select_ln65_17_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="16" slack="1"/>
<pin id="424" dir="0" index="2" bw="16" slack="1"/>
<pin id="425" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_17/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="icmp_ln1496_23_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="1"/>
<pin id="429" dir="0" index="1" bw="16" slack="1"/>
<pin id="430" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_23/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="xor_ln1496_23_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1496_23/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="select_ln65_19_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="16" slack="1"/>
<pin id="440" dir="0" index="2" bw="16" slack="1"/>
<pin id="441" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_19/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="select_ln86_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="1"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="0" index="2" bw="32" slack="0"/>
<pin id="447" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86/5 "/>
</bind>
</comp>

<comp id="450" class="1004" name="add_ln86_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/5 "/>
</bind>
</comp>

<comp id="455" class="1004" name="store_ln86_store_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="0" index="1" bw="16" slack="1"/>
<pin id="464" dir="0" index="2" bw="16" slack="1"/>
<pin id="465" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="468" class="1005" name="add_ln109_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="10" slack="0"/>
<pin id="470" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln109 "/>
</bind>
</comp>

<comp id="473" class="1005" name="icmp_ln109_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="1"/>
<pin id="475" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109 "/>
</bind>
</comp>

<comp id="477" class="1005" name="sX_2_load_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="1"/>
<pin id="479" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sX_2_load "/>
</bind>
</comp>

<comp id="482" class="1005" name="icmp_ln55_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="1"/>
<pin id="484" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln55 "/>
</bind>
</comp>

<comp id="487" class="1005" name="add_ln76_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="1"/>
<pin id="489" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln76 "/>
</bind>
</comp>

<comp id="493" class="1005" name="shift_buffer_V_1_0_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="1"/>
<pin id="495" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shift_buffer_V_1_0 "/>
</bind>
</comp>

<comp id="500" class="1005" name="shift_buffer_V_1_1_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="16" slack="1"/>
<pin id="502" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shift_buffer_V_1_1 "/>
</bind>
</comp>

<comp id="507" class="1005" name="shift_buffer_V_0_0_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="16" slack="1"/>
<pin id="509" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shift_buffer_V_0_0 "/>
</bind>
</comp>

<comp id="514" class="1005" name="p_0_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="16" slack="1"/>
<pin id="516" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

<comp id="521" class="1005" name="icmp_ln55_9_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="1"/>
<pin id="523" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln55_9 "/>
</bind>
</comp>

<comp id="526" class="1005" name="icmp_ln76_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="1"/>
<pin id="528" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="530" class="1005" name="add_ln80_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="1"/>
<pin id="532" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln80 "/>
</bind>
</comp>

<comp id="536" class="1005" name="and_ln55_3_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="1"/>
<pin id="538" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln55_3 "/>
</bind>
</comp>

<comp id="540" class="1005" name="select_ln65_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="1"/>
<pin id="542" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65 "/>
</bind>
</comp>

<comp id="546" class="1005" name="select_ln65_16_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="16" slack="1"/>
<pin id="548" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_16 "/>
</bind>
</comp>

<comp id="552" class="1005" name="select_ln65_1_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="16" slack="1"/>
<pin id="554" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_1 "/>
</bind>
</comp>

<comp id="558" class="1005" name="select_ln65_18_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="16" slack="1"/>
<pin id="560" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_18 "/>
</bind>
</comp>

<comp id="564" class="1005" name="icmp_ln80_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="1"/>
<pin id="566" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="568" class="1005" name="sY_2_load_1_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sY_2_load_1 "/>
</bind>
</comp>

<comp id="573" class="1005" name="icmp_ln86_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="1"/>
<pin id="575" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln86 "/>
</bind>
</comp>

<comp id="578" class="1005" name="select_ln65_17_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="16" slack="1"/>
<pin id="580" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_17 "/>
</bind>
</comp>

<comp id="583" class="1005" name="select_ln65_19_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="16" slack="1"/>
<pin id="585" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_19 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="40" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="78" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="32" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="97" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="34" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="97" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="38" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="38" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="80" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="80" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="148"><net_src comp="44" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="149"><net_src comp="46" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="156"><net_src comp="48" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="50" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="136" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="159"><net_src comp="52" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="166"><net_src comp="48" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="54" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="168"><net_src comp="56" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="169"><net_src comp="58" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="176"><net_src comp="48" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="54" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="140" pin="4"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="52" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="183"><net_src comp="8" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="60" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="8" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="62" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="206"><net_src comp="38" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="200" pin="3"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="207" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="10" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="28" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="8" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="28" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="10" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="6" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="38" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="12" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="14" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="16" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="18" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="12" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="14" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="16" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="18" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="4" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="38" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="6" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="28" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="296" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="280" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="240" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="307" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="52" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="240" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="329"><net_src comp="248" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="325" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="52" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="341"><net_src comp="330" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="248" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="347"><net_src comp="244" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="343" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="52" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="244" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="365"><net_src comp="252" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="361" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="52" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="377"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="252" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="383"><net_src comp="60" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="6" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="392"><net_src comp="4" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="389" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="38" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="28" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="6" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="28" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="4" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="419"><net_src comp="411" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="52" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="426"><net_src comp="415" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="435"><net_src comp="427" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="52" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="442"><net_src comp="431" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="448"><net_src comp="62" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="449"><net_src comp="38" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="454"><net_src comp="443" pin="3"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="450" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="4" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="466"><net_src comp="76" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="461" pin="3"/><net_sink comp="86" pin=2"/></net>

<net id="471"><net_src comp="104" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="476"><net_src comp="110" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="116" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="485"><net_src comp="120" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="490"><net_src comp="130" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="496"><net_src comp="136" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="499"><net_src comp="493" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="503"><net_src comp="140" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="506"><net_src comp="500" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="510"><net_src comp="150" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="513"><net_src comp="507" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="517"><net_src comp="160" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="520"><net_src comp="514" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="524"><net_src comp="184" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="529"><net_src comp="190" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="234" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="535"><net_src comp="530" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="539"><net_src comp="301" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="318" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="545"><net_src comp="540" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="549"><net_src comp="336" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="555"><net_src comp="354" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="561"><net_src comp="372" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="563"><net_src comp="558" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="567"><net_src comp="379" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="389" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="576"><net_src comp="393" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="581"><net_src comp="421" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="586"><net_src comp="437" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="461" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {6 }
	Port: sY_2 | {4 5 }
	Port: pY_2 | {4 }
	Port: pX_2 | {3 }
	Port: sX_2 | {3 }
	Port: kernel_data_V_8_2 | {4 }
	Port: kernel_data_V_8_3 | {4 }
	Port: kernel_data_V_8_6 | {4 }
	Port: kernel_data_V_8_7 | {4 }
	Port: line_buffer_Array_8_0_0 | {3 }
	Port: line_buffer_Array_8_0_1 | {3 }
 - Input state : 
	Port: pooling2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config11> : data | {3 }
	Port: pooling2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config11> : sY_2 | {4 }
	Port: pooling2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config11> : pY_2 | {3 4 }
	Port: pooling2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config11> : pX_2 | {2 3 }
	Port: pooling2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config11> : sX_2 | {2 }
	Port: pooling2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config11> : kernel_data_V_8_2 | {4 }
	Port: pooling2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config11> : kernel_data_V_8_3 | {4 }
	Port: pooling2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config11> : kernel_data_V_8_6 | {4 }
	Port: pooling2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config11> : kernel_data_V_8_7 | {4 }
	Port: pooling2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config11> : line_buffer_Array_8_0_0 | {3 }
	Port: pooling2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config11> : line_buffer_Array_8_0_1 | {3 }
  - Chain level:
	State 1
	State 2
		add_ln109 : 1
		icmp_ln109 : 1
		br_ln109 : 2
		icmp_ln55 : 1
		br_ln55 : 2
		add_ln76 : 1
	State 3
		shift_buffer_V_0_0 : 1
		empty_62 : 1
		icmp_ln55_9 : 1
		br_ln76 : 1
		add_ln91 : 1
		store_ln91 : 2
		add_ln80 : 1
	State 4
		icmp_ln55_7 : 1
		icmp_ln55_8 : 1
		and_ln55 : 2
		and_ln55_3 : 2
		br_ln55 : 2
		icmp_ln1496 : 1
		xor_ln1496 : 2
		select_ln65 : 2
		icmp_ln1496_19 : 1
		xor_ln1496_19 : 2
		select_ln65_16 : 2
		icmp_ln1496_21 : 1
		xor_ln1496_21 : 2
		select_ln65_1 : 2
		icmp_ln1496_22 : 1
		xor_ln1496_22 : 2
		select_ln65_18 : 2
		br_ln80 : 1
		icmp_ln86 : 1
	State 5
		xor_ln1496_20 : 1
		select_ln65_17 : 1
		xor_ln1496_23 : 1
		select_ln65_19 : 1
		add_ln86 : 1
		store_ln86 : 2
	State 6
		write_ln174 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |     icmp_ln109_fu_110     |    0    |    11   |
|          |      icmp_ln55_fu_120     |    0    |    18   |
|          |     icmp_ln55_9_fu_184    |    0    |    18   |
|          |      icmp_ln76_fu_190     |    0    |    18   |
|          |     icmp_ln55_7_fu_280    |    0    |    18   |
|          |     icmp_ln55_8_fu_290    |    0    |    18   |
|   icmp   |     icmp_ln1496_fu_307    |    0    |    13   |
|          |   icmp_ln1496_19_fu_325   |    0    |    13   |
|          |   icmp_ln1496_21_fu_343   |    0    |    13   |
|          |   icmp_ln1496_22_fu_361   |    0    |    13   |
|          |      icmp_ln80_fu_379     |    0    |    18   |
|          |      icmp_ln86_fu_393     |    0    |    18   |
|          |   icmp_ln1496_20_fu_411   |    0    |    13   |
|          |   icmp_ln1496_23_fu_427   |    0    |    13   |
|----------|---------------------------|---------|---------|
|          |      add_ln109_fu_104     |    0    |    13   |
|          |      add_ln76_fu_130      |    0    |    39   |
|    add   |      add_ln91_fu_207      |    0    |    39   |
|          |      add_ln80_fu_234      |    0    |    39   |
|          |      add_ln86_fu_450      |    0    |    39   |
|----------|---------------------------|---------|---------|
|          |     select_ln91_fu_200    |    0    |    32   |
|          |     select_ln65_fu_318    |    0    |    16   |
|          |   select_ln65_16_fu_336   |    0    |    16   |
|  select  |    select_ln65_1_fu_354   |    0    |    16   |
|          |   select_ln65_18_fu_372   |    0    |    16   |
|          |   select_ln65_17_fu_421   |    0    |    16   |
|          |   select_ln65_19_fu_437   |    0    |    16   |
|          |     select_ln86_fu_443    |    0    |    32   |
|----------|---------------------------|---------|---------|
|          |     xor_ln1496_fu_312     |    0    |    2    |
|          |    xor_ln1496_19_fu_330   |    0    |    2    |
|    xor   |    xor_ln1496_21_fu_348   |    0    |    2    |
|          |    xor_ln1496_22_fu_366   |    0    |    2    |
|          |    xor_ln1496_20_fu_415   |    0    |    2    |
|          |    xor_ln1496_23_fu_431   |    0    |    2    |
|----------|---------------------------|---------|---------|
|    and   |      and_ln55_fu_296      |    0    |    2    |
|          |     and_ln55_3_fu_301     |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   |    data_read_read_fu_80   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |  write_ln174_write_fu_86  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  | shift_buffer_V_1_0_fu_136 |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect| shift_buffer_V_1_1_fu_140 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          | shift_buffer_V_0_0_fu_150 |    0    |    0    |
|memshiftread|         p_0_fu_160        |    0    |    0    |
|          |      empty_62_fu_170      |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|         tmp_fu_461        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   560   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln109_reg_468    |   10   |
|     add_ln76_reg_487     |   32   |
|     add_ln80_reg_530     |   32   |
|    and_ln55_3_reg_536    |    1   |
|    icmp_ln109_reg_473    |    1   |
|    icmp_ln55_9_reg_521   |    1   |
|     icmp_ln55_reg_482    |    1   |
|     icmp_ln76_reg_526    |    1   |
|     icmp_ln80_reg_564    |    1   |
|     icmp_ln86_reg_573    |    1   |
|   indvar_flatten_reg_93  |   10   |
|        p_0_reg_514       |   16   |
|     sX_2_load_reg_477    |   32   |
|    sY_2_load_1_reg_568   |   32   |
|  select_ln65_16_reg_546  |   16   |
|  select_ln65_17_reg_578  |   16   |
|  select_ln65_18_reg_558  |   16   |
|  select_ln65_19_reg_583  |   16   |
|   select_ln65_1_reg_552  |   16   |
|    select_ln65_reg_540   |   16   |
|shift_buffer_V_0_0_reg_507|   16   |
|shift_buffer_V_1_0_reg_493|   16   |
|shift_buffer_V_1_1_reg_500|   16   |
+--------------------------+--------+
|           Total          |   315  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   560  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   315  |    -   |
+-----------+--------+--------+
|   Total   |   315  |   560  |
+-----------+--------+--------+
