
AVRASM ver. 2.1.30  D:\javad joon\javad1\Debug\List\j1.asm Sun Jan 21 13:24:33 2018

D:\javad joon\javad1\Debug\List\j1.asm(1086): warning: Register r5 already defined by the .DEF directive
D:\javad joon\javad1\Debug\List\j1.asm(1087): warning: Register r4 already defined by the .DEF directive
D:\javad joon\javad1\Debug\List\j1.asm(1088): warning: Register r7 already defined by the .DEF directive
D:\javad joon\javad1\Debug\List\j1.asm(1089): warning: Register r6 already defined by the .DEF directive
D:\javad joon\javad1\Debug\List\j1.asm(1090): warning: Register r9 already defined by the .DEF directive
D:\javad joon\javad1\Debug\List\j1.asm(1091): warning: Register r8 already defined by the .DEF directive
D:\javad joon\javad1\Debug\List\j1.asm(1092): warning: Register r11 already defined by the .DEF directive
D:\javad joon\javad1\Debug\List\j1.asm(1093): warning: Register r10 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega8A
                 ;Program type           : Application
                 ;Clock frequency        : 8.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega8A
                 	#pragma AVRPART MEMORY PROG_FLASH 8192
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	RCALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _state=R5
                 	.DEF _trans=R4
                 	.DEF _flag=R7
                 	.DEF _counter_str=R6
                 	.DEF _i=R9
                 	.DEF _rx_wr_index=R8
                 	.DEF _rx_rd_index=R11
                 	.DEF _rx_counter=R10
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 c026      	RJMP __RESET
000001 c051      	RJMP _ext_int0_isr
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 cff7      	RJMP 0x00
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b c058      	RJMP _usart_rx_isr
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
                 
                 _tbl10_G101:
000013 2710
000014 03e8
000015 0064
000016 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
000017 0001      	.DB  0x1,0x0
                 _tbl16_G101:
000018 1000
000019 0100
00001a 0010
00001b 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;REGISTER BIT VARIABLES INITIALIZATION
                 __REG_BIT_VARS:
00001c 0000      	.DW  0x0000
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
00001d 0000
00001e 0000      	.DB  0x0,0x0,0x0,0x0
00001f 0000      	.DB  0x0,0x0
                 
                 
                 __GLOBAL_INI_TBL:
000020 0001      	.DW  0x01
000021 0002      	.DW  0x02
000022 0038      	.DW  __REG_BIT_VARS*2
                 
000023 0006      	.DW  0x06
000024 0006      	.DW  0x06
000025 003a      	.DW  __REG_VARS*2
                 
                 _0xFFFFFFFF:
000026 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000027 94f8      	CLI
000028 27ee      	CLR  R30
000029 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00002a e0f1      	LDI  R31,1
00002b bffb      	OUT  GICR,R31
00002c bfeb      	OUT  GICR,R30
00002d bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
00002e e08d      	LDI  R24,(14-2)+1
00002f e0a2      	LDI  R26,2
000030 27bb      	CLR  R27
                 __CLEAR_REG:
000031 93ed      	ST   X+,R30
000032 958a      	DEC  R24
000033 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000034 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000035 e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000036 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000037 93ed      	ST   X+,R30
000038 9701      	SBIW R24,1
000039 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00003a e4e0      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00003b e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00003c 9185      	LPM  R24,Z+
00003d 9195      	LPM  R25,Z+
00003e 9700      	SBIW R24,0
00003f f061      	BREQ __GLOBAL_INI_END
000040 91a5      	LPM  R26,Z+
000041 91b5      	LPM  R27,Z+
000042 9005      	LPM  R0,Z+
000043 9015      	LPM  R1,Z+
000044 01bf      	MOVW R22,R30
000045 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000046 9005      	LPM  R0,Z+
000047 920d      	ST   X+,R0
000048 9701      	SBIW R24,1
000049 f7e1      	BRNE __GLOBAL_INI_LOOP
00004a 01fb      	MOVW R30,R22
00004b cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00004c e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00004d bfed      	OUT  SPL,R30
00004e e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
00004f bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000050 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000051 e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000052 c07d      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 12/5/2017
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega8A
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;
                 ;#include <mega8.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <delay.h>
                 ;#include <string.h>
                 ;char state,trans,flag=0,counter_str=0,str[50],i;
                 ;// Declare your global variables here
                 ;
                 ;// External Interrupt 0 service routine
                 ;interrupt [EXT_INT0] void ext_int0_isr(void)
                 ; 0000 0020 {
                 
                 	.CSEG
                 _ext_int0_isr:
                 ; .FSTART _ext_int0_isr
000053 d0d0      	RCALL SUBOPT_0x0
                 ; 0000 0021 GICR|=(0<<INT1) | (0<<INT0);
000054 b7eb      	IN   R30,0x3B
000055 bfeb      	OUT  0x3B,R30
                 ; 0000 0022 // Place your code here
                 ; 0000 0023  delay_ms(50);
000056 e3a2      	LDI  R26,LOW(50)
000057 e0b0      	LDI  R27,0
000058 d0de      	RCALL _delay_ms
                 ; 0000 0024      state=PORTC&(1<<PORTC5);
000059 d0d8      	RCALL SUBOPT_0x1
                 ; 0000 0025                if(state==0)
00005a f419      	BRNE _0x3
                 ; 0000 0026                {
                 ; 0000 0027                   PORTC|=(1<<PORTC5);   //TURN ON LAMP
00005b 9aad      	SBI  0x15,5
                 ; 0000 0028                        PORTC&=~(1<<PORTC4);  //LED FOR NIGHT SIGN
00005c 98ac      	CBI  0x15,4
                 ; 0000 0029                }
                 ; 0000 002A                else
00005d c002      	RJMP _0x4
                 _0x3:
                 ; 0000 002B                {
                 ; 0000 002C                      PORTC&=~(1<<PORTC5);   //TURN OFF LAMP
00005e 98ad      	CBI  0x15,5
                 ; 0000 002D                     PORTC|=(1<<PORTC4);  //LED FOR NIGHT SIGN
00005f 9aac      	SBI  0x15,4
                 ; 0000 002E                }
                 _0x4:
                 ; 0000 002F                GICR|=(0<<INT1) | (1<<INT0);
000060 b7eb      	IN   R30,0x3B
000061 64e0      	ORI  R30,0x40
000062 bfeb      	OUT  0x3B,R30
                 ; 0000 0030 }
000063 c05e      	RJMP _0x27
                 ; .FEND
                 ;
                 ;#define DATA_REGISTER_EMPTY (1<<UDRE)
                 ;#define RX_COMPLETE (1<<RXC)
                 ;#define FRAMING_ERROR (1<<FE)
                 ;#define PARITY_ERROR (1<<UPE)
                 ;#define DATA_OVERRUN (1<<DOR)
                 ;
                 ;// USART Receiver buffer
                 ;#define RX_BUFFER_SIZE 8
                 ;char rx_buffer[RX_BUFFER_SIZE];
                 ;
                 ;#if RX_BUFFER_SIZE <= 256
                 ;unsigned char rx_wr_index=0,rx_rd_index=0;
                 ;#else
                 ;unsigned int rx_wr_index=0,rx_rd_index=0;
                 ;#endif
                 ;
                 ;#if RX_BUFFER_SIZE < 256
                 ;unsigned char rx_counter=0;
                 ;#else
                 ;unsigned int rx_counter=0;
                 ;#endif
                 ;
                 ;// This flag is set on USART Receiver buffer overflow
                 ;bit rx_buffer_overflow;
                 ;
                 ;// USART Receiver interrupt service routine
                 ;interrupt [USART_RXC] void usart_rx_isr(void)
                 ; 0000 004D {
                 _usart_rx_isr:
                 ; .FSTART _usart_rx_isr
000064 d0bf      	RCALL SUBOPT_0x0
                 ; 0000 004E    char status,data;
                 ; 0000 004F    status=UCSRA;
000065 d0db      	RCALL __SAVELOCR2
                 ;	status -> R17
                 ;	data -> R16
000066 b11b      	IN   R17,11
                 ; 0000 0050    data=UDR;
000067 b10c      	IN   R16,12
                 ; 0000 0051    if ((status & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0)
000068 2fe1      	MOV  R30,R17
000069 71ec      	ANDI R30,LOW(0x1C)
00006a f009      	BREQ PC+2
00006b c054      	RJMP _0x5
                 ; 0000 0052    {
                 ; 0000 0053       if(flag==0)
00006c 2077      	TST  R7
00006d f4e1      	BRNE _0x6
                 ; 0000 0054       {
                 ; 0000 0055              if (data=='1')
00006e 3301      	CPI  R16,49
00006f f419      	BRNE _0x7
                 ; 0000 0056              {
                 ; 0000 0057                PORTC|=(1<<PORTC5);   //TURN ON LAMP
000070 9aad      	SBI  0x15,5
                 ; 0000 0058                PORTC&=~(1<<PORTC4);  //LED FOR NIGHT SIGN
000071 98ac      	CBI  0x15,4
                 ; 0000 0059 
                 ; 0000 005A              }
                 ; 0000 005B              else if (data=='2')
000072 c016      	RJMP _0x8
                 _0x7:
000073 3302      	CPI  R16,50
000074 f419      	BRNE _0x9
                 ; 0000 005C              {
                 ; 0000 005D                PORTC&=~(1<<PORTC5);   //TURN OFF LAMP
000075 98ad      	CBI  0x15,5
                 ; 0000 005E                PORTC|=(1<<PORTC4);  //LED FOR NIGHT SIGN
000076 9aac      	SBI  0x15,4
                 ; 0000 005F              }
                 ; 0000 0060              else if (data=='3')
000077 c011      	RJMP _0xA
                 _0x9:
000078 3303      	CPI  R16,51
000079 f451      	BRNE _0xB
                 ; 0000 0061              {
                 ; 0000 0062                state=PORTC&(1<<PORTC5);
00007a d0b7      	RCALL SUBOPT_0x1
                 ; 0000 0063                if(state==0)
00007b f411      	BRNE _0xC
                 ; 0000 0064                {
                 ; 0000 0065                     trans=0x30;
00007c e3e0      	LDI  R30,LOW(48)
00007d c001      	RJMP _0x26
                 ; 0000 0066                }
                 ; 0000 0067                else
                 _0xC:
                 ; 0000 0068                {
                 ; 0000 0069                     trans=0x31;
00007e e3e1      	LDI  R30,LOW(49)
                 _0x26:
00007f 2e4e      	MOV  R4,R30
                 ; 0000 006A                }
                 ; 0000 006B                while(!(UCSRA&(1<<5)));
                 _0xE:
000080 9b5d      	SBIS 0xB,5
000081 cffe      	RJMP _0xE
                 ; 0000 006C                UDR=trans;
000082 b84c      	OUT  0xC,R4
                 ; 0000 006D              }
                 ; 0000 006E              else if (data=='4')
000083 c005      	RJMP _0x11
                 _0xB:
000084 3304      	CPI  R16,52
000085 f419      	BRNE _0x12
                 ; 0000 006F              {
                 ; 0000 0070                flag=1;
000086 e0e1      	LDI  R30,LOW(1)
000087 2e7e      	MOV  R7,R30
                 ; 0000 0071                counter_str=0;
000088 2466      	CLR  R6
                 ; 0000 0072              }
                 ; 0000 0073       }
                 _0x12:
                 _0x11:
                 _0xA:
                 _0x8:
                 ; 0000 0074       else
000089 c025      	RJMP _0x13
                 _0x6:
                 ; 0000 0075       {
                 ; 0000 0076        if(data=='9')    //0x09=tab
00008a 3309      	CPI  R16,57
00008b f4e9      	BRNE _0x14
                 ; 0000 0077        {
                 ; 0000 0078           flag=0;
00008c 2477      	CLR  R7
                 ; 0000 0079           delay_ms(5000);
00008d e8a8      	LDI  R26,LOW(5000)
00008e e1b3      	LDI  R27,HIGH(5000)
00008f d0a7      	RCALL _delay_ms
                 ; 0000 007A           for( i =0;i<counter_str;i++)
000090 2499      	CLR  R9
                 _0x16:
000091 1496      	CP   R9,R6
000092 f450      	BRSH _0x17
                 ; 0000 007B           {
                 ; 0000 007C                while(!(UCSRA&(1<<5)));
                 _0x18:
000093 9b5d      	SBIS 0xB,5
000094 cffe      	RJMP _0x18
                 ; 0000 007D                UDR=str[i];
000095 2de9      	MOV  R30,R9
000096 e0f0      	LDI  R31,0
000097 5ae0      	SUBI R30,LOW(-_str)
000098 4ffe      	SBCI R31,HIGH(-_str)
000099 81e0      	LD   R30,Z
00009a b9ec      	OUT  0xC,R30
                 ; 0000 007E           }
00009b 9493      	INC  R9
00009c cff4      	RJMP _0x16
                 _0x17:
                 ; 0000 007F           memset(str,0,strlen(str));
00009d e6e0      	LDI  R30,LOW(_str)
00009e e0f1      	LDI  R31,HIGH(_str)
00009f 93fa      	ST   -Y,R31
0000a0 93ea      	ST   -Y,R30
0000a1 e0e0      	LDI  R30,LOW(0)
0000a2 93ea      	ST   -Y,R30
0000a3 e6a0      	LDI  R26,LOW(_str)
0000a4 e0b1      	LDI  R27,HIGH(_str)
0000a5 d072      	RCALL _strlen
0000a6 01df      	MOVW R26,R30
0000a7 d060      	RCALL _memset
                 ; 0000 0080        }
                 ; 0000 0081        else
0000a8 c006      	RJMP _0x1B
                 _0x14:
                 ; 0000 0082        {
                 ; 0000 0083         /*  if (counter_str==5 & data=='N')
                 ; 0000 0084           {
                 ; 0000 0085 
                 ; 0000 0086           } */
                 ; 0000 0087           str[counter_str]=data;
0000a9 2de6      	MOV  R30,R6
0000aa e0f0      	LDI  R31,0
0000ab 5ae0      	SUBI R30,LOW(-_str)
0000ac 4ffe      	SBCI R31,HIGH(-_str)
0000ad 8300      	ST   Z,R16
                 ; 0000 0088           counter_str++;
0000ae 9463      	INC  R6
                 ; 0000 0089        }
                 _0x1B:
                 ; 0000 008A       }
                 _0x13:
                 ; 0000 008B 
                 ; 0000 008C    rx_buffer[rx_wr_index++]=data;
0000af 2de8      	MOV  R30,R8
0000b0 9483      	INC  R8
0000b1 e0f0      	LDI  R31,0
0000b2 56ee      	SUBI R30,LOW(-_rx_buffer)
0000b3 4ffe      	SBCI R31,HIGH(-_rx_buffer)
0000b4 8300      	ST   Z,R16
                 ; 0000 008D #if RX_BUFFER_SIZE == 256
                 ; 0000 008E    // special case for receiver buffer size=256
                 ; 0000 008F    if (++rx_counter == 0) rx_buffer_overflow=1;
                 ; 0000 0090 #else
                 ; 0000 0091    if (rx_wr_index == RX_BUFFER_SIZE) rx_wr_index=0;
0000b5 e0e8      	LDI  R30,LOW(8)
0000b6 15e8      	CP   R30,R8
0000b7 f409      	BRNE _0x1C
0000b8 2488      	CLR  R8
                 ; 0000 0092    if (++rx_counter == RX_BUFFER_SIZE)
                 _0x1C:
0000b9 94a3      	INC  R10
0000ba e0e8      	LDI  R30,LOW(8)
0000bb 15ea      	CP   R30,R10
0000bc f419      	BRNE _0x1D
                 ; 0000 0093       {
                 ; 0000 0094       rx_counter=0;
0000bd 24aa      	CLR  R10
                 ; 0000 0095       rx_buffer_overflow=1;
0000be 9468      	SET
0000bf f820      	BLD  R2,0
                 ; 0000 0096       }
                 ; 0000 0097 #endif
                 ; 0000 0098    }
                 _0x1D:
                 ; 0000 0099 }
                 _0x5:
0000c0 9109      	LD   R16,Y+
0000c1 9119      	LD   R17,Y+
                 _0x27:
0000c2 91e9      	LD   R30,Y+
0000c3 bfef      	OUT  SREG,R30
0000c4 91f9      	LD   R31,Y+
0000c5 91e9      	LD   R30,Y+
0000c6 91b9      	LD   R27,Y+
0000c7 91a9      	LD   R26,Y+
0000c8 9199      	LD   R25,Y+
0000c9 9189      	LD   R24,Y+
0000ca 9179      	LD   R23,Y+
0000cb 9169      	LD   R22,Y+
0000cc 90f9      	LD   R15,Y+
0000cd 9019      	LD   R1,Y+
0000ce 9009      	LD   R0,Y+
0000cf 9518      	RETI
                 ; .FEND
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Get a character from the USART Receiver buffer
                 ;#define _ALTERNATE_GETCHAR_
                 ;#pragma used+
                 ;char getchar(void)
                 ; 0000 00A0 {
                 ; 0000 00A1 char data;
                 ; 0000 00A2 while (rx_counter==0);
                 ;	data -> R17
                 ; 0000 00A3 data=rx_buffer[rx_rd_index++];
                 ; 0000 00A4 #if RX_BUFFER_SIZE != 256
                 ; 0000 00A5 if (rx_rd_index == RX_BUFFER_SIZE) rx_rd_index=0;
                 ; 0000 00A6 #endif
                 ; 0000 00A7 #asm("cli")
                 ; 0000 00A8 --rx_counter;
                 ; 0000 00A9 #asm("sei")
                 ; 0000 00AA return data;
                 ; 0000 00AB }
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;
                 ;void main(void)
                 ; 0000 00B3 {
                 _main:
                 ; .FSTART _main
                 ; 0000 00B4 // Declare your local variables here
                 ; 0000 00B5 
                 ; 0000 00B6 // Input/Output Ports initialization
                 ; 0000 00B7 // Port B initialization
                 ; 0000 00B8 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00B9 DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
0000d0 e0e0      	LDI  R30,LOW(0)
0000d1 bbe7      	OUT  0x17,R30
                 ; 0000 00BA // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00BB PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0000d2 bbe8      	OUT  0x18,R30
                 ; 0000 00BC 
                 ; 0000 00BD // Port C initialization
                 ; 0000 00BE // Function: Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00BF DDRC=(0<<DDC6) | (1<<DDC5) | (1<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
0000d3 e3e0      	LDI  R30,LOW(48)
0000d4 bbe4      	OUT  0x14,R30
                 ; 0000 00C0 // State: Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00C1 PORTC=(0<<PORTC6) | (0<<PORTC5) | (1<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
0000d5 e1e0      	LDI  R30,LOW(16)
0000d6 bbe5      	OUT  0x15,R30
                 ; 0000 00C2 
                 ; 0000 00C3 // Port D initialization
                 ; 0000 00C4 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00C5 DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
0000d7 e0e0      	LDI  R30,LOW(0)
0000d8 bbe1      	OUT  0x11,R30
                 ; 0000 00C6 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00C7 PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (1<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
0000d9 e0e4      	LDI  R30,LOW(4)
0000da bbe2      	OUT  0x12,R30
                 ; 0000 00C8 
                 ; 0000 00C9 // Timer/Counter 0 initialization
                 ; 0000 00CA // Clock source: System Clock
                 ; 0000 00CB // Clock value: Timer 0 Stopped
                 ; 0000 00CC TCCR0=(0<<CS02) | (0<<CS01) | (0<<CS00);
0000db e0e0      	LDI  R30,LOW(0)
0000dc bfe3      	OUT  0x33,R30
                 ; 0000 00CD TCNT0=0x00;
0000dd bfe2      	OUT  0x32,R30
                 ; 0000 00CE 
                 ; 0000 00CF // Timer/Counter 1 initialization
                 ; 0000 00D0 // Clock source: System Clock
                 ; 0000 00D1 // Clock value: Timer1 Stopped
                 ; 0000 00D2 // Mode: Normal top=0xFFFF
                 ; 0000 00D3 // OC1A output: Disconnected
                 ; 0000 00D4 // OC1B output: Disconnected
                 ; 0000 00D5 // Noise Canceler: Off
                 ; 0000 00D6 // Input Capture on Falling Edge
                 ; 0000 00D7 // Timer1 Overflow Interrupt: Off
                 ; 0000 00D8 // Input Capture Interrupt: Off
                 ; 0000 00D9 // Compare A Match Interrupt: Off
                 ; 0000 00DA // Compare B Match Interrupt: Off
                 ; 0000 00DB TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
0000de bdef      	OUT  0x2F,R30
                 ; 0000 00DC TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
0000df bdee      	OUT  0x2E,R30
                 ; 0000 00DD TCNT1H=0x00;
0000e0 bded      	OUT  0x2D,R30
                 ; 0000 00DE TCNT1L=0x00;
0000e1 bdec      	OUT  0x2C,R30
                 ; 0000 00DF ICR1H=0x00;
0000e2 bde7      	OUT  0x27,R30
                 ; 0000 00E0 ICR1L=0x00;
0000e3 bde6      	OUT  0x26,R30
                 ; 0000 00E1 OCR1AH=0x00;
0000e4 bdeb      	OUT  0x2B,R30
                 ; 0000 00E2 OCR1AL=0x00;
0000e5 bdea      	OUT  0x2A,R30
                 ; 0000 00E3 OCR1BH=0x00;
0000e6 bde9      	OUT  0x29,R30
                 ; 0000 00E4 OCR1BL=0x00;
0000e7 bde8      	OUT  0x28,R30
                 ; 0000 00E5 
                 ; 0000 00E6 // Timer/Counter 2 initialization
                 ; 0000 00E7 // Clock source: System Clock
                 ; 0000 00E8 // Clock value: Timer2 Stopped
                 ; 0000 00E9 // Mode: Normal top=0xFF
                 ; 0000 00EA // OC2 output: Disconnected
                 ; 0000 00EB ASSR=0<<AS2;
0000e8 bde2      	OUT  0x22,R30
                 ; 0000 00EC TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
0000e9 bde5      	OUT  0x25,R30
                 ; 0000 00ED TCNT2=0x00;
0000ea bde4      	OUT  0x24,R30
                 ; 0000 00EE OCR2=0x00;
0000eb bde3      	OUT  0x23,R30
                 ; 0000 00EF 
                 ; 0000 00F0 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 00F1 TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<TOIE0);
0000ec bfe9      	OUT  0x39,R30
                 ; 0000 00F2 
                 ; 0000 00F3 // External Interrupt(s) initialization
                 ; 0000 00F4 // INT0: On
                 ; 0000 00F5 // INT0 Mode: Falling Edge
                 ; 0000 00F6 // INT1: Off
                 ; 0000 00F7 GICR|=(0<<INT1) | (1<<INT0);
0000ed b7eb      	IN   R30,0x3B
0000ee 64e0      	ORI  R30,0x40
0000ef bfeb      	OUT  0x3B,R30
                 ; 0000 00F8 MCUCR=(0<<ISC11) | (0<<ISC10) | (1<<ISC01) | (0<<ISC00);
0000f0 e0e2      	LDI  R30,LOW(2)
0000f1 bfe5      	OUT  0x35,R30
                 ; 0000 00F9 GIFR=(0<<INTF1) | (1<<INTF0);
0000f2 e4e0      	LDI  R30,LOW(64)
0000f3 bfea      	OUT  0x3A,R30
                 ; 0000 00FA 
                 ; 0000 00FB // USART initialization
                 ; 0000 00FC // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 00FD // USART Receiver: On
                 ; 0000 00FE // USART Transmitter: On
                 ; 0000 00FF // USART Mode: Asynchronous
                 ; 0000 0100 // USART Baud Rate: 9600
                 ; 0000 0101 UCSRA=(0<<RXC) | (0<<TXC) | (0<<UDRE) | (0<<FE) | (0<<DOR) | (0<<UPE) | (0<<U2X) | (0<<MPCM);
0000f4 e0e0      	LDI  R30,LOW(0)
0000f5 b9eb      	OUT  0xB,R30
                 ; 0000 0102 UCSRB=(1<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (1<<RXEN) | (1<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
0000f6 e9e8      	LDI  R30,LOW(152)
0000f7 b9ea      	OUT  0xA,R30
                 ; 0000 0103 UCSRC=(1<<URSEL) | (0<<UMSEL) | (0<<UPM1) | (0<<UPM0) | (0<<USBS) | (1<<UCSZ1) | (1<<UCSZ0) | (0<<UCPOL);
0000f8 e8e6      	LDI  R30,LOW(134)
0000f9 bde0      	OUT  0x20,R30
                 ; 0000 0104 UBRRH=0x00;
0000fa e0e0      	LDI  R30,LOW(0)
0000fb bde0      	OUT  0x20,R30
                 ; 0000 0105 UBRRL=0x33;
0000fc e3e3      	LDI  R30,LOW(51)
0000fd b9e9      	OUT  0x9,R30
                 ; 0000 0106 
                 ; 0000 0107 // Analog Comparator initialization
                 ; 0000 0108 // Analog Comparator: Off
                 ; 0000 0109 // The Analog Comparator's positive input is
                 ; 0000 010A // connected to the AIN0 pin
                 ; 0000 010B // The Analog Comparator's negative input is
                 ; 0000 010C // connected to the AIN1 pin
                 ; 0000 010D ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
0000fe e8e0      	LDI  R30,LOW(128)
0000ff b9e8      	OUT  0x8,R30
                 ; 0000 010E SFIOR=(0<<ACME);
000100 e0e0      	LDI  R30,LOW(0)
000101 bfe0      	OUT  0x30,R30
                 ; 0000 010F 
                 ; 0000 0110 // ADC initialization
                 ; 0000 0111 // ADC disabled
                 ; 0000 0112 ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADFR) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
000102 b9e6      	OUT  0x6,R30
                 ; 0000 0113 
                 ; 0000 0114 // SPI initialization
                 ; 0000 0115 // SPI disabled
                 ; 0000 0116 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
000103 b9ed      	OUT  0xD,R30
                 ; 0000 0117 
                 ; 0000 0118 // TWI initialization
                 ; 0000 0119 // TWI disabled
                 ; 0000 011A TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
000104 bfe6      	OUT  0x36,R30
                 ; 0000 011B 
                 ; 0000 011C // Global enable interrupts
                 ; 0000 011D #asm("sei")
000105 9478      	sei
                 ; 0000 011E 
                 ; 0000 011F while (1)
                 _0x22:
                 ; 0000 0120       {
                 ; 0000 0121       // Place your code here
                 ; 0000 0122 
                 ; 0000 0123       }
000106 cfff      	RJMP _0x22
                 ; 0000 0124 }
                 _0x25:
000107 cfff      	RJMP _0x25
                 ; .FEND
                 
                 	.CSEG
                 _memset:
                 ; .FSTART _memset
000108 93ba      	ST   -Y,R27
000109 93aa      	ST   -Y,R26
00010a 81b9          ldd  r27,y+1
00010b 81a8          ld   r26,y
00010c 9610          adiw r26,0
00010d f031          breq memset1
00010e 81fc          ldd  r31,y+4
00010f 81eb          ldd  r30,y+3
000110 816a          ldd  r22,y+2
                 memset0:
000111 9361          st   z+,r22
000112 9711          sbiw r26,1
000113 f7e9          brne memset0
                 memset1:
000114 81eb          ldd  r30,y+3
000115 81fc          ldd  r31,y+4
000116 9625      	ADIW R28,5
000117 9508      	RET
                 ; .FEND
                 _strlen:
                 ; .FSTART _strlen
000118 93ba      	ST   -Y,R27
000119 93aa      	ST   -Y,R26
00011a 91a9          ld   r26,y+
00011b 91b9          ld   r27,y+
00011c 27ee          clr  r30
00011d 27ff          clr  r31
                 strlen0:
00011e 916d          ld   r22,x+
00011f 2366          tst  r22
000120 f011          breq strlen1
000121 9631          adiw r30,1
000122 cffb          rjmp strlen0
                 strlen1:
000123 9508          ret
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 _str:
000160           	.BYTE 0x32
                 _rx_buffer:
000192           	.BYTE 0x8
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:10 WORDS
                 SUBOPT_0x0:
000124 920a      	ST   -Y,R0
000125 921a      	ST   -Y,R1
000126 92fa      	ST   -Y,R15
000127 936a      	ST   -Y,R22
000128 937a      	ST   -Y,R23
000129 938a      	ST   -Y,R24
00012a 939a      	ST   -Y,R25
00012b 93aa      	ST   -Y,R26
00012c 93ba      	ST   -Y,R27
00012d 93ea      	ST   -Y,R30
00012e 93fa      	ST   -Y,R31
00012f b7ef      	IN   R30,SREG
000130 93ea      	ST   -Y,R30
000131 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x1:
000132 b3e5      	IN   R30,0x15
000133 72e0      	ANDI R30,LOW(0x20)
000134 2e5e      	MOV  R5,R30
000135 2055      	TST  R5
000136 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
000137 9610      	adiw r26,0
000138 f039      	breq __delay_ms1
                 __delay_ms0:
                +
000139 ed80     +LDI R24 , LOW ( 0x7D0 )
00013a e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
00013b 9701     +SBIW R24 , 1
00013c f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
00013d 95a8      	wdr
00013e 9711      	sbiw r26,1
00013f f7c9      	brne __delay_ms0
                 __delay_ms1:
000140 9508      	ret
                 
                 __SAVELOCR2:
000141 931a      	ST   -Y,R17
000142 930a      	ST   -Y,R16
000143 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8A register use summary:
r0 :   6 r1 :   3 r2 :   1 r3 :   0 r4 :   2 r5 :   2 r6 :   4 r7 :   3 
r8 :   4 r9 :   4 r10:   3 r11:   0 r12:   0 r13:   0 r14:   0 r15:   2 
r16:  10 r17:   4 r18:   0 r19:   0 r20:   0 r21:   0 r22:   8 r23:   2 
r24:  11 r25:   5 r26:  17 r27:  11 r28:   2 r29:   1 r30: 109 r31:  16 
x  :   4 y  :  44 z  :  11 
Registers used: 26 out of 35 (74.3%)

ATmega8A instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   0 
adiw  :   4 and   :   0 andi  :   2 asr   :   0 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :   5 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 
brlt  :   0 brmi  :   0 brne  :  16 brpl  :   0 brsh  :   1 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 cbi   :   4 
cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :   9 
cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   3 
cpc   :   0 cpi   :   5 cpse  :   0 dec   :   1 des   :   0 eor   :   0 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :   7 
inc   :   4 ld    :  19 ldd   :   6 ldi   :  46 lds   :   0 lpm   :   7 
lsl   :   0 lsr   :   0 mov   :   7 movw  :   4 mul   :   0 muls  :   0 
mulsu :   0 neg   :   0 nop   :   0 or    :   0 ori   :   2 out   :  47 
pop   :   0 push  :   0 rcall :   9 ret   :   6 reti  :   1 rjmp  :  36 
rol   :   0 ror   :   0 sbc   :   0 sbci  :   3 sbi   :   4 sbic  :   0 
sbis  :   2 sbiw  :   6 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 
seh   :   0 sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   1 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  27 std   :   0 
sts   :   0 sub   :   0 subi  :   3 swap  :   0 tst   :   3 wdr   :   1 

Instructions used: 36 out of 114 (31.6%)

ATmega8A memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000288    608     40    648    8192   7.9%
[.dseg] 0x000060 0x00019a      0     58     58    1024   5.7%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 8 warnings
