#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x75200c9fd50 .scope module, "testbench" "testbench" 2 5;
 .timescale -9 -10;
P_0x75200c9e840 .param/l "CLK_HALF_PERIOD" 0 2 10, +C4<00000000000000000000000000000101>;
P_0x75200c9e880 .param/l "TP" 0 2 9, +C4<00000000000000000000000000000001>;
v0x75200ca3800_0 .var *"_ivl_0", 0 0; Local signal
v0x75200cccac0_0 .var/2u *"_ivl_1", 0 0; Local signal
v0x75200cccba0_0 .var/2u *"_ivl_4", 0 0; Local signal
v0x75200cccc60_0 .var "clk", 0 0;
v0x75200cccd00_0 .var "i", 31 0;
v0x75200ccce10_0 .net "mux_out", 2 0, v0x75200ca2190_0;  1 drivers
v0x75200ccced0_0 .var "r_mux_in", 0 0;
v0x75200cccfa0_0 .var "r_select", 2 0;
v0x75200ccd070_0 .var "reset", 0 0;
S_0x75200c79bf0 .scope module, "mux1" "mux" 2 27, 3 2 0, S_0x75200c9fd50;
 .timescale -9 -10;
    .port_info 0 /INPUT 3 "select_in";
    .port_info 1 /INPUT 1 "sig_in";
    .port_info 2 /INPUT 1 "clk_in";
    .port_info 3 /OUTPUT 3 "r_sig_out";
P_0x75200c79dd0 .param/l "SIZE" 0 3 2, +C4<00000000000000000000000000000011>;
v0x75200ca1940_0 .net "clk_in", 0 0, v0x75200cccc60_0;  1 drivers
v0x75200ca2190_0 .var "r_sig_out", 2 0;
v0x75200ca2d30_0 .net "select_in", 2 0, v0x75200cccfa0_0;  1 drivers
v0x75200ca3120_0 .net "sig_in", 0 0, v0x75200ccced0_0;  1 drivers
E_0x75200cb77a0 .event posedge, v0x75200ca1940_0;
    .scope S_0x75200c79bf0;
T_0 ;
    %wait E_0x75200cb77a0;
    %load/vec4 v0x75200ca3120_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x75200ca2d30_0;
    %assign/vec4/off/d v0x75200ca2190_0, 4, 5;
    %jmp T_0;
    .thread T_0;
    .scope S_0x75200c9fd50;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x75200cccc60_0, 0, 1;
    %delay 50, 0;
T_1.0 ;
    %load/vec4 v0x75200cccc60_0;
    %inv;
    %store/vec4 v0x75200ca3800_0, 0, 1;
    %pushi/vec4 50, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x75200ca3800_0;
    %store/vec4 v0x75200cccc60_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x75200c9fd50;
T_2 ;
    %vpi_call 2 33 "$dumpfile", "test_mux.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x75200c9fd50 {0 0 0};
    %vpi_call 2 36 "$display", "%0t, Reseting system", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x75200cccac0_0, 0, 1;
    %pushi/vec4 10, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x75200cccac0_0;
    %store/vec4 v0x75200ccd070_0, 0, 1;
    %pushi/vec4 30, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x75200cb77a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x75200cccba0_0, 0, 1;
    %pushi/vec4 10, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x75200cccba0_0;
    %store/vec4 v0x75200ccd070_0, 0, 1;
    %pushi/vec4 30, 0, 32;
T_2.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.3, 5;
    %jmp/1 T_2.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x75200cb77a0;
    %jmp T_2.2;
T_2.3 ;
    %pop/vec4 1;
    %vpi_call 2 45 "$display", "%0t, Beginning test of mux", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x75200cccd00_0, 0, 32;
T_2.4 ;
    %load/vec4 v0x75200cccd00_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz T_2.5, 5;
    %wait E_0x75200cb77a0;
    %load/vec4 v0x75200cccd00_0;
    %pad/u 3;
    %store/vec4 v0x75200cccfa0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x75200ccced0_0, 0, 1;
    %wait E_0x75200cb77a0;
    %load/vec4 v0x75200ccce10_0;
    %load/vec4 v0x75200cccd00_0;
    %part/u 1;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_2.6, 6;
    %vpi_call 2 58 "$display", "ASSERTION FAILED in %m: mux_out[ i ] != 1'b0" {0 0 0};
    %vpi_call 2 59 "$finish" {0 0 0};
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x75200ccced0_0, 0, 1;
    %wait E_0x75200cb77a0;
    %load/vec4 v0x75200ccce10_0;
    %load/vec4 v0x75200cccd00_0;
    %part/u 1;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_2.8, 6;
    %vpi_call 2 63 "$display", "ASSERTION FAILED in %m: mux_out[ i ] != 1'b1" {0 0 0};
    %vpi_call 2 64 "$finish" {0 0 0};
T_2.8 ;
    %load/vec4 v0x75200cccd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x75200cccd00_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./test_mux.v";
    "/home/fuckaduck/Desktop/hdl/verilog/stepper/src/mux.v";
