// Seed: 2532578205
module module_0;
  wire id_1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  uwire id_2;
  assign id_1 = id_1;
  module_0 modCall_1 ();
  assign id_2 = !id_2;
  reg id_3, id_4, id_5, id_6;
  tri0 id_7;
  always id_4 <= 1'd0;
  assign id_7 = 1;
  always $display(1 & 1'h0, 1 == id_1, 1'b0, id_6, id_3);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_12;
  always if (1 == id_5) id_7 <= (1);
  assign id_4 = id_8;
  module_0 modCall_1 ();
endmodule
