// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Cipher (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        state_0_0_read,
        state_0_1_read,
        state_0_2_read,
        state_0_3_read,
        state_1_0_read,
        state_1_1_read,
        state_1_2_read,
        state_1_3_read,
        state_2_0_read,
        state_2_1_read,
        state_2_2_read,
        state_2_3_read,
        state_3_0_read,
        state_3_1_read,
        state_3_2_read,
        state_3_3_read,
        RoundKey_0_address0,
        RoundKey_0_ce0,
        RoundKey_0_q0,
        RoundKey_1_address0,
        RoundKey_1_ce0,
        RoundKey_1_q0,
        RoundKey_2_address0,
        RoundKey_2_ce0,
        RoundKey_2_q0,
        RoundKey_3_address0,
        RoundKey_3_ce0,
        RoundKey_3_q0,
        RoundKey_4_address0,
        RoundKey_4_ce0,
        RoundKey_4_q0,
        RoundKey_5_address0,
        RoundKey_5_ce0,
        RoundKey_5_q0,
        RoundKey_6_address0,
        RoundKey_6_ce0,
        RoundKey_6_q0,
        RoundKey_7_address0,
        RoundKey_7_ce0,
        RoundKey_7_q0,
        RoundKey_8_address0,
        RoundKey_8_ce0,
        RoundKey_8_q0,
        RoundKey_9_address0,
        RoundKey_9_ce0,
        RoundKey_9_q0,
        RoundKey_10_address0,
        RoundKey_10_ce0,
        RoundKey_10_q0,
        RoundKey_11_address0,
        RoundKey_11_ce0,
        RoundKey_11_q0,
        RoundKey_12_address0,
        RoundKey_12_ce0,
        RoundKey_12_q0,
        RoundKey_13_address0,
        RoundKey_13_ce0,
        RoundKey_13_q0,
        RoundKey_14_address0,
        RoundKey_14_ce0,
        RoundKey_14_q0,
        RoundKey_15_address0,
        RoundKey_15_ce0,
        RoundKey_15_q0,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15
);

parameter    ap_ST_fsm_state1 = 25'd1;
parameter    ap_ST_fsm_state2 = 25'd2;
parameter    ap_ST_fsm_state3 = 25'd4;
parameter    ap_ST_fsm_state4 = 25'd8;
parameter    ap_ST_fsm_state5 = 25'd16;
parameter    ap_ST_fsm_state6 = 25'd32;
parameter    ap_ST_fsm_state7 = 25'd64;
parameter    ap_ST_fsm_state8 = 25'd128;
parameter    ap_ST_fsm_state9 = 25'd256;
parameter    ap_ST_fsm_state10 = 25'd512;
parameter    ap_ST_fsm_state11 = 25'd1024;
parameter    ap_ST_fsm_state12 = 25'd2048;
parameter    ap_ST_fsm_state13 = 25'd4096;
parameter    ap_ST_fsm_state14 = 25'd8192;
parameter    ap_ST_fsm_state15 = 25'd16384;
parameter    ap_ST_fsm_state16 = 25'd32768;
parameter    ap_ST_fsm_state17 = 25'd65536;
parameter    ap_ST_fsm_state18 = 25'd131072;
parameter    ap_ST_fsm_state19 = 25'd262144;
parameter    ap_ST_fsm_state20 = 25'd524288;
parameter    ap_ST_fsm_state21 = 25'd1048576;
parameter    ap_ST_fsm_state22 = 25'd2097152;
parameter    ap_ST_fsm_state23 = 25'd4194304;
parameter    ap_ST_fsm_state24 = 25'd8388608;
parameter    ap_ST_fsm_state25 = 25'd16777216;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] state_0_0_read;
input  [7:0] state_0_1_read;
input  [7:0] state_0_2_read;
input  [7:0] state_0_3_read;
input  [7:0] state_1_0_read;
input  [7:0] state_1_1_read;
input  [7:0] state_1_2_read;
input  [7:0] state_1_3_read;
input  [7:0] state_2_0_read;
input  [7:0] state_2_1_read;
input  [7:0] state_2_2_read;
input  [7:0] state_2_3_read;
input  [7:0] state_3_0_read;
input  [7:0] state_3_1_read;
input  [7:0] state_3_2_read;
input  [7:0] state_3_3_read;
output  [3:0] RoundKey_0_address0;
output   RoundKey_0_ce0;
input  [7:0] RoundKey_0_q0;
output  [3:0] RoundKey_1_address0;
output   RoundKey_1_ce0;
input  [7:0] RoundKey_1_q0;
output  [3:0] RoundKey_2_address0;
output   RoundKey_2_ce0;
input  [7:0] RoundKey_2_q0;
output  [3:0] RoundKey_3_address0;
output   RoundKey_3_ce0;
input  [7:0] RoundKey_3_q0;
output  [3:0] RoundKey_4_address0;
output   RoundKey_4_ce0;
input  [7:0] RoundKey_4_q0;
output  [3:0] RoundKey_5_address0;
output   RoundKey_5_ce0;
input  [7:0] RoundKey_5_q0;
output  [3:0] RoundKey_6_address0;
output   RoundKey_6_ce0;
input  [7:0] RoundKey_6_q0;
output  [3:0] RoundKey_7_address0;
output   RoundKey_7_ce0;
input  [7:0] RoundKey_7_q0;
output  [3:0] RoundKey_8_address0;
output   RoundKey_8_ce0;
input  [7:0] RoundKey_8_q0;
output  [3:0] RoundKey_9_address0;
output   RoundKey_9_ce0;
input  [7:0] RoundKey_9_q0;
output  [3:0] RoundKey_10_address0;
output   RoundKey_10_ce0;
input  [7:0] RoundKey_10_q0;
output  [3:0] RoundKey_11_address0;
output   RoundKey_11_ce0;
input  [7:0] RoundKey_11_q0;
output  [3:0] RoundKey_12_address0;
output   RoundKey_12_ce0;
input  [7:0] RoundKey_12_q0;
output  [3:0] RoundKey_13_address0;
output   RoundKey_13_ce0;
input  [7:0] RoundKey_13_q0;
output  [3:0] RoundKey_14_address0;
output   RoundKey_14_ce0;
input  [7:0] RoundKey_14_q0;
output  [3:0] RoundKey_15_address0;
output   RoundKey_15_ce0;
input  [7:0] RoundKey_15_q0;
output  [7:0] ap_return_0;
output  [7:0] ap_return_1;
output  [7:0] ap_return_2;
output  [7:0] ap_return_3;
output  [7:0] ap_return_4;
output  [7:0] ap_return_5;
output  [7:0] ap_return_6;
output  [7:0] ap_return_7;
output  [7:0] ap_return_8;
output  [7:0] ap_return_9;
output  [7:0] ap_return_10;
output  [7:0] ap_return_11;
output  [7:0] ap_return_12;
output  [7:0] ap_return_13;
output  [7:0] ap_return_14;
output  [7:0] ap_return_15;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] RoundKey_0_address0;
reg RoundKey_0_ce0;
reg[3:0] RoundKey_1_address0;
reg RoundKey_1_ce0;
reg[3:0] RoundKey_2_address0;
reg RoundKey_2_ce0;
reg[3:0] RoundKey_3_address0;
reg RoundKey_3_ce0;
reg[3:0] RoundKey_4_address0;
reg RoundKey_4_ce0;
reg[3:0] RoundKey_5_address0;
reg RoundKey_5_ce0;
reg[3:0] RoundKey_6_address0;
reg RoundKey_6_ce0;
reg[3:0] RoundKey_7_address0;
reg RoundKey_7_ce0;
reg[3:0] RoundKey_8_address0;
reg RoundKey_8_ce0;
reg[3:0] RoundKey_9_address0;
reg RoundKey_9_ce0;
reg[3:0] RoundKey_10_address0;
reg RoundKey_10_ce0;
reg[3:0] RoundKey_11_address0;
reg RoundKey_11_ce0;
reg[3:0] RoundKey_12_address0;
reg RoundKey_12_ce0;
reg[3:0] RoundKey_13_address0;
reg RoundKey_13_ce0;
reg[3:0] RoundKey_14_address0;
reg RoundKey_14_ce0;
reg[3:0] RoundKey_15_address0;
reg RoundKey_15_ce0;
reg[7:0] ap_return_0;
reg[7:0] ap_return_1;
reg[7:0] ap_return_2;
reg[7:0] ap_return_3;
reg[7:0] ap_return_4;
reg[7:0] ap_return_5;
reg[7:0] ap_return_6;
reg[7:0] ap_return_7;
reg[7:0] ap_return_8;
reg[7:0] ap_return_9;
reg[7:0] ap_return_10;
reg[7:0] ap_return_11;
reg[7:0] ap_return_12;
reg[7:0] ap_return_13;
reg[7:0] ap_return_14;
reg[7:0] ap_return_15;

(* fsm_encoding = "none" *) reg   [24:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [3:0] sbox_0_address0;
reg    sbox_0_ce0;
wire   [7:0] sbox_0_q0;
reg   [3:0] sbox_0_address1;
reg    sbox_0_ce1;
wire   [7:0] sbox_0_q1;
reg   [3:0] sbox_0_address2;
reg    sbox_0_ce2;
wire   [7:0] sbox_0_q2;
reg   [3:0] sbox_0_address3;
reg    sbox_0_ce3;
wire   [7:0] sbox_0_q3;
reg   [3:0] sbox_1_address0;
reg    sbox_1_ce0;
wire   [7:0] sbox_1_q0;
reg   [3:0] sbox_1_address1;
reg    sbox_1_ce1;
wire   [7:0] sbox_1_q1;
reg   [3:0] sbox_1_address2;
reg    sbox_1_ce2;
wire   [7:0] sbox_1_q2;
reg   [3:0] sbox_1_address3;
reg    sbox_1_ce3;
wire   [7:0] sbox_1_q3;
reg   [3:0] sbox_2_address0;
reg    sbox_2_ce0;
wire   [7:0] sbox_2_q0;
reg   [3:0] sbox_2_address1;
reg    sbox_2_ce1;
wire   [7:0] sbox_2_q1;
reg   [3:0] sbox_2_address2;
reg    sbox_2_ce2;
wire   [7:0] sbox_2_q2;
reg   [3:0] sbox_2_address3;
reg    sbox_2_ce3;
wire   [7:0] sbox_2_q3;
reg   [3:0] sbox_3_address0;
reg    sbox_3_ce0;
wire   [7:0] sbox_3_q0;
reg   [3:0] sbox_3_address1;
reg    sbox_3_ce1;
wire   [7:0] sbox_3_q1;
reg   [3:0] sbox_3_address2;
reg    sbox_3_ce2;
wire   [7:0] sbox_3_q2;
reg   [3:0] sbox_3_address3;
reg    sbox_3_ce3;
wire   [7:0] sbox_3_q3;
reg   [3:0] sbox_4_address0;
reg    sbox_4_ce0;
wire   [7:0] sbox_4_q0;
reg   [3:0] sbox_4_address1;
reg    sbox_4_ce1;
wire   [7:0] sbox_4_q1;
reg   [3:0] sbox_4_address2;
reg    sbox_4_ce2;
wire   [7:0] sbox_4_q2;
reg   [3:0] sbox_4_address3;
reg    sbox_4_ce3;
wire   [7:0] sbox_4_q3;
reg   [3:0] sbox_5_address0;
reg    sbox_5_ce0;
wire   [7:0] sbox_5_q0;
reg   [3:0] sbox_5_address1;
reg    sbox_5_ce1;
wire   [7:0] sbox_5_q1;
reg   [3:0] sbox_5_address2;
reg    sbox_5_ce2;
wire   [7:0] sbox_5_q2;
reg   [3:0] sbox_5_address3;
reg    sbox_5_ce3;
wire   [7:0] sbox_5_q3;
reg   [3:0] sbox_6_address0;
reg    sbox_6_ce0;
wire   [7:0] sbox_6_q0;
reg   [3:0] sbox_6_address1;
reg    sbox_6_ce1;
wire   [7:0] sbox_6_q1;
reg   [3:0] sbox_6_address2;
reg    sbox_6_ce2;
wire   [7:0] sbox_6_q2;
reg   [3:0] sbox_6_address3;
reg    sbox_6_ce3;
wire   [7:0] sbox_6_q3;
reg   [3:0] sbox_7_address0;
reg    sbox_7_ce0;
wire   [7:0] sbox_7_q0;
reg   [3:0] sbox_7_address1;
reg    sbox_7_ce1;
wire   [7:0] sbox_7_q1;
reg   [3:0] sbox_7_address2;
reg    sbox_7_ce2;
wire   [7:0] sbox_7_q2;
reg   [3:0] sbox_7_address3;
reg    sbox_7_ce3;
wire   [7:0] sbox_7_q3;
reg   [3:0] sbox_8_address0;
reg    sbox_8_ce0;
wire   [7:0] sbox_8_q0;
reg   [3:0] sbox_8_address1;
reg    sbox_8_ce1;
wire   [7:0] sbox_8_q1;
reg   [3:0] sbox_8_address2;
reg    sbox_8_ce2;
wire   [7:0] sbox_8_q2;
reg   [3:0] sbox_8_address3;
reg    sbox_8_ce3;
wire   [7:0] sbox_8_q3;
reg   [3:0] sbox_9_address0;
reg    sbox_9_ce0;
wire   [7:0] sbox_9_q0;
reg   [3:0] sbox_9_address1;
reg    sbox_9_ce1;
wire   [7:0] sbox_9_q1;
reg   [3:0] sbox_9_address2;
reg    sbox_9_ce2;
wire   [7:0] sbox_9_q2;
reg   [3:0] sbox_9_address3;
reg    sbox_9_ce3;
wire   [7:0] sbox_9_q3;
reg   [3:0] sbox_10_address0;
reg    sbox_10_ce0;
wire   [7:0] sbox_10_q0;
reg   [3:0] sbox_10_address1;
reg    sbox_10_ce1;
wire   [7:0] sbox_10_q1;
reg   [3:0] sbox_10_address2;
reg    sbox_10_ce2;
wire   [7:0] sbox_10_q2;
reg   [3:0] sbox_10_address3;
reg    sbox_10_ce3;
wire   [7:0] sbox_10_q3;
reg   [3:0] sbox_11_address0;
reg    sbox_11_ce0;
wire   [7:0] sbox_11_q0;
reg   [3:0] sbox_11_address1;
reg    sbox_11_ce1;
wire   [7:0] sbox_11_q1;
reg   [3:0] sbox_11_address2;
reg    sbox_11_ce2;
wire   [7:0] sbox_11_q2;
reg   [3:0] sbox_11_address3;
reg    sbox_11_ce3;
wire   [7:0] sbox_11_q3;
reg   [3:0] sbox_12_address0;
reg    sbox_12_ce0;
wire   [7:0] sbox_12_q0;
reg   [3:0] sbox_12_address1;
reg    sbox_12_ce1;
wire   [7:0] sbox_12_q1;
reg   [3:0] sbox_12_address2;
reg    sbox_12_ce2;
wire   [7:0] sbox_12_q2;
reg   [3:0] sbox_12_address3;
reg    sbox_12_ce3;
wire   [7:0] sbox_12_q3;
reg   [3:0] sbox_13_address0;
reg    sbox_13_ce0;
wire   [7:0] sbox_13_q0;
reg   [3:0] sbox_13_address1;
reg    sbox_13_ce1;
wire   [7:0] sbox_13_q1;
reg   [3:0] sbox_13_address2;
reg    sbox_13_ce2;
wire   [7:0] sbox_13_q2;
reg   [3:0] sbox_13_address3;
reg    sbox_13_ce3;
wire   [7:0] sbox_13_q3;
reg   [3:0] sbox_14_address0;
reg    sbox_14_ce0;
wire   [7:0] sbox_14_q0;
reg   [3:0] sbox_14_address1;
reg    sbox_14_ce1;
wire   [7:0] sbox_14_q1;
reg   [3:0] sbox_14_address2;
reg    sbox_14_ce2;
wire   [7:0] sbox_14_q2;
reg   [3:0] sbox_14_address3;
reg    sbox_14_ce3;
wire   [7:0] sbox_14_q3;
reg   [3:0] sbox_15_address0;
reg    sbox_15_ce0;
wire   [7:0] sbox_15_q0;
reg   [3:0] sbox_15_address1;
reg    sbox_15_ce1;
wire   [7:0] sbox_15_q1;
reg   [3:0] sbox_15_address2;
reg    sbox_15_ce2;
wire   [7:0] sbox_15_q2;
reg   [3:0] sbox_15_address3;
reg    sbox_15_ce3;
wire   [7:0] sbox_15_q3;
wire    ap_CS_fsm_state4;
reg   [0:0] icmp_ln434_reg_9171;
reg   [3:0] trunc_ln258_1_reg_9175;
wire    ap_CS_fsm_state24;
reg   [3:0] trunc_ln258_30_reg_12240;
wire   [7:0] grp_fu_7047_p2;
wire    ap_CS_fsm_state2;
wire   [7:0] grp_fu_7053_p2;
wire   [7:0] grp_fu_7059_p2;
wire   [7:0] grp_fu_7065_p2;
wire   [7:0] grp_fu_7071_p2;
wire   [7:0] grp_fu_7077_p2;
wire   [7:0] grp_fu_7083_p2;
wire   [7:0] grp_fu_7089_p2;
wire   [7:0] grp_fu_7095_p2;
wire   [7:0] grp_fu_7101_p2;
wire   [7:0] grp_fu_7107_p2;
wire   [7:0] grp_fu_7113_p2;
wire   [7:0] grp_fu_7119_p2;
wire   [7:0] grp_fu_7125_p2;
wire   [7:0] grp_fu_7131_p2;
wire   [7:0] grp_fu_7137_p2;
wire   [0:0] icmp_ln434_fu_7747_p2;
wire    ap_CS_fsm_state3;
wire   [3:0] trunc_ln258_1_fu_7753_p1;
wire   [3:0] trunc_ln258_3_fu_7777_p1;
reg   [3:0] trunc_ln258_3_reg_9259;
wire   [3:0] trunc_ln258_5_fu_7801_p1;
reg   [3:0] trunc_ln258_5_reg_9343;
wire   [3:0] trunc_ln258_7_fu_7825_p1;
reg   [3:0] trunc_ln258_7_reg_9427;
wire   [3:0] trunc_ln258_9_fu_7869_p1;
reg   [3:0] trunc_ln258_9_reg_9751;
wire   [3:0] trunc_ln258_11_fu_7893_p1;
reg   [3:0] trunc_ln258_11_reg_9835;
wire   [3:0] trunc_ln258_13_fu_7917_p1;
reg   [3:0] trunc_ln258_13_reg_9919;
wire   [3:0] trunc_ln258_15_fu_7941_p1;
reg   [3:0] trunc_ln258_15_reg_10003;
reg   [7:0] RoundKey_0_load_2_reg_10087;
reg   [7:0] RoundKey_1_load_2_reg_10092;
reg   [7:0] RoundKey_2_load_2_reg_10097;
reg   [7:0] RoundKey_3_load_2_reg_10102;
reg   [7:0] RoundKey_4_load_2_reg_10107;
reg   [7:0] RoundKey_5_load_2_reg_10112;
reg   [7:0] RoundKey_6_load_2_reg_10117;
reg   [7:0] RoundKey_7_load_2_reg_10122;
reg   [7:0] RoundKey_8_load_2_reg_10127;
reg   [7:0] RoundKey_9_load_2_reg_10132;
reg   [7:0] RoundKey_10_load_2_reg_10137;
reg   [7:0] RoundKey_11_load_2_reg_10142;
reg   [7:0] RoundKey_12_load_2_reg_10147;
reg   [7:0] RoundKey_13_load_2_reg_10152;
reg   [7:0] RoundKey_14_load_2_reg_10157;
reg   [7:0] RoundKey_15_load_2_reg_10162;
wire   [3:0] trunc_ln258_17_fu_7965_p1;
reg   [3:0] trunc_ln258_17_reg_10167;
wire    ap_CS_fsm_state5;
wire   [3:0] trunc_ln258_19_fu_7989_p1;
reg   [3:0] trunc_ln258_19_reg_10251;
wire   [3:0] trunc_ln258_21_fu_8013_p1;
reg   [3:0] trunc_ln258_21_reg_10335;
wire   [3:0] trunc_ln258_23_fu_8037_p1;
reg   [3:0] trunc_ln258_23_reg_10419;
reg   [7:0] xor_ln313_reg_10503;
reg   [7:0] Tm_1_3_reg_10511;
reg   [7:0] Tm_2_2_reg_10517;
reg   [7:0] Tm_3_1_reg_10525;
wire   [3:0] trunc_ln258_25_fu_8061_p1;
reg   [3:0] trunc_ln258_25_reg_10531;
wire    ap_CS_fsm_state6;
wire   [3:0] trunc_ln258_27_fu_8085_p1;
reg   [3:0] trunc_ln258_27_reg_10615;
wire   [3:0] trunc_ln258_29_fu_8109_p1;
reg   [3:0] trunc_ln258_29_reg_10699;
wire   [3:0] trunc_ln258_31_fu_8133_p1;
reg   [3:0] trunc_ln258_31_reg_10783;
reg   [7:0] Tm_0_1_reg_10867;
reg   [7:0] xor_ln313_1_reg_10873;
reg   [7:0] Tm_2_3_reg_10881;
reg   [7:0] Tm_3_2_reg_10887;
wire    ap_CS_fsm_state7;
wire   [7:0] xor_ln240_34_fu_7199_p2;
wire   [7:0] xor_ln240_35_fu_7219_p2;
wire   [7:0] xor_ln240_36_fu_7240_p2;
wire   [7:0] xor_ln240_37_fu_7261_p2;
wire   [7:0] xor_ln240_38_fu_7281_p2;
wire   [7:0] xor_ln240_39_fu_7301_p2;
wire   [7:0] xor_ln240_40_fu_7321_p2;
wire   [7:0] xor_ln240_41_fu_7341_p2;
wire   [7:0] xor_ln240_42_fu_7362_p2;
wire   [7:0] xor_ln240_43_fu_7383_p2;
wire   [7:0] xor_ln240_44_fu_7403_p2;
wire   [7:0] xor_ln240_45_fu_7423_p2;
wire   [7:0] xor_ln240_46_fu_7444_p2;
wire   [7:0] xor_ln240_47_fu_7465_p2;
wire   [3:0] round_fu_8525_p2;
wire   [3:0] trunc_ln258_fu_8531_p1;
reg   [3:0] trunc_ln258_reg_10980;
wire    ap_CS_fsm_state8;
wire   [3:0] trunc_ln258_2_fu_8555_p1;
reg   [3:0] trunc_ln258_2_reg_11064;
wire    ap_CS_fsm_state9;
wire   [3:0] trunc_ln258_4_fu_8579_p1;
reg   [3:0] trunc_ln258_4_reg_11148;
wire    ap_CS_fsm_state10;
wire   [3:0] trunc_ln258_6_fu_8603_p1;
reg   [3:0] trunc_ln258_6_reg_11232;
wire    ap_CS_fsm_state11;
wire   [3:0] trunc_ln258_8_fu_8627_p1;
reg   [3:0] trunc_ln258_8_reg_11316;
wire    ap_CS_fsm_state12;
wire   [3:0] trunc_ln258_10_fu_8651_p1;
reg   [3:0] trunc_ln258_10_reg_11400;
wire    ap_CS_fsm_state13;
wire   [3:0] trunc_ln258_12_fu_8675_p1;
reg   [3:0] trunc_ln258_12_reg_11484;
wire    ap_CS_fsm_state14;
wire   [3:0] trunc_ln258_14_fu_8699_p1;
reg   [3:0] trunc_ln258_14_reg_11568;
wire    ap_CS_fsm_state15;
wire   [3:0] trunc_ln258_16_fu_8723_p1;
reg   [3:0] trunc_ln258_16_reg_11652;
wire    ap_CS_fsm_state16;
wire   [3:0] trunc_ln258_18_fu_8747_p1;
reg   [3:0] trunc_ln258_18_reg_11736;
wire    ap_CS_fsm_state17;
wire   [3:0] trunc_ln258_20_fu_8771_p1;
reg   [3:0] trunc_ln258_20_reg_11820;
wire    ap_CS_fsm_state18;
wire   [3:0] trunc_ln258_22_fu_8795_p1;
reg   [3:0] trunc_ln258_22_reg_11904;
wire    ap_CS_fsm_state19;
wire   [3:0] trunc_ln258_24_fu_8819_p1;
reg   [3:0] trunc_ln258_24_reg_11988;
wire    ap_CS_fsm_state20;
wire   [3:0] trunc_ln258_26_fu_8843_p1;
reg   [3:0] trunc_ln258_26_reg_12072;
wire    ap_CS_fsm_state21;
wire   [3:0] trunc_ln258_28_fu_8867_p1;
reg   [3:0] trunc_ln258_28_reg_12156;
wire    ap_CS_fsm_state22;
wire   [3:0] trunc_ln258_30_fu_8891_p1;
wire    ap_CS_fsm_state23;
wire   [7:0] ap_phi_mux_state_0_phi_fu_5139_p4;
reg   [7:0] state_0_reg_5136;
wire   [7:0] ap_phi_mux_state12_0_phi_fu_5149_p4;
reg   [7:0] state12_0_reg_5146;
wire   [7:0] ap_phi_mux_state2_0_phi_fu_5159_p4;
reg   [7:0] state2_0_reg_5156;
wire   [7:0] ap_phi_mux_state3_0_phi_fu_5169_p4;
reg   [7:0] state3_0_reg_5166;
reg   [7:0] state14_0_reg_5176;
reg   [7:0] state15_0_reg_5186;
reg   [7:0] state16_0_reg_5196;
reg   [7:0] state17_0_reg_5206;
reg   [7:0] state28_0_reg_5216;
reg   [7:0] state29_0_reg_5226;
reg   [7:0] state210_0_reg_5236;
reg   [7:0] state211_0_reg_5246;
reg   [7:0] state312_0_reg_5256;
reg   [7:0] state313_0_reg_5266;
reg   [7:0] state314_0_reg_5276;
reg   [7:0] state315_0_reg_5286;
reg   [3:0] round_assign_reg_5296;
reg   [7:0] temp_7_reg_5308;
reg   [7:0] UnifiedRetVal_i_reg_5362;
reg   [7:0] temp_4_reg_5400;
reg   [7:0] temp_5_reg_5438;
reg   [7:0] ap_phi_mux_UnifiedRetVal_i199_phi_fu_5479_p32;
reg   [7:0] UnifiedRetVal_i199_reg_5476;
reg   [7:0] ap_phi_mux_UnifiedRetVal_i249_phi_fu_5533_p32;
reg   [7:0] UnifiedRetVal_i249_reg_5530;
reg   [7:0] ap_phi_mux_temp_6_phi_fu_5587_p32;
reg   [7:0] temp_6_reg_5584;
reg   [7:0] ap_phi_mux_UnifiedRetVal_i349_phi_fu_5641_p32;
reg   [7:0] UnifiedRetVal_i349_reg_5638;
reg   [7:0] ap_phi_mux_UnifiedRetVal_i399_phi_fu_5695_p32;
reg   [7:0] UnifiedRetVal_i399_reg_5692;
reg   [7:0] ap_phi_mux_UnifiedRetVal_i449_phi_fu_5749_p32;
reg   [7:0] UnifiedRetVal_i449_reg_5746;
reg   [7:0] ap_phi_mux_UnifiedRetVal_i499_phi_fu_5803_p32;
reg   [7:0] UnifiedRetVal_i499_reg_5800;
reg   [7:0] ap_phi_mux_UnifiedRetVal_i549_phi_fu_5857_p32;
reg   [7:0] UnifiedRetVal_i549_reg_5854;
reg   [7:0] ap_phi_mux_UnifiedRetVal_i599_phi_fu_5911_p32;
reg   [7:0] ap_phi_mux_UnifiedRetVal_i649_phi_fu_5964_p32;
reg   [7:0] ap_phi_mux_UnifiedRetVal_i699_phi_fu_6017_p32;
reg   [7:0] ap_phi_mux_UnifiedRetVal_i749_phi_fu_6070_p32;
reg   [7:0] UnifiedRetVal_i799_reg_6120;
reg   [7:0] temp_reg_6174;
reg   [7:0] temp_1_reg_6228;
reg   [7:0] temp_3_reg_6282;
reg   [7:0] UnifiedRetVal_i999_reg_6336;
reg   [7:0] UnifiedRetVal_i1049_reg_6390;
reg   [7:0] temp_2_reg_6444;
reg   [7:0] UnifiedRetVal_i1149_reg_6498;
reg   [7:0] UnifiedRetVal_i1199_reg_6552;
reg   [7:0] UnifiedRetVal_i1249_reg_6606;
reg   [7:0] UnifiedRetVal_i1299_reg_6660;
reg   [7:0] UnifiedRetVal_i1349_reg_6714;
reg   [7:0] UnifiedRetVal_i1399_reg_6768;
reg   [7:0] UnifiedRetVal_i1449_reg_6822;
reg   [7:0] UnifiedRetVal_i1499_reg_6876;
reg   [7:0] UnifiedRetVal_i1549_reg_6930;
wire   [63:0] zext_ln258_1_fu_7757_p1;
wire   [63:0] zext_ln258_3_fu_7781_p1;
wire   [63:0] zext_ln258_5_fu_7805_p1;
wire   [63:0] zext_ln258_7_fu_7829_p1;
wire   [63:0] zext_ln240_fu_7849_p1;
wire   [63:0] zext_ln258_9_fu_7873_p1;
wire   [63:0] zext_ln258_11_fu_7897_p1;
wire   [63:0] zext_ln258_13_fu_7921_p1;
wire   [63:0] zext_ln258_15_fu_7945_p1;
wire   [63:0] zext_ln258_17_fu_7969_p1;
wire   [63:0] zext_ln258_19_fu_7993_p1;
wire   [63:0] zext_ln258_21_fu_8017_p1;
wire   [63:0] zext_ln258_23_fu_8041_p1;
wire   [63:0] zext_ln258_25_fu_8065_p1;
wire   [63:0] zext_ln258_27_fu_8089_p1;
wire   [63:0] zext_ln258_29_fu_8113_p1;
wire   [63:0] zext_ln258_31_fu_8137_p1;
wire   [63:0] zext_ln258_fu_8535_p1;
wire   [63:0] zext_ln258_2_fu_8559_p1;
wire   [63:0] zext_ln258_4_fu_8583_p1;
wire   [63:0] zext_ln258_6_fu_8607_p1;
wire   [63:0] zext_ln258_8_fu_8631_p1;
wire   [63:0] zext_ln258_10_fu_8655_p1;
wire   [63:0] zext_ln258_12_fu_8679_p1;
wire   [63:0] zext_ln258_14_fu_8703_p1;
wire   [63:0] zext_ln258_16_fu_8727_p1;
wire   [63:0] zext_ln258_18_fu_8751_p1;
wire   [63:0] zext_ln258_20_fu_8775_p1;
wire   [63:0] zext_ln258_22_fu_8799_p1;
wire   [63:0] zext_ln258_24_fu_8823_p1;
wire   [63:0] zext_ln258_26_fu_8847_p1;
wire   [63:0] zext_ln258_28_fu_8871_p1;
wire   [63:0] zext_ln258_30_fu_8895_p1;
reg   [7:0] grp_fu_7047_p0;
reg   [7:0] grp_fu_7047_p1;
wire    ap_CS_fsm_state25;
reg   [7:0] grp_fu_7053_p0;
reg   [7:0] grp_fu_7053_p1;
reg   [7:0] grp_fu_7059_p0;
reg   [7:0] grp_fu_7059_p1;
reg   [7:0] grp_fu_7065_p0;
reg   [7:0] grp_fu_7065_p1;
reg   [7:0] grp_fu_7071_p0;
reg   [7:0] grp_fu_7071_p1;
reg   [7:0] grp_fu_7077_p0;
reg   [7:0] grp_fu_7077_p1;
reg   [7:0] grp_fu_7083_p0;
reg   [7:0] grp_fu_7083_p1;
reg   [7:0] grp_fu_7089_p0;
reg   [7:0] grp_fu_7089_p1;
reg   [7:0] grp_fu_7095_p0;
reg   [7:0] grp_fu_7095_p1;
wire   [7:0] select_ln297_fu_8170_p3;
reg   [7:0] grp_fu_7101_p0;
reg   [7:0] grp_fu_7101_p1;
reg   [7:0] grp_fu_7107_p0;
reg   [7:0] grp_fu_7107_p1;
wire   [7:0] shl_ln297_fu_8157_p2;
reg   [7:0] grp_fu_7113_p0;
reg   [7:0] grp_fu_7113_p1;
reg   [7:0] grp_fu_7119_p0;
reg   [7:0] grp_fu_7119_p1;
wire   [7:0] select_ln297_1_fu_8192_p3;
reg   [7:0] grp_fu_7125_p0;
reg   [7:0] grp_fu_7125_p1;
reg   [7:0] grp_fu_7131_p0;
reg   [7:0] grp_fu_7131_p1;
wire   [7:0] shl_ln297_1_fu_8179_p2;
reg   [7:0] grp_fu_7137_p0;
reg   [7:0] grp_fu_7137_p1;
wire   [7:0] select_ln297_2_fu_8216_p3;
wire   [7:0] xor_ln240_55_fu_7189_p2;
wire   [7:0] shl_ln297_2_fu_8201_p2;
wire   [7:0] xor_ln240_56_fu_7194_p2;
wire   [7:0] xor_ln240_54_fu_7185_p2;
wire   [7:0] select_ln297_3_fu_8240_p3;
wire   [7:0] xor_ln240_58_fu_7209_p2;
wire   [7:0] shl_ln297_3_fu_8225_p2;
wire   [7:0] xor_ln240_59_fu_7214_p2;
wire   [7:0] xor_ln240_57_fu_7205_p2;
wire   [7:0] select_ln297_4_fu_8262_p3;
wire   [7:0] xor_ln240_61_fu_7229_p2;
wire   [7:0] shl_ln297_4_fu_8249_p2;
wire   [7:0] xor_ln240_62_fu_7235_p2;
wire   [7:0] xor_ln240_60_fu_7225_p2;
wire   [7:0] select_ln297_5_fu_8286_p3;
wire   [7:0] xor_ln240_64_fu_7250_p2;
wire   [7:0] shl_ln297_5_fu_8271_p2;
wire   [7:0] xor_ln240_65_fu_7256_p2;
wire   [7:0] xor_ln240_63_fu_7246_p2;
wire   [7:0] select_ln297_6_fu_8310_p3;
wire   [7:0] xor_ln240_67_fu_7271_p2;
wire   [7:0] shl_ln297_6_fu_8295_p2;
wire   [7:0] xor_ln240_68_fu_7276_p2;
wire   [7:0] xor_ln240_66_fu_7267_p2;
wire   [7:0] select_ln297_7_fu_8332_p3;
wire   [7:0] xor_ln240_70_fu_7291_p2;
wire   [7:0] shl_ln297_7_fu_8319_p2;
wire   [7:0] xor_ln240_71_fu_7296_p2;
wire   [7:0] xor_ln240_69_fu_7287_p2;
wire   [7:0] select_ln297_8_fu_8356_p3;
wire   [7:0] xor_ln240_73_fu_7311_p2;
wire   [7:0] shl_ln297_8_fu_8341_p2;
wire   [7:0] xor_ln240_74_fu_7316_p2;
wire   [7:0] xor_ln240_72_fu_7307_p2;
wire   [7:0] select_ln297_9_fu_8380_p3;
wire   [7:0] xor_ln240_76_fu_7331_p2;
wire   [7:0] shl_ln297_9_fu_8365_p2;
wire   [7:0] xor_ln240_77_fu_7336_p2;
wire   [7:0] xor_ln240_75_fu_7327_p2;
wire   [7:0] select_ln297_10_fu_8402_p3;
wire   [7:0] xor_ln240_79_fu_7351_p2;
wire   [7:0] shl_ln297_10_fu_8389_p2;
wire   [7:0] xor_ln240_80_fu_7357_p2;
wire   [7:0] xor_ln240_78_fu_7347_p2;
wire   [7:0] select_ln297_11_fu_8424_p3;
wire   [7:0] xor_ln240_82_fu_7372_p2;
wire   [7:0] shl_ln297_11_fu_8411_p2;
wire   [7:0] xor_ln240_83_fu_7378_p2;
wire   [7:0] xor_ln240_81_fu_7368_p2;
wire   [7:0] select_ln297_12_fu_8448_p3;
wire   [7:0] xor_ln240_85_fu_7393_p2;
wire   [7:0] shl_ln297_12_fu_8433_p2;
wire   [7:0] xor_ln240_86_fu_7398_p2;
wire   [7:0] xor_ln240_84_fu_7389_p2;
wire   [7:0] select_ln297_13_fu_8470_p3;
wire   [7:0] xor_ln240_88_fu_7413_p2;
wire   [7:0] shl_ln297_13_fu_8457_p2;
wire   [7:0] xor_ln240_89_fu_7418_p2;
wire   [7:0] xor_ln240_87_fu_7409_p2;
wire   [7:0] select_ln297_14_fu_8492_p3;
wire   [7:0] xor_ln240_91_fu_7433_p2;
wire   [7:0] shl_ln297_14_fu_8479_p2;
wire   [7:0] xor_ln240_92_fu_7439_p2;
wire   [7:0] xor_ln240_90_fu_7429_p2;
wire   [7:0] select_ln297_15_fu_8516_p3;
wire   [7:0] xor_ln240_94_fu_7454_p2;
wire   [7:0] shl_ln297_15_fu_8501_p2;
wire   [7:0] xor_ln240_95_fu_7460_p2;
wire   [7:0] xor_ln240_93_fu_7450_p2;
reg   [7:0] grp_fu_7487_p1;
reg   [7:0] grp_fu_7498_p1;
reg   [7:0] grp_fu_7509_p1;
reg   [7:0] grp_fu_7520_p1;
wire   [3:0] grp_fu_7487_p4;
wire   [3:0] grp_fu_7498_p4;
wire   [3:0] grp_fu_7509_p4;
wire   [3:0] grp_fu_7520_p4;
wire   [3:0] grp_fu_7531_p4;
wire   [3:0] grp_fu_7541_p4;
wire   [3:0] grp_fu_7551_p4;
wire   [3:0] grp_fu_7561_p4;
wire   [3:0] grp_fu_7571_p4;
wire   [3:0] grp_fu_7581_p4;
wire   [3:0] grp_fu_7591_p4;
wire   [3:0] grp_fu_7601_p4;
wire   [3:0] grp_fu_7611_p4;
wire   [3:0] grp_fu_7621_p4;
wire   [3:0] grp_fu_7631_p4;
wire   [3:0] grp_fu_7641_p4;
wire   [0:0] tmp_fu_8163_p3;
wire   [0:0] tmp_1_fu_8185_p3;
wire   [0:0] tmp_2_fu_8208_p3;
wire   [0:0] tmp_3_fu_8232_p3;
wire   [0:0] tmp_4_fu_8255_p3;
wire   [0:0] tmp_5_fu_8278_p3;
wire   [0:0] tmp_6_fu_8302_p3;
wire   [0:0] tmp_7_fu_8325_p3;
wire   [0:0] tmp_8_fu_8348_p3;
wire   [0:0] tmp_9_fu_8372_p3;
wire   [0:0] tmp_10_fu_8395_p3;
wire   [0:0] tmp_11_fu_8417_p3;
wire   [0:0] tmp_12_fu_8440_p3;
wire   [0:0] tmp_13_fu_8463_p3;
wire   [0:0] tmp_14_fu_8485_p3;
wire   [0:0] tmp_15_fu_8508_p3;
reg   [7:0] ap_return_0_preg;
reg   [7:0] ap_return_1_preg;
reg   [7:0] ap_return_2_preg;
reg   [7:0] ap_return_3_preg;
reg   [7:0] ap_return_4_preg;
reg   [7:0] ap_return_5_preg;
reg   [7:0] ap_return_6_preg;
reg   [7:0] ap_return_7_preg;
reg   [7:0] ap_return_8_preg;
reg   [7:0] ap_return_9_preg;
reg   [7:0] ap_return_10_preg;
reg   [7:0] ap_return_11_preg;
reg   [7:0] ap_return_12_preg;
reg   [7:0] ap_return_13_preg;
reg   [7:0] ap_return_14_preg;
reg   [7:0] ap_return_15_preg;
reg   [24:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 25'd1;
#0 ap_return_0_preg = 8'd0;
#0 ap_return_1_preg = 8'd0;
#0 ap_return_2_preg = 8'd0;
#0 ap_return_3_preg = 8'd0;
#0 ap_return_4_preg = 8'd0;
#0 ap_return_5_preg = 8'd0;
#0 ap_return_6_preg = 8'd0;
#0 ap_return_7_preg = 8'd0;
#0 ap_return_8_preg = 8'd0;
#0 ap_return_9_preg = 8'd0;
#0 ap_return_10_preg = 8'd0;
#0 ap_return_11_preg = 8'd0;
#0 ap_return_12_preg = 8'd0;
#0 ap_return_13_preg = 8'd0;
#0 ap_return_14_preg = 8'd0;
#0 ap_return_15_preg = 8'd0;
end

Cipher_sbox_0 #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sbox_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sbox_0_address0),
    .ce0(sbox_0_ce0),
    .q0(sbox_0_q0),
    .address1(sbox_0_address1),
    .ce1(sbox_0_ce1),
    .q1(sbox_0_q1),
    .address2(sbox_0_address2),
    .ce2(sbox_0_ce2),
    .q2(sbox_0_q2),
    .address3(sbox_0_address3),
    .ce3(sbox_0_ce3),
    .q3(sbox_0_q3)
);

Cipher_sbox_1 #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sbox_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sbox_1_address0),
    .ce0(sbox_1_ce0),
    .q0(sbox_1_q0),
    .address1(sbox_1_address1),
    .ce1(sbox_1_ce1),
    .q1(sbox_1_q1),
    .address2(sbox_1_address2),
    .ce2(sbox_1_ce2),
    .q2(sbox_1_q2),
    .address3(sbox_1_address3),
    .ce3(sbox_1_ce3),
    .q3(sbox_1_q3)
);

Cipher_sbox_2 #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sbox_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sbox_2_address0),
    .ce0(sbox_2_ce0),
    .q0(sbox_2_q0),
    .address1(sbox_2_address1),
    .ce1(sbox_2_ce1),
    .q1(sbox_2_q1),
    .address2(sbox_2_address2),
    .ce2(sbox_2_ce2),
    .q2(sbox_2_q2),
    .address3(sbox_2_address3),
    .ce3(sbox_2_ce3),
    .q3(sbox_2_q3)
);

Cipher_sbox_3 #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sbox_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sbox_3_address0),
    .ce0(sbox_3_ce0),
    .q0(sbox_3_q0),
    .address1(sbox_3_address1),
    .ce1(sbox_3_ce1),
    .q1(sbox_3_q1),
    .address2(sbox_3_address2),
    .ce2(sbox_3_ce2),
    .q2(sbox_3_q2),
    .address3(sbox_3_address3),
    .ce3(sbox_3_ce3),
    .q3(sbox_3_q3)
);

Cipher_sbox_4 #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sbox_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sbox_4_address0),
    .ce0(sbox_4_ce0),
    .q0(sbox_4_q0),
    .address1(sbox_4_address1),
    .ce1(sbox_4_ce1),
    .q1(sbox_4_q1),
    .address2(sbox_4_address2),
    .ce2(sbox_4_ce2),
    .q2(sbox_4_q2),
    .address3(sbox_4_address3),
    .ce3(sbox_4_ce3),
    .q3(sbox_4_q3)
);

Cipher_sbox_5 #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sbox_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sbox_5_address0),
    .ce0(sbox_5_ce0),
    .q0(sbox_5_q0),
    .address1(sbox_5_address1),
    .ce1(sbox_5_ce1),
    .q1(sbox_5_q1),
    .address2(sbox_5_address2),
    .ce2(sbox_5_ce2),
    .q2(sbox_5_q2),
    .address3(sbox_5_address3),
    .ce3(sbox_5_ce3),
    .q3(sbox_5_q3)
);

Cipher_sbox_6 #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sbox_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sbox_6_address0),
    .ce0(sbox_6_ce0),
    .q0(sbox_6_q0),
    .address1(sbox_6_address1),
    .ce1(sbox_6_ce1),
    .q1(sbox_6_q1),
    .address2(sbox_6_address2),
    .ce2(sbox_6_ce2),
    .q2(sbox_6_q2),
    .address3(sbox_6_address3),
    .ce3(sbox_6_ce3),
    .q3(sbox_6_q3)
);

Cipher_sbox_7 #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sbox_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sbox_7_address0),
    .ce0(sbox_7_ce0),
    .q0(sbox_7_q0),
    .address1(sbox_7_address1),
    .ce1(sbox_7_ce1),
    .q1(sbox_7_q1),
    .address2(sbox_7_address2),
    .ce2(sbox_7_ce2),
    .q2(sbox_7_q2),
    .address3(sbox_7_address3),
    .ce3(sbox_7_ce3),
    .q3(sbox_7_q3)
);

Cipher_sbox_8 #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sbox_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sbox_8_address0),
    .ce0(sbox_8_ce0),
    .q0(sbox_8_q0),
    .address1(sbox_8_address1),
    .ce1(sbox_8_ce1),
    .q1(sbox_8_q1),
    .address2(sbox_8_address2),
    .ce2(sbox_8_ce2),
    .q2(sbox_8_q2),
    .address3(sbox_8_address3),
    .ce3(sbox_8_ce3),
    .q3(sbox_8_q3)
);

Cipher_sbox_9 #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sbox_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sbox_9_address0),
    .ce0(sbox_9_ce0),
    .q0(sbox_9_q0),
    .address1(sbox_9_address1),
    .ce1(sbox_9_ce1),
    .q1(sbox_9_q1),
    .address2(sbox_9_address2),
    .ce2(sbox_9_ce2),
    .q2(sbox_9_q2),
    .address3(sbox_9_address3),
    .ce3(sbox_9_ce3),
    .q3(sbox_9_q3)
);

Cipher_sbox_10 #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sbox_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sbox_10_address0),
    .ce0(sbox_10_ce0),
    .q0(sbox_10_q0),
    .address1(sbox_10_address1),
    .ce1(sbox_10_ce1),
    .q1(sbox_10_q1),
    .address2(sbox_10_address2),
    .ce2(sbox_10_ce2),
    .q2(sbox_10_q2),
    .address3(sbox_10_address3),
    .ce3(sbox_10_ce3),
    .q3(sbox_10_q3)
);

Cipher_sbox_11 #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sbox_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sbox_11_address0),
    .ce0(sbox_11_ce0),
    .q0(sbox_11_q0),
    .address1(sbox_11_address1),
    .ce1(sbox_11_ce1),
    .q1(sbox_11_q1),
    .address2(sbox_11_address2),
    .ce2(sbox_11_ce2),
    .q2(sbox_11_q2),
    .address3(sbox_11_address3),
    .ce3(sbox_11_ce3),
    .q3(sbox_11_q3)
);

Cipher_sbox_12 #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sbox_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sbox_12_address0),
    .ce0(sbox_12_ce0),
    .q0(sbox_12_q0),
    .address1(sbox_12_address1),
    .ce1(sbox_12_ce1),
    .q1(sbox_12_q1),
    .address2(sbox_12_address2),
    .ce2(sbox_12_ce2),
    .q2(sbox_12_q2),
    .address3(sbox_12_address3),
    .ce3(sbox_12_ce3),
    .q3(sbox_12_q3)
);

Cipher_sbox_13 #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sbox_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sbox_13_address0),
    .ce0(sbox_13_ce0),
    .q0(sbox_13_q0),
    .address1(sbox_13_address1),
    .ce1(sbox_13_ce1),
    .q1(sbox_13_q1),
    .address2(sbox_13_address2),
    .ce2(sbox_13_ce2),
    .q2(sbox_13_q2),
    .address3(sbox_13_address3),
    .ce3(sbox_13_ce3),
    .q3(sbox_13_q3)
);

Cipher_sbox_14 #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sbox_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sbox_14_address0),
    .ce0(sbox_14_ce0),
    .q0(sbox_14_q0),
    .address1(sbox_14_address1),
    .ce1(sbox_14_ce1),
    .q1(sbox_14_q1),
    .address2(sbox_14_address2),
    .ce2(sbox_14_ce2),
    .q2(sbox_14_q2),
    .address3(sbox_14_address3),
    .ce3(sbox_14_ce3),
    .q3(sbox_14_q3)
);

Cipher_sbox_15 #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sbox_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sbox_15_address0),
    .ce0(sbox_15_ce0),
    .q0(sbox_15_q0),
    .address1(sbox_15_address1),
    .ce1(sbox_15_ce1),
    .q1(sbox_15_q1),
    .address2(sbox_15_address2),
    .ce2(sbox_15_ce2),
    .q2(sbox_15_q2),
    .address3(sbox_15_address3),
    .ce3(sbox_15_ce3),
    .q3(sbox_15_q3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 8'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state25)) begin
            ap_return_0_preg <= grp_fu_7047_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_10_preg <= 8'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state25)) begin
            ap_return_10_preg <= grp_fu_7107_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_11_preg <= 8'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state25)) begin
            ap_return_11_preg <= grp_fu_7113_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_12_preg <= 8'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state25)) begin
            ap_return_12_preg <= grp_fu_7119_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_13_preg <= 8'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state25)) begin
            ap_return_13_preg <= grp_fu_7125_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_14_preg <= 8'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state25)) begin
            ap_return_14_preg <= grp_fu_7131_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_15_preg <= 8'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state25)) begin
            ap_return_15_preg <= grp_fu_7137_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 8'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state25)) begin
            ap_return_1_preg <= grp_fu_7053_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 8'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state25)) begin
            ap_return_2_preg <= grp_fu_7059_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 8'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state25)) begin
            ap_return_3_preg <= grp_fu_7065_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= 8'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state25)) begin
            ap_return_4_preg <= grp_fu_7071_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_5_preg <= 8'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state25)) begin
            ap_return_5_preg <= grp_fu_7077_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_6_preg <= 8'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state25)) begin
            ap_return_6_preg <= grp_fu_7083_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_7_preg <= 8'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state25)) begin
            ap_return_7_preg <= grp_fu_7089_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_8_preg <= 8'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state25)) begin
            ap_return_8_preg <= grp_fu_7095_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_9_preg <= 8'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state25)) begin
            ap_return_9_preg <= grp_fu_7101_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        if ((trunc_ln258_10_reg_11400 == 4'd15)) begin
            UnifiedRetVal_i1049_reg_6390 <= sbox_15_q0;
        end else if ((trunc_ln258_10_reg_11400 == 4'd14)) begin
            UnifiedRetVal_i1049_reg_6390 <= sbox_14_q0;
        end else if ((trunc_ln258_10_reg_11400 == 4'd13)) begin
            UnifiedRetVal_i1049_reg_6390 <= sbox_13_q0;
        end else if ((trunc_ln258_10_reg_11400 == 4'd12)) begin
            UnifiedRetVal_i1049_reg_6390 <= sbox_12_q0;
        end else if ((trunc_ln258_10_reg_11400 == 4'd11)) begin
            UnifiedRetVal_i1049_reg_6390 <= sbox_11_q0;
        end else if ((trunc_ln258_10_reg_11400 == 4'd10)) begin
            UnifiedRetVal_i1049_reg_6390 <= sbox_10_q0;
        end else if ((trunc_ln258_10_reg_11400 == 4'd9)) begin
            UnifiedRetVal_i1049_reg_6390 <= sbox_9_q0;
        end else if ((trunc_ln258_10_reg_11400 == 4'd8)) begin
            UnifiedRetVal_i1049_reg_6390 <= sbox_8_q0;
        end else if ((trunc_ln258_10_reg_11400 == 4'd7)) begin
            UnifiedRetVal_i1049_reg_6390 <= sbox_7_q0;
        end else if ((trunc_ln258_10_reg_11400 == 4'd6)) begin
            UnifiedRetVal_i1049_reg_6390 <= sbox_6_q0;
        end else if ((trunc_ln258_10_reg_11400 == 4'd5)) begin
            UnifiedRetVal_i1049_reg_6390 <= sbox_5_q0;
        end else if ((trunc_ln258_10_reg_11400 == 4'd4)) begin
            UnifiedRetVal_i1049_reg_6390 <= sbox_4_q0;
        end else if ((trunc_ln258_10_reg_11400 == 4'd3)) begin
            UnifiedRetVal_i1049_reg_6390 <= sbox_3_q0;
        end else if ((trunc_ln258_10_reg_11400 == 4'd2)) begin
            UnifiedRetVal_i1049_reg_6390 <= sbox_2_q0;
        end else if ((trunc_ln258_10_reg_11400 == 4'd1)) begin
            UnifiedRetVal_i1049_reg_6390 <= sbox_1_q0;
        end else if ((trunc_ln258_10_reg_11400 == 4'd0)) begin
            UnifiedRetVal_i1049_reg_6390 <= sbox_0_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        if ((trunc_ln258_14_reg_11568 == 4'd15)) begin
            UnifiedRetVal_i1149_reg_6498 <= sbox_15_q0;
        end else if ((trunc_ln258_14_reg_11568 == 4'd14)) begin
            UnifiedRetVal_i1149_reg_6498 <= sbox_14_q0;
        end else if ((trunc_ln258_14_reg_11568 == 4'd13)) begin
            UnifiedRetVal_i1149_reg_6498 <= sbox_13_q0;
        end else if ((trunc_ln258_14_reg_11568 == 4'd12)) begin
            UnifiedRetVal_i1149_reg_6498 <= sbox_12_q0;
        end else if ((trunc_ln258_14_reg_11568 == 4'd11)) begin
            UnifiedRetVal_i1149_reg_6498 <= sbox_11_q0;
        end else if ((trunc_ln258_14_reg_11568 == 4'd10)) begin
            UnifiedRetVal_i1149_reg_6498 <= sbox_10_q0;
        end else if ((trunc_ln258_14_reg_11568 == 4'd9)) begin
            UnifiedRetVal_i1149_reg_6498 <= sbox_9_q0;
        end else if ((trunc_ln258_14_reg_11568 == 4'd8)) begin
            UnifiedRetVal_i1149_reg_6498 <= sbox_8_q0;
        end else if ((trunc_ln258_14_reg_11568 == 4'd7)) begin
            UnifiedRetVal_i1149_reg_6498 <= sbox_7_q0;
        end else if ((trunc_ln258_14_reg_11568 == 4'd6)) begin
            UnifiedRetVal_i1149_reg_6498 <= sbox_6_q0;
        end else if ((trunc_ln258_14_reg_11568 == 4'd5)) begin
            UnifiedRetVal_i1149_reg_6498 <= sbox_5_q0;
        end else if ((trunc_ln258_14_reg_11568 == 4'd4)) begin
            UnifiedRetVal_i1149_reg_6498 <= sbox_4_q0;
        end else if ((trunc_ln258_14_reg_11568 == 4'd3)) begin
            UnifiedRetVal_i1149_reg_6498 <= sbox_3_q0;
        end else if ((trunc_ln258_14_reg_11568 == 4'd2)) begin
            UnifiedRetVal_i1149_reg_6498 <= sbox_2_q0;
        end else if ((trunc_ln258_14_reg_11568 == 4'd1)) begin
            UnifiedRetVal_i1149_reg_6498 <= sbox_1_q0;
        end else if ((trunc_ln258_14_reg_11568 == 4'd0)) begin
            UnifiedRetVal_i1149_reg_6498 <= sbox_0_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        if ((trunc_ln258_16_reg_11652 == 4'd15)) begin
            UnifiedRetVal_i1199_reg_6552 <= sbox_15_q0;
        end else if ((trunc_ln258_16_reg_11652 == 4'd14)) begin
            UnifiedRetVal_i1199_reg_6552 <= sbox_14_q0;
        end else if ((trunc_ln258_16_reg_11652 == 4'd13)) begin
            UnifiedRetVal_i1199_reg_6552 <= sbox_13_q0;
        end else if ((trunc_ln258_16_reg_11652 == 4'd12)) begin
            UnifiedRetVal_i1199_reg_6552 <= sbox_12_q0;
        end else if ((trunc_ln258_16_reg_11652 == 4'd11)) begin
            UnifiedRetVal_i1199_reg_6552 <= sbox_11_q0;
        end else if ((trunc_ln258_16_reg_11652 == 4'd10)) begin
            UnifiedRetVal_i1199_reg_6552 <= sbox_10_q0;
        end else if ((trunc_ln258_16_reg_11652 == 4'd9)) begin
            UnifiedRetVal_i1199_reg_6552 <= sbox_9_q0;
        end else if ((trunc_ln258_16_reg_11652 == 4'd8)) begin
            UnifiedRetVal_i1199_reg_6552 <= sbox_8_q0;
        end else if ((trunc_ln258_16_reg_11652 == 4'd7)) begin
            UnifiedRetVal_i1199_reg_6552 <= sbox_7_q0;
        end else if ((trunc_ln258_16_reg_11652 == 4'd6)) begin
            UnifiedRetVal_i1199_reg_6552 <= sbox_6_q0;
        end else if ((trunc_ln258_16_reg_11652 == 4'd5)) begin
            UnifiedRetVal_i1199_reg_6552 <= sbox_5_q0;
        end else if ((trunc_ln258_16_reg_11652 == 4'd4)) begin
            UnifiedRetVal_i1199_reg_6552 <= sbox_4_q0;
        end else if ((trunc_ln258_16_reg_11652 == 4'd3)) begin
            UnifiedRetVal_i1199_reg_6552 <= sbox_3_q0;
        end else if ((trunc_ln258_16_reg_11652 == 4'd2)) begin
            UnifiedRetVal_i1199_reg_6552 <= sbox_2_q0;
        end else if ((trunc_ln258_16_reg_11652 == 4'd1)) begin
            UnifiedRetVal_i1199_reg_6552 <= sbox_1_q0;
        end else if ((trunc_ln258_16_reg_11652 == 4'd0)) begin
            UnifiedRetVal_i1199_reg_6552 <= sbox_0_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        if ((trunc_ln258_18_reg_11736 == 4'd15)) begin
            UnifiedRetVal_i1249_reg_6606 <= sbox_15_q0;
        end else if ((trunc_ln258_18_reg_11736 == 4'd14)) begin
            UnifiedRetVal_i1249_reg_6606 <= sbox_14_q0;
        end else if ((trunc_ln258_18_reg_11736 == 4'd13)) begin
            UnifiedRetVal_i1249_reg_6606 <= sbox_13_q0;
        end else if ((trunc_ln258_18_reg_11736 == 4'd12)) begin
            UnifiedRetVal_i1249_reg_6606 <= sbox_12_q0;
        end else if ((trunc_ln258_18_reg_11736 == 4'd11)) begin
            UnifiedRetVal_i1249_reg_6606 <= sbox_11_q0;
        end else if ((trunc_ln258_18_reg_11736 == 4'd10)) begin
            UnifiedRetVal_i1249_reg_6606 <= sbox_10_q0;
        end else if ((trunc_ln258_18_reg_11736 == 4'd9)) begin
            UnifiedRetVal_i1249_reg_6606 <= sbox_9_q0;
        end else if ((trunc_ln258_18_reg_11736 == 4'd8)) begin
            UnifiedRetVal_i1249_reg_6606 <= sbox_8_q0;
        end else if ((trunc_ln258_18_reg_11736 == 4'd7)) begin
            UnifiedRetVal_i1249_reg_6606 <= sbox_7_q0;
        end else if ((trunc_ln258_18_reg_11736 == 4'd6)) begin
            UnifiedRetVal_i1249_reg_6606 <= sbox_6_q0;
        end else if ((trunc_ln258_18_reg_11736 == 4'd5)) begin
            UnifiedRetVal_i1249_reg_6606 <= sbox_5_q0;
        end else if ((trunc_ln258_18_reg_11736 == 4'd4)) begin
            UnifiedRetVal_i1249_reg_6606 <= sbox_4_q0;
        end else if ((trunc_ln258_18_reg_11736 == 4'd3)) begin
            UnifiedRetVal_i1249_reg_6606 <= sbox_3_q0;
        end else if ((trunc_ln258_18_reg_11736 == 4'd2)) begin
            UnifiedRetVal_i1249_reg_6606 <= sbox_2_q0;
        end else if ((trunc_ln258_18_reg_11736 == 4'd1)) begin
            UnifiedRetVal_i1249_reg_6606 <= sbox_1_q0;
        end else if ((trunc_ln258_18_reg_11736 == 4'd0)) begin
            UnifiedRetVal_i1249_reg_6606 <= sbox_0_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        if ((trunc_ln258_20_reg_11820 == 4'd15)) begin
            UnifiedRetVal_i1299_reg_6660 <= sbox_15_q0;
        end else if ((trunc_ln258_20_reg_11820 == 4'd14)) begin
            UnifiedRetVal_i1299_reg_6660 <= sbox_14_q0;
        end else if ((trunc_ln258_20_reg_11820 == 4'd13)) begin
            UnifiedRetVal_i1299_reg_6660 <= sbox_13_q0;
        end else if ((trunc_ln258_20_reg_11820 == 4'd12)) begin
            UnifiedRetVal_i1299_reg_6660 <= sbox_12_q0;
        end else if ((trunc_ln258_20_reg_11820 == 4'd11)) begin
            UnifiedRetVal_i1299_reg_6660 <= sbox_11_q0;
        end else if ((trunc_ln258_20_reg_11820 == 4'd10)) begin
            UnifiedRetVal_i1299_reg_6660 <= sbox_10_q0;
        end else if ((trunc_ln258_20_reg_11820 == 4'd9)) begin
            UnifiedRetVal_i1299_reg_6660 <= sbox_9_q0;
        end else if ((trunc_ln258_20_reg_11820 == 4'd8)) begin
            UnifiedRetVal_i1299_reg_6660 <= sbox_8_q0;
        end else if ((trunc_ln258_20_reg_11820 == 4'd7)) begin
            UnifiedRetVal_i1299_reg_6660 <= sbox_7_q0;
        end else if ((trunc_ln258_20_reg_11820 == 4'd6)) begin
            UnifiedRetVal_i1299_reg_6660 <= sbox_6_q0;
        end else if ((trunc_ln258_20_reg_11820 == 4'd5)) begin
            UnifiedRetVal_i1299_reg_6660 <= sbox_5_q0;
        end else if ((trunc_ln258_20_reg_11820 == 4'd4)) begin
            UnifiedRetVal_i1299_reg_6660 <= sbox_4_q0;
        end else if ((trunc_ln258_20_reg_11820 == 4'd3)) begin
            UnifiedRetVal_i1299_reg_6660 <= sbox_3_q0;
        end else if ((trunc_ln258_20_reg_11820 == 4'd2)) begin
            UnifiedRetVal_i1299_reg_6660 <= sbox_2_q0;
        end else if ((trunc_ln258_20_reg_11820 == 4'd1)) begin
            UnifiedRetVal_i1299_reg_6660 <= sbox_1_q0;
        end else if ((trunc_ln258_20_reg_11820 == 4'd0)) begin
            UnifiedRetVal_i1299_reg_6660 <= sbox_0_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        if ((trunc_ln258_22_reg_11904 == 4'd15)) begin
            UnifiedRetVal_i1349_reg_6714 <= sbox_15_q0;
        end else if ((trunc_ln258_22_reg_11904 == 4'd14)) begin
            UnifiedRetVal_i1349_reg_6714 <= sbox_14_q0;
        end else if ((trunc_ln258_22_reg_11904 == 4'd13)) begin
            UnifiedRetVal_i1349_reg_6714 <= sbox_13_q0;
        end else if ((trunc_ln258_22_reg_11904 == 4'd12)) begin
            UnifiedRetVal_i1349_reg_6714 <= sbox_12_q0;
        end else if ((trunc_ln258_22_reg_11904 == 4'd11)) begin
            UnifiedRetVal_i1349_reg_6714 <= sbox_11_q0;
        end else if ((trunc_ln258_22_reg_11904 == 4'd10)) begin
            UnifiedRetVal_i1349_reg_6714 <= sbox_10_q0;
        end else if ((trunc_ln258_22_reg_11904 == 4'd9)) begin
            UnifiedRetVal_i1349_reg_6714 <= sbox_9_q0;
        end else if ((trunc_ln258_22_reg_11904 == 4'd8)) begin
            UnifiedRetVal_i1349_reg_6714 <= sbox_8_q0;
        end else if ((trunc_ln258_22_reg_11904 == 4'd7)) begin
            UnifiedRetVal_i1349_reg_6714 <= sbox_7_q0;
        end else if ((trunc_ln258_22_reg_11904 == 4'd6)) begin
            UnifiedRetVal_i1349_reg_6714 <= sbox_6_q0;
        end else if ((trunc_ln258_22_reg_11904 == 4'd5)) begin
            UnifiedRetVal_i1349_reg_6714 <= sbox_5_q0;
        end else if ((trunc_ln258_22_reg_11904 == 4'd4)) begin
            UnifiedRetVal_i1349_reg_6714 <= sbox_4_q0;
        end else if ((trunc_ln258_22_reg_11904 == 4'd3)) begin
            UnifiedRetVal_i1349_reg_6714 <= sbox_3_q0;
        end else if ((trunc_ln258_22_reg_11904 == 4'd2)) begin
            UnifiedRetVal_i1349_reg_6714 <= sbox_2_q0;
        end else if ((trunc_ln258_22_reg_11904 == 4'd1)) begin
            UnifiedRetVal_i1349_reg_6714 <= sbox_1_q0;
        end else if ((trunc_ln258_22_reg_11904 == 4'd0)) begin
            UnifiedRetVal_i1349_reg_6714 <= sbox_0_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        if ((trunc_ln258_24_reg_11988 == 4'd15)) begin
            UnifiedRetVal_i1399_reg_6768 <= sbox_15_q0;
        end else if ((trunc_ln258_24_reg_11988 == 4'd14)) begin
            UnifiedRetVal_i1399_reg_6768 <= sbox_14_q0;
        end else if ((trunc_ln258_24_reg_11988 == 4'd13)) begin
            UnifiedRetVal_i1399_reg_6768 <= sbox_13_q0;
        end else if ((trunc_ln258_24_reg_11988 == 4'd12)) begin
            UnifiedRetVal_i1399_reg_6768 <= sbox_12_q0;
        end else if ((trunc_ln258_24_reg_11988 == 4'd11)) begin
            UnifiedRetVal_i1399_reg_6768 <= sbox_11_q0;
        end else if ((trunc_ln258_24_reg_11988 == 4'd10)) begin
            UnifiedRetVal_i1399_reg_6768 <= sbox_10_q0;
        end else if ((trunc_ln258_24_reg_11988 == 4'd9)) begin
            UnifiedRetVal_i1399_reg_6768 <= sbox_9_q0;
        end else if ((trunc_ln258_24_reg_11988 == 4'd8)) begin
            UnifiedRetVal_i1399_reg_6768 <= sbox_8_q0;
        end else if ((trunc_ln258_24_reg_11988 == 4'd7)) begin
            UnifiedRetVal_i1399_reg_6768 <= sbox_7_q0;
        end else if ((trunc_ln258_24_reg_11988 == 4'd6)) begin
            UnifiedRetVal_i1399_reg_6768 <= sbox_6_q0;
        end else if ((trunc_ln258_24_reg_11988 == 4'd5)) begin
            UnifiedRetVal_i1399_reg_6768 <= sbox_5_q0;
        end else if ((trunc_ln258_24_reg_11988 == 4'd4)) begin
            UnifiedRetVal_i1399_reg_6768 <= sbox_4_q0;
        end else if ((trunc_ln258_24_reg_11988 == 4'd3)) begin
            UnifiedRetVal_i1399_reg_6768 <= sbox_3_q0;
        end else if ((trunc_ln258_24_reg_11988 == 4'd2)) begin
            UnifiedRetVal_i1399_reg_6768 <= sbox_2_q0;
        end else if ((trunc_ln258_24_reg_11988 == 4'd1)) begin
            UnifiedRetVal_i1399_reg_6768 <= sbox_1_q0;
        end else if ((trunc_ln258_24_reg_11988 == 4'd0)) begin
            UnifiedRetVal_i1399_reg_6768 <= sbox_0_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        if ((trunc_ln258_26_reg_12072 == 4'd15)) begin
            UnifiedRetVal_i1449_reg_6822 <= sbox_15_q0;
        end else if ((trunc_ln258_26_reg_12072 == 4'd14)) begin
            UnifiedRetVal_i1449_reg_6822 <= sbox_14_q0;
        end else if ((trunc_ln258_26_reg_12072 == 4'd13)) begin
            UnifiedRetVal_i1449_reg_6822 <= sbox_13_q0;
        end else if ((trunc_ln258_26_reg_12072 == 4'd12)) begin
            UnifiedRetVal_i1449_reg_6822 <= sbox_12_q0;
        end else if ((trunc_ln258_26_reg_12072 == 4'd11)) begin
            UnifiedRetVal_i1449_reg_6822 <= sbox_11_q0;
        end else if ((trunc_ln258_26_reg_12072 == 4'd10)) begin
            UnifiedRetVal_i1449_reg_6822 <= sbox_10_q0;
        end else if ((trunc_ln258_26_reg_12072 == 4'd9)) begin
            UnifiedRetVal_i1449_reg_6822 <= sbox_9_q0;
        end else if ((trunc_ln258_26_reg_12072 == 4'd8)) begin
            UnifiedRetVal_i1449_reg_6822 <= sbox_8_q0;
        end else if ((trunc_ln258_26_reg_12072 == 4'd7)) begin
            UnifiedRetVal_i1449_reg_6822 <= sbox_7_q0;
        end else if ((trunc_ln258_26_reg_12072 == 4'd6)) begin
            UnifiedRetVal_i1449_reg_6822 <= sbox_6_q0;
        end else if ((trunc_ln258_26_reg_12072 == 4'd5)) begin
            UnifiedRetVal_i1449_reg_6822 <= sbox_5_q0;
        end else if ((trunc_ln258_26_reg_12072 == 4'd4)) begin
            UnifiedRetVal_i1449_reg_6822 <= sbox_4_q0;
        end else if ((trunc_ln258_26_reg_12072 == 4'd3)) begin
            UnifiedRetVal_i1449_reg_6822 <= sbox_3_q0;
        end else if ((trunc_ln258_26_reg_12072 == 4'd2)) begin
            UnifiedRetVal_i1449_reg_6822 <= sbox_2_q0;
        end else if ((trunc_ln258_26_reg_12072 == 4'd1)) begin
            UnifiedRetVal_i1449_reg_6822 <= sbox_1_q0;
        end else if ((trunc_ln258_26_reg_12072 == 4'd0)) begin
            UnifiedRetVal_i1449_reg_6822 <= sbox_0_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((trunc_ln258_28_reg_12156 == 4'd15)) begin
            UnifiedRetVal_i1499_reg_6876 <= sbox_15_q0;
        end else if ((trunc_ln258_28_reg_12156 == 4'd14)) begin
            UnifiedRetVal_i1499_reg_6876 <= sbox_14_q0;
        end else if ((trunc_ln258_28_reg_12156 == 4'd13)) begin
            UnifiedRetVal_i1499_reg_6876 <= sbox_13_q0;
        end else if ((trunc_ln258_28_reg_12156 == 4'd12)) begin
            UnifiedRetVal_i1499_reg_6876 <= sbox_12_q0;
        end else if ((trunc_ln258_28_reg_12156 == 4'd11)) begin
            UnifiedRetVal_i1499_reg_6876 <= sbox_11_q0;
        end else if ((trunc_ln258_28_reg_12156 == 4'd10)) begin
            UnifiedRetVal_i1499_reg_6876 <= sbox_10_q0;
        end else if ((trunc_ln258_28_reg_12156 == 4'd9)) begin
            UnifiedRetVal_i1499_reg_6876 <= sbox_9_q0;
        end else if ((trunc_ln258_28_reg_12156 == 4'd8)) begin
            UnifiedRetVal_i1499_reg_6876 <= sbox_8_q0;
        end else if ((trunc_ln258_28_reg_12156 == 4'd7)) begin
            UnifiedRetVal_i1499_reg_6876 <= sbox_7_q0;
        end else if ((trunc_ln258_28_reg_12156 == 4'd6)) begin
            UnifiedRetVal_i1499_reg_6876 <= sbox_6_q0;
        end else if ((trunc_ln258_28_reg_12156 == 4'd5)) begin
            UnifiedRetVal_i1499_reg_6876 <= sbox_5_q0;
        end else if ((trunc_ln258_28_reg_12156 == 4'd4)) begin
            UnifiedRetVal_i1499_reg_6876 <= sbox_4_q0;
        end else if ((trunc_ln258_28_reg_12156 == 4'd3)) begin
            UnifiedRetVal_i1499_reg_6876 <= sbox_3_q0;
        end else if ((trunc_ln258_28_reg_12156 == 4'd2)) begin
            UnifiedRetVal_i1499_reg_6876 <= sbox_2_q0;
        end else if ((trunc_ln258_28_reg_12156 == 4'd1)) begin
            UnifiedRetVal_i1499_reg_6876 <= sbox_1_q0;
        end else if ((trunc_ln258_28_reg_12156 == 4'd0)) begin
            UnifiedRetVal_i1499_reg_6876 <= sbox_0_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        if ((trunc_ln258_30_reg_12240 == 4'd15)) begin
            UnifiedRetVal_i1549_reg_6930 <= sbox_15_q0;
        end else if ((trunc_ln258_30_reg_12240 == 4'd14)) begin
            UnifiedRetVal_i1549_reg_6930 <= sbox_14_q0;
        end else if ((trunc_ln258_30_reg_12240 == 4'd13)) begin
            UnifiedRetVal_i1549_reg_6930 <= sbox_13_q0;
        end else if ((trunc_ln258_30_reg_12240 == 4'd12)) begin
            UnifiedRetVal_i1549_reg_6930 <= sbox_12_q0;
        end else if ((trunc_ln258_30_reg_12240 == 4'd11)) begin
            UnifiedRetVal_i1549_reg_6930 <= sbox_11_q0;
        end else if ((trunc_ln258_30_reg_12240 == 4'd10)) begin
            UnifiedRetVal_i1549_reg_6930 <= sbox_10_q0;
        end else if ((trunc_ln258_30_reg_12240 == 4'd9)) begin
            UnifiedRetVal_i1549_reg_6930 <= sbox_9_q0;
        end else if ((trunc_ln258_30_reg_12240 == 4'd8)) begin
            UnifiedRetVal_i1549_reg_6930 <= sbox_8_q0;
        end else if ((trunc_ln258_30_reg_12240 == 4'd7)) begin
            UnifiedRetVal_i1549_reg_6930 <= sbox_7_q0;
        end else if ((trunc_ln258_30_reg_12240 == 4'd6)) begin
            UnifiedRetVal_i1549_reg_6930 <= sbox_6_q0;
        end else if ((trunc_ln258_30_reg_12240 == 4'd5)) begin
            UnifiedRetVal_i1549_reg_6930 <= sbox_5_q0;
        end else if ((trunc_ln258_30_reg_12240 == 4'd4)) begin
            UnifiedRetVal_i1549_reg_6930 <= sbox_4_q0;
        end else if ((trunc_ln258_30_reg_12240 == 4'd3)) begin
            UnifiedRetVal_i1549_reg_6930 <= sbox_3_q0;
        end else if ((trunc_ln258_30_reg_12240 == 4'd2)) begin
            UnifiedRetVal_i1549_reg_6930 <= sbox_2_q0;
        end else if ((trunc_ln258_30_reg_12240 == 4'd1)) begin
            UnifiedRetVal_i1549_reg_6930 <= sbox_1_q0;
        end else if ((trunc_ln258_30_reg_12240 == 4'd0)) begin
            UnifiedRetVal_i1549_reg_6930 <= sbox_0_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        if ((trunc_ln258_9_reg_9751 == 4'd15)) begin
            UnifiedRetVal_i199_reg_5476 <= sbox_15_q0;
        end else if ((trunc_ln258_9_reg_9751 == 4'd14)) begin
            UnifiedRetVal_i199_reg_5476 <= sbox_14_q0;
        end else if ((trunc_ln258_9_reg_9751 == 4'd13)) begin
            UnifiedRetVal_i199_reg_5476 <= sbox_13_q0;
        end else if ((trunc_ln258_9_reg_9751 == 4'd12)) begin
            UnifiedRetVal_i199_reg_5476 <= sbox_12_q0;
        end else if ((trunc_ln258_9_reg_9751 == 4'd11)) begin
            UnifiedRetVal_i199_reg_5476 <= sbox_11_q0;
        end else if ((trunc_ln258_9_reg_9751 == 4'd10)) begin
            UnifiedRetVal_i199_reg_5476 <= sbox_10_q0;
        end else if ((trunc_ln258_9_reg_9751 == 4'd9)) begin
            UnifiedRetVal_i199_reg_5476 <= sbox_9_q0;
        end else if ((trunc_ln258_9_reg_9751 == 4'd8)) begin
            UnifiedRetVal_i199_reg_5476 <= sbox_8_q0;
        end else if ((trunc_ln258_9_reg_9751 == 4'd7)) begin
            UnifiedRetVal_i199_reg_5476 <= sbox_7_q0;
        end else if ((trunc_ln258_9_reg_9751 == 4'd6)) begin
            UnifiedRetVal_i199_reg_5476 <= sbox_6_q0;
        end else if ((trunc_ln258_9_reg_9751 == 4'd5)) begin
            UnifiedRetVal_i199_reg_5476 <= sbox_5_q0;
        end else if ((trunc_ln258_9_reg_9751 == 4'd4)) begin
            UnifiedRetVal_i199_reg_5476 <= sbox_4_q0;
        end else if ((trunc_ln258_9_reg_9751 == 4'd3)) begin
            UnifiedRetVal_i199_reg_5476 <= sbox_3_q0;
        end else if ((trunc_ln258_9_reg_9751 == 4'd2)) begin
            UnifiedRetVal_i199_reg_5476 <= sbox_2_q0;
        end else if ((trunc_ln258_9_reg_9751 == 4'd1)) begin
            UnifiedRetVal_i199_reg_5476 <= sbox_1_q0;
        end else if ((trunc_ln258_9_reg_9751 == 4'd0)) begin
            UnifiedRetVal_i199_reg_5476 <= sbox_0_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        if ((trunc_ln258_11_reg_9835 == 4'd15)) begin
            UnifiedRetVal_i249_reg_5530 <= sbox_15_q1;
        end else if ((trunc_ln258_11_reg_9835 == 4'd14)) begin
            UnifiedRetVal_i249_reg_5530 <= sbox_14_q1;
        end else if ((trunc_ln258_11_reg_9835 == 4'd13)) begin
            UnifiedRetVal_i249_reg_5530 <= sbox_13_q1;
        end else if ((trunc_ln258_11_reg_9835 == 4'd12)) begin
            UnifiedRetVal_i249_reg_5530 <= sbox_12_q1;
        end else if ((trunc_ln258_11_reg_9835 == 4'd11)) begin
            UnifiedRetVal_i249_reg_5530 <= sbox_11_q1;
        end else if ((trunc_ln258_11_reg_9835 == 4'd10)) begin
            UnifiedRetVal_i249_reg_5530 <= sbox_10_q1;
        end else if ((trunc_ln258_11_reg_9835 == 4'd9)) begin
            UnifiedRetVal_i249_reg_5530 <= sbox_9_q1;
        end else if ((trunc_ln258_11_reg_9835 == 4'd8)) begin
            UnifiedRetVal_i249_reg_5530 <= sbox_8_q1;
        end else if ((trunc_ln258_11_reg_9835 == 4'd7)) begin
            UnifiedRetVal_i249_reg_5530 <= sbox_7_q1;
        end else if ((trunc_ln258_11_reg_9835 == 4'd6)) begin
            UnifiedRetVal_i249_reg_5530 <= sbox_6_q1;
        end else if ((trunc_ln258_11_reg_9835 == 4'd5)) begin
            UnifiedRetVal_i249_reg_5530 <= sbox_5_q1;
        end else if ((trunc_ln258_11_reg_9835 == 4'd4)) begin
            UnifiedRetVal_i249_reg_5530 <= sbox_4_q1;
        end else if ((trunc_ln258_11_reg_9835 == 4'd3)) begin
            UnifiedRetVal_i249_reg_5530 <= sbox_3_q1;
        end else if ((trunc_ln258_11_reg_9835 == 4'd2)) begin
            UnifiedRetVal_i249_reg_5530 <= sbox_2_q1;
        end else if ((trunc_ln258_11_reg_9835 == 4'd1)) begin
            UnifiedRetVal_i249_reg_5530 <= sbox_1_q1;
        end else if ((trunc_ln258_11_reg_9835 == 4'd0)) begin
            UnifiedRetVal_i249_reg_5530 <= sbox_0_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        if ((trunc_ln258_15_reg_10003 == 4'd15)) begin
            UnifiedRetVal_i349_reg_5638 <= sbox_15_q3;
        end else if ((trunc_ln258_15_reg_10003 == 4'd14)) begin
            UnifiedRetVal_i349_reg_5638 <= sbox_14_q3;
        end else if ((trunc_ln258_15_reg_10003 == 4'd13)) begin
            UnifiedRetVal_i349_reg_5638 <= sbox_13_q3;
        end else if ((trunc_ln258_15_reg_10003 == 4'd12)) begin
            UnifiedRetVal_i349_reg_5638 <= sbox_12_q3;
        end else if ((trunc_ln258_15_reg_10003 == 4'd11)) begin
            UnifiedRetVal_i349_reg_5638 <= sbox_11_q3;
        end else if ((trunc_ln258_15_reg_10003 == 4'd10)) begin
            UnifiedRetVal_i349_reg_5638 <= sbox_10_q3;
        end else if ((trunc_ln258_15_reg_10003 == 4'd9)) begin
            UnifiedRetVal_i349_reg_5638 <= sbox_9_q3;
        end else if ((trunc_ln258_15_reg_10003 == 4'd8)) begin
            UnifiedRetVal_i349_reg_5638 <= sbox_8_q3;
        end else if ((trunc_ln258_15_reg_10003 == 4'd7)) begin
            UnifiedRetVal_i349_reg_5638 <= sbox_7_q3;
        end else if ((trunc_ln258_15_reg_10003 == 4'd6)) begin
            UnifiedRetVal_i349_reg_5638 <= sbox_6_q3;
        end else if ((trunc_ln258_15_reg_10003 == 4'd5)) begin
            UnifiedRetVal_i349_reg_5638 <= sbox_5_q3;
        end else if ((trunc_ln258_15_reg_10003 == 4'd4)) begin
            UnifiedRetVal_i349_reg_5638 <= sbox_4_q3;
        end else if ((trunc_ln258_15_reg_10003 == 4'd3)) begin
            UnifiedRetVal_i349_reg_5638 <= sbox_3_q3;
        end else if ((trunc_ln258_15_reg_10003 == 4'd2)) begin
            UnifiedRetVal_i349_reg_5638 <= sbox_2_q3;
        end else if ((trunc_ln258_15_reg_10003 == 4'd1)) begin
            UnifiedRetVal_i349_reg_5638 <= sbox_1_q3;
        end else if ((trunc_ln258_15_reg_10003 == 4'd0)) begin
            UnifiedRetVal_i349_reg_5638 <= sbox_0_q3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        if ((trunc_ln258_17_reg_10167 == 4'd15)) begin
            UnifiedRetVal_i399_reg_5692 <= sbox_15_q0;
        end else if ((trunc_ln258_17_reg_10167 == 4'd14)) begin
            UnifiedRetVal_i399_reg_5692 <= sbox_14_q0;
        end else if ((trunc_ln258_17_reg_10167 == 4'd13)) begin
            UnifiedRetVal_i399_reg_5692 <= sbox_13_q0;
        end else if ((trunc_ln258_17_reg_10167 == 4'd12)) begin
            UnifiedRetVal_i399_reg_5692 <= sbox_12_q0;
        end else if ((trunc_ln258_17_reg_10167 == 4'd11)) begin
            UnifiedRetVal_i399_reg_5692 <= sbox_11_q0;
        end else if ((trunc_ln258_17_reg_10167 == 4'd10)) begin
            UnifiedRetVal_i399_reg_5692 <= sbox_10_q0;
        end else if ((trunc_ln258_17_reg_10167 == 4'd9)) begin
            UnifiedRetVal_i399_reg_5692 <= sbox_9_q0;
        end else if ((trunc_ln258_17_reg_10167 == 4'd8)) begin
            UnifiedRetVal_i399_reg_5692 <= sbox_8_q0;
        end else if ((trunc_ln258_17_reg_10167 == 4'd7)) begin
            UnifiedRetVal_i399_reg_5692 <= sbox_7_q0;
        end else if ((trunc_ln258_17_reg_10167 == 4'd6)) begin
            UnifiedRetVal_i399_reg_5692 <= sbox_6_q0;
        end else if ((trunc_ln258_17_reg_10167 == 4'd5)) begin
            UnifiedRetVal_i399_reg_5692 <= sbox_5_q0;
        end else if ((trunc_ln258_17_reg_10167 == 4'd4)) begin
            UnifiedRetVal_i399_reg_5692 <= sbox_4_q0;
        end else if ((trunc_ln258_17_reg_10167 == 4'd3)) begin
            UnifiedRetVal_i399_reg_5692 <= sbox_3_q0;
        end else if ((trunc_ln258_17_reg_10167 == 4'd2)) begin
            UnifiedRetVal_i399_reg_5692 <= sbox_2_q0;
        end else if ((trunc_ln258_17_reg_10167 == 4'd1)) begin
            UnifiedRetVal_i399_reg_5692 <= sbox_1_q0;
        end else if ((trunc_ln258_17_reg_10167 == 4'd0)) begin
            UnifiedRetVal_i399_reg_5692 <= sbox_0_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        if ((trunc_ln258_19_reg_10251 == 4'd15)) begin
            UnifiedRetVal_i449_reg_5746 <= sbox_15_q1;
        end else if ((trunc_ln258_19_reg_10251 == 4'd14)) begin
            UnifiedRetVal_i449_reg_5746 <= sbox_14_q1;
        end else if ((trunc_ln258_19_reg_10251 == 4'd13)) begin
            UnifiedRetVal_i449_reg_5746 <= sbox_13_q1;
        end else if ((trunc_ln258_19_reg_10251 == 4'd12)) begin
            UnifiedRetVal_i449_reg_5746 <= sbox_12_q1;
        end else if ((trunc_ln258_19_reg_10251 == 4'd11)) begin
            UnifiedRetVal_i449_reg_5746 <= sbox_11_q1;
        end else if ((trunc_ln258_19_reg_10251 == 4'd10)) begin
            UnifiedRetVal_i449_reg_5746 <= sbox_10_q1;
        end else if ((trunc_ln258_19_reg_10251 == 4'd9)) begin
            UnifiedRetVal_i449_reg_5746 <= sbox_9_q1;
        end else if ((trunc_ln258_19_reg_10251 == 4'd8)) begin
            UnifiedRetVal_i449_reg_5746 <= sbox_8_q1;
        end else if ((trunc_ln258_19_reg_10251 == 4'd7)) begin
            UnifiedRetVal_i449_reg_5746 <= sbox_7_q1;
        end else if ((trunc_ln258_19_reg_10251 == 4'd6)) begin
            UnifiedRetVal_i449_reg_5746 <= sbox_6_q1;
        end else if ((trunc_ln258_19_reg_10251 == 4'd5)) begin
            UnifiedRetVal_i449_reg_5746 <= sbox_5_q1;
        end else if ((trunc_ln258_19_reg_10251 == 4'd4)) begin
            UnifiedRetVal_i449_reg_5746 <= sbox_4_q1;
        end else if ((trunc_ln258_19_reg_10251 == 4'd3)) begin
            UnifiedRetVal_i449_reg_5746 <= sbox_3_q1;
        end else if ((trunc_ln258_19_reg_10251 == 4'd2)) begin
            UnifiedRetVal_i449_reg_5746 <= sbox_2_q1;
        end else if ((trunc_ln258_19_reg_10251 == 4'd1)) begin
            UnifiedRetVal_i449_reg_5746 <= sbox_1_q1;
        end else if ((trunc_ln258_19_reg_10251 == 4'd0)) begin
            UnifiedRetVal_i449_reg_5746 <= sbox_0_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        if ((trunc_ln258_21_reg_10335 == 4'd15)) begin
            UnifiedRetVal_i499_reg_5800 <= sbox_15_q2;
        end else if ((trunc_ln258_21_reg_10335 == 4'd14)) begin
            UnifiedRetVal_i499_reg_5800 <= sbox_14_q2;
        end else if ((trunc_ln258_21_reg_10335 == 4'd13)) begin
            UnifiedRetVal_i499_reg_5800 <= sbox_13_q2;
        end else if ((trunc_ln258_21_reg_10335 == 4'd12)) begin
            UnifiedRetVal_i499_reg_5800 <= sbox_12_q2;
        end else if ((trunc_ln258_21_reg_10335 == 4'd11)) begin
            UnifiedRetVal_i499_reg_5800 <= sbox_11_q2;
        end else if ((trunc_ln258_21_reg_10335 == 4'd10)) begin
            UnifiedRetVal_i499_reg_5800 <= sbox_10_q2;
        end else if ((trunc_ln258_21_reg_10335 == 4'd9)) begin
            UnifiedRetVal_i499_reg_5800 <= sbox_9_q2;
        end else if ((trunc_ln258_21_reg_10335 == 4'd8)) begin
            UnifiedRetVal_i499_reg_5800 <= sbox_8_q2;
        end else if ((trunc_ln258_21_reg_10335 == 4'd7)) begin
            UnifiedRetVal_i499_reg_5800 <= sbox_7_q2;
        end else if ((trunc_ln258_21_reg_10335 == 4'd6)) begin
            UnifiedRetVal_i499_reg_5800 <= sbox_6_q2;
        end else if ((trunc_ln258_21_reg_10335 == 4'd5)) begin
            UnifiedRetVal_i499_reg_5800 <= sbox_5_q2;
        end else if ((trunc_ln258_21_reg_10335 == 4'd4)) begin
            UnifiedRetVal_i499_reg_5800 <= sbox_4_q2;
        end else if ((trunc_ln258_21_reg_10335 == 4'd3)) begin
            UnifiedRetVal_i499_reg_5800 <= sbox_3_q2;
        end else if ((trunc_ln258_21_reg_10335 == 4'd2)) begin
            UnifiedRetVal_i499_reg_5800 <= sbox_2_q2;
        end else if ((trunc_ln258_21_reg_10335 == 4'd1)) begin
            UnifiedRetVal_i499_reg_5800 <= sbox_1_q2;
        end else if ((trunc_ln258_21_reg_10335 == 4'd0)) begin
            UnifiedRetVal_i499_reg_5800 <= sbox_0_q2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        if ((trunc_ln258_23_reg_10419 == 4'd15)) begin
            UnifiedRetVal_i549_reg_5854 <= sbox_15_q3;
        end else if ((trunc_ln258_23_reg_10419 == 4'd14)) begin
            UnifiedRetVal_i549_reg_5854 <= sbox_14_q3;
        end else if ((trunc_ln258_23_reg_10419 == 4'd13)) begin
            UnifiedRetVal_i549_reg_5854 <= sbox_13_q3;
        end else if ((trunc_ln258_23_reg_10419 == 4'd12)) begin
            UnifiedRetVal_i549_reg_5854 <= sbox_12_q3;
        end else if ((trunc_ln258_23_reg_10419 == 4'd11)) begin
            UnifiedRetVal_i549_reg_5854 <= sbox_11_q3;
        end else if ((trunc_ln258_23_reg_10419 == 4'd10)) begin
            UnifiedRetVal_i549_reg_5854 <= sbox_10_q3;
        end else if ((trunc_ln258_23_reg_10419 == 4'd9)) begin
            UnifiedRetVal_i549_reg_5854 <= sbox_9_q3;
        end else if ((trunc_ln258_23_reg_10419 == 4'd8)) begin
            UnifiedRetVal_i549_reg_5854 <= sbox_8_q3;
        end else if ((trunc_ln258_23_reg_10419 == 4'd7)) begin
            UnifiedRetVal_i549_reg_5854 <= sbox_7_q3;
        end else if ((trunc_ln258_23_reg_10419 == 4'd6)) begin
            UnifiedRetVal_i549_reg_5854 <= sbox_6_q3;
        end else if ((trunc_ln258_23_reg_10419 == 4'd5)) begin
            UnifiedRetVal_i549_reg_5854 <= sbox_5_q3;
        end else if ((trunc_ln258_23_reg_10419 == 4'd4)) begin
            UnifiedRetVal_i549_reg_5854 <= sbox_4_q3;
        end else if ((trunc_ln258_23_reg_10419 == 4'd3)) begin
            UnifiedRetVal_i549_reg_5854 <= sbox_3_q3;
        end else if ((trunc_ln258_23_reg_10419 == 4'd2)) begin
            UnifiedRetVal_i549_reg_5854 <= sbox_2_q3;
        end else if ((trunc_ln258_23_reg_10419 == 4'd1)) begin
            UnifiedRetVal_i549_reg_5854 <= sbox_1_q3;
        end else if ((trunc_ln258_23_reg_10419 == 4'd0)) begin
            UnifiedRetVal_i549_reg_5854 <= sbox_0_q3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        if ((trunc_ln258_reg_10980 == 4'd15)) begin
            UnifiedRetVal_i799_reg_6120 <= sbox_15_q0;
        end else if ((trunc_ln258_reg_10980 == 4'd14)) begin
            UnifiedRetVal_i799_reg_6120 <= sbox_14_q0;
        end else if ((trunc_ln258_reg_10980 == 4'd13)) begin
            UnifiedRetVal_i799_reg_6120 <= sbox_13_q0;
        end else if ((trunc_ln258_reg_10980 == 4'd12)) begin
            UnifiedRetVal_i799_reg_6120 <= sbox_12_q0;
        end else if ((trunc_ln258_reg_10980 == 4'd11)) begin
            UnifiedRetVal_i799_reg_6120 <= sbox_11_q0;
        end else if ((trunc_ln258_reg_10980 == 4'd10)) begin
            UnifiedRetVal_i799_reg_6120 <= sbox_10_q0;
        end else if ((trunc_ln258_reg_10980 == 4'd9)) begin
            UnifiedRetVal_i799_reg_6120 <= sbox_9_q0;
        end else if ((trunc_ln258_reg_10980 == 4'd8)) begin
            UnifiedRetVal_i799_reg_6120 <= sbox_8_q0;
        end else if ((trunc_ln258_reg_10980 == 4'd7)) begin
            UnifiedRetVal_i799_reg_6120 <= sbox_7_q0;
        end else if ((trunc_ln258_reg_10980 == 4'd6)) begin
            UnifiedRetVal_i799_reg_6120 <= sbox_6_q0;
        end else if ((trunc_ln258_reg_10980 == 4'd5)) begin
            UnifiedRetVal_i799_reg_6120 <= sbox_5_q0;
        end else if ((trunc_ln258_reg_10980 == 4'd4)) begin
            UnifiedRetVal_i799_reg_6120 <= sbox_4_q0;
        end else if ((trunc_ln258_reg_10980 == 4'd3)) begin
            UnifiedRetVal_i799_reg_6120 <= sbox_3_q0;
        end else if ((trunc_ln258_reg_10980 == 4'd2)) begin
            UnifiedRetVal_i799_reg_6120 <= sbox_2_q0;
        end else if ((trunc_ln258_reg_10980 == 4'd1)) begin
            UnifiedRetVal_i799_reg_6120 <= sbox_1_q0;
        end else if ((trunc_ln258_reg_10980 == 4'd0)) begin
            UnifiedRetVal_i799_reg_6120 <= sbox_0_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        if ((trunc_ln258_8_reg_11316 == 4'd15)) begin
            UnifiedRetVal_i999_reg_6336 <= sbox_15_q0;
        end else if ((trunc_ln258_8_reg_11316 == 4'd14)) begin
            UnifiedRetVal_i999_reg_6336 <= sbox_14_q0;
        end else if ((trunc_ln258_8_reg_11316 == 4'd13)) begin
            UnifiedRetVal_i999_reg_6336 <= sbox_13_q0;
        end else if ((trunc_ln258_8_reg_11316 == 4'd12)) begin
            UnifiedRetVal_i999_reg_6336 <= sbox_12_q0;
        end else if ((trunc_ln258_8_reg_11316 == 4'd11)) begin
            UnifiedRetVal_i999_reg_6336 <= sbox_11_q0;
        end else if ((trunc_ln258_8_reg_11316 == 4'd10)) begin
            UnifiedRetVal_i999_reg_6336 <= sbox_10_q0;
        end else if ((trunc_ln258_8_reg_11316 == 4'd9)) begin
            UnifiedRetVal_i999_reg_6336 <= sbox_9_q0;
        end else if ((trunc_ln258_8_reg_11316 == 4'd8)) begin
            UnifiedRetVal_i999_reg_6336 <= sbox_8_q0;
        end else if ((trunc_ln258_8_reg_11316 == 4'd7)) begin
            UnifiedRetVal_i999_reg_6336 <= sbox_7_q0;
        end else if ((trunc_ln258_8_reg_11316 == 4'd6)) begin
            UnifiedRetVal_i999_reg_6336 <= sbox_6_q0;
        end else if ((trunc_ln258_8_reg_11316 == 4'd5)) begin
            UnifiedRetVal_i999_reg_6336 <= sbox_5_q0;
        end else if ((trunc_ln258_8_reg_11316 == 4'd4)) begin
            UnifiedRetVal_i999_reg_6336 <= sbox_4_q0;
        end else if ((trunc_ln258_8_reg_11316 == 4'd3)) begin
            UnifiedRetVal_i999_reg_6336 <= sbox_3_q0;
        end else if ((trunc_ln258_8_reg_11316 == 4'd2)) begin
            UnifiedRetVal_i999_reg_6336 <= sbox_2_q0;
        end else if ((trunc_ln258_8_reg_11316 == 4'd1)) begin
            UnifiedRetVal_i999_reg_6336 <= sbox_1_q0;
        end else if ((trunc_ln258_8_reg_11316 == 4'd0)) begin
            UnifiedRetVal_i999_reg_6336 <= sbox_0_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        if ((trunc_ln258_1_reg_9175 == 4'd15)) begin
            UnifiedRetVal_i_reg_5362 <= sbox_15_q0;
        end else if ((trunc_ln258_1_reg_9175 == 4'd14)) begin
            UnifiedRetVal_i_reg_5362 <= sbox_14_q0;
        end else if ((trunc_ln258_1_reg_9175 == 4'd13)) begin
            UnifiedRetVal_i_reg_5362 <= sbox_13_q0;
        end else if ((trunc_ln258_1_reg_9175 == 4'd12)) begin
            UnifiedRetVal_i_reg_5362 <= sbox_12_q0;
        end else if ((trunc_ln258_1_reg_9175 == 4'd11)) begin
            UnifiedRetVal_i_reg_5362 <= sbox_11_q0;
        end else if ((trunc_ln258_1_reg_9175 == 4'd10)) begin
            UnifiedRetVal_i_reg_5362 <= sbox_10_q0;
        end else if ((trunc_ln258_1_reg_9175 == 4'd9)) begin
            UnifiedRetVal_i_reg_5362 <= sbox_9_q0;
        end else if ((trunc_ln258_1_reg_9175 == 4'd8)) begin
            UnifiedRetVal_i_reg_5362 <= sbox_8_q0;
        end else if ((trunc_ln258_1_reg_9175 == 4'd7)) begin
            UnifiedRetVal_i_reg_5362 <= sbox_7_q0;
        end else if ((trunc_ln258_1_reg_9175 == 4'd6)) begin
            UnifiedRetVal_i_reg_5362 <= sbox_6_q0;
        end else if ((trunc_ln258_1_reg_9175 == 4'd5)) begin
            UnifiedRetVal_i_reg_5362 <= sbox_5_q0;
        end else if ((trunc_ln258_1_reg_9175 == 4'd4)) begin
            UnifiedRetVal_i_reg_5362 <= sbox_4_q0;
        end else if ((trunc_ln258_1_reg_9175 == 4'd3)) begin
            UnifiedRetVal_i_reg_5362 <= sbox_3_q0;
        end else if ((trunc_ln258_1_reg_9175 == 4'd2)) begin
            UnifiedRetVal_i_reg_5362 <= sbox_2_q0;
        end else if ((trunc_ln258_1_reg_9175 == 4'd1)) begin
            UnifiedRetVal_i_reg_5362 <= sbox_1_q0;
        end else if ((trunc_ln258_1_reg_9175 == 4'd0)) begin
            UnifiedRetVal_i_reg_5362 <= sbox_0_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        round_assign_reg_5296 <= round_fu_8525_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        round_assign_reg_5296 <= 4'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        state12_0_reg_5146 <= grp_fu_7137_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        state12_0_reg_5146 <= grp_fu_7053_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        state14_0_reg_5176 <= xor_ln240_36_fu_7240_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        state14_0_reg_5176 <= grp_fu_7071_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        state15_0_reg_5186 <= xor_ln240_37_fu_7261_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        state15_0_reg_5186 <= grp_fu_7077_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        state16_0_reg_5196 <= xor_ln240_38_fu_7281_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        state16_0_reg_5196 <= grp_fu_7083_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        state17_0_reg_5206 <= xor_ln240_39_fu_7301_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        state17_0_reg_5206 <= grp_fu_7089_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        state210_0_reg_5236 <= xor_ln240_42_fu_7362_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        state210_0_reg_5236 <= grp_fu_7107_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        state211_0_reg_5246 <= xor_ln240_43_fu_7383_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        state211_0_reg_5246 <= grp_fu_7113_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        state28_0_reg_5216 <= xor_ln240_40_fu_7321_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        state28_0_reg_5216 <= grp_fu_7095_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        state29_0_reg_5226 <= xor_ln240_41_fu_7341_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        state29_0_reg_5226 <= grp_fu_7101_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        state2_0_reg_5156 <= xor_ln240_34_fu_7199_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        state2_0_reg_5156 <= grp_fu_7059_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        state312_0_reg_5256 <= xor_ln240_44_fu_7403_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        state312_0_reg_5256 <= grp_fu_7119_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        state313_0_reg_5266 <= xor_ln240_45_fu_7423_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        state313_0_reg_5266 <= grp_fu_7125_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        state314_0_reg_5276 <= xor_ln240_46_fu_7444_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        state314_0_reg_5276 <= grp_fu_7131_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        state315_0_reg_5286 <= xor_ln240_47_fu_7465_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        state315_0_reg_5286 <= grp_fu_7137_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        state3_0_reg_5166 <= xor_ln240_35_fu_7219_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        state3_0_reg_5166 <= grp_fu_7065_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        state_0_reg_5136 <= grp_fu_7113_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        state_0_reg_5136 <= grp_fu_7047_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        if ((trunc_ln258_4_reg_11148 == 4'd15)) begin
            temp_1_reg_6228 <= sbox_15_q0;
        end else if ((trunc_ln258_4_reg_11148 == 4'd14)) begin
            temp_1_reg_6228 <= sbox_14_q0;
        end else if ((trunc_ln258_4_reg_11148 == 4'd13)) begin
            temp_1_reg_6228 <= sbox_13_q0;
        end else if ((trunc_ln258_4_reg_11148 == 4'd12)) begin
            temp_1_reg_6228 <= sbox_12_q0;
        end else if ((trunc_ln258_4_reg_11148 == 4'd11)) begin
            temp_1_reg_6228 <= sbox_11_q0;
        end else if ((trunc_ln258_4_reg_11148 == 4'd10)) begin
            temp_1_reg_6228 <= sbox_10_q0;
        end else if ((trunc_ln258_4_reg_11148 == 4'd9)) begin
            temp_1_reg_6228 <= sbox_9_q0;
        end else if ((trunc_ln258_4_reg_11148 == 4'd8)) begin
            temp_1_reg_6228 <= sbox_8_q0;
        end else if ((trunc_ln258_4_reg_11148 == 4'd7)) begin
            temp_1_reg_6228 <= sbox_7_q0;
        end else if ((trunc_ln258_4_reg_11148 == 4'd6)) begin
            temp_1_reg_6228 <= sbox_6_q0;
        end else if ((trunc_ln258_4_reg_11148 == 4'd5)) begin
            temp_1_reg_6228 <= sbox_5_q0;
        end else if ((trunc_ln258_4_reg_11148 == 4'd4)) begin
            temp_1_reg_6228 <= sbox_4_q0;
        end else if ((trunc_ln258_4_reg_11148 == 4'd3)) begin
            temp_1_reg_6228 <= sbox_3_q0;
        end else if ((trunc_ln258_4_reg_11148 == 4'd2)) begin
            temp_1_reg_6228 <= sbox_2_q0;
        end else if ((trunc_ln258_4_reg_11148 == 4'd1)) begin
            temp_1_reg_6228 <= sbox_1_q0;
        end else if ((trunc_ln258_4_reg_11148 == 4'd0)) begin
            temp_1_reg_6228 <= sbox_0_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        if ((trunc_ln258_12_reg_11484 == 4'd15)) begin
            temp_2_reg_6444 <= sbox_15_q0;
        end else if ((trunc_ln258_12_reg_11484 == 4'd14)) begin
            temp_2_reg_6444 <= sbox_14_q0;
        end else if ((trunc_ln258_12_reg_11484 == 4'd13)) begin
            temp_2_reg_6444 <= sbox_13_q0;
        end else if ((trunc_ln258_12_reg_11484 == 4'd12)) begin
            temp_2_reg_6444 <= sbox_12_q0;
        end else if ((trunc_ln258_12_reg_11484 == 4'd11)) begin
            temp_2_reg_6444 <= sbox_11_q0;
        end else if ((trunc_ln258_12_reg_11484 == 4'd10)) begin
            temp_2_reg_6444 <= sbox_10_q0;
        end else if ((trunc_ln258_12_reg_11484 == 4'd9)) begin
            temp_2_reg_6444 <= sbox_9_q0;
        end else if ((trunc_ln258_12_reg_11484 == 4'd8)) begin
            temp_2_reg_6444 <= sbox_8_q0;
        end else if ((trunc_ln258_12_reg_11484 == 4'd7)) begin
            temp_2_reg_6444 <= sbox_7_q0;
        end else if ((trunc_ln258_12_reg_11484 == 4'd6)) begin
            temp_2_reg_6444 <= sbox_6_q0;
        end else if ((trunc_ln258_12_reg_11484 == 4'd5)) begin
            temp_2_reg_6444 <= sbox_5_q0;
        end else if ((trunc_ln258_12_reg_11484 == 4'd4)) begin
            temp_2_reg_6444 <= sbox_4_q0;
        end else if ((trunc_ln258_12_reg_11484 == 4'd3)) begin
            temp_2_reg_6444 <= sbox_3_q0;
        end else if ((trunc_ln258_12_reg_11484 == 4'd2)) begin
            temp_2_reg_6444 <= sbox_2_q0;
        end else if ((trunc_ln258_12_reg_11484 == 4'd1)) begin
            temp_2_reg_6444 <= sbox_1_q0;
        end else if ((trunc_ln258_12_reg_11484 == 4'd0)) begin
            temp_2_reg_6444 <= sbox_0_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        if ((trunc_ln258_6_reg_11232 == 4'd15)) begin
            temp_3_reg_6282 <= sbox_15_q0;
        end else if ((trunc_ln258_6_reg_11232 == 4'd14)) begin
            temp_3_reg_6282 <= sbox_14_q0;
        end else if ((trunc_ln258_6_reg_11232 == 4'd13)) begin
            temp_3_reg_6282 <= sbox_13_q0;
        end else if ((trunc_ln258_6_reg_11232 == 4'd12)) begin
            temp_3_reg_6282 <= sbox_12_q0;
        end else if ((trunc_ln258_6_reg_11232 == 4'd11)) begin
            temp_3_reg_6282 <= sbox_11_q0;
        end else if ((trunc_ln258_6_reg_11232 == 4'd10)) begin
            temp_3_reg_6282 <= sbox_10_q0;
        end else if ((trunc_ln258_6_reg_11232 == 4'd9)) begin
            temp_3_reg_6282 <= sbox_9_q0;
        end else if ((trunc_ln258_6_reg_11232 == 4'd8)) begin
            temp_3_reg_6282 <= sbox_8_q0;
        end else if ((trunc_ln258_6_reg_11232 == 4'd7)) begin
            temp_3_reg_6282 <= sbox_7_q0;
        end else if ((trunc_ln258_6_reg_11232 == 4'd6)) begin
            temp_3_reg_6282 <= sbox_6_q0;
        end else if ((trunc_ln258_6_reg_11232 == 4'd5)) begin
            temp_3_reg_6282 <= sbox_5_q0;
        end else if ((trunc_ln258_6_reg_11232 == 4'd4)) begin
            temp_3_reg_6282 <= sbox_4_q0;
        end else if ((trunc_ln258_6_reg_11232 == 4'd3)) begin
            temp_3_reg_6282 <= sbox_3_q0;
        end else if ((trunc_ln258_6_reg_11232 == 4'd2)) begin
            temp_3_reg_6282 <= sbox_2_q0;
        end else if ((trunc_ln258_6_reg_11232 == 4'd1)) begin
            temp_3_reg_6282 <= sbox_1_q0;
        end else if ((trunc_ln258_6_reg_11232 == 4'd0)) begin
            temp_3_reg_6282 <= sbox_0_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        if ((trunc_ln258_3_reg_9259 == 4'd15)) begin
            temp_4_reg_5400 <= sbox_15_q1;
        end else if ((trunc_ln258_3_reg_9259 == 4'd14)) begin
            temp_4_reg_5400 <= sbox_14_q1;
        end else if ((trunc_ln258_3_reg_9259 == 4'd13)) begin
            temp_4_reg_5400 <= sbox_13_q1;
        end else if ((trunc_ln258_3_reg_9259 == 4'd12)) begin
            temp_4_reg_5400 <= sbox_12_q1;
        end else if ((trunc_ln258_3_reg_9259 == 4'd11)) begin
            temp_4_reg_5400 <= sbox_11_q1;
        end else if ((trunc_ln258_3_reg_9259 == 4'd10)) begin
            temp_4_reg_5400 <= sbox_10_q1;
        end else if ((trunc_ln258_3_reg_9259 == 4'd9)) begin
            temp_4_reg_5400 <= sbox_9_q1;
        end else if ((trunc_ln258_3_reg_9259 == 4'd8)) begin
            temp_4_reg_5400 <= sbox_8_q1;
        end else if ((trunc_ln258_3_reg_9259 == 4'd7)) begin
            temp_4_reg_5400 <= sbox_7_q1;
        end else if ((trunc_ln258_3_reg_9259 == 4'd6)) begin
            temp_4_reg_5400 <= sbox_6_q1;
        end else if ((trunc_ln258_3_reg_9259 == 4'd5)) begin
            temp_4_reg_5400 <= sbox_5_q1;
        end else if ((trunc_ln258_3_reg_9259 == 4'd4)) begin
            temp_4_reg_5400 <= sbox_4_q1;
        end else if ((trunc_ln258_3_reg_9259 == 4'd3)) begin
            temp_4_reg_5400 <= sbox_3_q1;
        end else if ((trunc_ln258_3_reg_9259 == 4'd2)) begin
            temp_4_reg_5400 <= sbox_2_q1;
        end else if ((trunc_ln258_3_reg_9259 == 4'd1)) begin
            temp_4_reg_5400 <= sbox_1_q1;
        end else if ((trunc_ln258_3_reg_9259 == 4'd0)) begin
            temp_4_reg_5400 <= sbox_0_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        if ((trunc_ln258_5_reg_9343 == 4'd15)) begin
            temp_5_reg_5438 <= sbox_15_q2;
        end else if ((trunc_ln258_5_reg_9343 == 4'd14)) begin
            temp_5_reg_5438 <= sbox_14_q2;
        end else if ((trunc_ln258_5_reg_9343 == 4'd13)) begin
            temp_5_reg_5438 <= sbox_13_q2;
        end else if ((trunc_ln258_5_reg_9343 == 4'd12)) begin
            temp_5_reg_5438 <= sbox_12_q2;
        end else if ((trunc_ln258_5_reg_9343 == 4'd11)) begin
            temp_5_reg_5438 <= sbox_11_q2;
        end else if ((trunc_ln258_5_reg_9343 == 4'd10)) begin
            temp_5_reg_5438 <= sbox_10_q2;
        end else if ((trunc_ln258_5_reg_9343 == 4'd9)) begin
            temp_5_reg_5438 <= sbox_9_q2;
        end else if ((trunc_ln258_5_reg_9343 == 4'd8)) begin
            temp_5_reg_5438 <= sbox_8_q2;
        end else if ((trunc_ln258_5_reg_9343 == 4'd7)) begin
            temp_5_reg_5438 <= sbox_7_q2;
        end else if ((trunc_ln258_5_reg_9343 == 4'd6)) begin
            temp_5_reg_5438 <= sbox_6_q2;
        end else if ((trunc_ln258_5_reg_9343 == 4'd5)) begin
            temp_5_reg_5438 <= sbox_5_q2;
        end else if ((trunc_ln258_5_reg_9343 == 4'd4)) begin
            temp_5_reg_5438 <= sbox_4_q2;
        end else if ((trunc_ln258_5_reg_9343 == 4'd3)) begin
            temp_5_reg_5438 <= sbox_3_q2;
        end else if ((trunc_ln258_5_reg_9343 == 4'd2)) begin
            temp_5_reg_5438 <= sbox_2_q2;
        end else if ((trunc_ln258_5_reg_9343 == 4'd1)) begin
            temp_5_reg_5438 <= sbox_1_q2;
        end else if ((trunc_ln258_5_reg_9343 == 4'd0)) begin
            temp_5_reg_5438 <= sbox_0_q2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        if ((trunc_ln258_13_reg_9919 == 4'd15)) begin
            temp_6_reg_5584 <= sbox_15_q2;
        end else if ((trunc_ln258_13_reg_9919 == 4'd14)) begin
            temp_6_reg_5584 <= sbox_14_q2;
        end else if ((trunc_ln258_13_reg_9919 == 4'd13)) begin
            temp_6_reg_5584 <= sbox_13_q2;
        end else if ((trunc_ln258_13_reg_9919 == 4'd12)) begin
            temp_6_reg_5584 <= sbox_12_q2;
        end else if ((trunc_ln258_13_reg_9919 == 4'd11)) begin
            temp_6_reg_5584 <= sbox_11_q2;
        end else if ((trunc_ln258_13_reg_9919 == 4'd10)) begin
            temp_6_reg_5584 <= sbox_10_q2;
        end else if ((trunc_ln258_13_reg_9919 == 4'd9)) begin
            temp_6_reg_5584 <= sbox_9_q2;
        end else if ((trunc_ln258_13_reg_9919 == 4'd8)) begin
            temp_6_reg_5584 <= sbox_8_q2;
        end else if ((trunc_ln258_13_reg_9919 == 4'd7)) begin
            temp_6_reg_5584 <= sbox_7_q2;
        end else if ((trunc_ln258_13_reg_9919 == 4'd6)) begin
            temp_6_reg_5584 <= sbox_6_q2;
        end else if ((trunc_ln258_13_reg_9919 == 4'd5)) begin
            temp_6_reg_5584 <= sbox_5_q2;
        end else if ((trunc_ln258_13_reg_9919 == 4'd4)) begin
            temp_6_reg_5584 <= sbox_4_q2;
        end else if ((trunc_ln258_13_reg_9919 == 4'd3)) begin
            temp_6_reg_5584 <= sbox_3_q2;
        end else if ((trunc_ln258_13_reg_9919 == 4'd2)) begin
            temp_6_reg_5584 <= sbox_2_q2;
        end else if ((trunc_ln258_13_reg_9919 == 4'd1)) begin
            temp_6_reg_5584 <= sbox_1_q2;
        end else if ((trunc_ln258_13_reg_9919 == 4'd0)) begin
            temp_6_reg_5584 <= sbox_0_q2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        if ((trunc_ln258_7_reg_9427 == 4'd15)) begin
            temp_7_reg_5308 <= sbox_15_q3;
        end else if ((trunc_ln258_7_reg_9427 == 4'd14)) begin
            temp_7_reg_5308 <= sbox_14_q3;
        end else if ((trunc_ln258_7_reg_9427 == 4'd13)) begin
            temp_7_reg_5308 <= sbox_13_q3;
        end else if ((trunc_ln258_7_reg_9427 == 4'd12)) begin
            temp_7_reg_5308 <= sbox_12_q3;
        end else if ((trunc_ln258_7_reg_9427 == 4'd11)) begin
            temp_7_reg_5308 <= sbox_11_q3;
        end else if ((trunc_ln258_7_reg_9427 == 4'd10)) begin
            temp_7_reg_5308 <= sbox_10_q3;
        end else if ((trunc_ln258_7_reg_9427 == 4'd9)) begin
            temp_7_reg_5308 <= sbox_9_q3;
        end else if ((trunc_ln258_7_reg_9427 == 4'd8)) begin
            temp_7_reg_5308 <= sbox_8_q3;
        end else if ((trunc_ln258_7_reg_9427 == 4'd7)) begin
            temp_7_reg_5308 <= sbox_7_q3;
        end else if ((trunc_ln258_7_reg_9427 == 4'd6)) begin
            temp_7_reg_5308 <= sbox_6_q3;
        end else if ((trunc_ln258_7_reg_9427 == 4'd5)) begin
            temp_7_reg_5308 <= sbox_5_q3;
        end else if ((trunc_ln258_7_reg_9427 == 4'd4)) begin
            temp_7_reg_5308 <= sbox_4_q3;
        end else if ((trunc_ln258_7_reg_9427 == 4'd3)) begin
            temp_7_reg_5308 <= sbox_3_q3;
        end else if ((trunc_ln258_7_reg_9427 == 4'd2)) begin
            temp_7_reg_5308 <= sbox_2_q3;
        end else if ((trunc_ln258_7_reg_9427 == 4'd1)) begin
            temp_7_reg_5308 <= sbox_1_q3;
        end else if ((trunc_ln258_7_reg_9427 == 4'd0)) begin
            temp_7_reg_5308 <= sbox_0_q3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        if ((trunc_ln258_2_reg_11064 == 4'd15)) begin
            temp_reg_6174 <= sbox_15_q0;
        end else if ((trunc_ln258_2_reg_11064 == 4'd14)) begin
            temp_reg_6174 <= sbox_14_q0;
        end else if ((trunc_ln258_2_reg_11064 == 4'd13)) begin
            temp_reg_6174 <= sbox_13_q0;
        end else if ((trunc_ln258_2_reg_11064 == 4'd12)) begin
            temp_reg_6174 <= sbox_12_q0;
        end else if ((trunc_ln258_2_reg_11064 == 4'd11)) begin
            temp_reg_6174 <= sbox_11_q0;
        end else if ((trunc_ln258_2_reg_11064 == 4'd10)) begin
            temp_reg_6174 <= sbox_10_q0;
        end else if ((trunc_ln258_2_reg_11064 == 4'd9)) begin
            temp_reg_6174 <= sbox_9_q0;
        end else if ((trunc_ln258_2_reg_11064 == 4'd8)) begin
            temp_reg_6174 <= sbox_8_q0;
        end else if ((trunc_ln258_2_reg_11064 == 4'd7)) begin
            temp_reg_6174 <= sbox_7_q0;
        end else if ((trunc_ln258_2_reg_11064 == 4'd6)) begin
            temp_reg_6174 <= sbox_6_q0;
        end else if ((trunc_ln258_2_reg_11064 == 4'd5)) begin
            temp_reg_6174 <= sbox_5_q0;
        end else if ((trunc_ln258_2_reg_11064 == 4'd4)) begin
            temp_reg_6174 <= sbox_4_q0;
        end else if ((trunc_ln258_2_reg_11064 == 4'd3)) begin
            temp_reg_6174 <= sbox_3_q0;
        end else if ((trunc_ln258_2_reg_11064 == 4'd2)) begin
            temp_reg_6174 <= sbox_2_q0;
        end else if ((trunc_ln258_2_reg_11064 == 4'd1)) begin
            temp_reg_6174 <= sbox_1_q0;
        end else if ((trunc_ln258_2_reg_11064 == 4'd0)) begin
            temp_reg_6174 <= sbox_0_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        RoundKey_0_load_2_reg_10087 <= RoundKey_0_q0;
        RoundKey_10_load_2_reg_10137 <= RoundKey_10_q0;
        RoundKey_11_load_2_reg_10142 <= RoundKey_11_q0;
        RoundKey_12_load_2_reg_10147 <= RoundKey_12_q0;
        RoundKey_13_load_2_reg_10152 <= RoundKey_13_q0;
        RoundKey_14_load_2_reg_10157 <= RoundKey_14_q0;
        RoundKey_15_load_2_reg_10162 <= RoundKey_15_q0;
        RoundKey_1_load_2_reg_10092 <= RoundKey_1_q0;
        RoundKey_2_load_2_reg_10097 <= RoundKey_2_q0;
        RoundKey_3_load_2_reg_10102 <= RoundKey_3_q0;
        RoundKey_4_load_2_reg_10107 <= RoundKey_4_q0;
        RoundKey_5_load_2_reg_10112 <= RoundKey_5_q0;
        RoundKey_6_load_2_reg_10117 <= RoundKey_6_q0;
        RoundKey_7_load_2_reg_10122 <= RoundKey_7_q0;
        RoundKey_8_load_2_reg_10127 <= RoundKey_8_q0;
        RoundKey_9_load_2_reg_10132 <= RoundKey_9_q0;
        trunc_ln258_11_reg_9835 <= trunc_ln258_11_fu_7893_p1;
        trunc_ln258_13_reg_9919 <= trunc_ln258_13_fu_7917_p1;
        trunc_ln258_15_reg_10003 <= trunc_ln258_15_fu_7941_p1;
        trunc_ln258_9_reg_9751 <= trunc_ln258_9_fu_7869_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        Tm_0_1_reg_10867 <= grp_fu_7047_p2;
        Tm_2_3_reg_10881 <= grp_fu_7059_p2;
        Tm_3_2_reg_10887 <= grp_fu_7065_p2;
        trunc_ln258_25_reg_10531 <= trunc_ln258_25_fu_8061_p1;
        trunc_ln258_27_reg_10615 <= trunc_ln258_27_fu_8085_p1;
        trunc_ln258_29_reg_10699 <= trunc_ln258_29_fu_8109_p1;
        trunc_ln258_31_reg_10783 <= trunc_ln258_31_fu_8133_p1;
        xor_ln313_1_reg_10873 <= grp_fu_7053_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        Tm_1_3_reg_10511 <= grp_fu_7053_p2;
        Tm_2_2_reg_10517 <= grp_fu_7059_p2;
        Tm_3_1_reg_10525 <= grp_fu_7065_p2;
        trunc_ln258_17_reg_10167 <= trunc_ln258_17_fu_7965_p1;
        trunc_ln258_19_reg_10251 <= trunc_ln258_19_fu_7989_p1;
        trunc_ln258_21_reg_10335 <= trunc_ln258_21_fu_8013_p1;
        trunc_ln258_23_reg_10419 <= trunc_ln258_23_fu_8037_p1;
        xor_ln313_reg_10503 <= grp_fu_7047_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        icmp_ln434_reg_9171 <= icmp_ln434_fu_7747_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        trunc_ln258_10_reg_11400 <= trunc_ln258_10_fu_8651_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        trunc_ln258_12_reg_11484 <= trunc_ln258_12_fu_8675_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        trunc_ln258_14_reg_11568 <= trunc_ln258_14_fu_8699_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        trunc_ln258_16_reg_11652 <= trunc_ln258_16_fu_8723_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        trunc_ln258_18_reg_11736 <= trunc_ln258_18_fu_8747_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln434_fu_7747_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        trunc_ln258_1_reg_9175 <= trunc_ln258_1_fu_7753_p1;
        trunc_ln258_3_reg_9259 <= trunc_ln258_3_fu_7777_p1;
        trunc_ln258_5_reg_9343 <= trunc_ln258_5_fu_7801_p1;
        trunc_ln258_7_reg_9427 <= trunc_ln258_7_fu_7825_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        trunc_ln258_20_reg_11820 <= trunc_ln258_20_fu_8771_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        trunc_ln258_22_reg_11904 <= trunc_ln258_22_fu_8795_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        trunc_ln258_24_reg_11988 <= trunc_ln258_24_fu_8819_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        trunc_ln258_26_reg_12072 <= trunc_ln258_26_fu_8843_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        trunc_ln258_28_reg_12156 <= trunc_ln258_28_fu_8867_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        trunc_ln258_2_reg_11064 <= trunc_ln258_2_fu_8555_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        trunc_ln258_30_reg_12240 <= trunc_ln258_30_fu_8891_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        trunc_ln258_4_reg_11148 <= trunc_ln258_4_fu_8579_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        trunc_ln258_6_reg_11232 <= trunc_ln258_6_fu_8603_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        trunc_ln258_8_reg_11316 <= trunc_ln258_8_fu_8627_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        trunc_ln258_reg_10980 <= trunc_ln258_fu_8531_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        RoundKey_0_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        RoundKey_0_address0 = zext_ln240_fu_7849_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_0_address0 = 64'd0;
    end else begin
        RoundKey_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state24) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        RoundKey_0_ce0 = 1'b1;
    end else begin
        RoundKey_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        RoundKey_10_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        RoundKey_10_address0 = zext_ln240_fu_7849_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_10_address0 = 64'd0;
    end else begin
        RoundKey_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state24) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        RoundKey_10_ce0 = 1'b1;
    end else begin
        RoundKey_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        RoundKey_11_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        RoundKey_11_address0 = zext_ln240_fu_7849_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_11_address0 = 64'd0;
    end else begin
        RoundKey_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state24) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        RoundKey_11_ce0 = 1'b1;
    end else begin
        RoundKey_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        RoundKey_12_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        RoundKey_12_address0 = zext_ln240_fu_7849_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_12_address0 = 64'd0;
    end else begin
        RoundKey_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state24) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        RoundKey_12_ce0 = 1'b1;
    end else begin
        RoundKey_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        RoundKey_13_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        RoundKey_13_address0 = zext_ln240_fu_7849_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_13_address0 = 64'd0;
    end else begin
        RoundKey_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state24) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        RoundKey_13_ce0 = 1'b1;
    end else begin
        RoundKey_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        RoundKey_14_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        RoundKey_14_address0 = zext_ln240_fu_7849_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_14_address0 = 64'd0;
    end else begin
        RoundKey_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state24) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        RoundKey_14_ce0 = 1'b1;
    end else begin
        RoundKey_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        RoundKey_15_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        RoundKey_15_address0 = zext_ln240_fu_7849_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_15_address0 = 64'd0;
    end else begin
        RoundKey_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state24) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        RoundKey_15_ce0 = 1'b1;
    end else begin
        RoundKey_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        RoundKey_1_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        RoundKey_1_address0 = zext_ln240_fu_7849_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_1_address0 = 64'd0;
    end else begin
        RoundKey_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state24) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        RoundKey_1_ce0 = 1'b1;
    end else begin
        RoundKey_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        RoundKey_2_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        RoundKey_2_address0 = zext_ln240_fu_7849_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_2_address0 = 64'd0;
    end else begin
        RoundKey_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state24) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        RoundKey_2_ce0 = 1'b1;
    end else begin
        RoundKey_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        RoundKey_3_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        RoundKey_3_address0 = zext_ln240_fu_7849_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_3_address0 = 64'd0;
    end else begin
        RoundKey_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state24) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        RoundKey_3_ce0 = 1'b1;
    end else begin
        RoundKey_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        RoundKey_4_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        RoundKey_4_address0 = zext_ln240_fu_7849_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_4_address0 = 64'd0;
    end else begin
        RoundKey_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state24) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        RoundKey_4_ce0 = 1'b1;
    end else begin
        RoundKey_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        RoundKey_5_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        RoundKey_5_address0 = zext_ln240_fu_7849_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_5_address0 = 64'd0;
    end else begin
        RoundKey_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state24) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        RoundKey_5_ce0 = 1'b1;
    end else begin
        RoundKey_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        RoundKey_6_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        RoundKey_6_address0 = zext_ln240_fu_7849_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_6_address0 = 64'd0;
    end else begin
        RoundKey_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state24) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        RoundKey_6_ce0 = 1'b1;
    end else begin
        RoundKey_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        RoundKey_7_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        RoundKey_7_address0 = zext_ln240_fu_7849_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_7_address0 = 64'd0;
    end else begin
        RoundKey_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state24) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        RoundKey_7_ce0 = 1'b1;
    end else begin
        RoundKey_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        RoundKey_8_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        RoundKey_8_address0 = zext_ln240_fu_7849_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_8_address0 = 64'd0;
    end else begin
        RoundKey_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state24) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        RoundKey_8_ce0 = 1'b1;
    end else begin
        RoundKey_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        RoundKey_9_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        RoundKey_9_address0 = zext_ln240_fu_7849_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_9_address0 = 64'd0;
    end else begin
        RoundKey_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state24) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        RoundKey_9_ce0 = 1'b1;
    end else begin
        RoundKey_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        if ((trunc_ln258_9_reg_9751 == 4'd15)) begin
            ap_phi_mux_UnifiedRetVal_i199_phi_fu_5479_p32 = sbox_15_q0;
        end else if ((trunc_ln258_9_reg_9751 == 4'd14)) begin
            ap_phi_mux_UnifiedRetVal_i199_phi_fu_5479_p32 = sbox_14_q0;
        end else if ((trunc_ln258_9_reg_9751 == 4'd13)) begin
            ap_phi_mux_UnifiedRetVal_i199_phi_fu_5479_p32 = sbox_13_q0;
        end else if ((trunc_ln258_9_reg_9751 == 4'd12)) begin
            ap_phi_mux_UnifiedRetVal_i199_phi_fu_5479_p32 = sbox_12_q0;
        end else if ((trunc_ln258_9_reg_9751 == 4'd11)) begin
            ap_phi_mux_UnifiedRetVal_i199_phi_fu_5479_p32 = sbox_11_q0;
        end else if ((trunc_ln258_9_reg_9751 == 4'd10)) begin
            ap_phi_mux_UnifiedRetVal_i199_phi_fu_5479_p32 = sbox_10_q0;
        end else if ((trunc_ln258_9_reg_9751 == 4'd9)) begin
            ap_phi_mux_UnifiedRetVal_i199_phi_fu_5479_p32 = sbox_9_q0;
        end else if ((trunc_ln258_9_reg_9751 == 4'd8)) begin
            ap_phi_mux_UnifiedRetVal_i199_phi_fu_5479_p32 = sbox_8_q0;
        end else if ((trunc_ln258_9_reg_9751 == 4'd7)) begin
            ap_phi_mux_UnifiedRetVal_i199_phi_fu_5479_p32 = sbox_7_q0;
        end else if ((trunc_ln258_9_reg_9751 == 4'd6)) begin
            ap_phi_mux_UnifiedRetVal_i199_phi_fu_5479_p32 = sbox_6_q0;
        end else if ((trunc_ln258_9_reg_9751 == 4'd5)) begin
            ap_phi_mux_UnifiedRetVal_i199_phi_fu_5479_p32 = sbox_5_q0;
        end else if ((trunc_ln258_9_reg_9751 == 4'd4)) begin
            ap_phi_mux_UnifiedRetVal_i199_phi_fu_5479_p32 = sbox_4_q0;
        end else if ((trunc_ln258_9_reg_9751 == 4'd3)) begin
            ap_phi_mux_UnifiedRetVal_i199_phi_fu_5479_p32 = sbox_3_q0;
        end else if ((trunc_ln258_9_reg_9751 == 4'd2)) begin
            ap_phi_mux_UnifiedRetVal_i199_phi_fu_5479_p32 = sbox_2_q0;
        end else if ((trunc_ln258_9_reg_9751 == 4'd1)) begin
            ap_phi_mux_UnifiedRetVal_i199_phi_fu_5479_p32 = sbox_1_q0;
        end else if ((trunc_ln258_9_reg_9751 == 4'd0)) begin
            ap_phi_mux_UnifiedRetVal_i199_phi_fu_5479_p32 = sbox_0_q0;
        end else begin
            ap_phi_mux_UnifiedRetVal_i199_phi_fu_5479_p32 = 'bx;
        end
    end else begin
        ap_phi_mux_UnifiedRetVal_i199_phi_fu_5479_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        if ((trunc_ln258_11_reg_9835 == 4'd15)) begin
            ap_phi_mux_UnifiedRetVal_i249_phi_fu_5533_p32 = sbox_15_q1;
        end else if ((trunc_ln258_11_reg_9835 == 4'd14)) begin
            ap_phi_mux_UnifiedRetVal_i249_phi_fu_5533_p32 = sbox_14_q1;
        end else if ((trunc_ln258_11_reg_9835 == 4'd13)) begin
            ap_phi_mux_UnifiedRetVal_i249_phi_fu_5533_p32 = sbox_13_q1;
        end else if ((trunc_ln258_11_reg_9835 == 4'd12)) begin
            ap_phi_mux_UnifiedRetVal_i249_phi_fu_5533_p32 = sbox_12_q1;
        end else if ((trunc_ln258_11_reg_9835 == 4'd11)) begin
            ap_phi_mux_UnifiedRetVal_i249_phi_fu_5533_p32 = sbox_11_q1;
        end else if ((trunc_ln258_11_reg_9835 == 4'd10)) begin
            ap_phi_mux_UnifiedRetVal_i249_phi_fu_5533_p32 = sbox_10_q1;
        end else if ((trunc_ln258_11_reg_9835 == 4'd9)) begin
            ap_phi_mux_UnifiedRetVal_i249_phi_fu_5533_p32 = sbox_9_q1;
        end else if ((trunc_ln258_11_reg_9835 == 4'd8)) begin
            ap_phi_mux_UnifiedRetVal_i249_phi_fu_5533_p32 = sbox_8_q1;
        end else if ((trunc_ln258_11_reg_9835 == 4'd7)) begin
            ap_phi_mux_UnifiedRetVal_i249_phi_fu_5533_p32 = sbox_7_q1;
        end else if ((trunc_ln258_11_reg_9835 == 4'd6)) begin
            ap_phi_mux_UnifiedRetVal_i249_phi_fu_5533_p32 = sbox_6_q1;
        end else if ((trunc_ln258_11_reg_9835 == 4'd5)) begin
            ap_phi_mux_UnifiedRetVal_i249_phi_fu_5533_p32 = sbox_5_q1;
        end else if ((trunc_ln258_11_reg_9835 == 4'd4)) begin
            ap_phi_mux_UnifiedRetVal_i249_phi_fu_5533_p32 = sbox_4_q1;
        end else if ((trunc_ln258_11_reg_9835 == 4'd3)) begin
            ap_phi_mux_UnifiedRetVal_i249_phi_fu_5533_p32 = sbox_3_q1;
        end else if ((trunc_ln258_11_reg_9835 == 4'd2)) begin
            ap_phi_mux_UnifiedRetVal_i249_phi_fu_5533_p32 = sbox_2_q1;
        end else if ((trunc_ln258_11_reg_9835 == 4'd1)) begin
            ap_phi_mux_UnifiedRetVal_i249_phi_fu_5533_p32 = sbox_1_q1;
        end else if ((trunc_ln258_11_reg_9835 == 4'd0)) begin
            ap_phi_mux_UnifiedRetVal_i249_phi_fu_5533_p32 = sbox_0_q1;
        end else begin
            ap_phi_mux_UnifiedRetVal_i249_phi_fu_5533_p32 = 'bx;
        end
    end else begin
        ap_phi_mux_UnifiedRetVal_i249_phi_fu_5533_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        if ((trunc_ln258_15_reg_10003 == 4'd15)) begin
            ap_phi_mux_UnifiedRetVal_i349_phi_fu_5641_p32 = sbox_15_q3;
        end else if ((trunc_ln258_15_reg_10003 == 4'd14)) begin
            ap_phi_mux_UnifiedRetVal_i349_phi_fu_5641_p32 = sbox_14_q3;
        end else if ((trunc_ln258_15_reg_10003 == 4'd13)) begin
            ap_phi_mux_UnifiedRetVal_i349_phi_fu_5641_p32 = sbox_13_q3;
        end else if ((trunc_ln258_15_reg_10003 == 4'd12)) begin
            ap_phi_mux_UnifiedRetVal_i349_phi_fu_5641_p32 = sbox_12_q3;
        end else if ((trunc_ln258_15_reg_10003 == 4'd11)) begin
            ap_phi_mux_UnifiedRetVal_i349_phi_fu_5641_p32 = sbox_11_q3;
        end else if ((trunc_ln258_15_reg_10003 == 4'd10)) begin
            ap_phi_mux_UnifiedRetVal_i349_phi_fu_5641_p32 = sbox_10_q3;
        end else if ((trunc_ln258_15_reg_10003 == 4'd9)) begin
            ap_phi_mux_UnifiedRetVal_i349_phi_fu_5641_p32 = sbox_9_q3;
        end else if ((trunc_ln258_15_reg_10003 == 4'd8)) begin
            ap_phi_mux_UnifiedRetVal_i349_phi_fu_5641_p32 = sbox_8_q3;
        end else if ((trunc_ln258_15_reg_10003 == 4'd7)) begin
            ap_phi_mux_UnifiedRetVal_i349_phi_fu_5641_p32 = sbox_7_q3;
        end else if ((trunc_ln258_15_reg_10003 == 4'd6)) begin
            ap_phi_mux_UnifiedRetVal_i349_phi_fu_5641_p32 = sbox_6_q3;
        end else if ((trunc_ln258_15_reg_10003 == 4'd5)) begin
            ap_phi_mux_UnifiedRetVal_i349_phi_fu_5641_p32 = sbox_5_q3;
        end else if ((trunc_ln258_15_reg_10003 == 4'd4)) begin
            ap_phi_mux_UnifiedRetVal_i349_phi_fu_5641_p32 = sbox_4_q3;
        end else if ((trunc_ln258_15_reg_10003 == 4'd3)) begin
            ap_phi_mux_UnifiedRetVal_i349_phi_fu_5641_p32 = sbox_3_q3;
        end else if ((trunc_ln258_15_reg_10003 == 4'd2)) begin
            ap_phi_mux_UnifiedRetVal_i349_phi_fu_5641_p32 = sbox_2_q3;
        end else if ((trunc_ln258_15_reg_10003 == 4'd1)) begin
            ap_phi_mux_UnifiedRetVal_i349_phi_fu_5641_p32 = sbox_1_q3;
        end else if ((trunc_ln258_15_reg_10003 == 4'd0)) begin
            ap_phi_mux_UnifiedRetVal_i349_phi_fu_5641_p32 = sbox_0_q3;
        end else begin
            ap_phi_mux_UnifiedRetVal_i349_phi_fu_5641_p32 = 'bx;
        end
    end else begin
        ap_phi_mux_UnifiedRetVal_i349_phi_fu_5641_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        if ((trunc_ln258_17_reg_10167 == 4'd15)) begin
            ap_phi_mux_UnifiedRetVal_i399_phi_fu_5695_p32 = sbox_15_q0;
        end else if ((trunc_ln258_17_reg_10167 == 4'd14)) begin
            ap_phi_mux_UnifiedRetVal_i399_phi_fu_5695_p32 = sbox_14_q0;
        end else if ((trunc_ln258_17_reg_10167 == 4'd13)) begin
            ap_phi_mux_UnifiedRetVal_i399_phi_fu_5695_p32 = sbox_13_q0;
        end else if ((trunc_ln258_17_reg_10167 == 4'd12)) begin
            ap_phi_mux_UnifiedRetVal_i399_phi_fu_5695_p32 = sbox_12_q0;
        end else if ((trunc_ln258_17_reg_10167 == 4'd11)) begin
            ap_phi_mux_UnifiedRetVal_i399_phi_fu_5695_p32 = sbox_11_q0;
        end else if ((trunc_ln258_17_reg_10167 == 4'd10)) begin
            ap_phi_mux_UnifiedRetVal_i399_phi_fu_5695_p32 = sbox_10_q0;
        end else if ((trunc_ln258_17_reg_10167 == 4'd9)) begin
            ap_phi_mux_UnifiedRetVal_i399_phi_fu_5695_p32 = sbox_9_q0;
        end else if ((trunc_ln258_17_reg_10167 == 4'd8)) begin
            ap_phi_mux_UnifiedRetVal_i399_phi_fu_5695_p32 = sbox_8_q0;
        end else if ((trunc_ln258_17_reg_10167 == 4'd7)) begin
            ap_phi_mux_UnifiedRetVal_i399_phi_fu_5695_p32 = sbox_7_q0;
        end else if ((trunc_ln258_17_reg_10167 == 4'd6)) begin
            ap_phi_mux_UnifiedRetVal_i399_phi_fu_5695_p32 = sbox_6_q0;
        end else if ((trunc_ln258_17_reg_10167 == 4'd5)) begin
            ap_phi_mux_UnifiedRetVal_i399_phi_fu_5695_p32 = sbox_5_q0;
        end else if ((trunc_ln258_17_reg_10167 == 4'd4)) begin
            ap_phi_mux_UnifiedRetVal_i399_phi_fu_5695_p32 = sbox_4_q0;
        end else if ((trunc_ln258_17_reg_10167 == 4'd3)) begin
            ap_phi_mux_UnifiedRetVal_i399_phi_fu_5695_p32 = sbox_3_q0;
        end else if ((trunc_ln258_17_reg_10167 == 4'd2)) begin
            ap_phi_mux_UnifiedRetVal_i399_phi_fu_5695_p32 = sbox_2_q0;
        end else if ((trunc_ln258_17_reg_10167 == 4'd1)) begin
            ap_phi_mux_UnifiedRetVal_i399_phi_fu_5695_p32 = sbox_1_q0;
        end else if ((trunc_ln258_17_reg_10167 == 4'd0)) begin
            ap_phi_mux_UnifiedRetVal_i399_phi_fu_5695_p32 = sbox_0_q0;
        end else begin
            ap_phi_mux_UnifiedRetVal_i399_phi_fu_5695_p32 = 'bx;
        end
    end else begin
        ap_phi_mux_UnifiedRetVal_i399_phi_fu_5695_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        if ((trunc_ln258_19_reg_10251 == 4'd15)) begin
            ap_phi_mux_UnifiedRetVal_i449_phi_fu_5749_p32 = sbox_15_q1;
        end else if ((trunc_ln258_19_reg_10251 == 4'd14)) begin
            ap_phi_mux_UnifiedRetVal_i449_phi_fu_5749_p32 = sbox_14_q1;
        end else if ((trunc_ln258_19_reg_10251 == 4'd13)) begin
            ap_phi_mux_UnifiedRetVal_i449_phi_fu_5749_p32 = sbox_13_q1;
        end else if ((trunc_ln258_19_reg_10251 == 4'd12)) begin
            ap_phi_mux_UnifiedRetVal_i449_phi_fu_5749_p32 = sbox_12_q1;
        end else if ((trunc_ln258_19_reg_10251 == 4'd11)) begin
            ap_phi_mux_UnifiedRetVal_i449_phi_fu_5749_p32 = sbox_11_q1;
        end else if ((trunc_ln258_19_reg_10251 == 4'd10)) begin
            ap_phi_mux_UnifiedRetVal_i449_phi_fu_5749_p32 = sbox_10_q1;
        end else if ((trunc_ln258_19_reg_10251 == 4'd9)) begin
            ap_phi_mux_UnifiedRetVal_i449_phi_fu_5749_p32 = sbox_9_q1;
        end else if ((trunc_ln258_19_reg_10251 == 4'd8)) begin
            ap_phi_mux_UnifiedRetVal_i449_phi_fu_5749_p32 = sbox_8_q1;
        end else if ((trunc_ln258_19_reg_10251 == 4'd7)) begin
            ap_phi_mux_UnifiedRetVal_i449_phi_fu_5749_p32 = sbox_7_q1;
        end else if ((trunc_ln258_19_reg_10251 == 4'd6)) begin
            ap_phi_mux_UnifiedRetVal_i449_phi_fu_5749_p32 = sbox_6_q1;
        end else if ((trunc_ln258_19_reg_10251 == 4'd5)) begin
            ap_phi_mux_UnifiedRetVal_i449_phi_fu_5749_p32 = sbox_5_q1;
        end else if ((trunc_ln258_19_reg_10251 == 4'd4)) begin
            ap_phi_mux_UnifiedRetVal_i449_phi_fu_5749_p32 = sbox_4_q1;
        end else if ((trunc_ln258_19_reg_10251 == 4'd3)) begin
            ap_phi_mux_UnifiedRetVal_i449_phi_fu_5749_p32 = sbox_3_q1;
        end else if ((trunc_ln258_19_reg_10251 == 4'd2)) begin
            ap_phi_mux_UnifiedRetVal_i449_phi_fu_5749_p32 = sbox_2_q1;
        end else if ((trunc_ln258_19_reg_10251 == 4'd1)) begin
            ap_phi_mux_UnifiedRetVal_i449_phi_fu_5749_p32 = sbox_1_q1;
        end else if ((trunc_ln258_19_reg_10251 == 4'd0)) begin
            ap_phi_mux_UnifiedRetVal_i449_phi_fu_5749_p32 = sbox_0_q1;
        end else begin
            ap_phi_mux_UnifiedRetVal_i449_phi_fu_5749_p32 = 'bx;
        end
    end else begin
        ap_phi_mux_UnifiedRetVal_i449_phi_fu_5749_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        if ((trunc_ln258_21_reg_10335 == 4'd15)) begin
            ap_phi_mux_UnifiedRetVal_i499_phi_fu_5803_p32 = sbox_15_q2;
        end else if ((trunc_ln258_21_reg_10335 == 4'd14)) begin
            ap_phi_mux_UnifiedRetVal_i499_phi_fu_5803_p32 = sbox_14_q2;
        end else if ((trunc_ln258_21_reg_10335 == 4'd13)) begin
            ap_phi_mux_UnifiedRetVal_i499_phi_fu_5803_p32 = sbox_13_q2;
        end else if ((trunc_ln258_21_reg_10335 == 4'd12)) begin
            ap_phi_mux_UnifiedRetVal_i499_phi_fu_5803_p32 = sbox_12_q2;
        end else if ((trunc_ln258_21_reg_10335 == 4'd11)) begin
            ap_phi_mux_UnifiedRetVal_i499_phi_fu_5803_p32 = sbox_11_q2;
        end else if ((trunc_ln258_21_reg_10335 == 4'd10)) begin
            ap_phi_mux_UnifiedRetVal_i499_phi_fu_5803_p32 = sbox_10_q2;
        end else if ((trunc_ln258_21_reg_10335 == 4'd9)) begin
            ap_phi_mux_UnifiedRetVal_i499_phi_fu_5803_p32 = sbox_9_q2;
        end else if ((trunc_ln258_21_reg_10335 == 4'd8)) begin
            ap_phi_mux_UnifiedRetVal_i499_phi_fu_5803_p32 = sbox_8_q2;
        end else if ((trunc_ln258_21_reg_10335 == 4'd7)) begin
            ap_phi_mux_UnifiedRetVal_i499_phi_fu_5803_p32 = sbox_7_q2;
        end else if ((trunc_ln258_21_reg_10335 == 4'd6)) begin
            ap_phi_mux_UnifiedRetVal_i499_phi_fu_5803_p32 = sbox_6_q2;
        end else if ((trunc_ln258_21_reg_10335 == 4'd5)) begin
            ap_phi_mux_UnifiedRetVal_i499_phi_fu_5803_p32 = sbox_5_q2;
        end else if ((trunc_ln258_21_reg_10335 == 4'd4)) begin
            ap_phi_mux_UnifiedRetVal_i499_phi_fu_5803_p32 = sbox_4_q2;
        end else if ((trunc_ln258_21_reg_10335 == 4'd3)) begin
            ap_phi_mux_UnifiedRetVal_i499_phi_fu_5803_p32 = sbox_3_q2;
        end else if ((trunc_ln258_21_reg_10335 == 4'd2)) begin
            ap_phi_mux_UnifiedRetVal_i499_phi_fu_5803_p32 = sbox_2_q2;
        end else if ((trunc_ln258_21_reg_10335 == 4'd1)) begin
            ap_phi_mux_UnifiedRetVal_i499_phi_fu_5803_p32 = sbox_1_q2;
        end else if ((trunc_ln258_21_reg_10335 == 4'd0)) begin
            ap_phi_mux_UnifiedRetVal_i499_phi_fu_5803_p32 = sbox_0_q2;
        end else begin
            ap_phi_mux_UnifiedRetVal_i499_phi_fu_5803_p32 = 'bx;
        end
    end else begin
        ap_phi_mux_UnifiedRetVal_i499_phi_fu_5803_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        if ((trunc_ln258_23_reg_10419 == 4'd15)) begin
            ap_phi_mux_UnifiedRetVal_i549_phi_fu_5857_p32 = sbox_15_q3;
        end else if ((trunc_ln258_23_reg_10419 == 4'd14)) begin
            ap_phi_mux_UnifiedRetVal_i549_phi_fu_5857_p32 = sbox_14_q3;
        end else if ((trunc_ln258_23_reg_10419 == 4'd13)) begin
            ap_phi_mux_UnifiedRetVal_i549_phi_fu_5857_p32 = sbox_13_q3;
        end else if ((trunc_ln258_23_reg_10419 == 4'd12)) begin
            ap_phi_mux_UnifiedRetVal_i549_phi_fu_5857_p32 = sbox_12_q3;
        end else if ((trunc_ln258_23_reg_10419 == 4'd11)) begin
            ap_phi_mux_UnifiedRetVal_i549_phi_fu_5857_p32 = sbox_11_q3;
        end else if ((trunc_ln258_23_reg_10419 == 4'd10)) begin
            ap_phi_mux_UnifiedRetVal_i549_phi_fu_5857_p32 = sbox_10_q3;
        end else if ((trunc_ln258_23_reg_10419 == 4'd9)) begin
            ap_phi_mux_UnifiedRetVal_i549_phi_fu_5857_p32 = sbox_9_q3;
        end else if ((trunc_ln258_23_reg_10419 == 4'd8)) begin
            ap_phi_mux_UnifiedRetVal_i549_phi_fu_5857_p32 = sbox_8_q3;
        end else if ((trunc_ln258_23_reg_10419 == 4'd7)) begin
            ap_phi_mux_UnifiedRetVal_i549_phi_fu_5857_p32 = sbox_7_q3;
        end else if ((trunc_ln258_23_reg_10419 == 4'd6)) begin
            ap_phi_mux_UnifiedRetVal_i549_phi_fu_5857_p32 = sbox_6_q3;
        end else if ((trunc_ln258_23_reg_10419 == 4'd5)) begin
            ap_phi_mux_UnifiedRetVal_i549_phi_fu_5857_p32 = sbox_5_q3;
        end else if ((trunc_ln258_23_reg_10419 == 4'd4)) begin
            ap_phi_mux_UnifiedRetVal_i549_phi_fu_5857_p32 = sbox_4_q3;
        end else if ((trunc_ln258_23_reg_10419 == 4'd3)) begin
            ap_phi_mux_UnifiedRetVal_i549_phi_fu_5857_p32 = sbox_3_q3;
        end else if ((trunc_ln258_23_reg_10419 == 4'd2)) begin
            ap_phi_mux_UnifiedRetVal_i549_phi_fu_5857_p32 = sbox_2_q3;
        end else if ((trunc_ln258_23_reg_10419 == 4'd1)) begin
            ap_phi_mux_UnifiedRetVal_i549_phi_fu_5857_p32 = sbox_1_q3;
        end else if ((trunc_ln258_23_reg_10419 == 4'd0)) begin
            ap_phi_mux_UnifiedRetVal_i549_phi_fu_5857_p32 = sbox_0_q3;
        end else begin
            ap_phi_mux_UnifiedRetVal_i549_phi_fu_5857_p32 = 'bx;
        end
    end else begin
        ap_phi_mux_UnifiedRetVal_i549_phi_fu_5857_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        if ((trunc_ln258_25_reg_10531 == 4'd15)) begin
            ap_phi_mux_UnifiedRetVal_i599_phi_fu_5911_p32 = sbox_15_q0;
        end else if ((trunc_ln258_25_reg_10531 == 4'd14)) begin
            ap_phi_mux_UnifiedRetVal_i599_phi_fu_5911_p32 = sbox_14_q0;
        end else if ((trunc_ln258_25_reg_10531 == 4'd13)) begin
            ap_phi_mux_UnifiedRetVal_i599_phi_fu_5911_p32 = sbox_13_q0;
        end else if ((trunc_ln258_25_reg_10531 == 4'd12)) begin
            ap_phi_mux_UnifiedRetVal_i599_phi_fu_5911_p32 = sbox_12_q0;
        end else if ((trunc_ln258_25_reg_10531 == 4'd11)) begin
            ap_phi_mux_UnifiedRetVal_i599_phi_fu_5911_p32 = sbox_11_q0;
        end else if ((trunc_ln258_25_reg_10531 == 4'd10)) begin
            ap_phi_mux_UnifiedRetVal_i599_phi_fu_5911_p32 = sbox_10_q0;
        end else if ((trunc_ln258_25_reg_10531 == 4'd9)) begin
            ap_phi_mux_UnifiedRetVal_i599_phi_fu_5911_p32 = sbox_9_q0;
        end else if ((trunc_ln258_25_reg_10531 == 4'd8)) begin
            ap_phi_mux_UnifiedRetVal_i599_phi_fu_5911_p32 = sbox_8_q0;
        end else if ((trunc_ln258_25_reg_10531 == 4'd7)) begin
            ap_phi_mux_UnifiedRetVal_i599_phi_fu_5911_p32 = sbox_7_q0;
        end else if ((trunc_ln258_25_reg_10531 == 4'd6)) begin
            ap_phi_mux_UnifiedRetVal_i599_phi_fu_5911_p32 = sbox_6_q0;
        end else if ((trunc_ln258_25_reg_10531 == 4'd5)) begin
            ap_phi_mux_UnifiedRetVal_i599_phi_fu_5911_p32 = sbox_5_q0;
        end else if ((trunc_ln258_25_reg_10531 == 4'd4)) begin
            ap_phi_mux_UnifiedRetVal_i599_phi_fu_5911_p32 = sbox_4_q0;
        end else if ((trunc_ln258_25_reg_10531 == 4'd3)) begin
            ap_phi_mux_UnifiedRetVal_i599_phi_fu_5911_p32 = sbox_3_q0;
        end else if ((trunc_ln258_25_reg_10531 == 4'd2)) begin
            ap_phi_mux_UnifiedRetVal_i599_phi_fu_5911_p32 = sbox_2_q0;
        end else if ((trunc_ln258_25_reg_10531 == 4'd1)) begin
            ap_phi_mux_UnifiedRetVal_i599_phi_fu_5911_p32 = sbox_1_q0;
        end else if ((trunc_ln258_25_reg_10531 == 4'd0)) begin
            ap_phi_mux_UnifiedRetVal_i599_phi_fu_5911_p32 = sbox_0_q0;
        end else begin
            ap_phi_mux_UnifiedRetVal_i599_phi_fu_5911_p32 = 'bx;
        end
    end else begin
        ap_phi_mux_UnifiedRetVal_i599_phi_fu_5911_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        if ((trunc_ln258_27_reg_10615 == 4'd15)) begin
            ap_phi_mux_UnifiedRetVal_i649_phi_fu_5964_p32 = sbox_15_q1;
        end else if ((trunc_ln258_27_reg_10615 == 4'd14)) begin
            ap_phi_mux_UnifiedRetVal_i649_phi_fu_5964_p32 = sbox_14_q1;
        end else if ((trunc_ln258_27_reg_10615 == 4'd13)) begin
            ap_phi_mux_UnifiedRetVal_i649_phi_fu_5964_p32 = sbox_13_q1;
        end else if ((trunc_ln258_27_reg_10615 == 4'd12)) begin
            ap_phi_mux_UnifiedRetVal_i649_phi_fu_5964_p32 = sbox_12_q1;
        end else if ((trunc_ln258_27_reg_10615 == 4'd11)) begin
            ap_phi_mux_UnifiedRetVal_i649_phi_fu_5964_p32 = sbox_11_q1;
        end else if ((trunc_ln258_27_reg_10615 == 4'd10)) begin
            ap_phi_mux_UnifiedRetVal_i649_phi_fu_5964_p32 = sbox_10_q1;
        end else if ((trunc_ln258_27_reg_10615 == 4'd9)) begin
            ap_phi_mux_UnifiedRetVal_i649_phi_fu_5964_p32 = sbox_9_q1;
        end else if ((trunc_ln258_27_reg_10615 == 4'd8)) begin
            ap_phi_mux_UnifiedRetVal_i649_phi_fu_5964_p32 = sbox_8_q1;
        end else if ((trunc_ln258_27_reg_10615 == 4'd7)) begin
            ap_phi_mux_UnifiedRetVal_i649_phi_fu_5964_p32 = sbox_7_q1;
        end else if ((trunc_ln258_27_reg_10615 == 4'd6)) begin
            ap_phi_mux_UnifiedRetVal_i649_phi_fu_5964_p32 = sbox_6_q1;
        end else if ((trunc_ln258_27_reg_10615 == 4'd5)) begin
            ap_phi_mux_UnifiedRetVal_i649_phi_fu_5964_p32 = sbox_5_q1;
        end else if ((trunc_ln258_27_reg_10615 == 4'd4)) begin
            ap_phi_mux_UnifiedRetVal_i649_phi_fu_5964_p32 = sbox_4_q1;
        end else if ((trunc_ln258_27_reg_10615 == 4'd3)) begin
            ap_phi_mux_UnifiedRetVal_i649_phi_fu_5964_p32 = sbox_3_q1;
        end else if ((trunc_ln258_27_reg_10615 == 4'd2)) begin
            ap_phi_mux_UnifiedRetVal_i649_phi_fu_5964_p32 = sbox_2_q1;
        end else if ((trunc_ln258_27_reg_10615 == 4'd1)) begin
            ap_phi_mux_UnifiedRetVal_i649_phi_fu_5964_p32 = sbox_1_q1;
        end else if ((trunc_ln258_27_reg_10615 == 4'd0)) begin
            ap_phi_mux_UnifiedRetVal_i649_phi_fu_5964_p32 = sbox_0_q1;
        end else begin
            ap_phi_mux_UnifiedRetVal_i649_phi_fu_5964_p32 = 'bx;
        end
    end else begin
        ap_phi_mux_UnifiedRetVal_i649_phi_fu_5964_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        if ((trunc_ln258_29_reg_10699 == 4'd15)) begin
            ap_phi_mux_UnifiedRetVal_i699_phi_fu_6017_p32 = sbox_15_q2;
        end else if ((trunc_ln258_29_reg_10699 == 4'd14)) begin
            ap_phi_mux_UnifiedRetVal_i699_phi_fu_6017_p32 = sbox_14_q2;
        end else if ((trunc_ln258_29_reg_10699 == 4'd13)) begin
            ap_phi_mux_UnifiedRetVal_i699_phi_fu_6017_p32 = sbox_13_q2;
        end else if ((trunc_ln258_29_reg_10699 == 4'd12)) begin
            ap_phi_mux_UnifiedRetVal_i699_phi_fu_6017_p32 = sbox_12_q2;
        end else if ((trunc_ln258_29_reg_10699 == 4'd11)) begin
            ap_phi_mux_UnifiedRetVal_i699_phi_fu_6017_p32 = sbox_11_q2;
        end else if ((trunc_ln258_29_reg_10699 == 4'd10)) begin
            ap_phi_mux_UnifiedRetVal_i699_phi_fu_6017_p32 = sbox_10_q2;
        end else if ((trunc_ln258_29_reg_10699 == 4'd9)) begin
            ap_phi_mux_UnifiedRetVal_i699_phi_fu_6017_p32 = sbox_9_q2;
        end else if ((trunc_ln258_29_reg_10699 == 4'd8)) begin
            ap_phi_mux_UnifiedRetVal_i699_phi_fu_6017_p32 = sbox_8_q2;
        end else if ((trunc_ln258_29_reg_10699 == 4'd7)) begin
            ap_phi_mux_UnifiedRetVal_i699_phi_fu_6017_p32 = sbox_7_q2;
        end else if ((trunc_ln258_29_reg_10699 == 4'd6)) begin
            ap_phi_mux_UnifiedRetVal_i699_phi_fu_6017_p32 = sbox_6_q2;
        end else if ((trunc_ln258_29_reg_10699 == 4'd5)) begin
            ap_phi_mux_UnifiedRetVal_i699_phi_fu_6017_p32 = sbox_5_q2;
        end else if ((trunc_ln258_29_reg_10699 == 4'd4)) begin
            ap_phi_mux_UnifiedRetVal_i699_phi_fu_6017_p32 = sbox_4_q2;
        end else if ((trunc_ln258_29_reg_10699 == 4'd3)) begin
            ap_phi_mux_UnifiedRetVal_i699_phi_fu_6017_p32 = sbox_3_q2;
        end else if ((trunc_ln258_29_reg_10699 == 4'd2)) begin
            ap_phi_mux_UnifiedRetVal_i699_phi_fu_6017_p32 = sbox_2_q2;
        end else if ((trunc_ln258_29_reg_10699 == 4'd1)) begin
            ap_phi_mux_UnifiedRetVal_i699_phi_fu_6017_p32 = sbox_1_q2;
        end else if ((trunc_ln258_29_reg_10699 == 4'd0)) begin
            ap_phi_mux_UnifiedRetVal_i699_phi_fu_6017_p32 = sbox_0_q2;
        end else begin
            ap_phi_mux_UnifiedRetVal_i699_phi_fu_6017_p32 = 'bx;
        end
    end else begin
        ap_phi_mux_UnifiedRetVal_i699_phi_fu_6017_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        if ((trunc_ln258_31_reg_10783 == 4'd15)) begin
            ap_phi_mux_UnifiedRetVal_i749_phi_fu_6070_p32 = sbox_15_q3;
        end else if ((trunc_ln258_31_reg_10783 == 4'd14)) begin
            ap_phi_mux_UnifiedRetVal_i749_phi_fu_6070_p32 = sbox_14_q3;
        end else if ((trunc_ln258_31_reg_10783 == 4'd13)) begin
            ap_phi_mux_UnifiedRetVal_i749_phi_fu_6070_p32 = sbox_13_q3;
        end else if ((trunc_ln258_31_reg_10783 == 4'd12)) begin
            ap_phi_mux_UnifiedRetVal_i749_phi_fu_6070_p32 = sbox_12_q3;
        end else if ((trunc_ln258_31_reg_10783 == 4'd11)) begin
            ap_phi_mux_UnifiedRetVal_i749_phi_fu_6070_p32 = sbox_11_q3;
        end else if ((trunc_ln258_31_reg_10783 == 4'd10)) begin
            ap_phi_mux_UnifiedRetVal_i749_phi_fu_6070_p32 = sbox_10_q3;
        end else if ((trunc_ln258_31_reg_10783 == 4'd9)) begin
            ap_phi_mux_UnifiedRetVal_i749_phi_fu_6070_p32 = sbox_9_q3;
        end else if ((trunc_ln258_31_reg_10783 == 4'd8)) begin
            ap_phi_mux_UnifiedRetVal_i749_phi_fu_6070_p32 = sbox_8_q3;
        end else if ((trunc_ln258_31_reg_10783 == 4'd7)) begin
            ap_phi_mux_UnifiedRetVal_i749_phi_fu_6070_p32 = sbox_7_q3;
        end else if ((trunc_ln258_31_reg_10783 == 4'd6)) begin
            ap_phi_mux_UnifiedRetVal_i749_phi_fu_6070_p32 = sbox_6_q3;
        end else if ((trunc_ln258_31_reg_10783 == 4'd5)) begin
            ap_phi_mux_UnifiedRetVal_i749_phi_fu_6070_p32 = sbox_5_q3;
        end else if ((trunc_ln258_31_reg_10783 == 4'd4)) begin
            ap_phi_mux_UnifiedRetVal_i749_phi_fu_6070_p32 = sbox_4_q3;
        end else if ((trunc_ln258_31_reg_10783 == 4'd3)) begin
            ap_phi_mux_UnifiedRetVal_i749_phi_fu_6070_p32 = sbox_3_q3;
        end else if ((trunc_ln258_31_reg_10783 == 4'd2)) begin
            ap_phi_mux_UnifiedRetVal_i749_phi_fu_6070_p32 = sbox_2_q3;
        end else if ((trunc_ln258_31_reg_10783 == 4'd1)) begin
            ap_phi_mux_UnifiedRetVal_i749_phi_fu_6070_p32 = sbox_1_q3;
        end else if ((trunc_ln258_31_reg_10783 == 4'd0)) begin
            ap_phi_mux_UnifiedRetVal_i749_phi_fu_6070_p32 = sbox_0_q3;
        end else begin
            ap_phi_mux_UnifiedRetVal_i749_phi_fu_6070_p32 = 'bx;
        end
    end else begin
        ap_phi_mux_UnifiedRetVal_i749_phi_fu_6070_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln434_reg_9171 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        if ((trunc_ln258_13_reg_9919 == 4'd15)) begin
            ap_phi_mux_temp_6_phi_fu_5587_p32 = sbox_15_q2;
        end else if ((trunc_ln258_13_reg_9919 == 4'd14)) begin
            ap_phi_mux_temp_6_phi_fu_5587_p32 = sbox_14_q2;
        end else if ((trunc_ln258_13_reg_9919 == 4'd13)) begin
            ap_phi_mux_temp_6_phi_fu_5587_p32 = sbox_13_q2;
        end else if ((trunc_ln258_13_reg_9919 == 4'd12)) begin
            ap_phi_mux_temp_6_phi_fu_5587_p32 = sbox_12_q2;
        end else if ((trunc_ln258_13_reg_9919 == 4'd11)) begin
            ap_phi_mux_temp_6_phi_fu_5587_p32 = sbox_11_q2;
        end else if ((trunc_ln258_13_reg_9919 == 4'd10)) begin
            ap_phi_mux_temp_6_phi_fu_5587_p32 = sbox_10_q2;
        end else if ((trunc_ln258_13_reg_9919 == 4'd9)) begin
            ap_phi_mux_temp_6_phi_fu_5587_p32 = sbox_9_q2;
        end else if ((trunc_ln258_13_reg_9919 == 4'd8)) begin
            ap_phi_mux_temp_6_phi_fu_5587_p32 = sbox_8_q2;
        end else if ((trunc_ln258_13_reg_9919 == 4'd7)) begin
            ap_phi_mux_temp_6_phi_fu_5587_p32 = sbox_7_q2;
        end else if ((trunc_ln258_13_reg_9919 == 4'd6)) begin
            ap_phi_mux_temp_6_phi_fu_5587_p32 = sbox_6_q2;
        end else if ((trunc_ln258_13_reg_9919 == 4'd5)) begin
            ap_phi_mux_temp_6_phi_fu_5587_p32 = sbox_5_q2;
        end else if ((trunc_ln258_13_reg_9919 == 4'd4)) begin
            ap_phi_mux_temp_6_phi_fu_5587_p32 = sbox_4_q2;
        end else if ((trunc_ln258_13_reg_9919 == 4'd3)) begin
            ap_phi_mux_temp_6_phi_fu_5587_p32 = sbox_3_q2;
        end else if ((trunc_ln258_13_reg_9919 == 4'd2)) begin
            ap_phi_mux_temp_6_phi_fu_5587_p32 = sbox_2_q2;
        end else if ((trunc_ln258_13_reg_9919 == 4'd1)) begin
            ap_phi_mux_temp_6_phi_fu_5587_p32 = sbox_1_q2;
        end else if ((trunc_ln258_13_reg_9919 == 4'd0)) begin
            ap_phi_mux_temp_6_phi_fu_5587_p32 = sbox_0_q2;
        end else begin
            ap_phi_mux_temp_6_phi_fu_5587_p32 = 'bx;
        end
    end else begin
        ap_phi_mux_temp_6_phi_fu_5587_p32 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ap_return_0 = grp_fu_7047_p2;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ap_return_1 = grp_fu_7053_p2;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ap_return_10 = grp_fu_7107_p2;
    end else begin
        ap_return_10 = ap_return_10_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ap_return_11 = grp_fu_7113_p2;
    end else begin
        ap_return_11 = ap_return_11_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ap_return_12 = grp_fu_7119_p2;
    end else begin
        ap_return_12 = ap_return_12_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ap_return_13 = grp_fu_7125_p2;
    end else begin
        ap_return_13 = ap_return_13_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ap_return_14 = grp_fu_7131_p2;
    end else begin
        ap_return_14 = ap_return_14_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ap_return_15 = grp_fu_7137_p2;
    end else begin
        ap_return_15 = ap_return_15_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ap_return_2 = grp_fu_7059_p2;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ap_return_3 = grp_fu_7065_p2;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ap_return_4 = grp_fu_7071_p2;
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ap_return_5 = grp_fu_7077_p2;
    end else begin
        ap_return_5 = ap_return_5_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ap_return_6 = grp_fu_7083_p2;
    end else begin
        ap_return_6 = ap_return_6_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ap_return_7 = grp_fu_7089_p2;
    end else begin
        ap_return_7 = ap_return_7_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ap_return_8 = grp_fu_7095_p2;
    end else begin
        ap_return_8 = ap_return_8_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ap_return_9 = grp_fu_7101_p2;
    end else begin
        ap_return_9 = ap_return_9_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_7047_p0 = ap_phi_mux_UnifiedRetVal_i749_phi_fu_6070_p32;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_7047_p0 = ap_phi_mux_UnifiedRetVal_i499_phi_fu_5803_p32;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_7047_p0 = ap_phi_mux_UnifiedRetVal_i249_phi_fu_5533_p32;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_fu_7047_p0 = RoundKey_0_q0;
    end else begin
        grp_fu_7047_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_7047_p1 = UnifiedRetVal_i799_reg_6120;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_7047_p1 = UnifiedRetVal_i499_reg_5800;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_7047_p1 = UnifiedRetVal_i249_reg_5530;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_7047_p1 = UnifiedRetVal_i_reg_5362;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_7047_p1 = state_0_0_read;
    end else begin
        grp_fu_7047_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_7053_p0 = ap_phi_mux_UnifiedRetVal_i749_phi_fu_6070_p32;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_7053_p0 = ap_phi_mux_UnifiedRetVal_i449_phi_fu_5749_p32;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_7053_p0 = temp_7_reg_5308;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_fu_7053_p0 = RoundKey_1_q0;
    end else begin
        grp_fu_7053_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_7053_p1 = UnifiedRetVal_i1049_reg_6390;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_7053_p1 = UnifiedRetVal_i_reg_5362;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_7053_p1 = UnifiedRetVal_i199_reg_5476;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_7053_p1 = ap_phi_mux_UnifiedRetVal_i199_phi_fu_5479_p32;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_7053_p1 = state_0_1_read;
    end else begin
        grp_fu_7053_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_7059_p0 = ap_phi_mux_UnifiedRetVal_i699_phi_fu_6017_p32;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_7059_p0 = UnifiedRetVal_i349_reg_5638;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_7059_p0 = ap_phi_mux_UnifiedRetVal_i349_phi_fu_5641_p32;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_fu_7059_p0 = RoundKey_2_q0;
    end else begin
        grp_fu_7059_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_7059_p1 = UnifiedRetVal_i1299_reg_6660;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_7059_p1 = UnifiedRetVal_i449_reg_5746;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_7059_p1 = ap_phi_mux_UnifiedRetVal_i399_phi_fu_5695_p32;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_7059_p1 = temp_5_reg_5438;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_7059_p1 = state_0_2_read;
    end else begin
        grp_fu_7059_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_7065_p0 = temp_7_reg_5308;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_7065_p0 = ap_phi_mux_UnifiedRetVal_i549_phi_fu_5857_p32;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_7065_p0 = ap_phi_mux_temp_6_phi_fu_5587_p32;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_fu_7065_p0 = RoundKey_3_q0;
    end else begin
        grp_fu_7065_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_7065_p1 = UnifiedRetVal_i1549_reg_6930;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_7065_p1 = ap_phi_mux_UnifiedRetVal_i699_phi_fu_6017_p32;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_7065_p1 = temp_6_reg_5584;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_7065_p1 = temp_4_reg_5400;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_7065_p1 = state_0_3_read;
    end else begin
        grp_fu_7065_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_7071_p0 = ap_phi_mux_UnifiedRetVal_i649_phi_fu_5964_p32;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_fu_7071_p0 = RoundKey_4_q0;
    end else begin
        grp_fu_7071_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_7071_p1 = UnifiedRetVal_i999_reg_6336;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_7071_p1 = UnifiedRetVal_i399_reg_5692;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_7071_p1 = state_1_0_read;
    end else begin
        grp_fu_7071_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_7077_p0 = temp_5_reg_5438;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_fu_7077_p0 = RoundKey_5_q0;
    end else begin
        grp_fu_7077_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_7077_p1 = UnifiedRetVal_i1249_reg_6606;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_7077_p1 = ap_phi_mux_UnifiedRetVal_i649_phi_fu_5964_p32;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_7077_p1 = state_1_1_read;
    end else begin
        grp_fu_7077_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_7083_p0 = temp_4_reg_5400;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_fu_7083_p0 = RoundKey_6_q0;
    end else begin
        grp_fu_7083_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_7083_p1 = UnifiedRetVal_i1499_reg_6876;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_7083_p1 = ap_phi_mux_UnifiedRetVal_i599_phi_fu_5911_p32;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_7083_p1 = state_1_2_read;
    end else begin
        grp_fu_7083_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_7089_p0 = UnifiedRetVal_i549_reg_5854;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_fu_7089_p0 = RoundKey_7_q0;
    end else begin
        grp_fu_7089_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_7089_p1 = temp_3_reg_6282;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_7089_p1 = ap_phi_mux_UnifiedRetVal_i599_phi_fu_5911_p32;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_7089_p1 = state_1_3_read;
    end else begin
        grp_fu_7089_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_7095_p0 = RoundKey_0_load_2_reg_10087;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_fu_7095_p0 = RoundKey_8_q0;
    end else begin
        grp_fu_7095_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_7095_p1 = UnifiedRetVal_i1199_reg_6552;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_7095_p1 = select_ln297_fu_8170_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_7095_p1 = state_2_0_read;
    end else begin
        grp_fu_7095_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_7101_p0 = grp_fu_7047_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_fu_7101_p0 = RoundKey_9_q0;
    end else begin
        grp_fu_7101_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_7101_p1 = UnifiedRetVal_i1449_reg_6822;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_7101_p1 = UnifiedRetVal_i249_reg_5530;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_7101_p1 = state_2_1_read;
    end else begin
        grp_fu_7101_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_7107_p0 = grp_fu_7101_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_fu_7107_p0 = RoundKey_10_q0;
    end else begin
        grp_fu_7107_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_7107_p1 = temp_1_reg_6228;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_7107_p1 = shl_ln297_fu_8157_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_7107_p1 = state_2_2_read;
    end else begin
        grp_fu_7107_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_7113_p0 = grp_fu_7107_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_fu_7113_p0 = RoundKey_11_q0;
    end else begin
        grp_fu_7113_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_7113_p1 = UnifiedRetVal_i1149_reg_6498;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_7113_p1 = grp_fu_7095_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_7113_p1 = state_2_3_read;
    end else begin
        grp_fu_7113_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_7119_p0 = RoundKey_1_load_2_reg_10092;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_fu_7119_p0 = RoundKey_12_q0;
    end else begin
        grp_fu_7119_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_7119_p1 = UnifiedRetVal_i1399_reg_6768;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_7119_p1 = select_ln297_1_fu_8192_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_7119_p1 = state_3_0_read;
    end else begin
        grp_fu_7119_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_7125_p0 = grp_fu_7047_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_fu_7125_p0 = RoundKey_13_q0;
    end else begin
        grp_fu_7125_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_7125_p1 = temp_reg_6174;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_7125_p1 = UnifiedRetVal_i_reg_5362;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_7125_p1 = state_3_1_read;
    end else begin
        grp_fu_7125_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_7131_p0 = grp_fu_7125_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_fu_7131_p0 = RoundKey_14_q0;
    end else begin
        grp_fu_7131_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_7131_p1 = temp_2_reg_6444;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_7131_p1 = shl_ln297_1_fu_8179_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_7131_p1 = state_3_2_read;
    end else begin
        grp_fu_7131_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_7137_p0 = grp_fu_7131_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_fu_7137_p0 = RoundKey_15_q0;
    end else begin
        grp_fu_7137_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_7137_p1 = UnifiedRetVal_i1349_reg_6714;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_7137_p1 = grp_fu_7119_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_7137_p1 = state_3_3_read;
    end else begin
        grp_fu_7137_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_7487_p1 = state_0_reg_5136;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_7487_p1 = ap_phi_mux_state_0_phi_fu_5139_p4;
    end else begin
        grp_fu_7487_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_7498_p1 = state12_0_reg_5146;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_7498_p1 = ap_phi_mux_state12_0_phi_fu_5149_p4;
    end else begin
        grp_fu_7498_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_7509_p1 = state2_0_reg_5156;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_7509_p1 = ap_phi_mux_state2_0_phi_fu_5159_p4;
    end else begin
        grp_fu_7509_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_7520_p1 = state3_0_reg_5166;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_7520_p1 = ap_phi_mux_state3_0_phi_fu_5169_p4;
    end else begin
        grp_fu_7520_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sbox_0_address0 = zext_ln258_30_fu_8895_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        sbox_0_address0 = zext_ln258_28_fu_8871_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        sbox_0_address0 = zext_ln258_26_fu_8847_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        sbox_0_address0 = zext_ln258_24_fu_8823_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        sbox_0_address0 = zext_ln258_22_fu_8799_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        sbox_0_address0 = zext_ln258_20_fu_8775_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        sbox_0_address0 = zext_ln258_18_fu_8751_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        sbox_0_address0 = zext_ln258_16_fu_8727_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        sbox_0_address0 = zext_ln258_14_fu_8703_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        sbox_0_address0 = zext_ln258_12_fu_8679_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        sbox_0_address0 = zext_ln258_10_fu_8655_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        sbox_0_address0 = zext_ln258_8_fu_8631_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        sbox_0_address0 = zext_ln258_6_fu_8607_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sbox_0_address0 = zext_ln258_4_fu_8583_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        sbox_0_address0 = zext_ln258_2_fu_8559_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        sbox_0_address0 = zext_ln258_fu_8535_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_0_address0 = zext_ln258_25_fu_8065_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_0_address0 = zext_ln258_17_fu_7969_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_0_address0 = zext_ln258_9_fu_7873_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_0_address0 = zext_ln258_1_fu_7757_p1;
    end else begin
        sbox_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_0_address1 = zext_ln258_27_fu_8089_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_0_address1 = zext_ln258_19_fu_7993_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_0_address1 = zext_ln258_11_fu_7897_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_0_address1 = zext_ln258_3_fu_7781_p1;
    end else begin
        sbox_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_0_address2 = zext_ln258_29_fu_8113_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_0_address2 = zext_ln258_21_fu_8017_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_0_address2 = zext_ln258_13_fu_7921_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_0_address2 = zext_ln258_5_fu_7805_p1;
    end else begin
        sbox_0_address2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_0_address3 = zext_ln258_31_fu_8137_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_0_address3 = zext_ln258_23_fu_8041_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_0_address3 = zext_ln258_15_fu_7945_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_0_address3 = zext_ln258_7_fu_7829_p1;
    end else begin
        sbox_0_address3 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_0_ce0 = 1'b1;
    end else begin
        sbox_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_0_ce1 = 1'b1;
    end else begin
        sbox_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_0_ce2 = 1'b1;
    end else begin
        sbox_0_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_0_ce3 = 1'b1;
    end else begin
        sbox_0_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sbox_10_address0 = zext_ln258_30_fu_8895_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        sbox_10_address0 = zext_ln258_28_fu_8871_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        sbox_10_address0 = zext_ln258_26_fu_8847_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        sbox_10_address0 = zext_ln258_24_fu_8823_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        sbox_10_address0 = zext_ln258_22_fu_8799_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        sbox_10_address0 = zext_ln258_20_fu_8775_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        sbox_10_address0 = zext_ln258_18_fu_8751_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        sbox_10_address0 = zext_ln258_16_fu_8727_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        sbox_10_address0 = zext_ln258_14_fu_8703_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        sbox_10_address0 = zext_ln258_12_fu_8679_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        sbox_10_address0 = zext_ln258_10_fu_8655_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        sbox_10_address0 = zext_ln258_8_fu_8631_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        sbox_10_address0 = zext_ln258_6_fu_8607_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sbox_10_address0 = zext_ln258_4_fu_8583_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        sbox_10_address0 = zext_ln258_2_fu_8559_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        sbox_10_address0 = zext_ln258_fu_8535_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_10_address0 = zext_ln258_25_fu_8065_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_10_address0 = zext_ln258_17_fu_7969_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_10_address0 = zext_ln258_9_fu_7873_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_10_address0 = zext_ln258_1_fu_7757_p1;
    end else begin
        sbox_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_10_address1 = zext_ln258_27_fu_8089_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_10_address1 = zext_ln258_19_fu_7993_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_10_address1 = zext_ln258_11_fu_7897_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_10_address1 = zext_ln258_3_fu_7781_p1;
    end else begin
        sbox_10_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_10_address2 = zext_ln258_29_fu_8113_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_10_address2 = zext_ln258_21_fu_8017_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_10_address2 = zext_ln258_13_fu_7921_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_10_address2 = zext_ln258_5_fu_7805_p1;
    end else begin
        sbox_10_address2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_10_address3 = zext_ln258_31_fu_8137_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_10_address3 = zext_ln258_23_fu_8041_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_10_address3 = zext_ln258_15_fu_7945_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_10_address3 = zext_ln258_7_fu_7829_p1;
    end else begin
        sbox_10_address3 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_10_ce0 = 1'b1;
    end else begin
        sbox_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_10_ce1 = 1'b1;
    end else begin
        sbox_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_10_ce2 = 1'b1;
    end else begin
        sbox_10_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_10_ce3 = 1'b1;
    end else begin
        sbox_10_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sbox_11_address0 = zext_ln258_30_fu_8895_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        sbox_11_address0 = zext_ln258_28_fu_8871_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        sbox_11_address0 = zext_ln258_26_fu_8847_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        sbox_11_address0 = zext_ln258_24_fu_8823_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        sbox_11_address0 = zext_ln258_22_fu_8799_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        sbox_11_address0 = zext_ln258_20_fu_8775_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        sbox_11_address0 = zext_ln258_18_fu_8751_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        sbox_11_address0 = zext_ln258_16_fu_8727_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        sbox_11_address0 = zext_ln258_14_fu_8703_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        sbox_11_address0 = zext_ln258_12_fu_8679_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        sbox_11_address0 = zext_ln258_10_fu_8655_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        sbox_11_address0 = zext_ln258_8_fu_8631_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        sbox_11_address0 = zext_ln258_6_fu_8607_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sbox_11_address0 = zext_ln258_4_fu_8583_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        sbox_11_address0 = zext_ln258_2_fu_8559_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        sbox_11_address0 = zext_ln258_fu_8535_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_11_address0 = zext_ln258_25_fu_8065_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_11_address0 = zext_ln258_17_fu_7969_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_11_address0 = zext_ln258_9_fu_7873_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_11_address0 = zext_ln258_1_fu_7757_p1;
    end else begin
        sbox_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_11_address1 = zext_ln258_27_fu_8089_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_11_address1 = zext_ln258_19_fu_7993_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_11_address1 = zext_ln258_11_fu_7897_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_11_address1 = zext_ln258_3_fu_7781_p1;
    end else begin
        sbox_11_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_11_address2 = zext_ln258_29_fu_8113_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_11_address2 = zext_ln258_21_fu_8017_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_11_address2 = zext_ln258_13_fu_7921_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_11_address2 = zext_ln258_5_fu_7805_p1;
    end else begin
        sbox_11_address2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_11_address3 = zext_ln258_31_fu_8137_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_11_address3 = zext_ln258_23_fu_8041_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_11_address3 = zext_ln258_15_fu_7945_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_11_address3 = zext_ln258_7_fu_7829_p1;
    end else begin
        sbox_11_address3 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_11_ce0 = 1'b1;
    end else begin
        sbox_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_11_ce1 = 1'b1;
    end else begin
        sbox_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_11_ce2 = 1'b1;
    end else begin
        sbox_11_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_11_ce3 = 1'b1;
    end else begin
        sbox_11_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sbox_12_address0 = zext_ln258_30_fu_8895_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        sbox_12_address0 = zext_ln258_28_fu_8871_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        sbox_12_address0 = zext_ln258_26_fu_8847_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        sbox_12_address0 = zext_ln258_24_fu_8823_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        sbox_12_address0 = zext_ln258_22_fu_8799_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        sbox_12_address0 = zext_ln258_20_fu_8775_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        sbox_12_address0 = zext_ln258_18_fu_8751_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        sbox_12_address0 = zext_ln258_16_fu_8727_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        sbox_12_address0 = zext_ln258_14_fu_8703_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        sbox_12_address0 = zext_ln258_12_fu_8679_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        sbox_12_address0 = zext_ln258_10_fu_8655_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        sbox_12_address0 = zext_ln258_8_fu_8631_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        sbox_12_address0 = zext_ln258_6_fu_8607_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sbox_12_address0 = zext_ln258_4_fu_8583_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        sbox_12_address0 = zext_ln258_2_fu_8559_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        sbox_12_address0 = zext_ln258_fu_8535_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_12_address0 = zext_ln258_25_fu_8065_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_12_address0 = zext_ln258_17_fu_7969_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_12_address0 = zext_ln258_9_fu_7873_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_12_address0 = zext_ln258_1_fu_7757_p1;
    end else begin
        sbox_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_12_address1 = zext_ln258_27_fu_8089_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_12_address1 = zext_ln258_19_fu_7993_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_12_address1 = zext_ln258_11_fu_7897_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_12_address1 = zext_ln258_3_fu_7781_p1;
    end else begin
        sbox_12_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_12_address2 = zext_ln258_29_fu_8113_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_12_address2 = zext_ln258_21_fu_8017_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_12_address2 = zext_ln258_13_fu_7921_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_12_address2 = zext_ln258_5_fu_7805_p1;
    end else begin
        sbox_12_address2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_12_address3 = zext_ln258_31_fu_8137_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_12_address3 = zext_ln258_23_fu_8041_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_12_address3 = zext_ln258_15_fu_7945_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_12_address3 = zext_ln258_7_fu_7829_p1;
    end else begin
        sbox_12_address3 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_12_ce0 = 1'b1;
    end else begin
        sbox_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_12_ce1 = 1'b1;
    end else begin
        sbox_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_12_ce2 = 1'b1;
    end else begin
        sbox_12_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_12_ce3 = 1'b1;
    end else begin
        sbox_12_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sbox_13_address0 = zext_ln258_30_fu_8895_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        sbox_13_address0 = zext_ln258_28_fu_8871_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        sbox_13_address0 = zext_ln258_26_fu_8847_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        sbox_13_address0 = zext_ln258_24_fu_8823_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        sbox_13_address0 = zext_ln258_22_fu_8799_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        sbox_13_address0 = zext_ln258_20_fu_8775_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        sbox_13_address0 = zext_ln258_18_fu_8751_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        sbox_13_address0 = zext_ln258_16_fu_8727_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        sbox_13_address0 = zext_ln258_14_fu_8703_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        sbox_13_address0 = zext_ln258_12_fu_8679_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        sbox_13_address0 = zext_ln258_10_fu_8655_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        sbox_13_address0 = zext_ln258_8_fu_8631_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        sbox_13_address0 = zext_ln258_6_fu_8607_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sbox_13_address0 = zext_ln258_4_fu_8583_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        sbox_13_address0 = zext_ln258_2_fu_8559_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        sbox_13_address0 = zext_ln258_fu_8535_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_13_address0 = zext_ln258_25_fu_8065_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_13_address0 = zext_ln258_17_fu_7969_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_13_address0 = zext_ln258_9_fu_7873_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_13_address0 = zext_ln258_1_fu_7757_p1;
    end else begin
        sbox_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_13_address1 = zext_ln258_27_fu_8089_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_13_address1 = zext_ln258_19_fu_7993_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_13_address1 = zext_ln258_11_fu_7897_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_13_address1 = zext_ln258_3_fu_7781_p1;
    end else begin
        sbox_13_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_13_address2 = zext_ln258_29_fu_8113_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_13_address2 = zext_ln258_21_fu_8017_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_13_address2 = zext_ln258_13_fu_7921_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_13_address2 = zext_ln258_5_fu_7805_p1;
    end else begin
        sbox_13_address2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_13_address3 = zext_ln258_31_fu_8137_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_13_address3 = zext_ln258_23_fu_8041_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_13_address3 = zext_ln258_15_fu_7945_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_13_address3 = zext_ln258_7_fu_7829_p1;
    end else begin
        sbox_13_address3 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_13_ce0 = 1'b1;
    end else begin
        sbox_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_13_ce1 = 1'b1;
    end else begin
        sbox_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_13_ce2 = 1'b1;
    end else begin
        sbox_13_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_13_ce3 = 1'b1;
    end else begin
        sbox_13_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sbox_14_address0 = zext_ln258_30_fu_8895_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        sbox_14_address0 = zext_ln258_28_fu_8871_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        sbox_14_address0 = zext_ln258_26_fu_8847_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        sbox_14_address0 = zext_ln258_24_fu_8823_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        sbox_14_address0 = zext_ln258_22_fu_8799_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        sbox_14_address0 = zext_ln258_20_fu_8775_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        sbox_14_address0 = zext_ln258_18_fu_8751_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        sbox_14_address0 = zext_ln258_16_fu_8727_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        sbox_14_address0 = zext_ln258_14_fu_8703_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        sbox_14_address0 = zext_ln258_12_fu_8679_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        sbox_14_address0 = zext_ln258_10_fu_8655_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        sbox_14_address0 = zext_ln258_8_fu_8631_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        sbox_14_address0 = zext_ln258_6_fu_8607_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sbox_14_address0 = zext_ln258_4_fu_8583_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        sbox_14_address0 = zext_ln258_2_fu_8559_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        sbox_14_address0 = zext_ln258_fu_8535_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_14_address0 = zext_ln258_25_fu_8065_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_14_address0 = zext_ln258_17_fu_7969_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_14_address0 = zext_ln258_9_fu_7873_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_14_address0 = zext_ln258_1_fu_7757_p1;
    end else begin
        sbox_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_14_address1 = zext_ln258_27_fu_8089_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_14_address1 = zext_ln258_19_fu_7993_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_14_address1 = zext_ln258_11_fu_7897_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_14_address1 = zext_ln258_3_fu_7781_p1;
    end else begin
        sbox_14_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_14_address2 = zext_ln258_29_fu_8113_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_14_address2 = zext_ln258_21_fu_8017_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_14_address2 = zext_ln258_13_fu_7921_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_14_address2 = zext_ln258_5_fu_7805_p1;
    end else begin
        sbox_14_address2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_14_address3 = zext_ln258_31_fu_8137_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_14_address3 = zext_ln258_23_fu_8041_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_14_address3 = zext_ln258_15_fu_7945_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_14_address3 = zext_ln258_7_fu_7829_p1;
    end else begin
        sbox_14_address3 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_14_ce0 = 1'b1;
    end else begin
        sbox_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_14_ce1 = 1'b1;
    end else begin
        sbox_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_14_ce2 = 1'b1;
    end else begin
        sbox_14_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_14_ce3 = 1'b1;
    end else begin
        sbox_14_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sbox_15_address0 = zext_ln258_30_fu_8895_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        sbox_15_address0 = zext_ln258_28_fu_8871_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        sbox_15_address0 = zext_ln258_26_fu_8847_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        sbox_15_address0 = zext_ln258_24_fu_8823_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        sbox_15_address0 = zext_ln258_22_fu_8799_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        sbox_15_address0 = zext_ln258_20_fu_8775_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        sbox_15_address0 = zext_ln258_18_fu_8751_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        sbox_15_address0 = zext_ln258_16_fu_8727_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        sbox_15_address0 = zext_ln258_14_fu_8703_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        sbox_15_address0 = zext_ln258_12_fu_8679_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        sbox_15_address0 = zext_ln258_10_fu_8655_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        sbox_15_address0 = zext_ln258_8_fu_8631_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        sbox_15_address0 = zext_ln258_6_fu_8607_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sbox_15_address0 = zext_ln258_4_fu_8583_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        sbox_15_address0 = zext_ln258_2_fu_8559_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        sbox_15_address0 = zext_ln258_fu_8535_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_15_address0 = zext_ln258_25_fu_8065_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_15_address0 = zext_ln258_17_fu_7969_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_15_address0 = zext_ln258_9_fu_7873_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_15_address0 = zext_ln258_1_fu_7757_p1;
    end else begin
        sbox_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_15_address1 = zext_ln258_27_fu_8089_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_15_address1 = zext_ln258_19_fu_7993_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_15_address1 = zext_ln258_11_fu_7897_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_15_address1 = zext_ln258_3_fu_7781_p1;
    end else begin
        sbox_15_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_15_address2 = zext_ln258_29_fu_8113_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_15_address2 = zext_ln258_21_fu_8017_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_15_address2 = zext_ln258_13_fu_7921_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_15_address2 = zext_ln258_5_fu_7805_p1;
    end else begin
        sbox_15_address2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_15_address3 = zext_ln258_31_fu_8137_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_15_address3 = zext_ln258_23_fu_8041_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_15_address3 = zext_ln258_15_fu_7945_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_15_address3 = zext_ln258_7_fu_7829_p1;
    end else begin
        sbox_15_address3 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_15_ce0 = 1'b1;
    end else begin
        sbox_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_15_ce1 = 1'b1;
    end else begin
        sbox_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_15_ce2 = 1'b1;
    end else begin
        sbox_15_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_15_ce3 = 1'b1;
    end else begin
        sbox_15_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sbox_1_address0 = zext_ln258_30_fu_8895_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        sbox_1_address0 = zext_ln258_28_fu_8871_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        sbox_1_address0 = zext_ln258_26_fu_8847_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        sbox_1_address0 = zext_ln258_24_fu_8823_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        sbox_1_address0 = zext_ln258_22_fu_8799_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        sbox_1_address0 = zext_ln258_20_fu_8775_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        sbox_1_address0 = zext_ln258_18_fu_8751_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        sbox_1_address0 = zext_ln258_16_fu_8727_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        sbox_1_address0 = zext_ln258_14_fu_8703_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        sbox_1_address0 = zext_ln258_12_fu_8679_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        sbox_1_address0 = zext_ln258_10_fu_8655_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        sbox_1_address0 = zext_ln258_8_fu_8631_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        sbox_1_address0 = zext_ln258_6_fu_8607_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sbox_1_address0 = zext_ln258_4_fu_8583_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        sbox_1_address0 = zext_ln258_2_fu_8559_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        sbox_1_address0 = zext_ln258_fu_8535_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_1_address0 = zext_ln258_25_fu_8065_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_1_address0 = zext_ln258_17_fu_7969_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_1_address0 = zext_ln258_9_fu_7873_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_1_address0 = zext_ln258_1_fu_7757_p1;
    end else begin
        sbox_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_1_address1 = zext_ln258_27_fu_8089_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_1_address1 = zext_ln258_19_fu_7993_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_1_address1 = zext_ln258_11_fu_7897_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_1_address1 = zext_ln258_3_fu_7781_p1;
    end else begin
        sbox_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_1_address2 = zext_ln258_29_fu_8113_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_1_address2 = zext_ln258_21_fu_8017_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_1_address2 = zext_ln258_13_fu_7921_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_1_address2 = zext_ln258_5_fu_7805_p1;
    end else begin
        sbox_1_address2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_1_address3 = zext_ln258_31_fu_8137_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_1_address3 = zext_ln258_23_fu_8041_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_1_address3 = zext_ln258_15_fu_7945_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_1_address3 = zext_ln258_7_fu_7829_p1;
    end else begin
        sbox_1_address3 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_1_ce0 = 1'b1;
    end else begin
        sbox_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_1_ce1 = 1'b1;
    end else begin
        sbox_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_1_ce2 = 1'b1;
    end else begin
        sbox_1_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_1_ce3 = 1'b1;
    end else begin
        sbox_1_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sbox_2_address0 = zext_ln258_30_fu_8895_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        sbox_2_address0 = zext_ln258_28_fu_8871_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        sbox_2_address0 = zext_ln258_26_fu_8847_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        sbox_2_address0 = zext_ln258_24_fu_8823_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        sbox_2_address0 = zext_ln258_22_fu_8799_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        sbox_2_address0 = zext_ln258_20_fu_8775_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        sbox_2_address0 = zext_ln258_18_fu_8751_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        sbox_2_address0 = zext_ln258_16_fu_8727_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        sbox_2_address0 = zext_ln258_14_fu_8703_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        sbox_2_address0 = zext_ln258_12_fu_8679_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        sbox_2_address0 = zext_ln258_10_fu_8655_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        sbox_2_address0 = zext_ln258_8_fu_8631_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        sbox_2_address0 = zext_ln258_6_fu_8607_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sbox_2_address0 = zext_ln258_4_fu_8583_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        sbox_2_address0 = zext_ln258_2_fu_8559_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        sbox_2_address0 = zext_ln258_fu_8535_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_2_address0 = zext_ln258_25_fu_8065_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_2_address0 = zext_ln258_17_fu_7969_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_2_address0 = zext_ln258_9_fu_7873_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_2_address0 = zext_ln258_1_fu_7757_p1;
    end else begin
        sbox_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_2_address1 = zext_ln258_27_fu_8089_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_2_address1 = zext_ln258_19_fu_7993_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_2_address1 = zext_ln258_11_fu_7897_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_2_address1 = zext_ln258_3_fu_7781_p1;
    end else begin
        sbox_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_2_address2 = zext_ln258_29_fu_8113_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_2_address2 = zext_ln258_21_fu_8017_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_2_address2 = zext_ln258_13_fu_7921_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_2_address2 = zext_ln258_5_fu_7805_p1;
    end else begin
        sbox_2_address2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_2_address3 = zext_ln258_31_fu_8137_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_2_address3 = zext_ln258_23_fu_8041_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_2_address3 = zext_ln258_15_fu_7945_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_2_address3 = zext_ln258_7_fu_7829_p1;
    end else begin
        sbox_2_address3 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_2_ce0 = 1'b1;
    end else begin
        sbox_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_2_ce1 = 1'b1;
    end else begin
        sbox_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_2_ce2 = 1'b1;
    end else begin
        sbox_2_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_2_ce3 = 1'b1;
    end else begin
        sbox_2_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sbox_3_address0 = zext_ln258_30_fu_8895_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        sbox_3_address0 = zext_ln258_28_fu_8871_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        sbox_3_address0 = zext_ln258_26_fu_8847_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        sbox_3_address0 = zext_ln258_24_fu_8823_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        sbox_3_address0 = zext_ln258_22_fu_8799_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        sbox_3_address0 = zext_ln258_20_fu_8775_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        sbox_3_address0 = zext_ln258_18_fu_8751_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        sbox_3_address0 = zext_ln258_16_fu_8727_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        sbox_3_address0 = zext_ln258_14_fu_8703_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        sbox_3_address0 = zext_ln258_12_fu_8679_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        sbox_3_address0 = zext_ln258_10_fu_8655_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        sbox_3_address0 = zext_ln258_8_fu_8631_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        sbox_3_address0 = zext_ln258_6_fu_8607_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sbox_3_address0 = zext_ln258_4_fu_8583_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        sbox_3_address0 = zext_ln258_2_fu_8559_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        sbox_3_address0 = zext_ln258_fu_8535_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_3_address0 = zext_ln258_25_fu_8065_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_3_address0 = zext_ln258_17_fu_7969_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_3_address0 = zext_ln258_9_fu_7873_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_3_address0 = zext_ln258_1_fu_7757_p1;
    end else begin
        sbox_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_3_address1 = zext_ln258_27_fu_8089_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_3_address1 = zext_ln258_19_fu_7993_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_3_address1 = zext_ln258_11_fu_7897_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_3_address1 = zext_ln258_3_fu_7781_p1;
    end else begin
        sbox_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_3_address2 = zext_ln258_29_fu_8113_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_3_address2 = zext_ln258_21_fu_8017_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_3_address2 = zext_ln258_13_fu_7921_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_3_address2 = zext_ln258_5_fu_7805_p1;
    end else begin
        sbox_3_address2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_3_address3 = zext_ln258_31_fu_8137_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_3_address3 = zext_ln258_23_fu_8041_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_3_address3 = zext_ln258_15_fu_7945_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_3_address3 = zext_ln258_7_fu_7829_p1;
    end else begin
        sbox_3_address3 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_3_ce0 = 1'b1;
    end else begin
        sbox_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_3_ce1 = 1'b1;
    end else begin
        sbox_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_3_ce2 = 1'b1;
    end else begin
        sbox_3_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_3_ce3 = 1'b1;
    end else begin
        sbox_3_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sbox_4_address0 = zext_ln258_30_fu_8895_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        sbox_4_address0 = zext_ln258_28_fu_8871_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        sbox_4_address0 = zext_ln258_26_fu_8847_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        sbox_4_address0 = zext_ln258_24_fu_8823_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        sbox_4_address0 = zext_ln258_22_fu_8799_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        sbox_4_address0 = zext_ln258_20_fu_8775_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        sbox_4_address0 = zext_ln258_18_fu_8751_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        sbox_4_address0 = zext_ln258_16_fu_8727_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        sbox_4_address0 = zext_ln258_14_fu_8703_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        sbox_4_address0 = zext_ln258_12_fu_8679_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        sbox_4_address0 = zext_ln258_10_fu_8655_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        sbox_4_address0 = zext_ln258_8_fu_8631_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        sbox_4_address0 = zext_ln258_6_fu_8607_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sbox_4_address0 = zext_ln258_4_fu_8583_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        sbox_4_address0 = zext_ln258_2_fu_8559_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        sbox_4_address0 = zext_ln258_fu_8535_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_4_address0 = zext_ln258_25_fu_8065_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_4_address0 = zext_ln258_17_fu_7969_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_4_address0 = zext_ln258_9_fu_7873_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_4_address0 = zext_ln258_1_fu_7757_p1;
    end else begin
        sbox_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_4_address1 = zext_ln258_27_fu_8089_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_4_address1 = zext_ln258_19_fu_7993_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_4_address1 = zext_ln258_11_fu_7897_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_4_address1 = zext_ln258_3_fu_7781_p1;
    end else begin
        sbox_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_4_address2 = zext_ln258_29_fu_8113_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_4_address2 = zext_ln258_21_fu_8017_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_4_address2 = zext_ln258_13_fu_7921_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_4_address2 = zext_ln258_5_fu_7805_p1;
    end else begin
        sbox_4_address2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_4_address3 = zext_ln258_31_fu_8137_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_4_address3 = zext_ln258_23_fu_8041_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_4_address3 = zext_ln258_15_fu_7945_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_4_address3 = zext_ln258_7_fu_7829_p1;
    end else begin
        sbox_4_address3 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_4_ce0 = 1'b1;
    end else begin
        sbox_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_4_ce1 = 1'b1;
    end else begin
        sbox_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_4_ce2 = 1'b1;
    end else begin
        sbox_4_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_4_ce3 = 1'b1;
    end else begin
        sbox_4_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sbox_5_address0 = zext_ln258_30_fu_8895_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        sbox_5_address0 = zext_ln258_28_fu_8871_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        sbox_5_address0 = zext_ln258_26_fu_8847_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        sbox_5_address0 = zext_ln258_24_fu_8823_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        sbox_5_address0 = zext_ln258_22_fu_8799_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        sbox_5_address0 = zext_ln258_20_fu_8775_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        sbox_5_address0 = zext_ln258_18_fu_8751_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        sbox_5_address0 = zext_ln258_16_fu_8727_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        sbox_5_address0 = zext_ln258_14_fu_8703_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        sbox_5_address0 = zext_ln258_12_fu_8679_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        sbox_5_address0 = zext_ln258_10_fu_8655_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        sbox_5_address0 = zext_ln258_8_fu_8631_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        sbox_5_address0 = zext_ln258_6_fu_8607_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sbox_5_address0 = zext_ln258_4_fu_8583_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        sbox_5_address0 = zext_ln258_2_fu_8559_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        sbox_5_address0 = zext_ln258_fu_8535_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_5_address0 = zext_ln258_25_fu_8065_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_5_address0 = zext_ln258_17_fu_7969_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_5_address0 = zext_ln258_9_fu_7873_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_5_address0 = zext_ln258_1_fu_7757_p1;
    end else begin
        sbox_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_5_address1 = zext_ln258_27_fu_8089_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_5_address1 = zext_ln258_19_fu_7993_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_5_address1 = zext_ln258_11_fu_7897_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_5_address1 = zext_ln258_3_fu_7781_p1;
    end else begin
        sbox_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_5_address2 = zext_ln258_29_fu_8113_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_5_address2 = zext_ln258_21_fu_8017_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_5_address2 = zext_ln258_13_fu_7921_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_5_address2 = zext_ln258_5_fu_7805_p1;
    end else begin
        sbox_5_address2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_5_address3 = zext_ln258_31_fu_8137_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_5_address3 = zext_ln258_23_fu_8041_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_5_address3 = zext_ln258_15_fu_7945_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_5_address3 = zext_ln258_7_fu_7829_p1;
    end else begin
        sbox_5_address3 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_5_ce0 = 1'b1;
    end else begin
        sbox_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_5_ce1 = 1'b1;
    end else begin
        sbox_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_5_ce2 = 1'b1;
    end else begin
        sbox_5_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_5_ce3 = 1'b1;
    end else begin
        sbox_5_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sbox_6_address0 = zext_ln258_30_fu_8895_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        sbox_6_address0 = zext_ln258_28_fu_8871_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        sbox_6_address0 = zext_ln258_26_fu_8847_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        sbox_6_address0 = zext_ln258_24_fu_8823_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        sbox_6_address0 = zext_ln258_22_fu_8799_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        sbox_6_address0 = zext_ln258_20_fu_8775_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        sbox_6_address0 = zext_ln258_18_fu_8751_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        sbox_6_address0 = zext_ln258_16_fu_8727_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        sbox_6_address0 = zext_ln258_14_fu_8703_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        sbox_6_address0 = zext_ln258_12_fu_8679_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        sbox_6_address0 = zext_ln258_10_fu_8655_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        sbox_6_address0 = zext_ln258_8_fu_8631_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        sbox_6_address0 = zext_ln258_6_fu_8607_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sbox_6_address0 = zext_ln258_4_fu_8583_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        sbox_6_address0 = zext_ln258_2_fu_8559_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        sbox_6_address0 = zext_ln258_fu_8535_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_6_address0 = zext_ln258_25_fu_8065_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_6_address0 = zext_ln258_17_fu_7969_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_6_address0 = zext_ln258_9_fu_7873_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_6_address0 = zext_ln258_1_fu_7757_p1;
    end else begin
        sbox_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_6_address1 = zext_ln258_27_fu_8089_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_6_address1 = zext_ln258_19_fu_7993_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_6_address1 = zext_ln258_11_fu_7897_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_6_address1 = zext_ln258_3_fu_7781_p1;
    end else begin
        sbox_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_6_address2 = zext_ln258_29_fu_8113_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_6_address2 = zext_ln258_21_fu_8017_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_6_address2 = zext_ln258_13_fu_7921_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_6_address2 = zext_ln258_5_fu_7805_p1;
    end else begin
        sbox_6_address2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_6_address3 = zext_ln258_31_fu_8137_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_6_address3 = zext_ln258_23_fu_8041_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_6_address3 = zext_ln258_15_fu_7945_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_6_address3 = zext_ln258_7_fu_7829_p1;
    end else begin
        sbox_6_address3 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_6_ce0 = 1'b1;
    end else begin
        sbox_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_6_ce1 = 1'b1;
    end else begin
        sbox_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_6_ce2 = 1'b1;
    end else begin
        sbox_6_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_6_ce3 = 1'b1;
    end else begin
        sbox_6_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sbox_7_address0 = zext_ln258_30_fu_8895_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        sbox_7_address0 = zext_ln258_28_fu_8871_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        sbox_7_address0 = zext_ln258_26_fu_8847_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        sbox_7_address0 = zext_ln258_24_fu_8823_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        sbox_7_address0 = zext_ln258_22_fu_8799_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        sbox_7_address0 = zext_ln258_20_fu_8775_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        sbox_7_address0 = zext_ln258_18_fu_8751_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        sbox_7_address0 = zext_ln258_16_fu_8727_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        sbox_7_address0 = zext_ln258_14_fu_8703_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        sbox_7_address0 = zext_ln258_12_fu_8679_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        sbox_7_address0 = zext_ln258_10_fu_8655_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        sbox_7_address0 = zext_ln258_8_fu_8631_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        sbox_7_address0 = zext_ln258_6_fu_8607_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sbox_7_address0 = zext_ln258_4_fu_8583_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        sbox_7_address0 = zext_ln258_2_fu_8559_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        sbox_7_address0 = zext_ln258_fu_8535_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_7_address0 = zext_ln258_25_fu_8065_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_7_address0 = zext_ln258_17_fu_7969_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_7_address0 = zext_ln258_9_fu_7873_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_7_address0 = zext_ln258_1_fu_7757_p1;
    end else begin
        sbox_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_7_address1 = zext_ln258_27_fu_8089_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_7_address1 = zext_ln258_19_fu_7993_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_7_address1 = zext_ln258_11_fu_7897_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_7_address1 = zext_ln258_3_fu_7781_p1;
    end else begin
        sbox_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_7_address2 = zext_ln258_29_fu_8113_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_7_address2 = zext_ln258_21_fu_8017_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_7_address2 = zext_ln258_13_fu_7921_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_7_address2 = zext_ln258_5_fu_7805_p1;
    end else begin
        sbox_7_address2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_7_address3 = zext_ln258_31_fu_8137_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_7_address3 = zext_ln258_23_fu_8041_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_7_address3 = zext_ln258_15_fu_7945_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_7_address3 = zext_ln258_7_fu_7829_p1;
    end else begin
        sbox_7_address3 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_7_ce0 = 1'b1;
    end else begin
        sbox_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_7_ce1 = 1'b1;
    end else begin
        sbox_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_7_ce2 = 1'b1;
    end else begin
        sbox_7_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_7_ce3 = 1'b1;
    end else begin
        sbox_7_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sbox_8_address0 = zext_ln258_30_fu_8895_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        sbox_8_address0 = zext_ln258_28_fu_8871_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        sbox_8_address0 = zext_ln258_26_fu_8847_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        sbox_8_address0 = zext_ln258_24_fu_8823_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        sbox_8_address0 = zext_ln258_22_fu_8799_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        sbox_8_address0 = zext_ln258_20_fu_8775_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        sbox_8_address0 = zext_ln258_18_fu_8751_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        sbox_8_address0 = zext_ln258_16_fu_8727_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        sbox_8_address0 = zext_ln258_14_fu_8703_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        sbox_8_address0 = zext_ln258_12_fu_8679_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        sbox_8_address0 = zext_ln258_10_fu_8655_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        sbox_8_address0 = zext_ln258_8_fu_8631_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        sbox_8_address0 = zext_ln258_6_fu_8607_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sbox_8_address0 = zext_ln258_4_fu_8583_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        sbox_8_address0 = zext_ln258_2_fu_8559_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        sbox_8_address0 = zext_ln258_fu_8535_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_8_address0 = zext_ln258_25_fu_8065_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_8_address0 = zext_ln258_17_fu_7969_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_8_address0 = zext_ln258_9_fu_7873_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_8_address0 = zext_ln258_1_fu_7757_p1;
    end else begin
        sbox_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_8_address1 = zext_ln258_27_fu_8089_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_8_address1 = zext_ln258_19_fu_7993_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_8_address1 = zext_ln258_11_fu_7897_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_8_address1 = zext_ln258_3_fu_7781_p1;
    end else begin
        sbox_8_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_8_address2 = zext_ln258_29_fu_8113_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_8_address2 = zext_ln258_21_fu_8017_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_8_address2 = zext_ln258_13_fu_7921_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_8_address2 = zext_ln258_5_fu_7805_p1;
    end else begin
        sbox_8_address2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_8_address3 = zext_ln258_31_fu_8137_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_8_address3 = zext_ln258_23_fu_8041_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_8_address3 = zext_ln258_15_fu_7945_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_8_address3 = zext_ln258_7_fu_7829_p1;
    end else begin
        sbox_8_address3 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_8_ce0 = 1'b1;
    end else begin
        sbox_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_8_ce1 = 1'b1;
    end else begin
        sbox_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_8_ce2 = 1'b1;
    end else begin
        sbox_8_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_8_ce3 = 1'b1;
    end else begin
        sbox_8_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sbox_9_address0 = zext_ln258_30_fu_8895_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        sbox_9_address0 = zext_ln258_28_fu_8871_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        sbox_9_address0 = zext_ln258_26_fu_8847_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        sbox_9_address0 = zext_ln258_24_fu_8823_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        sbox_9_address0 = zext_ln258_22_fu_8799_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        sbox_9_address0 = zext_ln258_20_fu_8775_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        sbox_9_address0 = zext_ln258_18_fu_8751_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        sbox_9_address0 = zext_ln258_16_fu_8727_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        sbox_9_address0 = zext_ln258_14_fu_8703_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        sbox_9_address0 = zext_ln258_12_fu_8679_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        sbox_9_address0 = zext_ln258_10_fu_8655_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        sbox_9_address0 = zext_ln258_8_fu_8631_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        sbox_9_address0 = zext_ln258_6_fu_8607_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sbox_9_address0 = zext_ln258_4_fu_8583_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        sbox_9_address0 = zext_ln258_2_fu_8559_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        sbox_9_address0 = zext_ln258_fu_8535_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_9_address0 = zext_ln258_25_fu_8065_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_9_address0 = zext_ln258_17_fu_7969_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_9_address0 = zext_ln258_9_fu_7873_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_9_address0 = zext_ln258_1_fu_7757_p1;
    end else begin
        sbox_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_9_address1 = zext_ln258_27_fu_8089_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_9_address1 = zext_ln258_19_fu_7993_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_9_address1 = zext_ln258_11_fu_7897_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_9_address1 = zext_ln258_3_fu_7781_p1;
    end else begin
        sbox_9_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_9_address2 = zext_ln258_29_fu_8113_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_9_address2 = zext_ln258_21_fu_8017_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_9_address2 = zext_ln258_13_fu_7921_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_9_address2 = zext_ln258_5_fu_7805_p1;
    end else begin
        sbox_9_address2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sbox_9_address3 = zext_ln258_31_fu_8137_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        sbox_9_address3 = zext_ln258_23_fu_8041_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sbox_9_address3 = zext_ln258_15_fu_7945_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sbox_9_address3 = zext_ln258_7_fu_7829_p1;
    end else begin
        sbox_9_address3 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_9_ce0 = 1'b1;
    end else begin
        sbox_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_9_ce1 = 1'b1;
    end else begin
        sbox_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_9_ce2 = 1'b1;
    end else begin
        sbox_9_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        sbox_9_ce3 = 1'b1;
    end else begin
        sbox_9_ce3 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln434_fu_7747_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_phi_mux_state12_0_phi_fu_5149_p4 = state12_0_reg_5146;

assign ap_phi_mux_state2_0_phi_fu_5159_p4 = state2_0_reg_5156;

assign ap_phi_mux_state3_0_phi_fu_5169_p4 = state3_0_reg_5166;

assign ap_phi_mux_state_0_phi_fu_5139_p4 = state_0_reg_5136;

assign grp_fu_7047_p2 = (grp_fu_7047_p1 ^ grp_fu_7047_p0);

assign grp_fu_7053_p2 = (grp_fu_7053_p1 ^ grp_fu_7053_p0);

assign grp_fu_7059_p2 = (grp_fu_7059_p1 ^ grp_fu_7059_p0);

assign grp_fu_7065_p2 = (grp_fu_7065_p1 ^ grp_fu_7065_p0);

assign grp_fu_7071_p2 = (grp_fu_7071_p1 ^ grp_fu_7071_p0);

assign grp_fu_7077_p2 = (grp_fu_7077_p1 ^ grp_fu_7077_p0);

assign grp_fu_7083_p2 = (grp_fu_7083_p1 ^ grp_fu_7083_p0);

assign grp_fu_7089_p2 = (grp_fu_7089_p1 ^ grp_fu_7089_p0);

assign grp_fu_7095_p2 = (grp_fu_7095_p1 ^ grp_fu_7095_p0);

assign grp_fu_7101_p2 = (grp_fu_7101_p1 ^ grp_fu_7101_p0);

assign grp_fu_7107_p2 = (grp_fu_7107_p1 ^ grp_fu_7107_p0);

assign grp_fu_7113_p2 = (grp_fu_7113_p1 ^ grp_fu_7113_p0);

assign grp_fu_7119_p2 = (grp_fu_7119_p1 ^ grp_fu_7119_p0);

assign grp_fu_7125_p2 = (grp_fu_7125_p1 ^ grp_fu_7125_p0);

assign grp_fu_7131_p2 = (grp_fu_7131_p1 ^ grp_fu_7131_p0);

assign grp_fu_7137_p2 = (grp_fu_7137_p1 ^ grp_fu_7137_p0);

assign grp_fu_7487_p4 = {{grp_fu_7487_p1[7:4]}};

assign grp_fu_7498_p4 = {{grp_fu_7498_p1[7:4]}};

assign grp_fu_7509_p4 = {{grp_fu_7509_p1[7:4]}};

assign grp_fu_7520_p4 = {{grp_fu_7520_p1[7:4]}};

assign grp_fu_7531_p4 = {{state14_0_reg_5176[7:4]}};

assign grp_fu_7541_p4 = {{state15_0_reg_5186[7:4]}};

assign grp_fu_7551_p4 = {{state16_0_reg_5196[7:4]}};

assign grp_fu_7561_p4 = {{state17_0_reg_5206[7:4]}};

assign grp_fu_7571_p4 = {{state28_0_reg_5216[7:4]}};

assign grp_fu_7581_p4 = {{state29_0_reg_5226[7:4]}};

assign grp_fu_7591_p4 = {{state210_0_reg_5236[7:4]}};

assign grp_fu_7601_p4 = {{state211_0_reg_5246[7:4]}};

assign grp_fu_7611_p4 = {{state312_0_reg_5256[7:4]}};

assign grp_fu_7621_p4 = {{state313_0_reg_5266[7:4]}};

assign grp_fu_7631_p4 = {{state314_0_reg_5276[7:4]}};

assign grp_fu_7641_p4 = {{state315_0_reg_5286[7:4]}};

assign icmp_ln434_fu_7747_p2 = ((round_assign_reg_5296 == 4'd10) ? 1'b1 : 1'b0);

assign round_fu_8525_p2 = (4'd1 + round_assign_reg_5296);

assign select_ln297_10_fu_8402_p3 = ((tmp_10_fu_8395_p3[0:0] === 1'b1) ? 8'd27 : 8'd0);

assign select_ln297_11_fu_8424_p3 = ((tmp_11_fu_8417_p3[0:0] === 1'b1) ? 8'd27 : 8'd0);

assign select_ln297_12_fu_8448_p3 = ((tmp_12_fu_8440_p3[0:0] === 1'b1) ? 8'd27 : 8'd0);

assign select_ln297_13_fu_8470_p3 = ((tmp_13_fu_8463_p3[0:0] === 1'b1) ? 8'd27 : 8'd0);

assign select_ln297_14_fu_8492_p3 = ((tmp_14_fu_8485_p3[0:0] === 1'b1) ? 8'd27 : 8'd0);

assign select_ln297_15_fu_8516_p3 = ((tmp_15_fu_8508_p3[0:0] === 1'b1) ? 8'd27 : 8'd0);

assign select_ln297_1_fu_8192_p3 = ((tmp_1_fu_8185_p3[0:0] === 1'b1) ? 8'd27 : 8'd0);

assign select_ln297_2_fu_8216_p3 = ((tmp_2_fu_8208_p3[0:0] === 1'b1) ? 8'd27 : 8'd0);

assign select_ln297_3_fu_8240_p3 = ((tmp_3_fu_8232_p3[0:0] === 1'b1) ? 8'd27 : 8'd0);

assign select_ln297_4_fu_8262_p3 = ((tmp_4_fu_8255_p3[0:0] === 1'b1) ? 8'd27 : 8'd0);

assign select_ln297_5_fu_8286_p3 = ((tmp_5_fu_8278_p3[0:0] === 1'b1) ? 8'd27 : 8'd0);

assign select_ln297_6_fu_8310_p3 = ((tmp_6_fu_8302_p3[0:0] === 1'b1) ? 8'd27 : 8'd0);

assign select_ln297_7_fu_8332_p3 = ((tmp_7_fu_8325_p3[0:0] === 1'b1) ? 8'd27 : 8'd0);

assign select_ln297_8_fu_8356_p3 = ((tmp_8_fu_8348_p3[0:0] === 1'b1) ? 8'd27 : 8'd0);

assign select_ln297_9_fu_8380_p3 = ((tmp_9_fu_8372_p3[0:0] === 1'b1) ? 8'd27 : 8'd0);

assign select_ln297_fu_8170_p3 = ((tmp_fu_8163_p3[0:0] === 1'b1) ? 8'd27 : 8'd0);

assign shl_ln297_10_fu_8389_p2 = Tm_2_2_reg_10517 << 8'd1;

assign shl_ln297_11_fu_8411_p2 = Tm_2_3_reg_10881 << 8'd1;

assign shl_ln297_12_fu_8433_p2 = grp_fu_7083_p2 << 8'd1;

assign shl_ln297_13_fu_8457_p2 = Tm_3_1_reg_10525 << 8'd1;

assign shl_ln297_14_fu_8479_p2 = Tm_3_2_reg_10887 << 8'd1;

assign shl_ln297_15_fu_8501_p2 = grp_fu_7089_p2 << 8'd1;

assign shl_ln297_1_fu_8179_p2 = Tm_0_1_reg_10867 << 8'd1;

assign shl_ln297_2_fu_8201_p2 = grp_fu_7047_p2 << 8'd1;

assign shl_ln297_3_fu_8225_p2 = grp_fu_7053_p2 << 8'd1;

assign shl_ln297_4_fu_8249_p2 = xor_ln313_1_reg_10873 << 8'd1;

assign shl_ln297_5_fu_8271_p2 = grp_fu_7059_p2 << 8'd1;

assign shl_ln297_6_fu_8295_p2 = grp_fu_7065_p2 << 8'd1;

assign shl_ln297_7_fu_8319_p2 = Tm_1_3_reg_10511 << 8'd1;

assign shl_ln297_8_fu_8341_p2 = grp_fu_7071_p2 << 8'd1;

assign shl_ln297_9_fu_8365_p2 = grp_fu_7077_p2 << 8'd1;

assign shl_ln297_fu_8157_p2 = xor_ln313_reg_10503 << 8'd1;

assign tmp_10_fu_8395_p3 = Tm_2_2_reg_10517[32'd7];

assign tmp_11_fu_8417_p3 = Tm_2_3_reg_10881[32'd7];

assign tmp_12_fu_8440_p3 = grp_fu_7083_p2[32'd7];

assign tmp_13_fu_8463_p3 = Tm_3_1_reg_10525[32'd7];

assign tmp_14_fu_8485_p3 = Tm_3_2_reg_10887[32'd7];

assign tmp_15_fu_8508_p3 = grp_fu_7089_p2[32'd7];

assign tmp_1_fu_8185_p3 = Tm_0_1_reg_10867[32'd7];

assign tmp_2_fu_8208_p3 = grp_fu_7047_p2[32'd7];

assign tmp_3_fu_8232_p3 = grp_fu_7053_p2[32'd7];

assign tmp_4_fu_8255_p3 = xor_ln313_1_reg_10873[32'd7];

assign tmp_5_fu_8278_p3 = grp_fu_7059_p2[32'd7];

assign tmp_6_fu_8302_p3 = grp_fu_7065_p2[32'd7];

assign tmp_7_fu_8325_p3 = Tm_1_3_reg_10511[32'd7];

assign tmp_8_fu_8348_p3 = grp_fu_7071_p2[32'd7];

assign tmp_9_fu_8372_p3 = grp_fu_7077_p2[32'd7];

assign tmp_fu_8163_p3 = xor_ln313_reg_10503[32'd7];

assign trunc_ln258_10_fu_8651_p1 = state15_0_reg_5186[3:0];

assign trunc_ln258_11_fu_7893_p1 = state15_0_reg_5186[3:0];

assign trunc_ln258_12_fu_8675_p1 = state16_0_reg_5196[3:0];

assign trunc_ln258_13_fu_7917_p1 = state16_0_reg_5196[3:0];

assign trunc_ln258_14_fu_8699_p1 = state17_0_reg_5206[3:0];

assign trunc_ln258_15_fu_7941_p1 = state17_0_reg_5206[3:0];

assign trunc_ln258_16_fu_8723_p1 = state28_0_reg_5216[3:0];

assign trunc_ln258_17_fu_7965_p1 = state28_0_reg_5216[3:0];

assign trunc_ln258_18_fu_8747_p1 = state29_0_reg_5226[3:0];

assign trunc_ln258_19_fu_7989_p1 = state29_0_reg_5226[3:0];

assign trunc_ln258_1_fu_7753_p1 = state_0_reg_5136[3:0];

assign trunc_ln258_20_fu_8771_p1 = state210_0_reg_5236[3:0];

assign trunc_ln258_21_fu_8013_p1 = state210_0_reg_5236[3:0];

assign trunc_ln258_22_fu_8795_p1 = state211_0_reg_5246[3:0];

assign trunc_ln258_23_fu_8037_p1 = state211_0_reg_5246[3:0];

assign trunc_ln258_24_fu_8819_p1 = state312_0_reg_5256[3:0];

assign trunc_ln258_25_fu_8061_p1 = state312_0_reg_5256[3:0];

assign trunc_ln258_26_fu_8843_p1 = state313_0_reg_5266[3:0];

assign trunc_ln258_27_fu_8085_p1 = state313_0_reg_5266[3:0];

assign trunc_ln258_28_fu_8867_p1 = state314_0_reg_5276[3:0];

assign trunc_ln258_29_fu_8109_p1 = state314_0_reg_5276[3:0];

assign trunc_ln258_2_fu_8555_p1 = state12_0_reg_5146[3:0];

assign trunc_ln258_30_fu_8891_p1 = state315_0_reg_5286[3:0];

assign trunc_ln258_31_fu_8133_p1 = state315_0_reg_5286[3:0];

assign trunc_ln258_3_fu_7777_p1 = state12_0_reg_5146[3:0];

assign trunc_ln258_4_fu_8579_p1 = state2_0_reg_5156[3:0];

assign trunc_ln258_5_fu_7801_p1 = state2_0_reg_5156[3:0];

assign trunc_ln258_6_fu_8603_p1 = state3_0_reg_5166[3:0];

assign trunc_ln258_7_fu_7825_p1 = state3_0_reg_5166[3:0];

assign trunc_ln258_8_fu_8627_p1 = state14_0_reg_5176[3:0];

assign trunc_ln258_9_fu_7869_p1 = state14_0_reg_5176[3:0];

assign trunc_ln258_fu_8531_p1 = state_0_reg_5136[3:0];

assign xor_ln240_34_fu_7199_p2 = (xor_ln240_56_fu_7194_p2 ^ xor_ln240_54_fu_7185_p2);

assign xor_ln240_35_fu_7219_p2 = (xor_ln240_59_fu_7214_p2 ^ xor_ln240_57_fu_7205_p2);

assign xor_ln240_36_fu_7240_p2 = (xor_ln240_62_fu_7235_p2 ^ xor_ln240_60_fu_7225_p2);

assign xor_ln240_37_fu_7261_p2 = (xor_ln240_65_fu_7256_p2 ^ xor_ln240_63_fu_7246_p2);

assign xor_ln240_38_fu_7281_p2 = (xor_ln240_68_fu_7276_p2 ^ xor_ln240_66_fu_7267_p2);

assign xor_ln240_39_fu_7301_p2 = (xor_ln240_71_fu_7296_p2 ^ xor_ln240_69_fu_7287_p2);

assign xor_ln240_40_fu_7321_p2 = (xor_ln240_74_fu_7316_p2 ^ xor_ln240_72_fu_7307_p2);

assign xor_ln240_41_fu_7341_p2 = (xor_ln240_77_fu_7336_p2 ^ xor_ln240_75_fu_7327_p2);

assign xor_ln240_42_fu_7362_p2 = (xor_ln240_80_fu_7357_p2 ^ xor_ln240_78_fu_7347_p2);

assign xor_ln240_43_fu_7383_p2 = (xor_ln240_83_fu_7378_p2 ^ xor_ln240_81_fu_7368_p2);

assign xor_ln240_44_fu_7403_p2 = (xor_ln240_86_fu_7398_p2 ^ xor_ln240_84_fu_7389_p2);

assign xor_ln240_45_fu_7423_p2 = (xor_ln240_89_fu_7418_p2 ^ xor_ln240_87_fu_7409_p2);

assign xor_ln240_46_fu_7444_p2 = (xor_ln240_92_fu_7439_p2 ^ xor_ln240_90_fu_7429_p2);

assign xor_ln240_47_fu_7465_p2 = (xor_ln240_95_fu_7460_p2 ^ xor_ln240_93_fu_7450_p2);

assign xor_ln240_54_fu_7185_p2 = (select_ln297_2_fu_8216_p3 ^ RoundKey_2_load_2_reg_10097);

assign xor_ln240_55_fu_7189_p2 = (xor_ln313_reg_10503 ^ ap_phi_mux_UnifiedRetVal_i749_phi_fu_6070_p32);

assign xor_ln240_56_fu_7194_p2 = (xor_ln240_55_fu_7189_p2 ^ shl_ln297_2_fu_8201_p2);

assign xor_ln240_57_fu_7205_p2 = (select_ln297_3_fu_8240_p3 ^ RoundKey_3_load_2_reg_10102);

assign xor_ln240_58_fu_7209_p2 = (xor_ln313_reg_10503 ^ UnifiedRetVal_i499_reg_5800);

assign xor_ln240_59_fu_7214_p2 = (xor_ln240_58_fu_7209_p2 ^ shl_ln297_3_fu_8225_p2);

assign xor_ln240_60_fu_7225_p2 = (select_ln297_4_fu_8262_p3 ^ RoundKey_4_load_2_reg_10107);

assign xor_ln240_61_fu_7229_p2 = (grp_fu_7065_p2 ^ UnifiedRetVal_i449_reg_5746);

assign xor_ln240_62_fu_7235_p2 = (xor_ln240_61_fu_7229_p2 ^ shl_ln297_4_fu_8249_p2);

assign xor_ln240_63_fu_7246_p2 = (select_ln297_5_fu_8286_p3 ^ RoundKey_5_load_2_reg_10112);

assign xor_ln240_64_fu_7250_p2 = (grp_fu_7065_p2 ^ UnifiedRetVal_i199_reg_5476);

assign xor_ln240_65_fu_7256_p2 = (xor_ln240_64_fu_7250_p2 ^ shl_ln297_5_fu_8271_p2);

assign xor_ln240_66_fu_7267_p2 = (select_ln297_6_fu_8310_p3 ^ RoundKey_6_load_2_reg_10117);

assign xor_ln240_67_fu_7271_p2 = (xor_ln313_1_reg_10873 ^ temp_7_reg_5308);

assign xor_ln240_68_fu_7276_p2 = (xor_ln240_67_fu_7271_p2 ^ shl_ln297_6_fu_8295_p2);

assign xor_ln240_69_fu_7287_p2 = (select_ln297_7_fu_8332_p3 ^ RoundKey_7_load_2_reg_10122);

assign xor_ln240_70_fu_7291_p2 = (xor_ln313_1_reg_10873 ^ ap_phi_mux_UnifiedRetVal_i699_phi_fu_6017_p32);

assign xor_ln240_71_fu_7296_p2 = (xor_ln240_70_fu_7291_p2 ^ shl_ln297_7_fu_8319_p2);

assign xor_ln240_72_fu_7307_p2 = (select_ln297_8_fu_8356_p3 ^ RoundKey_8_load_2_reg_10127);

assign xor_ln240_73_fu_7311_p2 = (ap_phi_mux_UnifiedRetVal_i649_phi_fu_5964_p32 ^ Tm_2_2_reg_10517);

assign xor_ln240_74_fu_7316_p2 = (xor_ln240_73_fu_7311_p2 ^ shl_ln297_8_fu_8341_p2);

assign xor_ln240_75_fu_7327_p2 = (select_ln297_9_fu_8380_p3 ^ RoundKey_9_load_2_reg_10132);

assign xor_ln240_76_fu_7331_p2 = (UnifiedRetVal_i399_reg_5692 ^ Tm_2_2_reg_10517);

assign xor_ln240_77_fu_7336_p2 = (xor_ln240_76_fu_7331_p2 ^ shl_ln297_9_fu_8365_p2);

assign xor_ln240_78_fu_7347_p2 = (select_ln297_10_fu_8402_p3 ^ RoundKey_10_load_2_reg_10137);

assign xor_ln240_79_fu_7351_p2 = (grp_fu_7071_p2 ^ UnifiedRetVal_i349_reg_5638);

assign xor_ln240_80_fu_7357_p2 = (xor_ln240_79_fu_7351_p2 ^ shl_ln297_10_fu_8389_p2);

assign xor_ln240_81_fu_7368_p2 = (select_ln297_11_fu_8424_p3 ^ RoundKey_11_load_2_reg_10142);

assign xor_ln240_82_fu_7372_p2 = (temp_5_reg_5438 ^ grp_fu_7071_p2);

assign xor_ln240_83_fu_7378_p2 = (xor_ln240_82_fu_7372_p2 ^ shl_ln297_11_fu_8411_p2);

assign xor_ln240_84_fu_7389_p2 = (select_ln297_12_fu_8448_p3 ^ RoundKey_12_load_2_reg_10147);

assign xor_ln240_85_fu_7393_p2 = (temp_4_reg_5400 ^ Tm_3_2_reg_10887);

assign xor_ln240_86_fu_7398_p2 = (xor_ln240_85_fu_7393_p2 ^ shl_ln297_12_fu_8433_p2);

assign xor_ln240_87_fu_7409_p2 = (select_ln297_13_fu_8470_p3 ^ RoundKey_13_load_2_reg_10152);

assign xor_ln240_88_fu_7413_p2 = (ap_phi_mux_UnifiedRetVal_i599_phi_fu_5911_p32 ^ Tm_3_2_reg_10887);

assign xor_ln240_89_fu_7418_p2 = (xor_ln240_88_fu_7413_p2 ^ shl_ln297_13_fu_8457_p2);

assign xor_ln240_90_fu_7429_p2 = (select_ln297_14_fu_8492_p3 ^ RoundKey_14_load_2_reg_10157);

assign xor_ln240_91_fu_7433_p2 = (grp_fu_7083_p2 ^ UnifiedRetVal_i549_reg_5854);

assign xor_ln240_92_fu_7439_p2 = (xor_ln240_91_fu_7433_p2 ^ shl_ln297_14_fu_8479_p2);

assign xor_ln240_93_fu_7450_p2 = (select_ln297_15_fu_8516_p3 ^ RoundKey_15_load_2_reg_10162);

assign xor_ln240_94_fu_7454_p2 = (temp_6_reg_5584 ^ grp_fu_7083_p2);

assign xor_ln240_95_fu_7460_p2 = (xor_ln240_94_fu_7454_p2 ^ shl_ln297_15_fu_8501_p2);

assign zext_ln240_fu_7849_p1 = round_assign_reg_5296;

assign zext_ln258_10_fu_8655_p1 = grp_fu_7541_p4;

assign zext_ln258_11_fu_7897_p1 = grp_fu_7541_p4;

assign zext_ln258_12_fu_8679_p1 = grp_fu_7551_p4;

assign zext_ln258_13_fu_7921_p1 = grp_fu_7551_p4;

assign zext_ln258_14_fu_8703_p1 = grp_fu_7561_p4;

assign zext_ln258_15_fu_7945_p1 = grp_fu_7561_p4;

assign zext_ln258_16_fu_8727_p1 = grp_fu_7571_p4;

assign zext_ln258_17_fu_7969_p1 = grp_fu_7571_p4;

assign zext_ln258_18_fu_8751_p1 = grp_fu_7581_p4;

assign zext_ln258_19_fu_7993_p1 = grp_fu_7581_p4;

assign zext_ln258_1_fu_7757_p1 = grp_fu_7487_p4;

assign zext_ln258_20_fu_8775_p1 = grp_fu_7591_p4;

assign zext_ln258_21_fu_8017_p1 = grp_fu_7591_p4;

assign zext_ln258_22_fu_8799_p1 = grp_fu_7601_p4;

assign zext_ln258_23_fu_8041_p1 = grp_fu_7601_p4;

assign zext_ln258_24_fu_8823_p1 = grp_fu_7611_p4;

assign zext_ln258_25_fu_8065_p1 = grp_fu_7611_p4;

assign zext_ln258_26_fu_8847_p1 = grp_fu_7621_p4;

assign zext_ln258_27_fu_8089_p1 = grp_fu_7621_p4;

assign zext_ln258_28_fu_8871_p1 = grp_fu_7631_p4;

assign zext_ln258_29_fu_8113_p1 = grp_fu_7631_p4;

assign zext_ln258_2_fu_8559_p1 = grp_fu_7498_p4;

assign zext_ln258_30_fu_8895_p1 = grp_fu_7641_p4;

assign zext_ln258_31_fu_8137_p1 = grp_fu_7641_p4;

assign zext_ln258_3_fu_7781_p1 = grp_fu_7498_p4;

assign zext_ln258_4_fu_8583_p1 = grp_fu_7509_p4;

assign zext_ln258_5_fu_7805_p1 = grp_fu_7509_p4;

assign zext_ln258_6_fu_8607_p1 = grp_fu_7520_p4;

assign zext_ln258_7_fu_7829_p1 = grp_fu_7520_p4;

assign zext_ln258_8_fu_8631_p1 = grp_fu_7531_p4;

assign zext_ln258_9_fu_7873_p1 = grp_fu_7531_p4;

assign zext_ln258_fu_8535_p1 = grp_fu_7487_p4;

endmodule //Cipher
