module Part2();

	reg[3:0] Y_Q, Y_D;
	localparam A = 4'b0000, B = 4'b0001, C = 4'b0010, D = 4'b0011,
	E = 4'b0100, F = 4'b0101, G = 4'b0110,  H = 4'b0111, I = 4'b1000;

	always @ (w, Y_Q)
	begin: state_table
		case(Y_Q)
		A: if (!w) Y_D = B;
			else Y_D = F;
		B: if (!w) Y_D = C;
			else Y_D = F;
		C: if (!w) Y_D = D;
			else Y_D = F;
		D: if (!w) Y_D = E;
			else Y_D = F;
		E: if (!w) Y_D = E;
			else Y_D = F;
		F: if (w) Y_D = G;
			else Y_D = B;
		G: if (w) Y_D = H;
			else Y_D = B;
		H: if (w) Y_D = I;
			else Y_D = B;
		I: if (w) Y_D = I;
			else Y_D = B;
		default: Y_D = 4'bxxxx;
		endcase
	end
	
always @ (posedge Clock)
	begin: state_FFs
	
	
	end
	
	
	
	
	
	
	end