<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>RESUME</title>
    <style>
        body {
           font-family: Arial, Helvetica, sans-serif;
        }
        .header {
           text-align: center;
           font-weight: bold;
           font-size: 2em;
           margin-top: 20px;
        }
        .contact_info {
            float:left;
            text-align: left ;
            margin-top: 10px;
            margin-right:20px;
           

        }
        .contact_info_r {
            float:right;
            text-align: right;
            margin-top:10px;
            margin-right:20px;
            
        }
    </style>
</head>

<body>
   <div class="header">LAVANYA JONNADULA</div>
   <div class="contact_info">
        
        Email:<a href="mailto:lavanya.vlsi@gmail.com">lavanya.vlsi@gmail.com</a><br>
        Phone:<a href="tel:8125220991">8125220991</a><br>
        Linkedin:<a href="https://www.linkedin.com/in/lavanya-jonnadula-24057689" target="_blank">www.linkedin.com/in/lavanya-jonnadula-24057689</a><br>
        Github:<a href="https://github.com/lavanyajonnadula">github</a>
    </div>
   <div class="contact_info_r">
        Location:<a href="https://www.google.com/maps/place/Hyderabad,+Telangana/@17.412281,78.2432327,11z/data=!3m1!4b1!4m6!3m5!1s0x3bcb99daeaebd2c7:0xae93b78392bafbc2!8m2!3d17.406498!4d78.4772439!16zL20vMDljNnc?entry=ttu&g_ep=EgoyMDI1MDUyOC4wIKXMDSoASAFQAw%3D%3D" target="_blank">Hyderabad</a>
    </div>
    <br><br><br><br>
    <hr>
   <h3>TECHNICAL SKILLS</h3>
<p>
•   <b>Programming & Scripting Languages:</b> Verilog, VHDL, C, Python (data parsing, log analysis, automation), TCL, Perl, Shell Scripting, HTML, CSS, JavaScript<br>
•	<b>Web Development & Frameworks:</b> Django (backend web development), RESTful APIs, Web Integration<br>
•	<b>FPGA & Simulation Tools:</b> Xilinx Vivado, SDK, Questa Sim, Chipscope, ILA, XSIM<br>
•	<b>Hardware Platforms:</b> Zynq UltraScale+, 7 Series FPGAs, ZCU102, KC705, Spartan-6, HDMI/DSI/MIPI display panels<br>
•	<b>Interface & Protocols:</b>UART, I2C, SPI, DDR, MIPI CSI-2, HDMI, ARINC 818, ONFI, PCIe<br>
•	<b>Validation & Debug:</b> Hardware bring-up, System-level validation, Bitstream debugging, Signal tracing, Firmware integration, Board-level diagnostics<br>
•	<b>Python Applications:</b> Log parsing, Test automation, UART log extraction, Board control automation, Regression scripting<br>
•	<b>Verification & Compliance:</b> Testbench creation, DO-254 documentation, Protocol compliance validation<br>
•	<b>Automation & Productivity:</b> Test automation frameworks, Jenkins integration, Regression suite development, Report generation<br>
•	<b>Tools & Utilities:</b> Oscilloscope, Logic Analyzer, JTAG Debugger, Git/Perforce, Linux tools (grep, awk, sed)<br>
•	<b>Operating Systems:</b> Linux (advanced shell scripting), UNIX, Windows<br>
•	<b>Collaboration & Process:</b> Agile/Scrum, Jira, Confluence, Cross-functional debugging, Training & documentation<br>
<hr>
<h3>PROFESSIONAL EXPERIENCE</h3>
<h4>AMD — QA Support Engineer (FPGA & Toolchain Automation) | Foray Software</h4>
<h5>Perl Automation Engineer | Hyderabad | March 2021 – January 2024</h5>
<b>•</b>	Developed and deployed robust automation scripts using Perl and TCL to optimize RTL design flow in Vivado and SDK, resulting in a 50% reduction in manual workload and accelerating FPGA deployment cycles.
<b>•</b>	Executed end-to-end firmware builds and bitstream generation for rapid FPGA prototyping, improving hardware bring-up efficiency by 40%.
<b>•</b>	Diagnosed and resolved complex hardware/software integration issues, leveraging cross-functional collaboration with ASIC, Firmware, and QA teams, which reduced system debug time by 35%.
<b>•</b>	Authored comprehensive documentation for automation workflows and conducted training sessions across teams to ensure seamless adoption and support for non-volatile memory firmware validation and hardware bring-up processes.
<hr>
<h4>Xilinx — IP Validation Engineer | Collabera</h4>
<h5>Hyderabad | December 2017 – March 2020</h5>
<b>•</b>	Streamlined and validated high-performance MIPI CSI-2 RX video pipelines on ZCU102 FPGA using Xilinx Vivado, achieving a 30% improvement in data throughput and reliability.
<b>•</b>	Simplified comprehensive FPGA test platforms for HDMI and DSI interfaces, employing test pattern generators to ensure 100% coverage in data validation.
<b>•</b>	Automated image format verification (e.g., RAW20 to RAW7) through custom C scripts, reducing manual test effort by 45% and accelerating regression cycles.
<b>•</b>	Optimized FPGA designs for area efficiency and power consumption, delivering up to 25% reduction in resource utilization while maintaining performance targets using Vivado and SDK tools.
<hr>
<h4>NAL — RTL Design Engineer | DO-254 Projects</h4>
<h5>Bangalore | November 2015 – June 2016</h5>
<b>•</b>	Streamlined and verified ARINC 818-compliant transmitters on Spartan-6 FPGAs, ensuring 100% protocol adherence and enhancing data transmission reliability by 20%.
<b>•</b>	Spearheaded parameterized native FIFOs, packetizers, and data handlers, improving data throughput efficiency by 30% while maintaining low latency.
<b>•</b>	Authored detailed design specifications and comprehensive verification plans aligned with DO-254 standards, contributing to successful certification and compliance.
<b>•</b>	Gained practical expertise in memory interfacing and data formatting, optimizing resource utilization by 15% through efficient HDL coding practices.
<hr>
<h3>PROJECT</h3>
<h4>System-Level Validation Automation – AMD</h4>
<b>•</b>	Automated RTL-to-hardware flow (Perforce → Vivado → SDK → Board), reducing deployment time by 60% and streamlining FPGA validation. Captured UART logs and enabled rapid system-level diagnostics, improving debug turnaround time by 40%.
<h4>MIPI/HDMI Video Pipeline on FPGA – Xilinx</h4>
<b>•</b>	Integrated MIPI RX subsystems and validated HDMI/DSI display paths on ZCU102 and KC705 platforms, achieving 100% display accuracy during functional tests. Enhanced video data handling by optimizing timing closure and reducing FPGA resource usage by 25%.
<h4>ARINC Protocol FPGA Design – NAL</h4>
<b>•</b>	Revitalized RTL for ARINC 818 protocol including video formatting, packet generation, and header management, ensuring full DO-254 compliance. Achieved 30% reduction in latency and improved data throughput via efficient FIFO and packetizer architecture.
<hr>
<h3>EDUCATION</h3>
<b>•</b>	M.Tech (VLSI) — Sathyabama University, Chennai
<b>•</b>	B.Tech (ECE) — G.V.R & S College of Engineering, Guntur 
<hr>
<h3>CERTIFICATIONS & ACHIEVEMENTS</h3>
<b>•</b>	Xilinx Certified Training | Coreel Technologies
<b>•</b>	10x AI Tools Certification | Advanced proficiency in AI tools for productivity and automation
<b>•</b>	Paper Presentation | “Digital Bike Operating System” – VIDURA'10
<b>•</b>	Awarded internally at AMD for reducing system debug cycle through automated test scripting


</p>


</body>
</html>