{
  "module_name": "ppc4xx_edac.h",
  "hash_id": "c4b36cf189ed588843030c90b7cf09e70708ac66bc3ef4fdfe10d75adc241a48",
  "original_prompt": "Ingested from linux-6.6.14/drivers/edac/ppc4xx_edac.h",
  "human_readable_source": " \n \n\n#ifndef __PPC4XX_EDAC_H\n#define __PPC4XX_EDAC_H\n\n#include <linux/types.h>\n\n \n#define PPC_REG_BITS\t\t\t32\n#define PPC_REG_VAL(bit, val)\t\t((val) << ((PPC_REG_BITS - 1) - (bit)))\n#define PPC_REG_DECODE(bit, val)\t((val) >> ((PPC_REG_BITS - 1) - (bit)))\n\n \n#define SDRAM_BESR\t\t\t0x00\t \n#define SDRAM_BESRT\t\t\t0x01\t \n#define SDRAM_BEARL\t\t\t0x02\t \n#define SDRAM_BEARH\t\t\t0x03\t \n#define SDRAM_WMIRQ\t\t\t0x06\t \n#define SDRAM_WMIRQT\t\t\t0x07\t \n#define SDRAM_MCOPT1\t\t\t0x20\t \n#define SDRAM_MBXCF_BASE\t\t0x40\t \n#define\tSDRAM_MBXCF(n)\t\t\t(SDRAM_MBXCF_BASE + (4 * (n)))\n#define SDRAM_MB0CF\t\t\tSDRAM_MBXCF(0)\n#define SDRAM_MB1CF\t\t\tSDRAM_MBXCF(1)\n#define SDRAM_MB2CF\t\t\tSDRAM_MBXCF(2)\n#define SDRAM_MB3CF\t\t\tSDRAM_MBXCF(3)\n#define SDRAM_ECCCR\t\t\t0x98\t \n#define SDRAM_ECCES\t\t\tSDRAM_ECCCR\n\n \n#define\tSDRAM_PLB_M0ID_FIRST\t\t0\n#define\tSDRAM_PLB_M0ID_ICU\t\tSDRAM_PLB_M0ID_FIRST\n#define\tSDRAM_PLB_M0ID_PCIE0\t\t1\n#define\tSDRAM_PLB_M0ID_PCIE1\t\t2\n#define\tSDRAM_PLB_M0ID_DMA\t\t3\n#define\tSDRAM_PLB_M0ID_DCU\t\t4\n#define\tSDRAM_PLB_M0ID_OPB\t\t5\n#define\tSDRAM_PLB_M0ID_MAL\t\t6\n#define\tSDRAM_PLB_M0ID_SEC\t\t7\n#define\tSDRAM_PLB_M0ID_AHB\t\t8\n#define SDRAM_PLB_M0ID_LAST\t\tSDRAM_PLB_M0ID_AHB\n#define SDRAM_PLB_M0ID_COUNT\t\t(SDRAM_PLB_M0ID_LAST - \\\n\t\t\t\t\t SDRAM_PLB_M0ID_FIRST + 1)\n\n \n#define SDRAM_BESR_MASK\t\t\tPPC_REG_VAL(7, 0xFF)\n#define SDRAM_BESR_M0ID_MASK\t\tPPC_REG_VAL(3, 0xF)\n#define\tSDRAM_BESR_M0ID_DECODE(n)\tPPC_REG_DECODE(3, n)\n#define SDRAM_BESR_M0ID_ICU\t\tPPC_REG_VAL(3, SDRAM_PLB_M0ID_ICU)\n#define SDRAM_BESR_M0ID_PCIE0\t\tPPC_REG_VAL(3, SDRAM_PLB_M0ID_PCIE0)\n#define SDRAM_BESR_M0ID_PCIE1\t\tPPC_REG_VAL(3, SDRAM_PLB_M0ID_PCIE1)\n#define SDRAM_BESR_M0ID_DMA\t\tPPC_REG_VAL(3, SDRAM_PLB_M0ID_DMA)\n#define SDRAM_BESR_M0ID_DCU\t\tPPC_REG_VAL(3, SDRAM_PLB_M0ID_DCU)\n#define SDRAM_BESR_M0ID_OPB\t\tPPC_REG_VAL(3, SDRAM_PLB_M0ID_OPB)\n#define SDRAM_BESR_M0ID_MAL\t\tPPC_REG_VAL(3, SDRAM_PLB_M0ID_MAL)\n#define SDRAM_BESR_M0ID_SEC\t\tPPC_REG_VAL(3, SDRAM_PLB_M0ID_SEC)\n#define SDRAM_BESR_M0ID_AHB\t\tPPC_REG_VAL(3, SDRAM_PLB_M0ID_AHB)\n#define SDRAM_BESR_M0ET_MASK\t\tPPC_REG_VAL(6, 0x7)\n#define SDRAM_BESR_M0ET_NONE\t\tPPC_REG_VAL(6, 0)\n#define SDRAM_BESR_M0ET_ECC\t\tPPC_REG_VAL(6, 1)\n#define SDRAM_BESR_M0RW_MASK\t\tPPC_REG_VAL(7, 1)\n#define SDRAM_BESR_M0RW_WRITE\t\tPPC_REG_VAL(7, 0)\n#define SDRAM_BESR_M0RW_READ\t\tPPC_REG_VAL(7, 1)\n\n \n#define SDRAM_WMIRQ_MASK\t\tPPC_REG_VAL(8, 0x1FF)\n#define\tSDRAM_WMIRQ_ENCODE(id)\t\tPPC_REG_VAL((id % \\\n\t\t\t\t\t\t     SDRAM_PLB_M0ID_COUNT), 1)\n#define SDRAM_WMIRQ_ICU\t\t\tPPC_REG_VAL(SDRAM_PLB_M0ID_ICU, 1)\n#define SDRAM_WMIRQ_PCIE0\t\tPPC_REG_VAL(SDRAM_PLB_M0ID_PCIE0, 1)\n#define SDRAM_WMIRQ_PCIE1\t\tPPC_REG_VAL(SDRAM_PLB_M0ID_PCIE1, 1)\n#define SDRAM_WMIRQ_DMA\t\t\tPPC_REG_VAL(SDRAM_PLB_M0ID_DMA, 1)\n#define SDRAM_WMIRQ_DCU\t\t\tPPC_REG_VAL(SDRAM_PLB_M0ID_DCU, 1)\n#define SDRAM_WMIRQ_OPB\t\t\tPPC_REG_VAL(SDRAM_PLB_M0ID_OPB, 1)\n#define SDRAM_WMIRQ_MAL\t\t\tPPC_REG_VAL(SDRAM_PLB_M0ID_MAL, 1)\n#define SDRAM_WMIRQ_SEC\t\t\tPPC_REG_VAL(SDRAM_PLB_M0ID_SEC, 1)\n#define SDRAM_WMIRQ_AHB\t\t\tPPC_REG_VAL(SDRAM_PLB_M0ID_AHB, 1)\n\n \n#define SDRAM_MCOPT1_MCHK_MASK\t    PPC_REG_VAL(3, 0x3)\t  \n#define SDRAM_MCOPT1_MCHK_NON\t    PPC_REG_VAL(3, 0x0)\t  \n#define SDRAM_MCOPT1_MCHK_GEN\t    PPC_REG_VAL(3, 0x2)\t  \n#define SDRAM_MCOPT1_MCHK_CHK\t    PPC_REG_VAL(3, 0x1)\t  \n#define SDRAM_MCOPT1_MCHK_CHK_REP   PPC_REG_VAL(3, 0x3)\t  \n#define SDRAM_MCOPT1_MCHK_DECODE(n) ((((u32)(n)) >> 28) & 0x3)\n#define SDRAM_MCOPT1_RDEN_MASK\t    PPC_REG_VAL(4, 0x1)\t  \n#define SDRAM_MCOPT1_RDEN\t    PPC_REG_VAL(4, 0x1)\t  \n#define SDRAM_MCOPT1_WDTH_MASK\t    PPC_REG_VAL(7, 0x1)\t  \n#define SDRAM_MCOPT1_WDTH_32\t    PPC_REG_VAL(7, 0x0)\t  \n#define SDRAM_MCOPT1_WDTH_16\t    PPC_REG_VAL(7, 0x1)\t  \n#define SDRAM_MCOPT1_DDR_TYPE_MASK  PPC_REG_VAL(11, 0x1)  \n#define SDRAM_MCOPT1_DDR1_TYPE\t    PPC_REG_VAL(11, 0x0)  \n#define SDRAM_MCOPT1_DDR2_TYPE\t    PPC_REG_VAL(11, 0x1)  \n\n \n#define SDRAM_MBCF_BA_MASK\t\tPPC_REG_VAL(12, 0x1FFF)\n#define SDRAM_MBCF_SZ_MASK\t\tPPC_REG_VAL(19, 0xF)\n#define SDRAM_MBCF_SZ_DECODE(mbxcf)\tPPC_REG_DECODE(19, mbxcf)\n#define SDRAM_MBCF_SZ_4MB\t\tPPC_REG_VAL(19, 0x0)\n#define SDRAM_MBCF_SZ_8MB\t\tPPC_REG_VAL(19, 0x1)\n#define SDRAM_MBCF_SZ_16MB\t\tPPC_REG_VAL(19, 0x2)\n#define SDRAM_MBCF_SZ_32MB\t\tPPC_REG_VAL(19, 0x3)\n#define SDRAM_MBCF_SZ_64MB\t\tPPC_REG_VAL(19, 0x4)\n#define SDRAM_MBCF_SZ_128MB\t\tPPC_REG_VAL(19, 0x5)\n#define SDRAM_MBCF_SZ_256MB\t\tPPC_REG_VAL(19, 0x6)\n#define SDRAM_MBCF_SZ_512MB\t\tPPC_REG_VAL(19, 0x7)\n#define SDRAM_MBCF_SZ_1GB\t\tPPC_REG_VAL(19, 0x8)\n#define SDRAM_MBCF_SZ_2GB\t\tPPC_REG_VAL(19, 0x9)\n#define SDRAM_MBCF_SZ_4GB\t\tPPC_REG_VAL(19, 0xA)\n#define SDRAM_MBCF_SZ_8GB\t\tPPC_REG_VAL(19, 0xB)\n#define SDRAM_MBCF_AM_MASK\t\tPPC_REG_VAL(23, 0xF)\n#define SDRAM_MBCF_AM_MODE0\t\tPPC_REG_VAL(23, 0x0)\n#define SDRAM_MBCF_AM_MODE1\t\tPPC_REG_VAL(23, 0x1)\n#define SDRAM_MBCF_AM_MODE2\t\tPPC_REG_VAL(23, 0x2)\n#define SDRAM_MBCF_AM_MODE3\t\tPPC_REG_VAL(23, 0x3)\n#define SDRAM_MBCF_AM_MODE4\t\tPPC_REG_VAL(23, 0x4)\n#define SDRAM_MBCF_AM_MODE5\t\tPPC_REG_VAL(23, 0x5)\n#define SDRAM_MBCF_AM_MODE6\t\tPPC_REG_VAL(23, 0x6)\n#define SDRAM_MBCF_AM_MODE7\t\tPPC_REG_VAL(23, 0x7)\n#define SDRAM_MBCF_AM_MODE8\t\tPPC_REG_VAL(23, 0x8)\n#define SDRAM_MBCF_AM_MODE9\t\tPPC_REG_VAL(23, 0x9)\n#define SDRAM_MBCF_BE_MASK\t\tPPC_REG_VAL(31, 0x1)\n#define SDRAM_MBCF_BE_DISABLE\t\tPPC_REG_VAL(31, 0x0)\n#define SDRAM_MBCF_BE_ENABLE\t\tPPC_REG_VAL(31, 0x1)\n\n \n#define SDRAM_ECCES_MASK\t\tPPC_REG_VAL(21, 0x3FFFFF)\n#define SDRAM_ECCES_BNCE_MASK\t\tPPC_REG_VAL(15, 0xFFFF)\n#define SDRAM_ECCES_BNCE_ENCODE(lane)\tPPC_REG_VAL(((lane) & 0xF), 1)\n#define SDRAM_ECCES_CKBER_MASK\t\tPPC_REG_VAL(17, 0x3)\n#define SDRAM_ECCES_CKBER_NONE\t\tPPC_REG_VAL(17, 0)\n#define SDRAM_ECCES_CKBER_16_ECC_0_3\tPPC_REG_VAL(17, 2)\n#define SDRAM_ECCES_CKBER_32_ECC_0_3\tPPC_REG_VAL(17, 1)\n#define SDRAM_ECCES_CKBER_32_ECC_4_8\tPPC_REG_VAL(17, 2)\n#define SDRAM_ECCES_CKBER_32_ECC_0_8\tPPC_REG_VAL(17, 3)\n#define SDRAM_ECCES_CE\t\t\tPPC_REG_VAL(18, 1)\n#define SDRAM_ECCES_UE\t\t\tPPC_REG_VAL(19, 1)\n#define SDRAM_ECCES_BKNER_MASK\t\tPPC_REG_VAL(21, 0x3)\n#define SDRAM_ECCES_BK0ER\t\tPPC_REG_VAL(20, 1)\n#define SDRAM_ECCES_BK1ER\t\tPPC_REG_VAL(21, 1)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}