div_single.v,verilog,xil_defaultlib,../../../../../../../../../../../Desktop/files/JYD/FPU/FPU1/FPU1/FPU1.srcs/sources_1/i/div_single/sim/div_single.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
