;redcode
;assert 1
	SPL 0, <-606
	CMP -207, <-128
	MOV -1, <-26
	MOV -8, <-20
	DJN -1, @-20
	DJN @-270, @-76
	JMN @-270, <-76
	MOV @121, 106
	MOV @121, 106
	SLT -307, <136
	SUB @121, 105
	SUB <130, @113
	SUB <130, @113
	DJN @-270, <-76
	SUB <130, @113
	CMP -1, <-20
	CMP -1, <-20
	DJN -1, @-20
	MOV <130, @113
	MOV <130, @113
	MOV <130, @113
	MOV -1, <-26
	MOV -1, <-26
	SPL 0, <102
	JMN -8, @-20
	JMN -8, @-20
	JMN @120, <113
	SPL 0, <102
	SPL 0, <102
	SLT <-27, 7
	SUB -1, <-26
	JMN 0, <102
	CMP <120, @113
	DAT #-127, #100
	JMP -1, @-20
	MOV -8, <-20
	ADD @121, 105
	CMP -207, <-128
	ADD 280, 60
	SPL @702, #701
	MOV #12, @200
	JMP @270, @1
	SPL -100, -602
	SPL @702, #701
	SPL -100, -500
	SPL -100, -500
	DAT #210, #60
	CMP <120, @113
	MOV -8, <-20
	JMP @270, @1
	SPL 0, <102
	ADD @121, 105
