// Seed: 1872270963
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_5;
  ;
endmodule
module module_1 #(
    parameter id_13 = 32'd47
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout wire id_14;
  inout wire _id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout tri1 id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output logic [7:0] id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_14,
      id_9
  );
  logic [~  id_13 : 1] id_16;
  ;
  assign (strong1, highz0) id_2[1-:-1] = id_10;
  `define pp_17 0
  assign id_12 = id_13;
  wire id_18;
  assign id_8 = 1;
  wire id_19;
  logic [1 : -1] id_20;
  ;
  generate
    wor id_21 = -1'h0;
  endgenerate
  parameter id_22 = 1 | {1{1}};
  wire id_23;
endmodule
