# Makefile with variables

#Variables declaration
CC = gcc
SRC := $(wildcard *.c) 
OBJ := $(SRC:.c=.o)
NAME := school

#the rules

all : $(NAME)

$(NAME) : $(OBJ) 
	${CC} $^ -o $@

%.o : %.c
	${CC} -c -o $@ $<

