============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     hp
   Run Date =   Tue Jul 11 21:25:24 2023

   Run on =     LAPTOP-E2CVF122
============================================================
RUN-1002 : start command "open_project ANLOGIC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/clk_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_pll.v(104)
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(106)
HDL-1007 : analyze verilog file ../../al_ip/pll_hdmi.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll_hdmi.v(96)
HDL-1007 : analyze verilog file ../../al_ip/FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/cam_reshape_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/cnnfifo1.v
HDL-1007 : analyze verilog file ../../al_ip/fcfifo.v
HDL-1007 : analyze verilog file ../../../RTL/src/CortexM3.v
HDL-1007 : analyze included file C:/Users/hp/Desktop/my1942Game/RTL/src/game/PPU/define.v in ../../../RTL/src/CortexM3.v(1)
HDL-1007 : back to file '../../../RTL/src/CortexM3.v' in ../../../RTL/src/CortexM3.v(1)
HDL-1007 : undeclared symbol 'locked', assumed default net type 'wire' in ../../../RTL/src/CortexM3.v(124)
HDL-1007 : undeclared symbol 'locked_hdmi', assumed default net type 'wire' in ../../../RTL/src/CortexM3.v(132)
HDL-1007 : undeclared symbol 'HWRITER', assumed default net type 'wire' in ../../../RTL/src/CortexM3.v(450)
HDL-1007 : undeclared symbol 'HREADYOUT_AHBL2M', assumed default net type 'wire' in ../../../RTL/src/CortexM3.v(740)
HDL-1007 : undeclared symbol 'TXEN', assumed default net type 'wire' in ../../../RTL/src/CortexM3.v(1159)
HDL-1007 : undeclared symbol 'BAUDTICK', assumed default net type 'wire' in ../../../RTL/src/CortexM3.v(1160)
HDL-1007 : analyze verilog file ../../../RTL/src/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v
HDL-1007 : analyze verilog file ../../../RTL/src/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM0.v
HDL-1007 : analyze verilog file ../../../RTL/src/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM1.v
HDL-1007 : analyze verilog file ../../../RTL/src/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM2.v
HDL-1007 : analyze verilog file ../../../RTL/src/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM3.v
HDL-1007 : analyze verilog file ../../../RTL/src/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v
HDL-1007 : analyze verilog file ../../../RTL/src/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS0.v
HDL-1007 : analyze verilog file ../../../RTL/src/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS1.v
HDL-1007 : analyze verilog file ../../../RTL/src/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS2.v
HDL-1007 : analyze verilog file ../../../RTL/src/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS3.v
HDL-1007 : analyze verilog file ../../../RTL/src/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS4.v
HDL-1007 : analyze verilog file ../../../RTL/src/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../../RTL/src/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v(113)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../../RTL/src/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v(114)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../../RTL/src/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v(115)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../../RTL/src/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v(116)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../../RTL/src/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v(119)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../../RTL/src/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v(120)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../../RTL/src/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v(121)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../../RTL/src/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v(122)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../../RTL/src/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v(123)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../../RTL/src/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v(124)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../../RTL/src/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM0.v
HDL-1007 : analyze verilog file ../../../RTL/src/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM1.v
HDL-1007 : analyze verilog file ../../../RTL/src/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM2.v
HDL-1007 : analyze verilog file ../../../RTL/src/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM3.v
HDL-1007 : analyze verilog file ../../../RTL/src/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM4.v
HDL-1007 : analyze verilog file ../../../RTL/src/bus/sys_ahb/L1AhbMtx/L1AhbMtx_default_slave.v
HDL-1007 : analyze verilog file ../../../RTL/src/bus/sys_ahb/cmsdk_ahb_to_ahb_sync.v
HDL-1007 : analyze verilog file ../../../RTL/src/bus/sys_ahb/cmsdk_ahb_to_ahb_sync_error_canc.v
HDL-1007 : analyze verilog file ../../../RTL/src/bus/sys_ahb/my_L2AhbMtx/L2AhbArb.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../../RTL/src/bus/sys_ahb/my_L2AhbMtx/L2AhbArb.v(78)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../../RTL/src/bus/sys_ahb/my_L2AhbMtx/L2AhbArb.v(79)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../../RTL/src/bus/sys_ahb/my_L2AhbMtx/L2AhbArb.v(80)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../../RTL/src/bus/sys_ahb/my_L2AhbMtx/L2AhbArb.v(81)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../../RTL/src/bus/sys_ahb/my_L2AhbMtx/L2AhbArb.v(84)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../../RTL/src/bus/sys_ahb/my_L2AhbMtx/L2AhbArb.v(85)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../../RTL/src/bus/sys_ahb/my_L2AhbMtx/L2AhbArb.v(86)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../../RTL/src/bus/sys_ahb/my_L2AhbMtx/L2AhbArb.v(87)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../../RTL/src/bus/sys_ahb/my_L2AhbMtx/L2AhbArb.v(88)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../../RTL/src/bus/sys_ahb/my_L2AhbMtx/L2AhbArb.v(89)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../../RTL/src/bus/sys_ahb/my_L2AhbMtx/L2AhbDecS0.v
HDL-1007 : analyze verilog file ../../../RTL/src/bus/sys_ahb/my_L2AhbMtx/L2AhbInStg.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../../RTL/src/bus/sys_ahb/my_L2AhbMtx/L2AhbInStg.v(113)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../../RTL/src/bus/sys_ahb/my_L2AhbMtx/L2AhbInStg.v(114)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../../RTL/src/bus/sys_ahb/my_L2AhbMtx/L2AhbInStg.v(115)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../../RTL/src/bus/sys_ahb/my_L2AhbMtx/L2AhbInStg.v(116)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../../RTL/src/bus/sys_ahb/my_L2AhbMtx/L2AhbInStg.v(119)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../../RTL/src/bus/sys_ahb/my_L2AhbMtx/L2AhbInStg.v(120)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../../RTL/src/bus/sys_ahb/my_L2AhbMtx/L2AhbInStg.v(121)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../../RTL/src/bus/sys_ahb/my_L2AhbMtx/L2AhbInStg.v(122)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../../RTL/src/bus/sys_ahb/my_L2AhbMtx/L2AhbInStg.v(123)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../../RTL/src/bus/sys_ahb/my_L2AhbMtx/L2AhbInStg.v(124)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../../RTL/src/bus/sys_ahb/my_L2AhbMtx/L2AhbMtx.v
HDL-1007 : analyze verilog file ../../../RTL/src/bus/sys_ahb/my_L2AhbMtx/L2AhbMtx_default_slave.v
HDL-1007 : analyze verilog file ../../../RTL/src/bus/sys_ahb/my_L2AhbMtx/L2AhbOutStg.v
HDL-1007 : analyze verilog file ../../../RTL/src/bus/sys_apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../RTL/src/bus/sys_apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../RTL/src/core/cortexm3ds_logic.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/APU/ahb_apu.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/APU/apu_div.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/APU/apu_envelope_generator.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/APU/apu_frame_counter.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/APU/apu_length_counter.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/APU/apu_mixer.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/APU/apu_noise.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/APU/apu_pulse.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/APU/apu_triangle.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/PPU/backGround/ahb_nameTableRam_interface.v
HDL-1007 : analyze included file C:/Users/hp/Desktop/my1942Game/RTL/src/game/PPU/define.v in ../../../RTL/src/game/PPU/backGround/ahb_nameTableRam_interface.v(1)
HDL-1007 : back to file '../../../RTL/src/game/PPU/backGround/ahb_nameTableRam_interface.v' in ../../../RTL/src/game/PPU/backGround/ahb_nameTableRam_interface.v(1)
HDL-1007 : analyze verilog file ../../../RTL/src/game/PPU/backGround/backGroundTileRom.v
HDL-1007 : analyze included file C:/Users/hp/Desktop/my1942Game/RTL/src/game/PPU/define.v in ../../../RTL/src/game/PPU/backGround/backGroundTileRom.v(4)
HDL-1007 : back to file '../../../RTL/src/game/PPU/backGround/backGroundTileRom.v' in ../../../RTL/src/game/PPU/backGround/backGroundTileRom.v(4)
HDL-1007 : analyze verilog file ../../../RTL/src/game/PPU/backGround/backTileDraw.v
HDL-1007 : analyze included file C:/Users/hp/Desktop/my1942Game/RTL/src/game/PPU/define.v in ../../../RTL/src/game/PPU/backGround/backTileDraw.v(4)
HDL-1007 : back to file '../../../RTL/src/game/PPU/backGround/backTileDraw.v' in ../../../RTL/src/game/PPU/backGround/backTileDraw.v(4)
HDL-1007 : analyze verilog file ../../../RTL/src/game/PPU/backGround/flashToNametable.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/PPU/backGround/nameTableRam.v
HDL-1007 : analyze included file C:/Users/hp/Desktop/my1942Game/RTL/src/game/PPU/define.v in ../../../RTL/src/game/PPU/backGround/nameTableRam.v(6)
HDL-1007 : back to file '../../../RTL/src/game/PPU/backGround/nameTableRam.v' in ../../../RTL/src/game/PPU/backGround/nameTableRam.v(6)
HDL-1007 : analyze verilog file ../../../RTL/src/game/PPU/backGround/paletteBackground.v
HDL-1007 : analyze included file C:/Users/hp/Desktop/my1942Game/RTL/src/game/PPU/define.v in ../../../RTL/src/game/PPU/backGround/paletteBackground.v(5)
HDL-1007 : back to file '../../../RTL/src/game/PPU/backGround/paletteBackground.v' in ../../../RTL/src/game/PPU/backGround/paletteBackground.v(5)
HDL-1007 : analyze verilog file ../../../RTL/src/game/PPU/backGround/scrollCtrl.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/PPU/backGround/spi.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/PPU/backGround/topBackGroundDraw.v
HDL-1007 : analyze included file C:/Users/hp/Desktop/my1942Game/RTL/src/game/PPU/define.v in ../../../RTL/src/game/PPU/backGround/topBackGroundDraw.v(1)
HDL-1007 : back to file '../../../RTL/src/game/PPU/backGround/topBackGroundDraw.v' in ../../../RTL/src/game/PPU/backGround/topBackGroundDraw.v(1)
HDL-1007 : analyze verilog file ../../../RTL/src/game/PPU/hdmi_driver/asyn_rst_syn.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/PPU/hdmi_driver/dvi_encoder.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/PPU/hdmi_driver/dvi_transmitter.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/PPU/hdmi_driver/serializer_10_to_1.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/PPU/spriteDraw/ahb_spriteRam_interface.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/PPU/spriteDraw/eightRam.v
HDL-1007 : analyze included file C:/Users/hp/Desktop/my1942Game/RTL/src/game/PPU/define.v in ../../../RTL/src/game/PPU/spriteDraw/eightRam.v(6)
HDL-1007 : back to file '../../../RTL/src/game/PPU/spriteDraw/eightRam.v' in ../../../RTL/src/game/PPU/spriteDraw/eightRam.v(6)
HDL-1007 : analyze verilog file ../../../RTL/src/game/PPU/spriteDraw/paletteSprite.v
HDL-1007 : analyze included file C:/Users/hp/Desktop/my1942Game/RTL/src/game/PPU/define.v in ../../../RTL/src/game/PPU/spriteDraw/paletteSprite.v(5)
HDL-1007 : back to file '../../../RTL/src/game/PPU/spriteDraw/paletteSprite.v' in ../../../RTL/src/game/PPU/spriteDraw/paletteSprite.v(5)
HDL-1007 : analyze verilog file ../../../RTL/src/game/PPU/spriteDraw/spriteRam.v
HDL-1007 : analyze included file C:/Users/hp/Desktop/my1942Game/RTL/src/game/PPU/define.v in ../../../RTL/src/game/PPU/spriteDraw/spriteRam.v(15)
HDL-1007 : back to file '../../../RTL/src/game/PPU/spriteDraw/spriteRam.v' in ../../../RTL/src/game/PPU/spriteDraw/spriteRam.v(15)
HDL-1007 : analyze verilog file ../../../RTL/src/game/PPU/spriteDraw/spriteTileRom.v
HDL-1007 : analyze included file C:/Users/hp/Desktop/my1942Game/RTL/src/game/PPU/define.v in ../../../RTL/src/game/PPU/spriteDraw/spriteTileRom.v(4)
HDL-1007 : back to file '../../../RTL/src/game/PPU/spriteDraw/spriteTileRom.v' in ../../../RTL/src/game/PPU/spriteDraw/spriteTileRom.v(4)
HDL-1007 : analyze verilog file ../../../RTL/src/game/PPU/spriteDraw/titlDraw.v
HDL-1007 : analyze included file C:/Users/hp/Desktop/my1942Game/RTL/src/game/PPU/define.v in ../../../RTL/src/game/PPU/spriteDraw/titlDraw.v(5)
HDL-1007 : back to file '../../../RTL/src/game/PPU/spriteDraw/titlDraw.v' in ../../../RTL/src/game/PPU/spriteDraw/titlDraw.v(5)
HDL-1007 : analyze verilog file ../../../RTL/src/game/PPU/spriteDraw/topSpriteDraw.v
HDL-1007 : analyze included file C:/Users/hp/Desktop/my1942Game/RTL/src/game/PPU/define.v in ../../../RTL/src/game/PPU/spriteDraw/topSpriteDraw.v(1)
HDL-1007 : back to file '../../../RTL/src/game/PPU/spriteDraw/topSpriteDraw.v' in ../../../RTL/src/game/PPU/spriteDraw/topSpriteDraw.v(1)
HDL-1007 : analyze verilog file ../../../RTL/src/game/PPU/topPPU.v
HDL-1007 : analyze included file C:/Users/hp/Desktop/my1942Game/RTL/src/game/PPU/define.v in ../../../RTL/src/game/PPU/topPPU.v(2)
HDL-1007 : back to file '../../../RTL/src/game/PPU/topPPU.v' in ../../../RTL/src/game/PPU/topPPU.v(2)
HDL-1007 : analyze verilog file ../../../RTL/src/peripheral/ahb_peripheral/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../RTL/src/peripheral/ahb_peripheral/Block_RAM.v
HDL-1007 : analyze verilog file ../../../RTL/src/peripheral/apb_peripheral/apb_led.v
HDL-1007 : analyze verilog file ../../../RTL/src/peripheral/apb_peripheral/apb_pstwo.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in ../../../RTL/src/peripheral/apb_peripheral/apb_pstwo.v(75)
HDL-1007 : analyze verilog file ../../../RTL/src/peripheral/apb_peripheral/apb_spi.v
HDL-1007 : analyze verilog file ../../../RTL/src/peripheral/apb_peripheral/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../../RTL/src/peripheral/apb_peripheral/spi.v
HDL-5007 WARNING: overwrite current module 'spi' in ../../../RTL/src/peripheral/apb_peripheral/spi.v(8)
HDL-1007 : previous definition of design element 'spi' is here in ../../../RTL/src/game/PPU/backGround/spi.v(8)
HDL-1007 : analyze verilog file ../../../RTL/src/peripheral/apb_peripheral/apb_JY61P/JY61P_uart_data.v
HDL-1007 : analyze verilog file ../../../RTL/src/peripheral/apb_peripheral/apb_JY61P/apb_JY61P.v
HDL-1007 : analyze verilog file ../../../RTL/src/peripheral/apb_peripheral/apb_JY61P/uart_recv.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/PPU/hdmi_driver/ppu_hdmi_driver.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/PPU/hdmi_driver/ppu_video_driver.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/CNN/cnn_rtl/asyn_rst_syn.v
HDL-5007 WARNING: overwrite current module 'asyn_rst_syn' in ../../../RTL/src/game/CNN/cnn_rtl/asyn_rst_syn.v(1)
HDL-1007 : previous definition of design element 'asyn_rst_syn' is here in ../../../RTL/src/game/PPU/hdmi_driver/asyn_rst_syn.v(1)
HDL-1007 : analyze verilog file ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v
HDL-5007 WARNING: overwrite current module 'dvi_encoder' in ../../../RTL/src/game/CNN/cnn_rtl/dvi_encoder.v(4)
HDL-1007 : previous definition of design element 'dvi_encoder' is here in ../../../RTL/src/game/PPU/hdmi_driver/dvi_encoder.v(4)
HDL-1007 : analyze verilog file ../../../RTL/src/game/CNN/cnn_rtl/serializer_10_to_1.v
HDL-5007 WARNING: overwrite current module 'serializer_10_to_1' in ../../../RTL/src/game/CNN/cnn_rtl/serializer_10_to_1.v(3)
HDL-1007 : previous definition of design element 'serializer_10_to_1' is here in ../../../RTL/src/game/PPU/hdmi_driver/serializer_10_to_1.v(3)
HDL-1007 : analyze verilog file ../../../RTL/src/game/CNN/cnn_rtl/add_tree_conv1.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/CNN/cnn_rtl/box_select.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/CNN/cnn_rtl/c1bias_rom.v
HDL-1007 : analyze included file ../../../RTL/src/game/CNN/cnn_rtl/cnn_defines.v in ../../../RTL/src/game/CNN/cnn_rtl/c1bias_rom.v(1)
HDL-1007 : back to file '../../../RTL/src/game/CNN/cnn_rtl/c1bias_rom.v' in ../../../RTL/src/game/CNN/cnn_rtl/c1bias_rom.v(1)
HDL-1007 : analyze verilog file ../../../RTL/src/game/CNN/cnn_rtl/c1weights_rom.v
HDL-1007 : analyze included file ../../../RTL/src/game/CNN/cnn_rtl/cnn_defines.v in ../../../RTL/src/game/CNN/cnn_rtl/c1weights_rom.v(1)
HDL-1007 : back to file '../../../RTL/src/game/CNN/cnn_rtl/c1weights_rom.v' in ../../../RTL/src/game/CNN/cnn_rtl/c1weights_rom.v(1)
HDL-1007 : analyze verilog file ../../../RTL/src/game/CNN/cnn_rtl/c2weights_rom.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/CNN/cnn_rtl/capture_reshape_pool.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/CNN/cnn_rtl/cmos_capture_data.v
HDL-1007 : undeclared symbol 'cmos_frame_hsync', assumed default net type 'wire' in ../../../RTL/src/game/CNN/cnn_rtl/cmos_capture_data.v(156)
HDL-1007 : analyze verilog file ../../../RTL/src/game/CNN/cnn_rtl/conv1.v
HDL-1007 : analyze included file ../../../RTL/src/game/CNN/cnn_rtl/cnn_defines.v in ../../../RTL/src/game/CNN/cnn_rtl/conv1.v(1)
HDL-1007 : back to file '../../../RTL/src/game/CNN/cnn_rtl/conv1.v' in ../../../RTL/src/game/CNN/cnn_rtl/conv1.v(1)
HDL-5007 WARNING: block identifier is required on this block in ../../../RTL/src/game/CNN/cnn_rtl/conv1.v(51)
HDL-5007 WARNING: block identifier is required on this block in ../../../RTL/src/game/CNN/cnn_rtl/conv1.v(60)
HDL-1007 : analyze verilog file ../../../RTL/src/game/CNN/cnn_rtl/conv2.v
HDL-5007 WARNING: block identifier is required on this block in ../../../RTL/src/game/CNN/cnn_rtl/conv2.v(47)
HDL-5007 WARNING: block identifier is required on this block in ../../../RTL/src/game/CNN/cnn_rtl/conv2.v(54)
HDL-5007 WARNING: block identifier is required on this block in ../../../RTL/src/game/CNN/cnn_rtl/conv2.v(81)
HDL-5007 WARNING: block identifier is required on this block in ../../../RTL/src/game/CNN/cnn_rtl/conv2.v(91)
HDL-5007 WARNING: block identifier is required on this block in ../../../RTL/src/game/CNN/cnn_rtl/conv2.v(90)
HDL-5007 WARNING: block identifier is required on this block in ../../../RTL/src/game/CNN/cnn_rtl/conv2.v(269)
HDL-1007 : analyze verilog file ../../../RTL/src/game/CNN/cnn_rtl/conv_top.v
HDL-1007 : analyze included file ../../../RTL/src/game/CNN/cnn_rtl/cnn_defines.v in ../../../RTL/src/game/CNN/cnn_rtl/conv_top.v(1)
HDL-1007 : back to file '../../../RTL/src/game/CNN/cnn_rtl/conv_top.v' in ../../../RTL/src/game/CNN/cnn_rtl/conv_top.v(1)
HDL-1007 : analyze verilog file ../../../RTL/src/game/CNN/cnn_rtl/dvi_transmitter_top.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/CNN/cnn_rtl/fc1.v
HDL-5007 WARNING: block identifier is required on this block in ../../../RTL/src/game/CNN/cnn_rtl/fc1.v(209)
HDL-5007 WARNING: block identifier is required on this block in ../../../RTL/src/game/CNN/cnn_rtl/fc1.v(218)
HDL-1007 : analyze verilog file ../../../RTL/src/game/CNN/cnn_rtl/fc2.v
HDL-5007 WARNING: block identifier is required on this block in ../../../RTL/src/game/CNN/cnn_rtl/fc2.v(28)
HDL-1007 : analyze verilog file ../../../RTL/src/game/CNN/cnn_rtl/fcweights_rom.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/CNN/cnn_rtl/hdmi_top.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/CNN/cnn_rtl/i2c_dri.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/CNN/cnn_rtl/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/CNN/cnn_rtl/imgbin.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/CNN/cnn_rtl/linebuffer.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/CNN/cnn_rtl/ov5640_hdmi.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/CNN/cnn_rtl/p1_data_fifo.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../RTL/src/game/CNN/cnn_rtl/p1_data_fifo.v(77)
HDL-1007 : analyze verilog file ../../../RTL/src/game/CNN/cnn_rtl/p2_data_fifo.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../RTL/src/game/CNN/cnn_rtl/p2_data_fifo.v(78)
HDL-1007 : analyze verilog file ../../../RTL/src/game/CNN/cnn_rtl/pool1.v
HDL-5007 WARNING: block identifier is required on this block in ../../../RTL/src/game/CNN/cnn_rtl/pool1.v(45)
HDL-5007 WARNING: block identifier is required on this block in ../../../RTL/src/game/CNN/cnn_rtl/pool1.v(70)
HDL-5007 WARNING: block identifier is required on this block in ../../../RTL/src/game/CNN/cnn_rtl/pool1.v(89)
HDL-1007 : analyze verilog file ../../../RTL/src/game/CNN/cnn_rtl/pool2.v
HDL-5007 WARNING: block identifier is required on this block in ../../../RTL/src/game/CNN/cnn_rtl/pool2.v(21)
HDL-5007 WARNING: block identifier is required on this block in ../../../RTL/src/game/CNN/cnn_rtl/pool2.v(32)
HDL-1007 : analyze verilog file ../../../RTL/src/game/CNN/cnn_rtl/poolsingle.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/CNN/cnn_rtl/sdram_cmd.v
HDL-1007 : analyze included file ../../../RTL/src/game/CNN/cnn_rtl/sdram_para.v in ../../../RTL/src/game/CNN/cnn_rtl/sdram_cmd.v(24)
HDL-1007 : back to file '../../../RTL/src/game/CNN/cnn_rtl/sdram_cmd.v' in ../../../RTL/src/game/CNN/cnn_rtl/sdram_cmd.v(24)
HDL-1007 : analyze verilog file ../../../RTL/src/game/CNN/cnn_rtl/sdram_controller.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/CNN/cnn_rtl/sdram_ctrl.v
HDL-1007 : analyze included file ../../../RTL/src/game/CNN/cnn_rtl/sdram_para.v in ../../../RTL/src/game/CNN/cnn_rtl/sdram_ctrl.v(19)
HDL-1007 : back to file '../../../RTL/src/game/CNN/cnn_rtl/sdram_ctrl.v' in ../../../RTL/src/game/CNN/cnn_rtl/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../../RTL/src/game/CNN/cnn_rtl/sdram_data.v
HDL-1007 : analyze included file ../../../RTL/src/game/CNN/cnn_rtl/sdram_para.v in ../../../RTL/src/game/CNN/cnn_rtl/sdram_data.v(13)
HDL-1007 : back to file '../../../RTL/src/game/CNN/cnn_rtl/sdram_data.v' in ../../../RTL/src/game/CNN/cnn_rtl/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../../RTL/src/game/CNN/cnn_rtl/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/CNN/cnn_rtl/sdram_top.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/CNN/cnn_rtl/video_driver.v
HDL-1007 : analyze verilog file ../../../RTL/src/game/CNN/cnn_rtl/ahb_cnn.v
HDL-1007 : analyze verilog file ../../../RTL/src/peripheral/apb_peripheral/key_intr.v
RUN-1001 : Project manager successfully analyzed 119 source files.
RUN-1003 : finish command "open_project ANLOGIC.prj" in  2.686212s wall, 2.125000s user + 0.484375s system = 2.609375s CPU (97.1%)

RUN-1004 : used memory is 119 MB, reserved memory is 86 MB, peak memory is 119 MB
RUN-1002 : start command "import_device ph1_60.db -package PH1A60GEG324"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :           OPTION          |          IO          |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   non_jtag_persist(none)  |        36 IOs        |    gpio    
ARC-1001 :            jtag           |  P8/E10/E12/E11/E13  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
RUN-1003 : finish command "import_device ph1_60.db -package PH1A60GEG324" in  13.110497s wall, 12.687500s user + 0.437500s system = 13.125000s CPU (100.1%)

RUN-1004 : used memory is 676 MB, reserved memory is 664 MB, peak memory is 676 MB
RUN-1002 : start command "import_db ../syn_1/ANLOGIC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/ANLOGIC_gate.db" in  8.703257s wall, 8.296875s user + 0.406250s system = 8.703125s CPU (100.0%)

RUN-1004 : used memory is 1509 MB, reserved memory is 1529 MB, peak memory is 1537 MB
RUN-1002 : start command "read_sdc ../../ANLOGIC.sdc"
RUN-1002 : start command "get_ports CLK50m"
RUN-1002 : start command "create_clock -name CLK50m -period 20 -waveform 10 20 "
RUN-1102 : create_clock: clock name: CLK50m, type: 0, period: 20000, rise: 10000, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
RUN-1002 : start command "get_ports CLK50m"
RUN-1002 : start command "get_pins pll_hdmi_inst/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name pll_hdmi_inst/pll_inst.clkc[0] -source  -master_clock CLK50m -divide_by 2.0000 "
RUN-1002 : start command "get_ports CLK50m"
RUN-1002 : start command "get_pins pll_hdmi_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name pll_hdmi_inst/pll_inst.clkc[1] -source  -master_clock CLK50m -multiply_by 2.5000 "
RUN-1002 : start command "get_ports CLK50m"
RUN-1002 : start command "get_pins u_clk_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_clk_pll/pll_inst.clkc[0] -source  -master_clock CLK50m -multiply_by 2.0000 "
RUN-1002 : start command "get_ports CLK50m"
RUN-1002 : start command "get_pins u_clk_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_clk_pll/pll_inst.clkc[1] -source  -master_clock CLK50m -divide_by 2.0000 "
RUN-1002 : start command "get_ports CLK50m"
RUN-1002 : start command "get_pins u_clk_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_clk_pll/pll_inst.clkc[2] -source  -master_clock CLK50m -multiply_by 2.5000 "
RUN-1002 : start command "get_ports CLK50m"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock CLK50m -multiply_by 2.0000 "
RUN-1002 : start command "get_ports CLK50m"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock CLK50m -multiply_by 2.0000 -phase 270 "
RUN-1002 : start command "get_ports CLK50m"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock CLK50m -divide_by 2.0000 "
RUN-1002 : start command "get_ports CLK50m"
RUN-1002 : start command "get_pins pll_hdmi_inst/pll_inst.clkc[0]"
RUN-1002 : start command "rename_clock -name hdmi_clk -source  -master_clock CLK50m "
RUN-1105 : Rename Clock: clock pll_hdmi_inst/pll_inst.clkc[0] was renamed, new name is hdmi_clk.
RUN-1002 : start command "get_ports CLK50m"
RUN-1002 : start command "get_pins pll_hdmi_inst/pll_inst.clkc[1]"
RUN-1002 : start command "rename_clock -name hdmi_clk_5 -source  -master_clock CLK50m "
RUN-1105 : Rename Clock: clock pll_hdmi_inst/pll_inst.clkc[1] was renamed, new name is hdmi_clk_5.
RUN-1002 : start command "get_ports CLK50m"
RUN-1002 : start command "get_pins u_clk_pll/pll_inst.clkc[0]"
RUN-1002 : start command "rename_clock -name clk_100MHz -source  -master_clock CLK50m "
RUN-1105 : Rename Clock: clock u_clk_pll/pll_inst.clkc[0] was renamed, new name is clk_100MHz.
RUN-1002 : start command "get_ports CLK50m"
RUN-1002 : start command "get_pins u_clk_pll/pll_inst.clkc[1]"
RUN-1002 : start command "rename_clock -name clk_25p2MHz -source  -master_clock CLK50m "
RUN-1105 : Rename Clock: clock u_clk_pll/pll_inst.clkc[1] was renamed, new name is clk_25p2MHz.
RUN-1002 : start command "get_ports CLK50m"
RUN-1002 : start command "get_pins u_clk_pll/pll_inst.clkc[2]"
RUN-1002 : start command "rename_clock -name clk_125MHz -source  -master_clock CLK50m "
RUN-1105 : Rename Clock: clock u_clk_pll/pll_inst.clkc[2] was renamed, new name is clk_125MHz.
RUN-1002 : start command "get_ports CLK50m"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "rename_clock -name clk_100m -source  -master_clock CLK50m "
RUN-1105 : Rename Clock: clock u_pll/pll_inst.clkc[0] was renamed, new name is clk_100m.
RUN-1002 : start command "get_ports CLK50m"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "rename_clock -name clk_100m_shift -source  -master_clock CLK50m "
RUN-1105 : Rename Clock: clock u_pll/pll_inst.clkc[1] was renamed, new name is clk_100m_shift.
RUN-1002 : start command "get_ports CLK50m"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "rename_clock -name clk_50m -source  -master_clock CLK50m "
RUN-1105 : Rename Clock: clock u_pll/pll_inst.clkc[2] was renamed, new name is clk_50m.
RUN-1002 : start command "get_clocks clk_100m clk_100m_shift clk_50m"
RUN-1002 : start command "get_clocks hdmi_clk hdmi_clk_5"
RUN-1002 : start command "get_clocks clk_100MHz clk_125MHz clk_25p2MHz"
RUN-1002 : start command "get_clocks CLK50m"
RUN-1002 : start command "set_clock_groups -exclusive -group  -group  -group  -group "
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
USR-1006 : Generating FPGA-IP Autogen constraints ...
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/primary_addr_gray_reg[9](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/primary_addr_gray_reg[8](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/primary_addr_gray_reg[7](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/primary_addr_gray_reg[6](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/primary_addr_gray_reg[5](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/primary_addr_gray_reg[4](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/primary_addr_gray_reg[3](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/primary_addr_gray_reg[2](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/primary_addr_gray_reg[1](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/primary_addr_gray_reg[0](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/sync_r1[9](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/sync_r1[8](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/sync_r1[7](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/sync_r1[6](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/sync_r1[5](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/sync_r1[4](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/sync_r1[3](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/sync_r1[2](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/sync_r1[1](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/sync_r1[0](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/primary_addr_gray_reg[9](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/primary_addr_gray_reg[8](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/primary_addr_gray_reg[7](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/primary_addr_gray_reg[6](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/primary_addr_gray_reg[5](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/primary_addr_gray_reg[4](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/primary_addr_gray_reg[3](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/primary_addr_gray_reg[2](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/primary_addr_gray_reg[1](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/primary_addr_gray_reg[0](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/sync_r1[9](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/sync_r1[8](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/sync_r1[7](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/sync_r1[6](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/sync_r1[5](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/sync_r1[4](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/sync_r1[3](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/sync_r1[2](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/sync_r1[1](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/sync_r1[0](u_ahb_cnn/u_ov5640_hdmi/capture_reshape_u/cam_reshape_fifo_u/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/sync_r1[9](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/sync_r1[8](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/sync_r1[7](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/sync_r1[6](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/sync_r1[5](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/sync_r1[4](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/sync_r1[3](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/sync_r1[2](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/sync_r1[1](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/sync_r1[0](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/sync_r1[9](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/sync_r1[8](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/sync_r1[7](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/sync_r1[6](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/sync_r1[5](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/sync_r1[4](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/sync_r1[3](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/sync_r1[2](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/sync_r1[1](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/sync_r1[0](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/sync_r1[9](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/sync_r1[8](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/sync_r1[7](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/sync_r1[6](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/sync_r1[5](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/sync_r1[4](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/sync_r1[3](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/sync_r1[2](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/sync_r1[1](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/sync_r1[0](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/sync_r1[9](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/sync_r1[8](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/sync_r1[7](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/sync_r1[6](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/sync_r1[5](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/sync_r1[4](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/sync_r1[3](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/sync_r1[2](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/sync_r1[1](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/sync_r1[0](u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file ../../ANLOGIC.sdc finished, there are 120 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "set_param place pr_strategy 3"
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     3      |        1         |   *    
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 50"
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM3
SYN-5055 WARNING: The kept net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/q_m[1] will be merged to another kept net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/decision1
SYN-5055 WARNING: The kept net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/q_m[1] will be merged to another kept net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/decision1
SYN-5055 WARNING: The kept net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/q_m[1] will be merged to another kept net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/decision1
SYN-5055 WARNING: The kept net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[1] will be merged to another kept net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/decision1
SYN-5055 WARNING: The kept net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[1] will be merged to another kept net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_g/decision1
SYN-5055 WARNING: The kept net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_r/q_m[1] will be merged to another kept net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_r/decision1
RUN-1002 : start command "phys_opt -simplify_lut"
RUN-1002 : start command "phys_opt -lut_merge"
OPT-1001 : Start remap optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM3.
TMR-2506 : Build timing graph completely. Port num: 52, tpin num: 285019, tnet num: 71652, tinst num: 54109, tnode num: 345840, tedge num: 516102.
TMR-2508 : Levelizing timing graph completed, there are 207 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  4.617492s wall, 4.500000s user + 0.125000s system = 4.625000s CPU (100.2%)

RUN-1004 : used memory is 1985 MB, reserved memory is 2022 MB, peak memory is 1985 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 71652 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 9 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  6.925836s wall, 6.703125s user + 0.218750s system = 6.921875s CPU (99.9%)

OPT-0007 : Start: WNS -2030 TNS -121024 NUM_FEPS 148
OPT-1001 : RemapOpt: identify 18 lut pair candidates and remap 18 pairs successfully
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM3.
TMR-2506 : Build timing graph completely. Port num: 52, tpin num: 284981, tnet num: 71634, tinst num: 54091, tnode num: 345802, tedge num: 516062.
TMR-2508 : Levelizing timing graph completed, there are 207 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  5.528954s wall, 5.265625s user + 0.265625s system = 5.531250s CPU (100.0%)

RUN-1004 : used memory is 1993 MB, reserved memory is 2047 MB, peak memory is 2450 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 71634 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 9 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  7.838387s wall, 7.500000s user + 0.343750s system = 7.843750s CPU (100.1%)

OPT-1001 : End remap optimization;  13.237767s wall, 12.875000s user + 0.250000s system = 13.125000s CPU (99.1%)

OPT-1001 : End physical optimization;  22.061327s wall, 21.234375s user + 0.656250s system = 21.890625s CPU (99.2%)

RUN-1003 : finish command "phys_opt -lut_merge" in  22.061523s wall, 21.234375s user + 0.656250s system = 21.890625s CPU (99.2%)

RUN-1004 : used memory is 1659 MB, reserved memory is 1784 MB, peak memory is 2450 MB
PHY-1001 : Start to synthesize physical clock networks.
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM3.
TMR-2506 : Build timing graph completely. Port num: 52, tpin num: 284981, tnet num: 71634, tinst num: 54091, tnode num: 345802, tedge num: 516062.
TMR-2508 : Levelizing timing graph completed, there are 207 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  4.625098s wall, 4.578125s user + 0.046875s system = 4.625000s CPU (100.0%)

RUN-1004 : used memory is 2048 MB, reserved memory is 2103 MB, peak memory is 2450 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 71634 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 9 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1004 : User specified global clock net pll_hdmi_inst/clk0_buf, connecting to GCLK pll_hdmi_inst/bufg_feedback
PHY-1004 : User specified global clock net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin, connecting to GCLK pll_hdmi_inst/bufg_feedback
PHY-1004 : User specified global clock net u_ahb_cnn/clk_100m_shift, connecting to GCLK u_ahb_cnn/u_ov5640_hdmi/u_LOGIC_BUFG
PHY-1004 : User specified global clock net sdram_clk_dup_1, connecting to GCLK u_ahb_cnn/u_ov5640_hdmi/u_LOGIC_BUFG
PHY-1004 : User specified global clock net u_clk_pll/clk0_buf, connecting to GCLK u_clk_pll/bufg_feedback
PHY-1004 : User specified global clock net PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw, connecting to GCLK u_clk_pll/bufg_feedback
PHY-1004 : User specified global clock net u_pll/clk0_buf, connecting to GCLK u_pll/bufg_feedback
PHY-1004 : User specified global clock net u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref, connecting to GCLK u_pll/bufg_feedback
PHY-1016 : User specified PLL reference clock net CLK50m_dup_1
PHY-1011 : Create GCLK instance on global clock net CLK50m_dup_1
PHY-1007 : Generated global clock net u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw with 11155 clock fanouts
PHY-1007 : Generated global clock net cam_pclk_dup_4 with 313 clock fanouts
PHY-1007 : Generated global clock net SWCLK_dup_1 with 202 clock fanouts
PHY-1007 : Generated global clock net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin with 124 clock fanouts
PHY-1007 : Generated global clock net u_ahb_cnn/u_ov5640_hdmi/u_i2c_dr/dri_clk with 71 clock fanouts
PHY-1007 : Generated global clock net PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5 with 57 clock fanouts
PHY-1007 : Generated global clock net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5 with 57 clock fanouts
PHY-1007 : Generated global clock net PPU/u_topBackGroundDraw/u_ahb_nameTableRam_interface/readDataMux_n with 24 clock fanouts
PHY-1007 : Generated global clock net PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n1 with 16 clock fanouts
PHY-1007 : Generated global clock net PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n3 with 16 clock fanouts
PHY-1007 : Generated global clock net PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n5 with 16 clock fanouts
PHY-1007 : Generated global clock net PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n7 with 16 clock fanouts
PHY-1007 : Generated global clock net PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux3_syn_3 with 2 clock fanouts
PHY-1007 : Generated global clock net PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux4_syn_3 with 2 clock fanouts
PHY-1007 : Generated global clock net PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux5_syn_3 with 2 clock fanouts
PHY-1007 : Generated global clock net PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux6_syn_3 with 2 clock fanouts
PHY-1011 : Create GCLK instance on global clock net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin
PHY-1011 : Create GCLK instance on global clock net PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5
PHY-1011 : Create GCLK instance on global clock net PPU/u_topBackGroundDraw/u_ahb_nameTableRam_interface/readDataMux_n
PHY-1011 : Create GCLK instance on global clock net PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux3_syn_3
PHY-1011 : Create GCLK instance on global clock net PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux4_syn_3
PHY-1011 : Create GCLK instance on global clock net PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux5_syn_3
PHY-1011 : Create GCLK instance on global clock net PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux6_syn_3
PHY-1011 : Create GCLK instance on global clock net PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n1
PHY-1011 : Create GCLK instance on global clock net PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n3
PHY-1011 : Create GCLK instance on global clock net PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n5
PHY-1011 : Create GCLK instance on global clock net PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n7
PHY-1011 : Create GCLK instance on global clock net SWCLK_dup_1
PHY-1011 : Create GCLK instance on global clock net cam_pclk_dup_4
PHY-1011 : Create GCLK instance on global clock net u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw
PHY-1011 : Create GCLK instance on global clock net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5
PHY-1011 : Create GCLK instance on global clock net u_ahb_cnn/u_ov5640_hdmi/u_i2c_dr/dri_clk
PHY-1009 : Tag global clock net PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw
PHY-1009 : Tag global clock net pll_hdmi_inst/clk0_buf
PHY-1009 : Tag global clock net sdram_clk_dup_1
PHY-1009 : Tag global clock net u_ahb_cnn/clk_100m_shift
PHY-1009 : Tag global clock net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin
PHY-1009 : Tag global clock net u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref
PHY-1009 : Tag global clock net u_clk_pll/clk0_buf
PHY-1009 : Tag global clock net u_pll/clk0_buf
PHY-1009 : Tag global clock net CLK50m_syn_3
PHY-1009 : Tag global clock net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin
PHY-1009 : Tag global clock net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1
PHY-1009 : Tag global clock net PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5
PHY-1009 : Tag global clock net PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1
PHY-1009 : Tag global clock net PPU/u_topBackGroundDraw/u_ahb_nameTableRam_interface/readDataMux_n
PHY-1009 : Tag global clock net PPU/u_topBackGroundDraw/u_ahb_nameTableRam_interface/readDataMux_n_syn_51
PHY-1009 : Tag global clock net PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux3_syn_3
PHY-1009 : Tag global clock net PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux3_syn_4
PHY-1009 : Tag global clock net PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux4_syn_3
PHY-1009 : Tag global clock net PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux4_syn_4
PHY-1009 : Tag global clock net PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux5_syn_3
PHY-1009 : Tag global clock net PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux5_syn_4
PHY-1009 : Tag global clock net PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux6_syn_3
PHY-1009 : Tag global clock net PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux6_syn_4
PHY-1009 : Tag global clock net PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n1
PHY-1009 : Tag global clock net PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n1_syn_33
PHY-1009 : Tag global clock net PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n3
PHY-1009 : Tag global clock net PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n3_syn_33
PHY-1009 : Tag global clock net PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n5
PHY-1009 : Tag global clock net PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n5_syn_33
PHY-1009 : Tag global clock net PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n7
PHY-1009 : Tag global clock net PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n7_syn_33
PHY-1009 : Tag global clock net SWCLK_dup_1
PHY-1009 : Tag global clock net SWCLK_syn_3
PHY-1009 : Tag global clock net cam_pclk_dup_4
PHY-1009 : Tag global clock net cam_pclk_syn_6
PHY-1009 : Tag global clock net u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw
PHY-1009 : Tag global clock net u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1
PHY-1009 : Tag global clock net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5
PHY-1009 : Tag global clock net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1
PHY-1009 : Tag global clock net u_ahb_cnn/u_ov5640_hdmi/u_i2c_dr/dri_clk
PHY-1009 : Tag global clock net u_ahb_cnn/u_ov5640_hdmi/u_i2c_dr/dri_clk_syn_3
PHY-1017 : Tag PLL clock net CLK50m_dup_1
PHY-5016 WARNING: Model pin SWCLK connect to a non-clock-capable pad k16.
PHY-5016 WARNING: Model pin cam_pclk connect to a non-clock-capable pad j18.
PHY-1001 : Clock GCLK Statistics:
RUN-1001 : GCLK Index: 
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |                                                 Clock GCLK                                                  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |                                        CLK50m_dup_1_created_gclkinst                                        
RUN-1001 :     2    |                      PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_created_gclkinst                       
RUN-1001 :     3    |                          PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_created_gclkinst                           
RUN-1001 :     4    |             PPU/u_topBackGroundDraw/u_ahb_nameTableRam_interface/readDataMux_n_created_gclkinst             
RUN-1001 :     5    |             PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux3_syn_3_created_gclkinst             
RUN-1001 :     6    |             PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux4_syn_3_created_gclkinst             
RUN-1001 :     7    |             PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux5_syn_3_created_gclkinst             
RUN-1001 :     8    |             PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux6_syn_3_created_gclkinst             
RUN-1001 :     9    |       PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n1_created_gclkinst        
RUN-1001 :    10    |       PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n3_created_gclkinst        
RUN-1001 :    11    |       PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n5_created_gclkinst        
RUN-1001 :    12    |       PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n7_created_gclkinst        
RUN-1001 :    13    |                                        SWCLK_dup_1_created_gclkinst                                         
RUN-1001 :    14    |                                       cam_pclk_dup_4_created_gclkinst                                       
RUN-1001 :    15    |                                         pll_hdmi_inst/bufg_feedback                                         
RUN-1001 :    16    |  u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_created_gclkinst  
RUN-1001 :    17    |                                    u_ahb_cnn/u_ov5640_hdmi/u_LOGIC_BUFG                                     
RUN-1001 :    18    |                   u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_created_gclkinst                   
RUN-1001 :    19    |                          u_ahb_cnn/u_ov5640_hdmi/u_i2c_dr/dri_clk_created_gclkinst                          
RUN-1001 :    20    |                                           u_clk_pll/bufg_feedback                                           
RUN-1001 :    21    |                                             u_pll/bufg_feedback                                             
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Nets Connect To GCLK Statistics: 
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |                        Leading Net                         |  CLK/DATA/IO/PLL Sink(s)  |                       Following Net                        |  CLK/DATA/IO/PLL Sink(s)  
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |                        CLK50m_dup_1                        |          4/0/0/0          |                        CLK50m_syn_3                        |        6035/0/0/0         
RUN-1001 :     2    |      PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin       |          1/0/0/0          |   PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1    |         124/0/0/0         
RUN-1001 :     3    |          PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5           |          1/0/0/0          |       PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1        |         49/0/0/0          
RUN-1001 :     4    |  PPU/u_topBackGroundDraw/u_ahb_nameTableRam_interface/...  |         1/24/0/0          |  PPU/u_topBackGroundDraw/u_ahb_nameTableRam_interface/...  |         24/0/0/0          
RUN-1001 :     5    |  PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametab...  |          1/2/0/0          |  PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametab...  |          2/0/0/0          
RUN-1001 :     6    |  PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametab...  |          1/2/0/0          |  PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametab...  |          2/0/0/0          
RUN-1001 :     7    |  PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametab...  |          1/2/0/0          |  PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametab...  |          2/0/0/0          
RUN-1001 :     8    |  PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametab...  |          1/7/0/0          |  PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametab...  |          2/0/0/0          
RUN-1001 :     9    |  PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametab...  |         1/18/0/0          |  PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametab...  |         16/0/0/0          
RUN-1001 :    10    |  PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametab...  |         1/16/0/0          |  PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametab...  |         16/0/0/0          
RUN-1001 :    11    |  PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametab...  |         1/16/0/0          |  PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametab...  |         16/0/0/0          
RUN-1001 :    12    |  PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametab...  |         1/16/0/0          |  PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametab...  |         16/0/0/0          
RUN-1001 :    13    |                        SWCLK_dup_1                         |          1/0/0/0          |                        SWCLK_syn_3                         |         202/0/0/0         
RUN-1001 :    14    |                       cam_pclk_dup_4                       |          1/0/0/0          |                       cam_pclk_syn_6                       |         313/0/0/0         
RUN-1001 :    15    |                   pll_hdmi_inst/clk0_buf                   |          1/0/0/0          |  u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encode...  |         198/0/0/0         
RUN-1001 :    16    |  u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsi...  |          1/0/0/0          |  u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsi...  |        11155/0/0/0        
RUN-1001 :    17    |                  u_ahb_cnn/clk_100m_shift                  |          1/0/0/0          |                      sdram_clk_dup_1                       |          0/0/1/0          
RUN-1001 :    18    |   u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5   |          1/0/0/0          |  u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x...  |         49/0/0/0          
RUN-1001 :    19    |          u_ahb_cnn/u_ov5640_hdmi/u_i2c_dr/dri_clk          |          1/1/0/0          |       u_ahb_cnn/u_ov5640_hdmi/u_i2c_dr/dri_clk_syn_3       |         71/0/0/0          
RUN-1001 :    20    |                     u_clk_pll/clk0_buf                     |          1/0/0/0          |    PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw     |         614/0/0/0         
RUN-1001 :    21    |                       u_pll/clk0_buf                       |          1/0/0/0          |  u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl...  |         254/0/0/0         
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : Populate physical database on model CortexM3.
RUN-1001 : There are total 54040 instances
RUN-0007 : 28179 luts, 18667 seqs, 1472 mslices, 5040 lslices, 107 pads, 137 brams, 34 dsps
RUN-1001 : There are total 68500 nets
RUN-6002 WARNING: There are 6 undriven nets.
RUN-6003 WARNING: There are 6 nets without any pin.
RUN-1001 : 45189 nets have 2 pins
RUN-1001 : 15231 nets have [3 - 5] pins
RUN-1001 : 5616 nets have [6 - 10] pins
RUN-1001 : 1216 nets have [11 - 20] pins
RUN-1001 : 1173 nets have [21 - 99] pins
RUN-1001 : 69 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |    4448     
RUN-1001 :   No   |  No   |  Yes  |    6932     
RUN-1001 :   No   |  Yes  |  No   |     417     
RUN-1001 :   Yes  |  No   |  No   |    1929     
RUN-1001 :   Yes  |  No   |  Yes  |    4451     
RUN-1001 :   Yes  |  Yes  |  No   |     490     
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    20   |  253  |     38     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 316
PHY-3001 : Initial placement ...
PHY-3001 : design contains 54037 instances, 28179 luts, 18667 seqs, 6512 slices, 650 macros(6890 instances: 1472 mslices 5040 lslices)
PHY-3001 : Huge net u_ahb_cnn/u_ov5640_hdmi/rst_n with 7138 pins
PHY-3001 : Huge net u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/data_in_valid with 2435 pins
PHY-3001 : Huge net ulogic/H8bdt6 with 1735 pins
PHY-0007 : Cell area utilization is 69%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM3.
TMR-2506 : Build timing graph completely. Port num: 52, tpin num: 285015, tnet num: 71651, tinst num: 54108, tnode num: 345836, tedge num: 516096.
TMR-2508 : Levelizing timing graph completed, there are 207 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  5.539298s wall, 5.375000s user + 0.156250s system = 5.531250s CPU (99.9%)

RUN-1004 : used memory is 2154 MB, reserved memory is 2223 MB, peak memory is 2450 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 71651 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 9 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  8.064820s wall, 7.828125s user + 0.234375s system = 8.062500s CPU (100.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 7.00982e+07
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 54037.
PHY-3001 : Level 1 #clusters 5945.
PHY-3001 : Level 2 #clusters 1229.
PHY-3001 : End clustering;  0.684632s wall, 0.796875s user + 0.046875s system = 0.843750s CPU (123.2%)

PHY-3001 : Run with size of 5
PHY-3001 : Cell area utilization is 69%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 7.49327e+06, overlap = 2846.12
PHY-3002 : Step(2): len = 4.88241e+06, overlap = 2767.69
PHY-3002 : Step(3): len = 4.09999e+06, overlap = 2721.75
PHY-3002 : Step(4): len = 2.68229e+06, overlap = 2818
PHY-3002 : Step(5): len = 2.24593e+06, overlap = 2839.34
PHY-3002 : Step(6): len = 1.68706e+06, overlap = 2965.34
PHY-3002 : Step(7): len = 1.41505e+06, overlap = 3006.53
PHY-3002 : Step(8): len = 1.16272e+06, overlap = 3025.59
PHY-3002 : Step(9): len = 1.02646e+06, overlap = 3041.03
PHY-3002 : Step(10): len = 904517, overlap = 3071.28
PHY-3002 : Step(11): len = 823838, overlap = 3099.78
PHY-3002 : Step(12): len = 736259, overlap = 3115.53
PHY-3002 : Step(13): len = 655724, overlap = 3146
PHY-3002 : Step(14): len = 608338, overlap = 3175.47
PHY-3002 : Step(15): len = 549237, overlap = 3175.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.40483e-08
PHY-3002 : Step(16): len = 546400, overlap = 3136.81
PHY-3002 : Step(17): len = 736783, overlap = 2993.31
PHY-3002 : Step(18): len = 726660, overlap = 2961.84
PHY-3002 : Step(19): len = 736585, overlap = 2937.81
PHY-3002 : Step(20): len = 715701, overlap = 2929.38
PHY-3002 : Step(21): len = 705085, overlap = 2923.88
PHY-3002 : Step(22): len = 693196, overlap = 2898.91
PHY-3002 : Step(23): len = 685391, overlap = 2820.53
PHY-3002 : Step(24): len = 681411, overlap = 2766.91
PHY-3002 : Step(25): len = 687446, overlap = 2759.56
PHY-3002 : Step(26): len = 678111, overlap = 2751.94
PHY-3002 : Step(27): len = 673579, overlap = 2764.97
PHY-3002 : Step(28): len = 673675, overlap = 2784.38
PHY-3002 : Step(29): len = 672580, overlap = 2764.56
PHY-3002 : Step(30): len = 665734, overlap = 2744.47
PHY-3002 : Step(31): len = 662237, overlap = 2771.19
PHY-3002 : Step(32): len = 651957, overlap = 2773.72
PHY-3002 : Step(33): len = 645600, overlap = 2765.53
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.08097e-07
PHY-3002 : Step(34): len = 669033, overlap = 2752.44
PHY-3002 : Step(35): len = 767869, overlap = 2663.56
PHY-3002 : Step(36): len = 793459, overlap = 2634.88
PHY-3002 : Step(37): len = 804497, overlap = 2607.47
PHY-3002 : Step(38): len = 813670, overlap = 2607.72
PHY-3002 : Step(39): len = 817869, overlap = 2617.16
PHY-3002 : Step(40): len = 822335, overlap = 2601.19
PHY-3002 : Step(41): len = 827961, overlap = 2605.12
PHY-3002 : Step(42): len = 829733, overlap = 2571.16
PHY-3002 : Step(43): len = 829098, overlap = 2575.06
PHY-3002 : Step(44): len = 837076, overlap = 2581.25
PHY-3002 : Step(45): len = 843066, overlap = 2541.62
PHY-3002 : Step(46): len = 851513, overlap = 2547.59
PHY-3002 : Step(47): len = 851711, overlap = 2537.81
PHY-3002 : Step(48): len = 855018, overlap = 2546.09
PHY-3002 : Step(49): len = 859629, overlap = 2550.97
PHY-3002 : Step(50): len = 861675, overlap = 2519.56
PHY-3002 : Step(51): len = 859669, overlap = 2507.03
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.16193e-07
PHY-3002 : Step(52): len = 949776, overlap = 2495.28
PHY-3002 : Step(53): len = 1.10797e+06, overlap = 2455.41
PHY-3002 : Step(54): len = 1.15826e+06, overlap = 2396.38
PHY-3002 : Step(55): len = 1.16238e+06, overlap = 2394.31
PHY-3002 : Step(56): len = 1.15896e+06, overlap = 2380.03
PHY-3002 : Step(57): len = 1.14446e+06, overlap = 2431.84
PHY-3002 : Step(58): len = 1.13132e+06, overlap = 2375
PHY-3002 : Step(59): len = 1.12277e+06, overlap = 2376.44
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.32387e-07
PHY-3002 : Step(60): len = 1.22635e+06, overlap = 2323.84
PHY-3002 : Step(61): len = 1.34213e+06, overlap = 2270.12
PHY-3002 : Step(62): len = 1.40235e+06, overlap = 2211.91
PHY-3002 : Step(63): len = 1.42185e+06, overlap = 2179.66
PHY-3002 : Step(64): len = 1.42454e+06, overlap = 2155.34
PHY-3002 : Step(65): len = 1.4224e+06, overlap = 2152.97
PHY-3002 : Step(66): len = 1.41714e+06, overlap = 2199.28
PHY-3002 : Step(67): len = 1.42258e+06, overlap = 2130.97
PHY-3002 : Step(68): len = 1.42375e+06, overlap = 2118.06
PHY-3002 : Step(69): len = 1.42405e+06, overlap = 2129.19
PHY-3002 : Step(70): len = 1.42231e+06, overlap = 2098.69
PHY-3002 : Step(71): len = 1.42058e+06, overlap = 2154.41
PHY-3002 : Step(72): len = 1.422e+06, overlap = 2123
PHY-3002 : Step(73): len = 1.42661e+06, overlap = 2102.12
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.64773e-07
PHY-3002 : Step(74): len = 1.57113e+06, overlap = 2094.56
PHY-3002 : Step(75): len = 1.69438e+06, overlap = 1994.03
PHY-3002 : Step(76): len = 1.74379e+06, overlap = 1976.12
PHY-3002 : Step(77): len = 1.76728e+06, overlap = 1927.34
PHY-3002 : Step(78): len = 1.766e+06, overlap = 1906.72
PHY-3002 : Step(79): len = 1.76747e+06, overlap = 1927.88
PHY-3002 : Step(80): len = 1.76216e+06, overlap = 1902.72
PHY-3002 : Step(81): len = 1.77227e+06, overlap = 1841.09
PHY-3002 : Step(82): len = 1.77905e+06, overlap = 1868.5
PHY-3002 : Step(83): len = 1.78409e+06, overlap = 1892.47
PHY-3002 : Step(84): len = 1.78408e+06, overlap = 1871.69
PHY-3002 : Step(85): len = 1.78986e+06, overlap = 1852.25
PHY-3002 : Step(86): len = 1.78859e+06, overlap = 1858.75
PHY-3002 : Step(87): len = 1.7871e+06, overlap = 1860.28
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.72955e-06
PHY-3002 : Step(88): len = 1.9798e+06, overlap = 1767.41
PHY-3002 : Step(89): len = 2.12252e+06, overlap = 1696.19
PHY-3002 : Step(90): len = 2.18705e+06, overlap = 1676.62
PHY-3002 : Step(91): len = 2.20571e+06, overlap = 1687.44
PHY-3002 : Step(92): len = 2.20022e+06, overlap = 1682.09
PHY-3002 : Step(93): len = 2.19948e+06, overlap = 1681.91
PHY-3002 : Step(94): len = 2.19986e+06, overlap = 1707.03
PHY-3002 : Step(95): len = 2.21259e+06, overlap = 1685.5
PHY-3002 : Step(96): len = 2.2146e+06, overlap = 1704.81
PHY-3002 : Step(97): len = 2.22278e+06, overlap = 1676.38
PHY-3002 : Step(98): len = 2.22142e+06, overlap = 1677.75
PHY-3002 : Step(99): len = 2.21879e+06, overlap = 1661.88
PHY-3002 : Step(100): len = 2.21713e+06, overlap = 1597.06
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 3.45909e-06
PHY-3002 : Step(101): len = 2.39645e+06, overlap = 1581.62
PHY-3002 : Step(102): len = 2.53672e+06, overlap = 1527.78
PHY-3002 : Step(103): len = 2.63449e+06, overlap = 1545.06
PHY-3002 : Step(104): len = 2.66839e+06, overlap = 1479.62
PHY-3002 : Step(105): len = 2.68182e+06, overlap = 1478.66
PHY-3002 : Step(106): len = 2.69926e+06, overlap = 1423.59
PHY-3002 : Step(107): len = 2.69189e+06, overlap = 1415
PHY-3002 : Step(108): len = 2.71683e+06, overlap = 1544.94
PHY-3002 : Step(109): len = 2.74324e+06, overlap = 1488.88
PHY-3002 : Step(110): len = 2.75784e+06, overlap = 1496.56
PHY-3002 : Step(111): len = 2.77351e+06, overlap = 1508.53
PHY-3002 : Step(112): len = 2.78091e+06, overlap = 1491.28
PHY-3002 : Step(113): len = 2.7924e+06, overlap = 1492.09
PHY-3002 : Step(114): len = 2.79e+06, overlap = 1481.72
PHY-3002 : Step(115): len = 2.79823e+06, overlap = 1434.81
PHY-3002 : Step(116): len = 2.79147e+06, overlap = 1454.81
PHY-3002 : Step(117): len = 2.7927e+06, overlap = 1458.34
PHY-3002 : Step(118): len = 2.7803e+06, overlap = 1450.38
PHY-3002 : Step(119): len = 2.77647e+06, overlap = 1502.22
PHY-3002 : Step(120): len = 2.76931e+06, overlap = 1489.78
PHY-3002 : Step(121): len = 2.777e+06, overlap = 1501.97
PHY-3002 : Step(122): len = 2.7785e+06, overlap = 1494.53
PHY-3002 : Step(123): len = 2.78177e+06, overlap = 1547.97
PHY-3002 : Step(124): len = 2.77342e+06, overlap = 1523.22
PHY-3002 : Step(125): len = 2.77769e+06, overlap = 1515.69
PHY-3002 : Step(126): len = 2.77829e+06, overlap = 1510.34
PHY-3002 : Step(127): len = 2.78461e+06, overlap = 1485.19
PHY-3002 : Step(128): len = 2.78297e+06, overlap = 1482.03
PHY-3002 : Step(129): len = 2.78256e+06, overlap = 1491.25
PHY-3002 : Step(130): len = 2.78869e+06, overlap = 1486.47
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 6.91677e-06
PHY-3002 : Step(131): len = 2.94108e+06, overlap = 1456.12
PHY-3002 : Step(132): len = 3.07358e+06, overlap = 1386.28
PHY-3002 : Step(133): len = 3.14357e+06, overlap = 1382.47
PHY-3002 : Step(134): len = 3.1969e+06, overlap = 1351.59
PHY-3002 : Step(135): len = 3.23655e+06, overlap = 1333.66
PHY-3002 : Step(136): len = 3.26918e+06, overlap = 1375.88
PHY-3002 : Step(137): len = 3.26547e+06, overlap = 1387.09
PHY-3002 : Step(138): len = 3.27227e+06, overlap = 1313.38
PHY-3002 : Step(139): len = 3.29516e+06, overlap = 1349.78
PHY-3002 : Step(140): len = 3.31668e+06, overlap = 1318.44
PHY-3002 : Step(141): len = 3.30939e+06, overlap = 1310.72
PHY-3002 : Step(142): len = 3.31203e+06, overlap = 1296.88
PHY-3002 : Step(143): len = 3.31892e+06, overlap = 1312.38
PHY-3002 : Step(144): len = 3.32293e+06, overlap = 1306
PHY-3002 : Step(145): len = 3.31213e+06, overlap = 1334.44
PHY-3002 : Step(146): len = 3.31076e+06, overlap = 1313.12
PHY-3002 : Step(147): len = 3.31586e+06, overlap = 1307.88
PHY-3002 : Step(148): len = 3.32838e+06, overlap = 1293.69
PHY-3002 : Step(149): len = 3.3235e+06, overlap = 1282.53
PHY-3002 : Step(150): len = 3.31814e+06, overlap = 1272.97
PHY-3002 : Step(151): len = 3.31665e+06, overlap = 1266.12
PHY-3002 : Step(152): len = 3.31539e+06, overlap = 1296.12
PHY-3002 : Step(153): len = 3.31221e+06, overlap = 1247.03
PHY-3002 : Step(154): len = 3.30816e+06, overlap = 1308.75
PHY-3002 : Step(155): len = 3.30456e+06, overlap = 1276.22
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 1.38023e-05
PHY-3002 : Step(156): len = 3.40534e+06, overlap = 1253.78
PHY-3002 : Step(157): len = 3.53307e+06, overlap = 1214.62
PHY-3002 : Step(158): len = 3.62506e+06, overlap = 1165
PHY-3002 : Step(159): len = 3.67878e+06, overlap = 1079.88
PHY-3002 : Step(160): len = 3.71169e+06, overlap = 1094.62
PHY-3002 : Step(161): len = 3.73224e+06, overlap = 1089.66
PHY-3002 : Step(162): len = 3.73698e+06, overlap = 1097.69
PHY-3002 : Step(163): len = 3.73992e+06, overlap = 1099.31
PHY-3002 : Step(164): len = 3.74065e+06, overlap = 1090.75
PHY-3002 : Step(165): len = 3.74305e+06, overlap = 1101.22
PHY-3002 : Step(166): len = 3.73885e+06, overlap = 1088.69
PHY-3002 : Step(167): len = 3.73964e+06, overlap = 1080.97
PHY-3002 : Step(168): len = 3.7387e+06, overlap = 1105.59
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 2.69334e-05
PHY-3002 : Step(169): len = 3.82818e+06, overlap = 1067.22
PHY-3002 : Step(170): len = 3.95442e+06, overlap = 1070.47
PHY-3002 : Step(171): len = 4.0082e+06, overlap = 1058.62
PHY-3002 : Step(172): len = 4.04839e+06, overlap = 1000.38
PHY-3002 : Step(173): len = 4.09382e+06, overlap = 972.938
PHY-3002 : Step(174): len = 4.12858e+06, overlap = 978.188
PHY-3002 : Step(175): len = 4.14876e+06, overlap = 945.938
PHY-3002 : Step(176): len = 4.16241e+06, overlap = 937.875
PHY-3002 : Step(177): len = 4.17688e+06, overlap = 916.375
PHY-3002 : Step(178): len = 4.18667e+06, overlap = 909
PHY-3002 : Step(179): len = 4.18487e+06, overlap = 918.469
PHY-3002 : Step(180): len = 4.17865e+06, overlap = 908.188
PHY-3002 : Step(181): len = 4.18307e+06, overlap = 938
PHY-3002 : Step(182): len = 4.19454e+06, overlap = 926.969
PHY-3002 : Step(183): len = 4.20054e+06, overlap = 887.219
PHY-3002 : Step(184): len = 4.20415e+06, overlap = 888.25
PHY-3002 : Step(185): len = 4.20413e+06, overlap = 868.312
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 4.91472e-05
PHY-3002 : Step(186): len = 4.25258e+06, overlap = 876.188
PHY-3002 : Step(187): len = 4.31985e+06, overlap = 860
PHY-3002 : Step(188): len = 4.3463e+06, overlap = 842.156
PHY-3002 : Step(189): len = 4.37357e+06, overlap = 811.25
PHY-3002 : Step(190): len = 4.40182e+06, overlap = 828.188
PHY-3002 : Step(191): len = 4.43071e+06, overlap = 819.688
PHY-3002 : Step(192): len = 4.45284e+06, overlap = 779.156
PHY-3002 : Step(193): len = 4.4796e+06, overlap = 779.406
PHY-3002 : Step(194): len = 4.49893e+06, overlap = 776.125
PHY-3002 : Step(195): len = 4.51808e+06, overlap = 797.844
PHY-3002 : Step(196): len = 4.53158e+06, overlap = 825.156
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 8.54316e-05
PHY-3002 : Step(197): len = 4.56306e+06, overlap = 805.438
PHY-3002 : Step(198): len = 4.60821e+06, overlap = 809.438
PHY-3002 : Step(199): len = 4.63438e+06, overlap = 805.031
PHY-3002 : Step(200): len = 4.66201e+06, overlap = 806.938
PHY-3002 : Step(201): len = 4.68345e+06, overlap = 791.938
PHY-3002 : Step(202): len = 4.70216e+06, overlap = 796.406
PHY-3002 : Step(203): len = 4.71126e+06, overlap = 784.906
PHY-3002 : Step(204): len = 4.72676e+06, overlap = 808.656
PHY-3002 : Step(205): len = 4.74305e+06, overlap = 815.375
PHY-3002 : Step(206): len = 4.75312e+06, overlap = 806.562
PHY-3002 : Step(207): len = 4.75673e+06, overlap = 798.375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.114845s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (68.0%)

PHY-3001 : Run with size of 5
PHY-3001 : Cell area utilization is 75%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_r/q_m[2] is skipped due to 0 input or output
PHY-1001 : Reuse net number 0/68500.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5.88822e+06, over cnt = 5937(4%), over = 59235, worst = 145
PHY-1001 : End global iterations;  1.728640s wall, 3.812500s user + 0.109375s system = 3.921875s CPU (226.9%)

PHY-1001 : Congestion index: top1 = 321.70, top5 = 174.85, top10 = 126.41, top15 = 102.74.
PHY-3001 : End congestion estimation;  6.168454s wall, 8.015625s user + 0.109375s system = 8.125000s CPU (131.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 71651 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  3.052922s wall, 2.906250s user + 0.093750s system = 3.000000s CPU (98.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.78989e-06
PHY-3002 : Step(208): len = 5.18967e+06, overlap = 492.219
PHY-3002 : Step(209): len = 5.10037e+06, overlap = 510.812
PHY-3002 : Step(210): len = 4.83209e+06, overlap = 465.125
PHY-3002 : Step(211): len = 4.72498e+06, overlap = 443.906
PHY-3002 : Step(212): len = 4.57681e+06, overlap = 447.844
PHY-3002 : Step(213): len = 4.48926e+06, overlap = 467.906
PHY-3002 : Step(214): len = 4.403e+06, overlap = 477.906
PHY-3002 : Step(215): len = 4.36286e+06, overlap = 491.406
PHY-3002 : Step(216): len = 4.30268e+06, overlap = 487.25
PHY-3002 : Step(217): len = 4.25812e+06, overlap = 514.625
PHY-3002 : Step(218): len = 4.22632e+06, overlap = 518.5
PHY-3002 : Step(219): len = 4.20071e+06, overlap = 512.875
PHY-3002 : Step(220): len = 4.17766e+06, overlap = 484.688
PHY-3002 : Step(221): len = 4.15977e+06, overlap = 475.719
PHY-3002 : Step(222): len = 4.14993e+06, overlap = 460.594
PHY-3002 : Step(223): len = 4.13476e+06, overlap = 472.219
PHY-3002 : Step(224): len = 4.12246e+06, overlap = 469.219
PHY-3002 : Step(225): len = 4.11109e+06, overlap = 492.938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.15798e-05
PHY-3002 : Step(226): len = 4.20906e+06, overlap = 484.031
PHY-3002 : Step(227): len = 4.27858e+06, overlap = 478.406
PHY-3002 : Step(228): len = 4.30663e+06, overlap = 464.438
PHY-3002 : Step(229): len = 4.3314e+06, overlap = 454.062
PHY-3002 : Step(230): len = 4.34789e+06, overlap = 443.844
PHY-3002 : Step(231): len = 4.35911e+06, overlap = 441.062
PHY-3002 : Step(232): len = 4.36115e+06, overlap = 475.375
PHY-3002 : Step(233): len = 4.36373e+06, overlap = 459.344
PHY-3002 : Step(234): len = 4.36289e+06, overlap = 445.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.27633e-05
PHY-3002 : Step(235): len = 4.42519e+06, overlap = 436.25
PHY-3002 : Step(236): len = 4.50657e+06, overlap = 436.688
PHY-3002 : Step(237): len = 4.55077e+06, overlap = 441.094
PHY-3002 : Step(238): len = 4.57519e+06, overlap = 445.688
PHY-3002 : Step(239): len = 4.60135e+06, overlap = 458.781
PHY-3002 : Step(240): len = 4.63168e+06, overlap = 445.25
PHY-3002 : Step(241): len = 4.63914e+06, overlap = 430.156
PHY-3002 : Step(242): len = 4.64355e+06, overlap = 416.719
PHY-3002 : Step(243): len = 4.65509e+06, overlap = 419.438
PHY-3002 : Step(244): len = 4.66571e+06, overlap = 418.062
PHY-3002 : Step(245): len = 4.66424e+06, overlap = 411.906
PHY-3002 : Step(246): len = 4.66312e+06, overlap = 390.875
PHY-3002 : Step(247): len = 4.66876e+06, overlap = 390.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.13664e-05
PHY-3002 : Step(248): len = 4.71175e+06, overlap = 386.125
PHY-3002 : Step(249): len = 4.79413e+06, overlap = 385.625
PHY-3002 : Step(250): len = 4.84935e+06, overlap = 398.062
PHY-3002 : Step(251): len = 4.88327e+06, overlap = 406.312
PHY-3002 : Step(252): len = 4.92058e+06, overlap = 378
PHY-3002 : Step(253): len = 4.94917e+06, overlap = 376.688
PHY-3002 : Step(254): len = 4.96686e+06, overlap = 373.281
PHY-3002 : Step(255): len = 4.99104e+06, overlap = 370.719
PHY-3002 : Step(256): len = 5.01076e+06, overlap = 370.562
PHY-3002 : Step(257): len = 5.02335e+06, overlap = 377.969
PHY-3002 : Step(258): len = 5.0337e+06, overlap = 364.188
PHY-3002 : Step(259): len = 5.04744e+06, overlap = 369.969
PHY-3002 : Step(260): len = 5.05155e+06, overlap = 375.719
PHY-3002 : Step(261): len = 5.06091e+06, overlap = 379.375
PHY-3002 : Step(262): len = 5.06537e+06, overlap = 369
PHY-3002 : Step(263): len = 5.0665e+06, overlap = 357.969
PHY-3002 : Step(264): len = 5.0713e+06, overlap = 365.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.83007e-05
PHY-3002 : Step(265): len = 5.09436e+06, overlap = 367.656
PHY-3002 : Step(266): len = 5.1633e+06, overlap = 391.25
PHY-3002 : Step(267): len = 5.19235e+06, overlap = 400.281
PHY-3002 : Step(268): len = 5.22709e+06, overlap = 390.938
PHY-3002 : Step(269): len = 5.25112e+06, overlap = 397.438
PHY-3002 : Step(270): len = 5.28371e+06, overlap = 411.844
PHY-3002 : Step(271): len = 5.30597e+06, overlap = 404.812
PHY-3002 : Step(272): len = 5.33284e+06, overlap = 399.25
PHY-3002 : Step(273): len = 5.35802e+06, overlap = 411.031
PHY-3002 : Step(274): len = 5.3769e+06, overlap = 387.562
PHY-3002 : Step(275): len = 5.38284e+06, overlap = 387.469
PHY-3002 : Step(276): len = 5.38791e+06, overlap = 370.406
PHY-3002 : Step(277): len = 5.39938e+06, overlap = 373.344
PHY-3002 : Step(278): len = 5.41082e+06, overlap = 369.438
PHY-3002 : Step(279): len = 5.42142e+06, overlap = 363.656
PHY-3002 : Step(280): len = 5.43031e+06, overlap = 372.656
PHY-3002 : Step(281): len = 5.43582e+06, overlap = 387.719
PHY-3002 : Step(282): len = 5.43524e+06, overlap = 385.25
PHY-3002 : Step(283): len = 5.43378e+06, overlap = 385.812
OPT-1001 : Total overflow 1935.97 peak overflow 24.12
PHY-3001 : Spreading for sector grids.
PHY-3001 : Iter 1: 6 overflows spread with total dist 3946 and max dist 352.
PHY-3001 : End spreading;  0.458585s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (187.4%)

OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 1935.28 peak overflow 24.12
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 71651 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.939727s wall, 2.937500s user + 0.000000s system = 2.937500s CPU (99.9%)

OPT-1001 : 20 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM3.
PHY-3001 : Initial placement ...
PHY-3001 : eco pad cells: 107 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 53885 has valid locations, 193 needs to be replaced
PHY-3001 : design contains 54210 instances, 28339 luts, 18680 seqs, 6512 slices, 650 macros(6890 instances: 1472 mslices 5040 lslices)
PHY-3001 : Huge net u_ahb_cnn/u_ov5640_hdmi/rst_n with 7139 pins
PHY-3001 : Huge net u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/data_in_valid with 2435 pins
PHY-3001 : Huge net ulogic/H8bdt6 with 1748 pins
PHY-3001 : Found 25 cells with 1 region constraints.
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 5.52265e+06
PHY-3001 : Run with size of 5
PHY-3001 : Cell area utilization is 75%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_r/q_m[2] is skipped due to 0 input or output
PHY-1001 : Reuse net number 923/68673.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6.30806e+06, over cnt = 7648(6%), over = 49479, worst = 66
PHY-1001 : End global iterations;  2.457468s wall, 6.015625s user + 0.156250s system = 6.171875s CPU (251.1%)

PHY-1001 : Congestion index: top1 = 206.88, top5 = 146.74, top10 = 116.94, top15 = 99.26.
PHY-3001 : End congestion estimation;  3.217935s wall, 6.781250s user + 0.156250s system = 6.937500s CPU (215.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM3.
TMR-2506 : Build timing graph completely. Port num: 52, tpin num: 286095, tnet num: 71824, tinst num: 54281, tnode num: 346955, tedge num: 517910.
TMR-2508 : Levelizing timing graph completed, there are 207 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  5.617952s wall, 5.453125s user + 0.156250s system = 5.609375s CPU (99.8%)

RUN-1004 : used memory is 2364 MB, reserved memory is 2481 MB, peak memory is 2640 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 71824 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 9 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  8.564615s wall, 8.359375s user + 0.203125s system = 8.562500s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(284): len = 5.52041e+06, overlap = 372.938
PHY-3002 : Step(285): len = 5.52103e+06, overlap = 374.156
PHY-3002 : Step(286): len = 5.52187e+06, overlap = 375.281
PHY-3002 : Step(287): len = 5.52261e+06, overlap = 375.344
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.68458e-05
PHY-3002 : Step(288): len = 5.52278e+06, overlap = 374.375
PHY-3002 : Step(289): len = 5.52299e+06, overlap = 373.406
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.36916e-05
PHY-3002 : Step(290): len = 5.52323e+06, overlap = 373.812
PHY-3002 : Step(291): len = 5.52357e+06, overlap = 373.781
OPT-1001 : Total overflow 1938.09 peak overflow 24.12
PHY-3001 : Spreading for sector grids.
PHY-3001 : End spreading;  0.221914s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (288.7%)

PHY-3001 : Final: Len = 5.52357e+06, Over = 373.781
PHY-3001 : End incremental placement;  13.905466s wall, 18.578125s user + 0.562500s system = 19.140625s CPU (137.6%)

OPT-1001 : Total overflow 1938.09 peak overflow 24.12
OPT-1001 : End high-fanout net optimization;  18.689754s wall, 23.781250s user + 0.562500s system = 24.343750s CPU (130.3%)

OPT-1001 : Current memory(MB): used = 2623, reserve = 2714, peak = 2641.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_r/q_m[2] is skipped due to 0 input or output
PHY-1001 : Reuse net number 26080/68673.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6.30747e+06, over cnt = 7613(6%), over = 48954, worst = 66
PHY-1002 : len = 6.66021e+06, over cnt = 7407(5%), over = 34849, worst = 57
PHY-1002 : len = 6.99365e+06, over cnt = 5027(4%), over = 18466, worst = 57
PHY-1002 : len = 7.16936e+06, over cnt = 3070(2%), over = 9458, worst = 45
PHY-1002 : len = 7.22506e+06, over cnt = 1748(1%), over = 4426, worst = 35
PHY-1001 : End global iterations;  36.429223s wall, 45.484375s user + 0.093750s system = 45.578125s CPU (125.1%)

PHY-1001 : Congestion index: top1 = 169.09, top5 = 125.34, top10 = 103.37, top15 = 90.51.
OPT-1001 : End congestion update;  37.241108s wall, 46.281250s user + 0.109375s system = 46.390625s CPU (124.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 71824 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.824390s wall, 2.796875s user + 0.015625s system = 2.812500s CPU (99.6%)

OPT-0007 : Start: WNS -459 TNS -1472 NUM_FEPS 5
OPT-0007 : Iter 1: improved WNS -459 TNS -1472 NUM_FEPS 5 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  40.156626s wall, 49.171875s user + 0.125000s system = 49.296875s CPU (122.8%)

OPT-1001 : Current memory(MB): used = 2588, reserve = 2677, peak = 2641.
OPT-1001 : Start remap optimization ...
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 71824 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.781256s wall, 2.781250s user + 0.000000s system = 2.781250s CPU (100.0%)

OPT-0007 : Start: WNS -459 TNS -1472 NUM_FEPS 5
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_r/q_m[2] is skipped due to 0 input or output
PHY-1001 : Reuse net number 26292/68673.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 7.22506e+06, over cnt = 1748(1%), over = 4426, worst = 35
PHY-1002 : len = 7.2221e+06, over cnt = 1612(1%), over = 3292, worst = 19
PHY-1002 : len = 7.21243e+06, over cnt = 1297(1%), over = 2321, worst = 16
PHY-1002 : len = 7.2195e+06, over cnt = 1123(0%), over = 1901, worst = 8
PHY-1002 : len = 7.23438e+06, over cnt = 1018(0%), over = 1751, worst = 6
PHY-1001 : End global iterations;  13.094284s wall, 15.515625s user + 0.015625s system = 15.531250s CPU (118.6%)

PHY-1001 : Congestion index: top1 = 167.41, top5 = 123.91, top10 = 102.25, top15 = 89.58.
OPT-1001 : End congestion update;  13.927918s wall, 16.359375s user + 0.015625s system = 16.375000s CPU (117.6%)

OPT-1001 : RemapOpt: identify 6 lut pair candidates and remap 5 pairs successfully
PHY-1001 : Populate physical database on model CortexM3.
OPT-1001 : Update timing in Manhattan mode
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM3.
TMR-2506 : Build timing graph completely. Port num: 52, tpin num: 286102, tnet num: 71824, tinst num: 54281, tnode num: 346962, tedge num: 517924.
TMR-2508 : Levelizing timing graph completed, there are 207 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  6.319666s wall, 5.656250s user + 0.078125s system = 5.734375s CPU (90.7%)

RUN-1004 : used memory is 2320 MB, reserved memory is 2465 MB, peak memory is 2641 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 71824 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 9 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  9.253485s wall, 8.531250s user + 0.140625s system = 8.671875s CPU (93.7%)

OPT-1001 : End remap optimization;  2.858900s wall, 2.859375s user + 0.000000s system = 2.859375s CPU (100.0%)

OPT-1001 : End physical optimization;  85.290015s wall, 101.406250s user + 0.859375s system = 102.265625s CPU (119.9%)

PHY-3001 : Start packing ...
SYN-4011 : Packing model "CortexM3" (AL_USER_NORMAL) with 44080/51574 primitive instances ...
SYN-1032 : 57764/11209 useful/useless nets, 29301/0 useful/useless insts
PHY-3001 : End packing;  8.838082s wall, 8.671875s user + 0.062500s system = 8.734375s CPU (98.8%)

PHY-1001 : Populate physical database on model CortexM3.
RUN-1001 : There are total 29001 instances
RUN-1001 : 1472 mslices, 26847 lslices, 107 pads, 137 brams, 34 dsps
RUN-1001 : There are total 57464 nets
RUN-6002 WARNING: There are 6 undriven nets.
RUN-6003 WARNING: There are 6 nets without any pin.
RUN-1001 : 34520 nets have 2 pins
RUN-1001 : 15023 nets have [3 - 5] pins
RUN-1001 : 5430 nets have [6 - 10] pins
RUN-1001 : 1227 nets have [11 - 20] pins
RUN-1001 : 1205 nets have [21 - 99] pins
RUN-1001 : 53 nets have 100+ pins
PHY-3001 : design contains 28998 instances, 28319 slices, 650 macros(6890 instances: 1472 mslices 5040 lslices)
PHY-3001 : Huge net u_ahb_cnn/u_ov5640_hdmi/rst_n with 4456 pins
PHY-3001 : Huge net u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/data_in_valid with 1907 pins
PHY-3001 : Huge net ulogic/H8bdt6 with 1434 pins
PHY-3001 : Found 17 cells with 1 region constraints.
PHY-3001 : Cell area utilization is 77%
PHY-3001 : After packing: Len = 5.58768e+06, Over = 810.375
PHY-3001 : Run with size of 5
PHY-3001 : Cell area utilization is 77%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_r/q_m[2] is skipped due to 0 input or output
PHY-1001 : Reuse net number 20528/57464.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 7.21546e+06, over cnt = 2682(2%), over = 4868, worst = 9
PHY-1002 : len = 7.21779e+06, over cnt = 2314(1%), over = 3809, worst = 9
PHY-1002 : len = 7.23493e+06, over cnt = 1675(1%), over = 2742, worst = 9
PHY-1002 : len = 7.25538e+06, over cnt = 1209(0%), over = 2076, worst = 8
PHY-1002 : len = 7.27102e+06, over cnt = 1031(0%), over = 1825, worst = 7
PHY-1001 : End global iterations;  14.412895s wall, 17.890625s user + 0.046875s system = 17.937500s CPU (124.5%)

PHY-1001 : Congestion index: top1 = 167.25, top5 = 124.24, top10 = 102.73, top15 = 89.97.
PHY-3001 : End congestion estimation;  15.575355s wall, 19.046875s user + 0.062500s system = 19.109375s CPU (122.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM3.
TMR-2506 : Build timing graph completely. Port num: 52, tpin num: 246669, tnet num: 60615, tinst num: 29069, tnode num: 297635, tedge num: 475221.
TMR-2508 : Levelizing timing graph completed, there are 205 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  11.319728s wall, 11.265625s user + 0.062500s system = 11.328125s CPU (100.1%)

RUN-1004 : used memory is 2636 MB, reserved memory is 2772 MB, peak memory is 2843 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 60615 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 9 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  14.045659s wall, 13.953125s user + 0.093750s system = 14.046875s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.07628e-06
PHY-3002 : Step(292): len = 5.51174e+06, overlap = 740
PHY-3002 : Step(293): len = 5.49809e+06, overlap = 660.375
PHY-3002 : Step(294): len = 5.35042e+06, overlap = 648.75
PHY-3002 : Step(295): len = 5.28797e+06, overlap = 641.25
PHY-3002 : Step(296): len = 5.2021e+06, overlap = 640.625
PHY-3002 : Step(297): len = 5.14647e+06, overlap = 636.125
PHY-3002 : Step(298): len = 5.06538e+06, overlap = 626.125
PHY-3002 : Step(299): len = 4.97088e+06, overlap = 620.875
PHY-3002 : Step(300): len = 4.89322e+06, overlap = 624.625
PHY-3002 : Step(301): len = 4.83599e+06, overlap = 623.125
PHY-3002 : Step(302): len = 4.79476e+06, overlap = 616.25
PHY-3002 : Step(303): len = 4.74976e+06, overlap = 625.125
PHY-3002 : Step(304): len = 4.712e+06, overlap = 630.125
PHY-3002 : Step(305): len = 4.67923e+06, overlap = 629.75
PHY-3002 : Step(306): len = 4.64548e+06, overlap = 622.125
PHY-3002 : Step(307): len = 4.61456e+06, overlap = 625.25
PHY-3002 : Step(308): len = 4.57528e+06, overlap = 631.875
PHY-3002 : Step(309): len = 4.54552e+06, overlap = 629.75
PHY-3002 : Step(310): len = 4.52126e+06, overlap = 633.75
PHY-3002 : Step(311): len = 4.49995e+06, overlap = 650.25
PHY-3002 : Step(312): len = 4.48122e+06, overlap = 659.375
PHY-3002 : Step(313): len = 4.45674e+06, overlap = 673.875
PHY-3002 : Step(314): len = 4.44094e+06, overlap = 675
PHY-3002 : Step(315): len = 4.42848e+06, overlap = 680.75
PHY-3002 : Step(316): len = 4.41542e+06, overlap = 687.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.15256e-06
PHY-3002 : Step(317): len = 4.41174e+06, overlap = 689
PHY-3002 : Step(318): len = 4.41997e+06, overlap = 680.25
PHY-3002 : Step(319): len = 4.44409e+06, overlap = 659.875
PHY-3002 : Step(320): len = 4.46916e+06, overlap = 646.625
PHY-3002 : Step(321): len = 4.48297e+06, overlap = 636.625
PHY-3002 : Step(322): len = 4.49107e+06, overlap = 634.375
PHY-3002 : Step(323): len = 4.49434e+06, overlap = 632.625
PHY-3002 : Step(324): len = 4.49917e+06, overlap = 632.125
PHY-3002 : Step(325): len = 4.49481e+06, overlap = 644
PHY-3002 : Step(326): len = 4.4922e+06, overlap = 648.5
PHY-3002 : Step(327): len = 4.48853e+06, overlap = 650.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.30513e-06
PHY-3002 : Step(328): len = 4.50066e+06, overlap = 651.375
PHY-3002 : Step(329): len = 4.52128e+06, overlap = 648.875
PHY-3002 : Step(330): len = 4.54121e+06, overlap = 645.875
PHY-3002 : Step(331): len = 4.54122e+06, overlap = 640.625
PHY-3002 : Step(332): len = 4.54342e+06, overlap = 639.5
PHY-3002 : Step(333): len = 4.5464e+06, overlap = 634.375
PHY-3002 : Step(334): len = 4.55011e+06, overlap = 626.625
PHY-3002 : Step(335): len = 4.56115e+06, overlap = 626
PHY-3002 : Step(336): len = 4.58016e+06, overlap = 616.25
PHY-3002 : Step(337): len = 4.59802e+06, overlap = 618.5
PHY-3002 : Step(338): len = 4.60649e+06, overlap = 602.875
PHY-3002 : Step(339): len = 4.60306e+06, overlap = 605.375
PHY-3002 : Step(340): len = 4.60361e+06, overlap = 604.75
PHY-3002 : Step(341): len = 4.59088e+06, overlap = 605.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.66103e-05
PHY-3002 : Step(342): len = 4.59868e+06, overlap = 595.75
PHY-3002 : Step(343): len = 4.61042e+06, overlap = 588.75
PHY-3002 : Step(344): len = 4.62359e+06, overlap = 583.5
PHY-3002 : Step(345): len = 4.63548e+06, overlap = 590.75
PHY-3002 : Step(346): len = 4.63593e+06, overlap = 587.25
PHY-3002 : Step(347): len = 4.63823e+06, overlap = 590.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.97194e-05
PHY-3002 : Step(348): len = 4.6457e+06, overlap = 587.5
PHY-3002 : Step(349): len = 4.67067e+06, overlap = 593.125
PHY-3002 : Step(350): len = 4.71827e+06, overlap = 600.125
PHY-3002 : Step(351): len = 4.71778e+06, overlap = 599.25
PHY-3002 : Step(352): len = 4.71443e+06, overlap = 595.625
PHY-3002 : Step(353): len = 4.71337e+06, overlap = 594.875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.835676s wall, 1.078125s user + 0.093750s system = 1.171875s CPU (140.2%)

PHY-3001 : Trial Legalized: Len = 6.0963e+06
PHY-3001 : Run with size of 5
PHY-3001 : Cell area utilization is 76%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_r/q_m[2] is skipped due to 0 input or output
PHY-1001 : Reuse net number 934/57464.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 7.4417e+06, over cnt = 8708(6%), over = 16000, worst = 9
PHY-1002 : len = 7.57296e+06, over cnt = 5468(4%), over = 8760, worst = 9
PHY-1002 : len = 7.6679e+06, over cnt = 2915(2%), over = 4598, worst = 8
PHY-1002 : len = 7.73875e+06, over cnt = 1086(0%), over = 1743, worst = 8
PHY-1002 : len = 7.762e+06, over cnt = 489(0%), over = 774, worst = 7
PHY-1001 : End global iterations;  11.890973s wall, 30.687500s user + 0.171875s system = 30.859375s CPU (259.5%)

PHY-1001 : Congestion index: top1 = 101.31, top5 = 92.54, top10 = 87.64, top15 = 83.86.
PHY-3001 : End congestion estimation;  13.264034s wall, 32.015625s user + 0.218750s system = 32.234375s CPU (243.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 60615 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.728722s wall, 2.718750s user + 0.015625s system = 2.734375s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.54309e-06
PHY-3002 : Step(354): len = 5.86688e+06, overlap = 20.75
PHY-3002 : Step(355): len = 5.46309e+06, overlap = 97.25
PHY-3002 : Step(356): len = 5.26884e+06, overlap = 146.25
PHY-3002 : Step(357): len = 5.1507e+06, overlap = 192
PHY-3002 : Step(358): len = 5.07997e+06, overlap = 221
PHY-3002 : Step(359): len = 5.02567e+06, overlap = 250.625
PHY-3002 : Step(360): len = 4.9927e+06, overlap = 270.25
PHY-3002 : Step(361): len = 4.96872e+06, overlap = 283.875
PHY-3002 : Step(362): len = 4.94239e+06, overlap = 300.5
PHY-3002 : Step(363): len = 4.92178e+06, overlap = 319.375
PHY-3002 : Step(364): len = 4.90979e+06, overlap = 333.875
PHY-3002 : Step(365): len = 4.89975e+06, overlap = 340
PHY-3002 : Step(366): len = 4.8936e+06, overlap = 349.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.08618e-06
PHY-3002 : Step(367): len = 4.90476e+06, overlap = 349.75
PHY-3002 : Step(368): len = 4.92284e+06, overlap = 349
PHY-3002 : Step(369): len = 4.94499e+06, overlap = 347.375
PHY-3002 : Step(370): len = 4.9545e+06, overlap = 352.5
PHY-3002 : Step(371): len = 4.96271e+06, overlap = 352.875
PHY-3002 : Step(372): len = 4.9681e+06, overlap = 352.75
PHY-3002 : Step(373): len = 4.96778e+06, overlap = 352.625
PHY-3002 : Step(374): len = 4.96739e+06, overlap = 353
PHY-3002 : Step(375): len = 4.96252e+06, overlap = 354.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.67705e-05
PHY-3002 : Step(376): len = 4.98189e+06, overlap = 356.25
PHY-3002 : Step(377): len = 4.99455e+06, overlap = 355.75
PHY-3002 : Step(378): len = 4.99816e+06, overlap = 352.5
PHY-3002 : Step(379): len = 5.00058e+06, overlap = 351.5
PHY-3002 : Step(380): len = 4.99998e+06, overlap = 349.125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  2.901275s wall, 2.906250s user + 0.000000s system = 2.906250s CPU (100.2%)

PHY-3001 : Legalized: Len = 5.66012e+06, Over = 0
PHY-3001 : Design contains 252 ce signals.
PHY-3001 : Spreading for sector grids.
PHY-3001 : Iter 1: 1 overflows spread with total dist 4594 and max dist 540.
PHY-3001 : Spreading for clock grids.
PHY-3001 : clock grid count for 28 x 6 grids
PHY-3001 : Spreading for plb grids.
PHY-3001 : Iter 1: 2457 overflows spread with total dist 55290 and max dist 114.
PHY-3001 : Iter 2: 16 overflows spread with total dist 606 and max dist 64.
PHY-3001 : total displace: 51468, max displace: 114.
PHY-3001 : End spreading;  3.721639s wall, 3.703125s user + 0.000000s system = 3.703125s CPU (99.5%)

PHY-3001 : Final: Len = 5.75672e+06, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_r/q_m[2] is skipped due to 0 input or output
PHY-1001 : Reuse net number 7726/57464.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 7.11598e+06, over cnt = 7642(6%), over = 13631, worst = 9
PHY-1002 : len = 7.23115e+06, over cnt = 4665(3%), over = 7319, worst = 9
PHY-1002 : len = 7.33563e+06, over cnt = 1912(1%), over = 2991, worst = 8
PHY-1002 : len = 7.3832e+06, over cnt = 733(0%), over = 1168, worst = 8
PHY-1002 : len = 7.40347e+06, over cnt = 249(0%), over = 427, worst = 6
PHY-1001 : End global iterations;  10.463691s wall, 26.312500s user + 0.109375s system = 26.421875s CPU (252.5%)

PHY-1001 : Congestion index: top1 = 96.17, top5 = 87.62, top10 = 82.85, top15 = 79.35.
PHY-1001 : End incremental global routing;  11.566768s wall, 27.421875s user + 0.109375s system = 27.531250s CPU (238.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 60615 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.840345s wall, 2.843750s user + 0.000000s system = 2.843750s CPU (100.1%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM3.
PHY-3001 : Initial placement ...
PHY-3001 : eco pad cells: 107 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 28864 has valid locations, 12 needs to be replaced
PHY-3001 : design contains 29008 instances, 28329 slices, 650 macros(6890 instances: 1472 mslices 5040 lslices)
PHY-3001 : Huge net u_ahb_cnn/u_ov5640_hdmi/rst_n with 4460 pins
PHY-3001 : Huge net u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/data_in_valid with 2435 pins
PHY-3001 : Huge net ulogic/H8bdt6 with 1434 pins
PHY-3001 : Found 26 cells with 1 region constraints.
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 5.75928e+06
PHY-3001 : Run with size of 5
PHY-3001 : Cell area utilization is 77%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_r/q_m[2] is skipped due to 0 input or output
PHY-1001 : Reuse net number 44586/57482.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 7.40576e+06, over cnt = 269(0%), over = 456, worst = 6
PHY-1002 : len = 7.4108e+06, over cnt = 117(0%), over = 128, worst = 2
PHY-1002 : len = 7.41331e+06, over cnt = 28(0%), over = 31, worst = 2
PHY-1002 : len = 7.41366e+06, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 7.41408e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  1.945392s wall, 2.093750s user + 0.000000s system = 2.093750s CPU (107.6%)

PHY-1001 : Congestion index: top1 = 96.15, top5 = 87.58, top10 = 82.83, top15 = 79.34.
PHY-3001 : End congestion estimation;  3.082854s wall, 3.218750s user + 0.000000s system = 3.218750s CPU (104.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM3.
TMR-2506 : Build timing graph completely. Port num: 52, tpin num: 246743, tnet num: 60633, tinst num: 29079, tnode num: 297739, tedge num: 475333.
TMR-2508 : Levelizing timing graph completed, there are 205 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  11.267138s wall, 11.265625s user + 0.015625s system = 11.281250s CPU (100.1%)

RUN-1004 : used memory is 2830 MB, reserved memory is 2938 MB, peak memory is 2843 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 60633 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 9 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  13.923516s wall, 13.906250s user + 0.031250s system = 13.937500s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(381): len = 5.75904e+06, overlap = 0.25
PHY-3002 : Step(382): len = 5.75904e+06, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015173s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (103.0%)

PHY-3001 : Legalized: Len = 5.75913e+06, Over = 0
PHY-3001 : Design contains 252 ce signals.
PHY-3001 : Spreading for sector grids.
PHY-3001 : Spreading for clock grids.
PHY-3001 : clock grid count for 28 x 6 grids
PHY-3001 : Spreading for plb grids.
PHY-3001 : Iter 1: 14 overflows spread with total dist 124 and max dist 30.
PHY-3001 : total displace: 124, max displace: 30.
PHY-3001 : End spreading;  0.797205s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (100.0%)

PHY-3001 : Final: Len = 5.75919e+06, Over = 0
PHY-3001 : End incremental placement;  19.182419s wall, 19.281250s user + 0.062500s system = 19.343750s CPU (100.8%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  35.943661s wall, 51.875000s user + 0.203125s system = 52.078125s CPU (144.9%)

OPT-1001 : Current memory(MB): used = 2830, reserve = 2936, peak = 2844.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_r/q_m[2] is skipped due to 0 input or output
PHY-1001 : Reuse net number 44568/57482.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 7.41357e+06, over cnt = 22(0%), over = 25, worst = 2
PHY-1002 : len = 7.4139e+06, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 7.41394e+06, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 7.414e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 7.414e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  1.830931s wall, 1.843750s user + 0.015625s system = 1.859375s CPU (101.6%)

PHY-1001 : Congestion index: top1 = 96.15, top5 = 87.58, top10 = 82.83, top15 = 79.33.
OPT-1001 : End congestion update;  3.115573s wall, 3.125000s user + 0.015625s system = 3.140625s CPU (100.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 60633 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.642666s wall, 2.640625s user + 0.000000s system = 2.640625s CPU (99.9%)

OPT-0007 : Start: WNS 469 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 766 TNS 0 NUM_FEPS 0 with 72 cells processed and 10427 slack improved
OPT-0007 : Iter 2: improved WNS 842 TNS 0 NUM_FEPS 0 with 134 cells processed and 14633 slack improved
OPT-0007 : Iter 3: improved WNS 842 TNS 0 NUM_FEPS 0 with 98 cells processed and 7098 slack improved
OPT-0007 : Iter 4: improved WNS 842 TNS 0 NUM_FEPS 0 with 76 cells processed and 5045 slack improved
OPT-0007 : Iter 5: improved WNS 842 TNS 0 NUM_FEPS 0 with 30 cells processed and 1691 slack improved
OPT-1001 : End path based optimization;  9.323463s wall, 9.265625s user + 0.015625s system = 9.281250s CPU (99.5%)

OPT-1001 : Current memory(MB): used = 2831, reserve = 2937, peak = 2844.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 60633 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  3.102633s wall, 3.109375s user + 0.000000s system = 3.109375s CPU (100.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : Start: WNS 842 TNS 0 NUM_FEPS 0
OPT-1001 : Successfully optimized 1403 instances
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  3.031221s wall, 3.031250s user + 0.000000s system = 3.031250s CPU (100.0%)

OPT-1001 : Successfully optimized 949 instances
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  3.012741s wall, 3.015625s user + 0.000000s system = 3.015625s CPU (100.1%)

OPT-1001 : Stop: WNS 1740 TNS 0 NUM_FEPS 0
OPT-1001 : End pin optimization;  14.136600s wall, 14.093750s user + 0.000000s system = 14.093750s CPU (99.7%)

PHY-1001 : Beeline DP, 2573 out of 9009 (28.56)%; hop = 3870.
PHY-1001 : Beeline DP, 959 out of 6766 (14.17)%; hop = 1451.
PHY-1001 : Beeline DP, 584 out of 6338 (9.21)%; hop = 897.
PHY-1001 : Beeline DP, 450 out of 6175 (7.29)%; hop = 696.
PHY-1001 : Beeline DP, 382 out of 6128 (6.23)%; hop = 589.
PHY-1001 : Beeline optimization intraPLB, 3348 1-hop(69.75%), 1226 2-hop(25.54%), 112 3-hop( 2.33%), 114 others ( 2.38%)
PHY-1001 :  10.852177s wall, 10.828125s user + 0.000000s system = 10.828125s CPU (99.8%)

RUN-1001 : Beeline optimization outerPLB: 1-hop 4316, 2-hop 7423, 3-hop 4051, 4-hop 1169, other 3655 
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 60633 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.616401s wall, 2.609375s user + 0.000000s system = 2.609375s CPU (99.7%)

OPT-1001 : Stop: WNS 1636 TNS 0 NUM_FEPS 0
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_r/q_m[2] is skipped due to 0 input or output
PHY-1001 : Reuse net number 36474/57482.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 7.42765e+06, over cnt = 3218(2%), over = 4468, worst = 7
PHY-1002 : len = 7.44952e+06, over cnt = 1764(1%), over = 2347, worst = 7
PHY-1002 : len = 7.48525e+06, over cnt = 523(0%), over = 706, worst = 6
PHY-1002 : len = 7.49638e+06, over cnt = 165(0%), over = 237, worst = 6
PHY-1002 : len = 7.49909e+06, over cnt = 93(0%), over = 118, worst = 3
PHY-1001 : End global iterations;  4.018646s wall, 8.343750s user + 0.125000s system = 8.468750s CPU (210.7%)

PHY-1001 : Congestion index: top1 = 95.81, top5 = 87.28, top10 = 82.60, top15 = 79.22.
PHY-1001 : End incremental global routing;  5.397789s wall, 9.734375s user + 0.125000s system = 9.859375s CPU (182.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 60633 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.746790s wall, 2.750000s user + 0.000000s system = 2.750000s CPU (100.1%)

PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_r/q_m[2] is skipped due to 0 input or output
PHY-1001 : Reuse net number 41744/57482.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 7.49909e+06, over cnt = 93(0%), over = 118, worst = 3
PHY-1002 : len = 7.49973e+06, over cnt = 70(0%), over = 82, worst = 3
PHY-1002 : len = 7.50075e+06, over cnt = 15(0%), over = 15, worst = 1
PHY-1002 : len = 7.50104e+06, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 7.50114e+06, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End global iterations;  1.965031s wall, 2.125000s user + 0.000000s system = 2.125000s CPU (108.1%)

PHY-1001 : Congestion index: top1 = 95.85, top5 = 87.27, top10 = 82.57, top15 = 79.18.
RUN-1001 : top one percent high-util tile is with util 91 and average util is 95.477612
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 60633 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.635396s wall, 2.640625s user + 0.000000s system = 2.640625s CPU (100.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 1636 TNS 0 NUM_FEPS 0
RUN-1001 :   Local congestion issue exists, and most congested 1% tile average routing util is 95.477612
OPT-1002 :   please consider adjusting placer strategy to avoid the congestion issue
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 1636ps with logic level 9 
RUN-1001 :       #2 path slack 1638ps with logic level 10 
RUN-1001 :   extra opt step will be enabled to improve QoR
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM3.
PHY-3001 : Initial placement ...
PHY-3001 : eco pad cells: 107 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 28876 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 29008 instances, 28329 slices, 650 macros(6890 instances: 1472 mslices 5040 lslices)
PHY-3001 : Huge net u_ahb_cnn/u_ov5640_hdmi/rst_n with 4460 pins
PHY-3001 : Huge net u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/data_in_valid with 2435 pins
PHY-3001 : Huge net ulogic/H8bdt6 with 1434 pins
PHY-3001 : Found 26 cells with 1 region constraints.
PHY-3001 : Cell area utilization is 77%
PHY-3001 : Initial: Len = 5.80102e+06, Over = 0
PHY-3001 : Design contains 252 ce signals.
PHY-3001 : Spreading for sector grids.
PHY-3001 : Spreading for clock grids.
PHY-3001 : clock grid count for 28 x 6 grids
PHY-3001 : Spreading for plb grids.
PHY-3001 : total displace: 0, max displace: 0.
PHY-3001 : End spreading;  0.782671s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (99.8%)

PHY-3001 : Final: Len = 5.80102e+06, Over = 0
PHY-3001 : End incremental legalization;  2.047946s wall, 2.234375s user + 0.000000s system = 2.234375s CPU (109.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 60633 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.626953s wall, 2.625000s user + 0.000000s system = 2.625000s CPU (99.9%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_r/q_m[2] is skipped due to 0 input or output
PHY-1001 : Reuse net number 41744/57482.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 7.50114e+06, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 7.50114e+06, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 7.50117e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 7.50117e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 7.50117e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  1.788677s wall, 1.781250s user + 0.000000s system = 1.781250s CPU (99.6%)

PHY-1001 : Congestion index: top1 = 95.85, top5 = 87.27, top10 = 82.57, top15 = 79.18.
OPT-1001 : End congestion update;  2.919082s wall, 2.921875s user + 0.000000s system = 2.921875s CPU (100.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 60633 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.617860s wall, 2.609375s user + 0.000000s system = 2.609375s CPU (99.7%)

OPT-0007 : Start: WNS 1636 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 1636 TNS 0 NUM_FEPS 0 with 98 cells processed and 6456 slack improved
OPT-0007 : Iter 2: improved WNS 1636 TNS 0 NUM_FEPS 0 with 30 cells processed and 1380 slack improved
OPT-0007 : Iter 3: improved WNS 1636 TNS 0 NUM_FEPS 0 with 13 cells processed and 469 slack improved
OPT-1001 : End path based optimization;  9.722754s wall, 9.718750s user + 0.000000s system = 9.718750s CPU (100.0%)

OPT-1001 : Current memory(MB): used = 2838, reserve = 2942, peak = 2850.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_r/q_m[2] is skipped due to 0 input or output
PHY-1001 : Reuse net number 41567/57482.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 7.51458e+06, over cnt = 164(0%), over = 230, worst = 5
PHY-1002 : len = 7.51611e+06, over cnt = 71(0%), over = 90, worst = 3
PHY-1002 : len = 7.51722e+06, over cnt = 16(0%), over = 21, worst = 3
PHY-1002 : len = 7.51754e+06, over cnt = 13(0%), over = 15, worst = 3
PHY-1002 : len = 7.51797e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  2.049440s wall, 2.078125s user + 0.000000s system = 2.078125s CPU (101.4%)

PHY-1001 : Congestion index: top1 = 95.85, top5 = 87.24, top10 = 82.55, top15 = 79.22.
OPT-1001 : End congestion update;  3.186765s wall, 3.218750s user + 0.000000s system = 3.218750s CPU (101.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 60633 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  3.033116s wall, 3.046875s user + 0.000000s system = 3.046875s CPU (100.5%)

OPT-0007 : Start: WNS 1636 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 1742 TNS 0 NUM_FEPS 0 with 6 cells processed and 504 slack improved
OPT-0007 : Iter 2: improved WNS 1742 TNS 0 NUM_FEPS 0 with 7 cells processed and 651 slack improved
OPT-0007 : Iter 3: improved WNS 1742 TNS 0 NUM_FEPS 0 with 5 cells processed and 609 slack improved
OPT-0007 : Iter 4: improved WNS 1742 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-0007 : Iter 5: improved WNS 1742 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End bottleneck based optimization;  8.035605s wall, 7.812500s user + 0.000000s system = 7.812500s CPU (97.2%)

OPT-1001 : Current memory(MB): used = 2838, reserve = 2942, peak = 2850.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 60633 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.617558s wall, 2.609375s user + 0.000000s system = 2.609375s CPU (99.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : Start: WNS 1742 TNS 0 NUM_FEPS 0
OPT-1001 : Successfully optimized 946 instances
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  2.615718s wall, 2.609375s user + 0.000000s system = 2.609375s CPU (99.8%)

OPT-1001 : Successfully optimized 850 instances
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  2.658818s wall, 2.656250s user + 0.000000s system = 2.656250s CPU (99.9%)

OPT-1001 : Stop: WNS 1918 TNS 0 NUM_FEPS 0
OPT-1001 : End pin optimization;  11.407018s wall, 11.406250s user + 0.000000s system = 11.406250s CPU (100.0%)

OPT-1001 : Current memory(MB): used = 2838, reserve = 2942, peak = 2850.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 60633 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.666290s wall, 2.671875s user + 0.000000s system = 2.671875s CPU (100.2%)

RUN-1001 : Start congestion update ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_r/q_m[2] is skipped due to 0 input or output
PHY-1001 : Reuse net number 41724/57482.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 7.51936e+06, over cnt = 34(0%), over = 36, worst = 2
PHY-1002 : len = 7.5195e+06, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 7.5196e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 7.5196e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 7.5196e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  1.820842s wall, 1.843750s user + 0.000000s system = 1.843750s CPU (101.3%)

PHY-1001 : Congestion index: top1 = 95.85, top5 = 87.24, top10 = 82.54, top15 = 79.22.
RUN-1001 : End congestion update;  2.963887s wall, 2.968750s user + 0.000000s system = 2.968750s CPU (100.2%)
 
RUN-1001 : design has 56 columns and 120 rows with 9 high-util (over 100 percentage) tiles versus total tile num 6720
RUN-1001 : design has 67 slices in high-util grids (21817)
RUN-1001 : 9 slices are moved successfully
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM3.
PHY-3001 : Initial placement ...
PHY-3001 : eco pad cells: 107 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 28876 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 29008 instances, 28329 slices, 650 macros(6890 instances: 1472 mslices 5040 lslices)
PHY-3001 : Huge net u_ahb_cnn/u_ov5640_hdmi/rst_n with 4460 pins
PHY-3001 : Huge net u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/data_in_valid with 2435 pins
PHY-3001 : Huge net ulogic/H8bdt6 with 1434 pins
PHY-3001 : Found 26 cells with 1 region constraints.
PHY-3001 : Cell area utilization is 77%
PHY-3001 : Initial: Len = 5.81064e+06, Over = 0
PHY-3001 : Design contains 252 ce signals.
PHY-3001 : Spreading for sector grids.
PHY-3001 : Spreading for clock grids.
PHY-3001 : clock grid count for 28 x 6 grids
PHY-3001 : Spreading for plb grids.
PHY-3001 : total displace: 0, max displace: 0.
PHY-3001 : End spreading;  0.831591s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (99.6%)

PHY-3001 : Final: Len = 5.81064e+06, Over = 0
PHY-3001 : End incremental legalization;  2.338398s wall, 2.421875s user + 0.015625s system = 2.437500s CPU (104.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 60633 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.761248s wall, 2.765625s user + 0.000000s system = 2.765625s CPU (100.2%)

RUN-1001 : Start congestion update ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_r/q_m[2] is skipped due to 0 input or output
PHY-1001 : Reuse net number 41750/57482.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 7.52046e+06, over cnt = 44(0%), over = 49, worst = 3
PHY-1002 : len = 7.52056e+06, over cnt = 18(0%), over = 18, worst = 1
PHY-1002 : len = 7.52078e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 7.52078e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 7.52078e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  2.093253s wall, 2.203125s user + 0.000000s system = 2.203125s CPU (105.2%)

PHY-1001 : Congestion index: top1 = 95.12, top5 = 87.08, top10 = 82.48, top15 = 79.20.
RUN-1001 : End congestion update;  3.378776s wall, 3.437500s user + 0.000000s system = 3.437500s CPU (101.7%)
 
RUN-1001 : design has 56 columns and 120 rows with 3 high-util (over 100 percentage) tiles versus total tile num 6720
RUN-1001 : design has 18 slices in high-util grids (21817)
RUN-1001 : 3 slices are moved successfully
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM3.
PHY-3001 : Initial placement ...
PHY-3001 : eco pad cells: 107 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 28876 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 29008 instances, 28329 slices, 650 macros(6890 instances: 1472 mslices 5040 lslices)
PHY-3001 : Huge net u_ahb_cnn/u_ov5640_hdmi/rst_n with 4460 pins
PHY-3001 : Huge net u_ahb_cnn/u_ov5640_hdmi/conv_top_u/conv2_u/data_in_valid with 2435 pins
PHY-3001 : Huge net ulogic/H8bdt6 with 1434 pins
PHY-3001 : Found 26 cells with 1 region constraints.
PHY-3001 : Cell area utilization is 77%
PHY-3001 : Initial: Len = 5.81087e+06, Over = 0
PHY-3001 : Design contains 252 ce signals.
PHY-3001 : Spreading for sector grids.
PHY-3001 : Spreading for clock grids.
PHY-3001 : clock grid count for 28 x 6 grids
PHY-3001 : Spreading for plb grids.
PHY-3001 : total displace: 0, max displace: 0.
PHY-3001 : End spreading;  0.819163s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (99.2%)

PHY-3001 : Final: Len = 5.81087e+06, Over = 0
PHY-3001 : End incremental legalization;  2.382392s wall, 2.359375s user + 0.015625s system = 2.375000s CPU (99.7%)

OPT-1001 : End congestion recovery;  28.314512s wall, 29.406250s user + 0.031250s system = 29.437500s CPU (104.0%)

OPT-1001 : Current memory(MB): used = 2836, reserve = 2945, peak = 2851.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 60633 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.656108s wall, 2.640625s user + 0.000000s system = 2.640625s CPU (99.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : Start: WNS 1918 TNS 0 NUM_FEPS 0
OPT-1001 : Successfully optimized 815 instances
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  2.765472s wall, 2.765625s user + 0.000000s system = 2.765625s CPU (100.0%)

OPT-1001 : Successfully optimized 811 instances
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  2.946063s wall, 2.937500s user + 0.000000s system = 2.937500s CPU (99.7%)

OPT-1001 : Stop: WNS 1918 TNS 0 NUM_FEPS 0
OPT-1001 : End pin optimization;  11.491981s wall, 11.421875s user + 0.015625s system = 11.437500s CPU (99.5%)

OPT-1001 : End physical optimization;  172.918476s wall, 194.234375s user + 0.390625s system = 194.625000s CPU (112.6%)

RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |      0      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |    6377     
RUN-1001 :   Yes  |  No   |  Yes  |    11396    
RUN-1001 :   Yes  |  Yes  |  No   |     917     
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    20   |  534  |     44     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 659
PHY-1001 : Populate physical database on model CortexM3.
RUN-1003 : finish command "place" in  401.817667s wall, 547.343750s user + 10.312500s system = 557.656250s CPU (138.8%)

RUN-1004 : used memory is 2817 MB, reserved memory is 2931 MB, peak memory is 2851 MB
RUN-1002 : start command "export_db ANLOGIC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ANLOGIC_place.db" in  9.064253s wall, 14.953125s user + 0.031250s system = 14.984375s CPU (165.3%)

RUN-1004 : used memory is 2817 MB, reserved memory is 2931 MB, peak memory is 2900 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Populate physical database on model CortexM3.
PHY-5032 WARNING: Clock net sdram_clk_dup_1 is not driving any valid clock pins, design could suffer from clock performance degradation or routing error.
RUN-1001 : Clock region assignment statistics:
RUN-1001 : Clock Region s_0_l [0,0][31,39]; Utilization: 12 out of 12
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                          Leading Clock                                           |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |  u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1  |        3211        |                
RUN-1001 :    1    |                                           CLK50m_syn_3                                           |         36         |                
RUN-1001 :    2    |                       PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw                        |        277         |                
RUN-1001 :    3    |                  u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref                   |         2          |                
RUN-1001 :    4    |                      PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1                       |         44         |                
RUN-1001 :    5    |                   u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1                   |         1          |                
RUN-1001 :    6    |                          PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1                           |         7          |                
RUN-1001 :    7    |       PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n5_syn_33       |         8          |                
RUN-1001 :    8    |                PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux3_syn_4                |         2          |                
RUN-1001 :    9    |                PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux4_syn_4                |         2          |                
RUN-1001 :    10   |                PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux5_syn_4                |         2          |                
RUN-1001 :    11   |                PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux6_syn_4                |         2          |                
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_0_r [32,0][55,39]; Utilization: 4 out of 12
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                          Leading Clock                                           |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |  u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1  |        2940        |                
RUN-1001 :    1    |                       PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw                        |         5          |                
RUN-1001 :    2    |                  u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin                  |         1          |                
RUN-1001 :    3    |                                         sdram_clk_dup_1                                          |         1          |                
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_l [0,40][31,79]; Utilization: 12 out of 12
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                          Leading Clock                                           |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |  u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1  |        709         |                
RUN-1001 :    1    |                                           CLK50m_syn_3                                           |        849         |                
RUN-1001 :    2    |                       PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw                        |        151         |                
RUN-1001 :    3    |                                          cam_pclk_syn_6                                          |         1          |                
RUN-1001 :    4    |                  u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref                   |         4          |                
RUN-1001 :    5    |                      PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1                       |         40         |                
RUN-1001 :    6    |                          u_ahb_cnn/u_ov5640_hdmi/u_i2c_dr/dri_clk_syn_3                          |         49         |                
RUN-1001 :    7    |                   u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1                   |         1          |                
RUN-1001 :    8    |                          PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1                           |         15         |                
RUN-1001 :    9    |            PPU/u_topBackGroundDraw/u_ahb_nameTableRam_interface/readDataMux_n_syn_51             |         17         |                
RUN-1001 :    10   |       PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n3_syn_33       |         11         |                
RUN-1001 :    11   |       PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n7_syn_33       |         10         |                
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_r [32,40][55,79]; Utilization: 7 out of 12
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                          Leading Clock                                           |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |  u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1  |        589         |                
RUN-1001 :    1    |                                           CLK50m_syn_3                                           |        474         |                
RUN-1001 :    2    |                       PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw                        |         5          |                
RUN-1001 :    3    |                                          cam_pclk_syn_6                                          |         29         |                
RUN-1001 :    4    |                          u_ahb_cnn/u_ov5640_hdmi/u_i2c_dr/dri_clk_syn_3                          |         2          |                
RUN-1001 :    5    |                   u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1                   |         4          |                
RUN-1001 :    6    |                          PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1                           |         6          |                
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_l [0,80][31,119]; Utilization: 9 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                     Leading Clock                                      |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |                                      CLK50m_syn_3                                      |        1781        |                
RUN-1001 :    1    |                  PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw                   |         1          |                
RUN-1001 :    2    |                                     cam_pclk_syn_6                                     |        149         |                
RUN-1001 :    3    |             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref              |        153         |                
RUN-1001 :    4    |                                      SWCLK_syn_3                                       |        130         |                
RUN-1001 :    5    |             u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin             |        117         |                
RUN-1001 :    6    |                 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1                  |         1          |                
RUN-1001 :    7    |              u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1              |         24         |                
RUN-1001 :    8    |  PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n1_syn_33  |         9          |                
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_r [32,80][55,119]; Utilization: 3 out of 12
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                          Leading Clock                                           |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |  u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1  |        350         |                
RUN-1001 :    1    |                                           CLK50m_syn_3                                           |        1450        |                
RUN-1001 :    2    |                          PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1                           |         1          |                
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : Populate physical database on model CortexM3.
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 29747 instances
RUN-1001 : 1472 mslices, 26857 lslices, 107 pads, 137 brams, 34 dsps
RUN-1001 : There are total 58216 nets
RUN-6002 WARNING: There are 6 undriven nets.
RUN-6003 WARNING: There are 6 nets without any pin.
RUN-1001 : 34580 nets have 2 pins
RUN-1001 : 15263 nets have [3 - 5] pins
RUN-1001 : 5531 nets have [6 - 10] pins
RUN-1001 : 1396 nets have [11 - 20] pins
RUN-1001 : 1390 nets have [21 - 99] pins
RUN-1001 : 50 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM3.
TMR-2506 : Build timing graph completely. Port num: 52, tpin num: 246743, tnet num: 60633, tinst num: 29815, tnode num: 297739, tedge num: 475333.
TMR-2508 : Levelizing timing graph completed, there are 205 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  10.631091s wall, 10.625000s user + 0.000000s system = 10.625000s CPU (99.9%)

RUN-1004 : used memory is 2832 MB, reserved memory is 2946 MB, peak memory is 2900 MB
PHY-1001 : 1472 mslices, 26857 lslices, 107 pads, 137 brams, 34 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 60633 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 9 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_r/q_m[2] is skipped due to 0 input or output
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 7.07821e+06, over cnt = 7860(6%), over = 14463, worst = 9
PHY-1002 : len = 7.18931e+06, over cnt = 4868(3%), over = 7964, worst = 9
PHY-1002 : len = 7.30088e+06, over cnt = 1956(1%), over = 3268, worst = 9
PHY-1002 : len = 7.3493e+06, over cnt = 682(0%), over = 1118, worst = 9
PHY-1002 : len = 7.37579e+06, over cnt = 8(0%), over = 14, worst = 4
PHY-1002 : len = 7.37582e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 7.37582e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 7.37582e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  13.451789s wall, 31.937500s user + 0.265625s system = 32.203125s CPU (239.4%)

PHY-1001 : Congestion index: top1 = 93.24, top5 = 85.54, top10 = 80.85, top15 = 77.52.
PHY-1001 : End global routing;  15.437369s wall, 33.281250s user + 0.265625s system = 33.546875s CPU (217.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 2848, reserve = 2955, peak = 2900.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
RUN-1001 : Constructing routing connections.
PHY-1001 : Generate nets ...
PHY-5019 WARNING: Clock net SWCLK_dup_1 is not driven by clock-capable pad SWCLK_syn_2(K16), will suffer from clock performance degradation.
PHY-5019 WARNING: Clock net cam_pclk_dup_4 is not driven by clock-capable pad cam_pclk_syn_5(J18), will suffer from clock performance degradation.
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_r/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_g/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_r/q_m[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[2] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 3458, reserve = 3676, peak = 3458.
PHY-1001 : End build detailed router design. 13.679636s wall, 51.578125s user + 0.531250s system = 52.109375s CPU (380.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Tile base routing.....
PHY-1001 : 309 nets need to preroute.
PHY-1001 : Current memory(MB): used = 3433, reserve = 3685, peak = 3458.
PHY-1001 : End phase 1; 1.814835s wall, 11.593750s user + 0.015625s system = 11.609375s CPU (639.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 781552, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 11.433790s wall, 11.281250s user + 0.078125s system = 11.359375s CPU (99.3%)

PHY-1001 : Current memory(MB): used = 3527, reserve = 3782, peak = 3527.
PHY-1001 : End phase 2; 11.467588s wall, 11.312500s user + 0.078125s system = 11.390625s CPU (99.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 78% nets.
PHY-1022 : len = 1.05496e+07, over cnt = 50581(1%), over = 53280, worst = 5, crit = 0
PHY-1001 : Current memory(MB): used = 3391, reserve = 3886, peak = 3588.
PHY-1001 : End initial routed; 81.947443s wall, 286.421875s user + 0.437500s system = 286.859375s CPU (350.1%)

PHY-1001 : Update timing.....
PHY-1001 : 7876/46313(17%) critical/total net(s).
RUN-1001 : -----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP   
RUN-1001 : -----------------------------------------
RUN-1001 :   Setup  |  -7.822   |  -8690.407  |  4604  
RUN-1001 :   Hold   |   0.115   |    0.000    |   0    
RUN-1001 : -----------------------------------------
PHY-1001 : End update timing; 23.415460s wall, 21.171875s user + 1.437500s system = 22.609375s CPU (96.6%)

PHY-1001 : Current memory(MB): used = 3119, reserve = 4545, peak = 3588.
PHY-1001 : End phase 3; 105.363017s wall, 307.593750s user + 1.875000s system = 309.468750s CPU (293.7%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Update congestion.....
PHY-1001 : top1 = 88.37(S111.62, N103.79, E97.46, W90.63, I89.04, O63.67), top5 = 80.03(S95.32, N91.82, E82.46, W76.83, I86.97, O53.15)
PHY-1001 : top10 = 75.16(S87.06, N85.16, E74.84, W69.69, I83.12, O50.23), top15 = 71.68(S81.71, N80.47, E69.85, W65.07, I80.31, O47.45)
RUN-1001 : Congestion Table:
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |    Congestion Box     |  Critical Ratio(%)  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
RUN-1001 :     North    |      88.00%      |         2          |     54.69%      |   [33 49] - [36 52]   |       69.84%        
RUN-1001 :     North    |      86.00%      |         2          |     54.10%      |  [33 104] - [36 107]  |       72.81%        
RUN-1001 :     North    |      86.00%      |         2          |     60.35%      |   [48 62] - [51 65]   |       60.31%        
RUN-1001 :     East     |      85.00%      |         2          |     56.45%      |  [46 105] - [49 108]  |       79.55%        
RUN-1001 :     East     |      92.00%      |         1          |     80.47%      |   [51 45] - [52 46]   |       93.08%        
RUN-1001 :     East     |      91.00%      |         1          |     79.69%      |   [51 47] - [52 48]   |       92.31%        
RUN-1001 :     South    |      88.00%      |         2          |     69.73%      |    [1 56] - [4 59]    |       35.14%        
RUN-1001 :     South    |      85.00%      |         2          |     76.76%      |   [50 46] - [53 49]   |       84.12%        
RUN-1001 :     South    |      85.00%      |         2          |     65.14%      |   [27 45] - [30 48]   |       63.85%        
RUN-1001 :     West     |      89.00%      |         1          |     75.78%      |     [8 0] - [9 1]     |        0.00%        
RUN-1001 :     West     |      86.00%      |         1          |     77.34%      |     [7 8] - [8 9]     |        0.00%        
RUN-1001 :     West     |      85.00%      |         1          |     71.48%      |    [5 80] - [6 81]    |       62.12%        
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
PHY-1001 : End update congestion; 2.782907s wall, 2.312500s user + 0.000000s system = 2.312500s CPU (83.1%)

PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 3241 nets with SWNS -7.726ns STNS -8012.088ns FEP 4272.
PHY-1001 : End OPT Iter 1; 4.629507s wall, 11.890625s user + 0.031250s system = 11.921875s CPU (257.5%)

PHY-1001 : ===== OPT Iter 2 =====
PHY-1001 : Processed 2397 nets with SWNS -6.793ns STNS -6266.975ns FEP 3523.
PHY-1001 : End OPT Iter 2; 10.113644s wall, 30.656250s user + 0.078125s system = 30.734375s CPU (303.9%)

PHY-1001 : ===== OPT Iter 3 =====
PHY-1001 : Processed 1366 nets with SWNS -5.488ns STNS -3908.472ns FEP 2512.
PHY-1001 : End OPT Iter 3; 20.607440s wall, 40.156250s user + 0.031250s system = 40.187500s CPU (195.0%)

PHY-1001 : ===== OPT Iter 4 =====
PHY-1001 : Processed 611 nets with SWNS -3.803ns STNS -558.965ns FEP 609.
PHY-1001 : End OPT Iter 4; 13.813643s wall, 21.765625s user + 0.000000s system = 21.765625s CPU (157.6%)

PHY-1001 : ===== OPT Iter 5 =====
PHY-1001 : Processed 270 nets with SWNS -2.905ns STNS -399.998ns FEP 437.
PHY-1001 : End OPT Iter 5; 21.292544s wall, 24.203125s user + 0.000000s system = 24.203125s CPU (113.7%)

PHY-1001 : ===== OPT Iter 6 =====
PHY-1001 : Processed 333 pins with SWNS -0.338ns STNS -0.338ns FEP 1.
PHY-1001 : End OPT Iter 6; 18.849777s wall, 18.609375s user + 0.015625s system = 18.625000s CPU (98.8%)

PHY-1022 : len = 1.1794e+07, over cnt = 57642(2%), over = 62140, worst = 5, crit = 6
PHY-1001 : End optimize timing; 91.200028s wall, 149.171875s user + 0.156250s system = 149.328125s CPU (163.7%)

PHY-0007 : Phase: 4; Congestion: {88.37, 80.03, 75.16, 71.68}; Timing: {-0.338ns, -0.338ns, 1}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.18555e+07, over cnt = 40559(1%), over = 42775, worst = 5, crit = 1
PHY-1001 : End DR Iter 1; 67.756335s wall, 324.500000s user + 0.500000s system = 325.000000s CPU (479.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.20601e+07, over cnt = 26260(1%), over = 27268, worst = 5, crit = 0
PHY-1001 : End DR Iter 2; 65.191680s wall, 283.828125s user + 0.281250s system = 284.109375s CPU (435.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.2336e+07, over cnt = 15440(0%), over = 15877, worst = 5, crit = 0
PHY-1001 : End DR Iter 3; 60.889393s wall, 150.546875s user + 0.250000s system = 150.796875s CPU (247.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.25955e+07, over cnt = 8851(0%), over = 9022, worst = 3, crit = 0
PHY-1001 : End DR Iter 4; 48.591423s wall, 102.015625s user + 0.062500s system = 102.078125s CPU (210.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.28144e+07, over cnt = 5036(0%), over = 5099, worst = 2, crit = 0
PHY-1001 : End DR Iter 5; 47.356893s wall, 89.046875s user + 0.093750s system = 89.140625s CPU (188.2%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.29235e+07, over cnt = 3641(0%), over = 3675, worst = 2, crit = 0
PHY-1001 : End DR Iter 6; 33.693209s wall, 43.468750s user + 0.031250s system = 43.500000s CPU (129.1%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.29939e+07, over cnt = 2277(0%), over = 2290, worst = 2, crit = 0
PHY-1001 : End DR Iter 7; 43.769662s wall, 61.562500s user + 0.046875s system = 61.609375s CPU (140.8%)

PHY-1001 : Update congestion.....
PHY-1001 : Marking 10 (0.15%) hot zones with cutoff utilization 80.56.
PHY-1001 : top1 = 77.16(S90.08, N88.79, E87.10, W81.92, I89.04, O63.67), top5 = 72.64(S81.23, N80.51, E79.38, W75.21, I86.97, O53.15)
PHY-1001 : top10 = 70.10(S76.62, N76.19, E75.34, W71.49, I83.12, O50.23), top15 = 68.33(S73.68, N73.25, E72.61, W68.65, I80.31, O47.45)
RUN-1001 : Congestion Table:
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |    Congestion Box     |  Critical Ratio(%)  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
RUN-1001 :     North    |      86.00%      |         1          |     74.61%      |  [27 117] - [28 118]  |       55.56%        
RUN-1001 :     North    |      86.00%      |         1          |     50.00%      |  [24 117] - [25 118]  |       48.41%        
RUN-1001 :     North    |      86.00%      |         1          |     50.00%      |  [36 104] - [37 105]  |       76.25%        
RUN-1001 :     East     |      89.00%      |         1          |     75.78%      |   [50 47] - [51 48]   |       90.15%        
RUN-1001 :     East     |      87.00%      |         1          |     40.23%      |   [32 49] - [33 50]   |       81.06%        
RUN-1001 :     East     |      85.00%      |         1          |      0.00%      |  [45 108] - [46 109]  |       69.70%        
RUN-1001 :     South    |      86.00%      |         1          |     44.92%      |    [1 70] - [2 71]    |       36.49%        
RUN-1001 :     South    |      86.00%      |         1          |     66.02%      |   [28 48] - [29 49]   |       69.59%        
RUN-1001 :     South    |      86.00%      |         1          |     53.91%      |   [27 46] - [28 47]   |       62.16%        
RUN-1001 :     West     |      85.00%      |         1          |     35.16%      |  [30 118] - [31 119]  |       43.18%        
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
PHY-1001 : End update congestion; 0.420513s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (85.5%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.30584e+07, over cnt = 1340(0%), over = 1344, worst = 2, crit = 0
PHY-1001 : End DR Iter 8; 27.539890s wall, 37.312500s user + 0.015625s system = 37.328125s CPU (135.5%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.31079e+07, over cnt = 484(0%), over = 484, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 14.620959s wall, 22.156250s user + 0.015625s system = 22.171875s CPU (151.6%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 1.31416e+07, over cnt = 227(0%), over = 227, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 15.052262s wall, 25.296875s user + 0.000000s system = 25.296875s CPU (168.1%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 1.31623e+07, over cnt = 87(0%), over = 87, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 14.669616s wall, 22.734375s user + 0.000000s system = 22.734375s CPU (155.0%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 1.31683e+07, over cnt = 48(0%), over = 48, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 12.972748s wall, 14.218750s user + 0.015625s system = 14.234375s CPU (109.7%)

PHY-1001 : Update congestion.....
PHY-1001 : Marking 5 (0.07%) hot zones with cutoff utilization 80.56.
PHY-1001 : top1 = 76.88(S89.40, N87.27, E85.89, W82.08, I89.04, O63.67), top5 = 72.73(S80.82, N79.89, E79.32, W75.75, I86.97, O53.15)
PHY-1001 : top10 = 70.29(S76.53, N75.97, E75.50, W71.90, I83.12, O50.23), top15 = 68.61(S73.78, N73.32, E72.94, W69.23, I80.31, O47.45)
RUN-1001 : Congestion Table:
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |    Congestion Box     |  Critical Ratio(%)  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
RUN-1001 :     North    |      86.00%      |         1          |     71.09%      |  [28 117] - [29 118]  |       57.94%        
RUN-1001 :     North    |      85.00%      |         1          |     75.00%      |  [26 117] - [27 118]  |       47.62%        
RUN-1001 :     North    |      85.00%      |         1          |     50.00%      |  [36 104] - [37 105]  |       75.00%        
RUN-1001 :     East     |      85.00%      |         1          |     87.50%      |  [47 102] - [48 103]  |       31.06%        
RUN-1001 :     East     |      85.00%      |         1          |     30.86%      |   [32 78] - [33 79]   |       71.97%        
RUN-1001 :     South    |      85.00%      |         2          |     44.82%      |   [16 74] - [19 77]   |       62.16%        
RUN-1001 :     South    |      85.00%      |         1          |     44.92%      |    [1 70] - [2 71]    |       35.81%        
RUN-1001 :     South    |      85.00%      |         1          |     53.52%      |   [28 49] - [29 50]   |       67.57%        
RUN-1001 :     West     |      86.00%      |         1          |     35.16%      |  [30 118] - [31 119]  |       42.42%        
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
PHY-1001 : End update congestion; 0.324867s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (134.7%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 1.3169e+07, over cnt = 44(0%), over = 44, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 1.138076s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (100.2%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 1.317e+07, over cnt = 28(0%), over = 28, worst = 1, crit = 0
PHY-1001 : End DR Iter 14; 2.995987s wall, 3.093750s user + 0.031250s system = 3.125000s CPU (104.3%)

PHY-1001 : ==== DR Iter 15 ====
PHY-1022 : len = 1.3171e+07, over cnt = 19(0%), over = 19, worst = 1, crit = 0
PHY-1001 : End DR Iter 15; 3.331890s wall, 3.765625s user + 0.000000s system = 3.765625s CPU (113.0%)

PHY-1001 : ==== DR Iter 16 ====
PHY-1022 : len = 1.31712e+07, over cnt = 16(0%), over = 16, worst = 1, crit = 0
PHY-1001 : End DR Iter 16; 2.477099s wall, 2.484375s user + 0.000000s system = 2.484375s CPU (100.3%)

PHY-1001 : ==== DR Iter 17 ====
PHY-1022 : len = 1.31725e+07, over cnt = 13(0%), over = 13, worst = 1, crit = 0
PHY-1001 : End DR Iter 17; 5.388763s wall, 7.531250s user + 0.015625s system = 7.546875s CPU (140.0%)

PHY-1001 : ==== DR Iter 18 ====
PHY-1022 : len = 1.31733e+07, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 18; 5.024757s wall, 5.031250s user + 0.000000s system = 5.031250s CPU (100.1%)

PHY-1001 : Update congestion.....
PHY-1001 : Marking 4 (0.06%) hot zones with cutoff utilization 80.56.
PHY-1001 : top1 = 76.84(S89.36, N87.27, E85.84, W82.04, I89.04, O63.67), top5 = 72.69(S80.77, N79.87, E79.32, W75.77, I86.97, O53.15)
PHY-1001 : top10 = 70.28(S76.50, N75.97, E75.53, W71.90, I83.12, O50.23), top15 = 68.62(S73.76, N73.32, E72.96, W69.24, I80.31, O47.45)
RUN-1001 : Congestion Table:
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |    Congestion Box     |  Critical Ratio(%)  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
RUN-1001 :     North    |      85.00%      |         1          |     71.09%      |  [28 117] - [29 118]  |       57.14%        
RUN-1001 :     North    |      85.00%      |         1          |     75.00%      |  [26 117] - [27 118]  |       47.62%        
RUN-1001 :     North    |      85.00%      |         1          |     50.00%      |  [36 104] - [37 105]  |       75.00%        
RUN-1001 :     East     |      85.00%      |         1          |     87.50%      |  [47 102] - [48 103]  |       31.06%        
RUN-1001 :     East     |      85.00%      |         1          |     30.86%      |   [32 78] - [33 79]   |       71.97%        
RUN-1001 :     South    |      85.00%      |         2          |     44.82%      |   [16 74] - [19 77]   |       62.16%        
RUN-1001 :     South    |      85.00%      |         1          |     44.92%      |    [1 70] - [2 71]    |       35.81%        
RUN-1001 :     South    |      85.00%      |         1          |     53.52%      |   [28 49] - [29 50]   |       67.57%        
RUN-1001 :     West     |      86.00%      |         1          |     35.16%      |  [30 118] - [31 119]  |       42.42%        
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
PHY-1001 : End update congestion; 0.298928s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (130.7%)

PHY-1001 : ===== DR Iter 19 =====
PHY-1022 : len = 1.31732e+07, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 19; 0.924344s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (99.7%)

PHY-1001 : ==== DR Iter 20 ====
PHY-1022 : len = 1.31737e+07, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 20; 0.889123s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (100.2%)

PHY-1001 : ==== DR Iter 21 ====
PHY-1022 : len = 1.31736e+07, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 21; 0.834031s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (112.4%)

PHY-1001 : ==== DR Iter 22 ====
PHY-1022 : len = 1.31737e+07, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 22; 1.004573s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (115.1%)

PHY-1001 : ==== DR Iter 23 ====
PHY-1022 : len = 1.31737e+07, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 23; 1.272490s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (124.0%)

PHY-1001 : ==== DR Iter 24 ====
PHY-1022 : len = 1.3174e+07, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 24; 1.344732s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (98.8%)

PHY-1001 : ==== DR Iter 25 ====
PHY-1022 : len = 1.31741e+07, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 25; 1.599630s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (99.6%)

PHY-1001 : Update congestion.....
PHY-1001 : Marking 4 (0.06%) hot zones with cutoff utilization 80.56.
PHY-1001 : top1 = 76.81(S89.36, N87.22, E85.93, W82.04, I89.04, O63.67), top5 = 72.67(S80.78, N79.84, E79.34, W75.76, I86.97, O53.15)
PHY-1001 : top10 = 70.27(S76.51, N75.95, E75.54, W71.90, I83.12, O50.23), top15 = 68.62(S73.77, N73.31, E72.98, W69.24, I80.31, O47.45)
RUN-1001 : Congestion Table:
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |    Congestion Box     |  Critical Ratio(%)  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
RUN-1001 :     North    |      85.00%      |         1          |     71.09%      |  [28 117] - [29 118]  |       57.14%        
RUN-1001 :     North    |      85.00%      |         1          |     75.00%      |  [26 117] - [27 118]  |       47.62%        
RUN-1001 :     North    |      85.00%      |         1          |     50.00%      |  [36 104] - [37 105]  |       75.00%        
RUN-1001 :     East     |      85.00%      |         1          |     37.50%      |  [46 108] - [47 109]  |       77.27%        
RUN-1001 :     East     |      85.00%      |         1          |     87.50%      |  [47 102] - [48 103]  |       31.06%        
RUN-1001 :     East     |      85.00%      |         1          |     30.86%      |   [32 78] - [33 79]   |       71.97%        
RUN-1001 :     South    |      85.00%      |         2          |     44.82%      |   [16 74] - [19 77]   |       62.16%        
RUN-1001 :     South    |      85.00%      |         1          |     44.92%      |    [1 70] - [2 71]    |       35.81%        
RUN-1001 :     South    |      85.00%      |         1          |     53.52%      |   [28 49] - [29 50]   |       67.57%        
RUN-1001 :     West     |      86.00%      |         1          |     35.16%      |  [30 118] - [31 119]  |       42.42%        
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
PHY-1001 : End update congestion; 0.300804s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (135.1%)

PHY-1001 : ===== DR Iter 26 =====
PHY-1022 : len = 1.31741e+07, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 26; 0.603051s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (101.0%)

PHY-1001 : Update congestion.....
PHY-1001 : Marking 4 (0.06%) hot zones with cutoff utilization 80.56.
PHY-1001 : top1 = 76.80(S89.36, N87.22, E85.93, W82.08, I89.04, O63.67), top5 = 72.68(S80.78, N79.84, E79.34, W75.77, I86.97, O53.15)
PHY-1001 : top10 = 70.27(S76.51, N75.95, E75.54, W71.90, I83.12, O50.23), top15 = 68.62(S73.77, N73.31, E72.98, W69.24, I80.31, O47.45)
RUN-1001 : Congestion Table:
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |    Congestion Box     |  Critical Ratio(%)  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
RUN-1001 :     North    |      85.00%      |         1          |     71.09%      |  [28 117] - [29 118]  |       57.14%        
RUN-1001 :     North    |      85.00%      |         1          |     75.00%      |  [26 117] - [27 118]  |       47.62%        
RUN-1001 :     North    |      85.00%      |         1          |     50.00%      |  [36 104] - [37 105]  |       75.00%        
RUN-1001 :     East     |      85.00%      |         1          |     37.50%      |  [46 108] - [47 109]  |       77.27%        
RUN-1001 :     East     |      85.00%      |         1          |     87.50%      |  [47 102] - [48 103]  |       31.06%        
RUN-1001 :     East     |      85.00%      |         1          |     30.86%      |   [32 78] - [33 79]   |       71.97%        
RUN-1001 :     South    |      85.00%      |         2          |     44.82%      |   [16 74] - [19 77]   |       62.16%        
RUN-1001 :     South    |      85.00%      |         1          |     44.92%      |    [1 70] - [2 71]    |       35.81%        
RUN-1001 :     South    |      85.00%      |         1          |     53.52%      |   [28 49] - [29 50]   |       67.57%        
RUN-1001 :     West     |      86.00%      |         1          |     35.16%      |  [30 118] - [31 119]  |       42.42%        
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
PHY-1001 : End update congestion; 0.300323s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (135.3%)

PHY-1001 : Update timing.....
PHY-1001 : 4887/46313(10%) critical/total net(s).
RUN-1001 : -----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP   
RUN-1001 : -----------------------------------------
RUN-1001 :   Setup  |  -2.798   |  -1320.783  |  1500  
RUN-1001 :   Hold   |   0.115   |    0.000    |   0    
RUN-1001 : -----------------------------------------
PHY-1001 : End update timing; 10.825943s wall, 9.546875s user + 0.031250s system = 9.578125s CPU (88.5%)

PHY-1001 : Commit to database.....
PHY-1001 : End commit to database; 1.262494s wall, 1.000000s user + 0.078125s system = 1.078125s CPU (85.4%)

PHY-1001 : Current memory(MB): used = 3390, reserve = 4914, peak = 3588.
PHY-1001 : End phase 4; 591.213940s wall, 1375.328125s user + 1.625000s system = 1376.953125s CPU (232.9%)

PHY-1001 : ===== Detail Route Phase 5 =====
PHY-1001 : Update congestion.....
PHY-1001 : Marking 4 (0.06%) hot zones with cutoff utilization 80.56.
PHY-1001 : top1 = 76.80(S89.36, N87.22, E85.93, W82.08, I89.04, O63.67), top5 = 72.68(S80.78, N79.84, E79.34, W75.77, I86.97, O53.15)
PHY-1001 : top10 = 70.27(S76.51, N75.95, E75.54, W71.90, I83.12, O50.23), top15 = 68.62(S73.77, N73.31, E72.98, W69.24, I80.31, O47.45)
PHY-1001 : End update congestion; 0.026983s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (521.2%)

PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 1911 nets with SWNS -2.788ns STNS -941.800ns FEP 1177.
PHY-1001 : End OPT Iter 1; 3.728300s wall, 8.671875s user + 0.015625s system = 8.687500s CPU (233.0%)

PHY-1001 : ===== OPT Iter 2 =====
PHY-1001 : Processed 1135 nets with SWNS -2.171ns STNS -454.174ns FEP 795.
PHY-1001 : End OPT Iter 2; 5.593371s wall, 13.656250s user + 0.000000s system = 13.656250s CPU (244.2%)

PHY-1001 : ===== OPT Iter 3 =====
PHY-1001 : Processed 355 nets with SWNS -2.117ns STNS -57.475ns FEP 121.
PHY-1001 : End OPT Iter 3; 7.464585s wall, 10.046875s user + 0.000000s system = 10.046875s CPU (134.6%)

PHY-1001 : ===== OPT Iter 4 =====
PHY-1001 : Processed 556 pins with SWNS -0.527ns STNS -1.102ns FEP 5.
PHY-1001 : End OPT Iter 4; 17.868074s wall, 17.578125s user + 0.000000s system = 17.578125s CPU (98.4%)

PHY-1022 : len = 1.32975e+07, over cnt = 5093(0%), over = 5093, worst = 1, crit = 81
PHY-1001 : End optimize timing; 36.197740s wall, 51.515625s user + 0.015625s system = 51.531250s CPU (142.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.33265e+07, over cnt = 4223(0%), over = 4321, worst = 3, crit = 20
PHY-1001 : End DR Iter 1; 11.286242s wall, 30.703125s user + 0.015625s system = 30.718750s CPU (272.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.33571e+07, over cnt = 3025(0%), over = 3055, worst = 2, crit = 8
PHY-1001 : End DR Iter 2; 17.862180s wall, 42.828125s user + 0.000000s system = 42.828125s CPU (239.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.33856e+07, over cnt = 2087(0%), over = 2092, worst = 2, crit = 4
PHY-1001 : End DR Iter 3; 13.799345s wall, 33.015625s user + 0.078125s system = 33.093750s CPU (239.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.34056e+07, over cnt = 1391(0%), over = 1394, worst = 2, crit = 3
PHY-1001 : End DR Iter 4; 14.057176s wall, 28.593750s user + 0.031250s system = 28.625000s CPU (203.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.34066e+07, over cnt = 866(0%), over = 867, worst = 2, crit = 2
PHY-1001 : End DR Iter 5; 11.019180s wall, 23.890625s user + 0.015625s system = 23.906250s CPU (217.0%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.3417e+07, over cnt = 516(0%), over = 517, worst = 2, crit = 0
PHY-1001 : End DR Iter 6; 10.249136s wall, 15.687500s user + 0.062500s system = 15.750000s CPU (153.7%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.34388e+07, over cnt = 259(0%), over = 259, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 12.915246s wall, 20.656250s user + 0.000000s system = 20.656250s CPU (159.9%)

PHY-1001 : Update congestion.....
PHY-1001 : Marking 6 (0.09%) hot zones with cutoff utilization 80.56.
PHY-1001 : top1 = 77.55(S90.48, N87.69, E87.69, W83.05, I89.04, O63.67), top5 = 73.63(S82.22, N80.92, E80.38, W76.65, I86.97, O53.15)
PHY-1001 : top10 = 71.30(S77.92, N77.04, E76.84, W72.75, I83.12, O50.23), top15 = 69.65(S75.00, N74.27, E74.26, W70.20, I80.31, O47.45)
PHY-1001 : End update congestion; 0.031569s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (346.5%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.34419e+07, over cnt = 268(0%), over = 269, worst = 2, crit = 0
PHY-1001 : End DR Iter 8; 4.655513s wall, 5.046875s user + 0.000000s system = 5.046875s CPU (108.4%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.3445e+07, over cnt = 154(0%), over = 154, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 5.725317s wall, 6.812500s user + 0.000000s system = 6.812500s CPU (119.0%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 1.34524e+07, over cnt = 88(0%), over = 88, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 7.511921s wall, 8.953125s user + 0.015625s system = 8.968750s CPU (119.4%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 1.34598e+07, over cnt = 38(0%), over = 38, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 8.513134s wall, 9.781250s user + 0.000000s system = 9.781250s CPU (114.9%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 1.34644e+07, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 6.963235s wall, 6.953125s user + 0.000000s system = 6.953125s CPU (99.9%)

PHY-1001 : Update congestion.....
PHY-1001 : Marking 9 (0.13%) hot zones with cutoff utilization 80.56.
PHY-1001 : top1 = 77.55(S90.36, N87.67, E87.52, W82.79, I89.04, O63.67), top5 = 73.72(S82.25, N80.90, E80.40, W76.63, I86.97, O53.15)
PHY-1001 : top10 = 71.39(S77.97, N77.08, E76.96, W72.79, I83.12, O50.23), top15 = 69.76(S75.07, N74.32, E74.39, W70.25, I80.31, O47.45)
PHY-1001 : End update congestion; 0.028948s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (431.8%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 1.34643e+07, over cnt = 14(0%), over = 14, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.924327s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (99.7%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 1.34646e+07, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 14; 1.226333s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (100.7%)

PHY-1001 : ==== DR Iter 15 ====
PHY-1022 : len = 1.34648e+07, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 15; 1.041827s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (99.0%)

PHY-1001 : ==== DR Iter 16 ====
PHY-1022 : len = 1.34649e+07, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 16; 1.321733s wall, 1.359375s user + 0.031250s system = 1.390625s CPU (105.2%)

PHY-1001 : ==== DR Iter 17 ====
PHY-1022 : len = 1.34652e+07, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 17; 1.702393s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (100.0%)

PHY-1001 : ==== DR Iter 18 ====
PHY-1022 : len = 1.34651e+07, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 18; 0.622368s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (100.4%)

PHY-1001 : Update congestion.....
PHY-1001 : Marking 8 (0.12%) hot zones with cutoff utilization 80.56.
PHY-1001 : top1 = 77.52(S90.36, N87.67, E87.47, W82.83, I89.04, O63.67), top5 = 73.73(S82.25, N80.88, E80.36, W76.66, I86.97, O53.15)
PHY-1001 : top10 = 71.41(S77.97, N77.07, E76.93, W72.79, I83.12, O50.23), top15 = 69.77(S75.07, N74.32, E74.37, W70.25, I80.31, O47.45)
PHY-1001 : End update congestion; 0.026976s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (405.5%)

PHY-1001 : Update timing.....
PHY-1001 : 1739/46313(3%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -2.082   |  -58.363  |  141  
RUN-1001 :   Hold   |   0.115   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 10.672648s wall, 9.703125s user + 0.078125s system = 9.781250s CPU (91.6%)

PHY-1001 : Commit to database.....
PHY-1001 : End commit to database; 0.607539s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (90.0%)

PHY-1001 : Current memory(MB): used = 3424, reserve = 5054, peak = 3588.
PHY-1001 : End phase 5; 179.465699s wall, 302.859375s user + 0.343750s system = 303.203125s CPU (168.9%)

PHY-1001 : ===== Detail Route Phase 6 =====
PHY-1001 : Update congestion.....
PHY-1001 : Marking 8 (0.12%) hot zones with cutoff utilization 80.56.
PHY-1001 : top1 = 77.52(S90.36, N87.67, E87.47, W82.83, I89.04, O63.67), top5 = 73.73(S82.25, N80.88, E80.36, W76.66, I86.97, O53.15)
PHY-1001 : top10 = 71.41(S77.97, N77.07, E76.93, W72.79, I83.12, O50.23), top15 = 69.77(S75.07, N74.32, E74.37, W70.25, I80.31, O47.45)
PHY-1001 : End update congestion; 0.030377s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (411.5%)

PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 640 pins with SWNS -0.652ns STNS -2.508ns FEP 8.
PHY-1001 : End OPT Iter 1; 28.308221s wall, 28.218750s user + 0.000000s system = 28.218750s CPU (99.7%)

PHY-1022 : len = 1.35181e+07, over cnt = 597(0%), over = 597, worst = 1, crit = 3
PHY-1001 : End optimize timing; 29.916727s wall, 29.843750s user + 0.000000s system = 29.843750s CPU (99.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.35225e+07, over cnt = 449(0%), over = 451, worst = 2, crit = 1
PHY-1001 : End DR Iter 1; 2.208104s wall, 3.859375s user + 0.000000s system = 3.859375s CPU (174.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.35192e+07, over cnt = 281(0%), over = 282, worst = 2, crit = 1
PHY-1001 : End DR Iter 2; 2.589166s wall, 3.531250s user + 0.015625s system = 3.546875s CPU (137.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.35152e+07, over cnt = 181(0%), over = 182, worst = 2, crit = 0
PHY-1001 : End DR Iter 3; 2.386704s wall, 2.765625s user + 0.000000s system = 2.765625s CPU (115.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.35127e+07, over cnt = 89(0%), over = 89, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 2.842388s wall, 3.125000s user + 0.000000s system = 3.125000s CPU (109.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.35107e+07, over cnt = 43(0%), over = 43, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 1.409043s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (113.1%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.35104e+07, over cnt = 19(0%), over = 19, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 1.870568s wall, 1.906250s user + 0.000000s system = 1.906250s CPU (101.9%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.35105e+07, over cnt = 16(0%), over = 16, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 1.317260s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (102.0%)

PHY-1001 : Update congestion.....
PHY-1001 : Marking 11 (0.16%) hot zones with cutoff utilization 80.56.
PHY-1001 : top1 = 77.71(S91.09, N87.80, E87.61, W82.86, I89.04, O63.67), top5 = 73.89(S82.71, N80.97, E80.54, W76.72, I86.97, O53.15)
PHY-1001 : top10 = 71.56(S78.42, N77.17, E77.14, W72.78, I83.12, O50.23), top15 = 69.91(S75.43, N74.43, E74.60, W70.29, I80.31, O47.45)
PHY-1001 : End update congestion; 0.028325s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (275.8%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.35106e+07, over cnt = 15(0%), over = 15, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 1.075505s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (104.6%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.35105e+07, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.672564s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (102.2%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 1.35106e+07, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 1.056383s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (109.5%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 1.35104e+07, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 1.355938s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (100.3%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 1.35108e+07, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 1.493371s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (100.4%)

PHY-1001 : Update congestion.....
PHY-1001 : Marking 11 (0.16%) hot zones with cutoff utilization 80.56.
PHY-1001 : top1 = 77.68(S91.01, N87.80, E87.61, W82.86, I89.04, O63.67), top5 = 73.90(S82.68, N80.97, E80.52, W76.72, I86.97, O53.15)
PHY-1001 : top10 = 71.57(S78.41, N77.16, E77.13, W72.78, I83.12, O50.23), top15 = 69.91(S75.42, N74.42, E74.61, W70.29, I80.31, O47.45)
PHY-1001 : End update congestion; 0.030700s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (254.5%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 1.35108e+07, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 13; 0.625548s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (99.9%)

PHY-1001 : Update congestion.....
PHY-1001 : Marking 11 (0.16%) hot zones with cutoff utilization 80.56.
PHY-1001 : top1 = 77.68(S91.01, N87.80, E87.61, W82.86, I89.04, O63.67), top5 = 73.90(S82.68, N80.97, E80.51, W76.72, I86.97, O53.15)
PHY-1001 : top10 = 71.57(S78.41, N77.15, E77.12, W72.78, I83.12, O50.23), top15 = 69.91(S75.42, N74.42, E74.60, W70.29, I80.31, O47.45)
PHY-1001 : End update congestion; 0.027664s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (508.3%)

PHY-1001 : Update timing.....
PHY-1001 : 1016/46313(2%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.793   |  -17.498  |  23   
RUN-1001 :   Hold   |   0.115   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.623397s wall, 2.625000s user + 0.000000s system = 2.625000s CPU (100.1%)

PHY-1001 : Commit to database.....
PHY-1001 : End commit to database; 0.161948s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (96.5%)

PHY-1001 : Current memory(MB): used = 3396, reserve = 5055, peak = 3588.
PHY-1001 : End phase 6; 54.185363s wall, 58.296875s user + 0.046875s system = 58.343750s CPU (107.7%)

PHY-1001 : ===== Detail Route Phase 7 =====
PHY-1001 : Update congestion.....
PHY-1001 : Marking 11 (0.16%) hot zones with cutoff utilization 80.56.
PHY-1001 : top1 = 77.68(S91.01, N87.80, E87.61, W82.86, I89.04, O63.67), top5 = 73.90(S82.68, N80.97, E80.51, W76.72, I86.97, O53.15)
PHY-1001 : top10 = 71.57(S78.41, N77.15, E77.12, W72.78, I83.12, O50.23), top15 = 69.91(S75.42, N74.42, E74.60, W70.29, I80.31, O47.45)
PHY-1001 : End update congestion; 0.026905s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (522.7%)

PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 541 pins with SWNS -0.504ns STNS -1.304ns FEP 6.
PHY-1001 : End OPT Iter 1; 19.016885s wall, 19.000000s user + 0.000000s system = 19.000000s CPU (99.9%)

PHY-1022 : len = 1.3547e+07, over cnt = 411(0%), over = 411, worst = 1, crit = 4
PHY-1001 : End optimize timing; 20.634235s wall, 20.625000s user + 0.000000s system = 20.625000s CPU (100.0%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.355e+07, over cnt = 298(0%), over = 298, worst = 1, crit = 2
PHY-1001 : End DR Iter 1; 1.288475s wall, 1.796875s user + 0.015625s system = 1.812500s CPU (140.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.35459e+07, over cnt = 184(0%), over = 184, worst = 1, crit = 2
PHY-1001 : End DR Iter 2; 1.693901s wall, 1.890625s user + 0.000000s system = 1.890625s CPU (111.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.35462e+07, over cnt = 99(0%), over = 99, worst = 1, crit = 1
PHY-1001 : End DR Iter 3; 1.980345s wall, 2.109375s user + 0.000000s system = 2.109375s CPU (106.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.35445e+07, over cnt = 50(0%), over = 50, worst = 1, crit = 1
PHY-1001 : End DR Iter 4; 1.530312s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (102.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.35443e+07, over cnt = 31(0%), over = 31, worst = 1, crit = 1
PHY-1001 : End DR Iter 5; 1.560470s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (102.1%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.35436e+07, over cnt = 21(0%), over = 21, worst = 1, crit = 1
PHY-1001 : End DR Iter 6; 0.768767s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (99.6%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.35416e+07, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 1.666984s wall, 1.671875s user + 0.000000s system = 1.671875s CPU (100.3%)

PHY-1001 : Update congestion.....
PHY-1001 : Marking 12 (0.18%) hot zones with cutoff utilization 80.56.
PHY-1001 : top1 = 77.89(S91.09, N87.67, E87.74, W82.86, I89.04, O63.67), top5 = 74.03(S83.06, N81.01, E80.75, W76.73, I86.97, O53.15)
PHY-1001 : top10 = 71.67(S78.70, N77.18, E77.31, W72.80, I83.12, O50.23), top15 = 70.00(S75.65, N74.45, E74.78, W70.32, I80.31, O47.45)
PHY-1001 : End update congestion; 0.027766s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.3%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.35415e+07, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.834755s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (99.2%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.35415e+07, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.625734s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (99.9%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 1.35415e+07, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.770034s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (99.4%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 1.35417e+07, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 11; 0.905582s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (100.1%)

PHY-1001 : Update congestion.....
PHY-1001 : Marking 12 (0.18%) hot zones with cutoff utilization 80.56.
PHY-1001 : top1 = 77.91(S91.09, N87.67, E87.70, W82.86, I89.04, O63.67), top5 = 74.03(S83.07, N81.01, E80.75, W76.73, I86.97, O53.15)
PHY-1001 : top10 = 71.67(S78.71, N77.18, E77.30, W72.80, I83.12, O50.23), top15 = 70.00(S75.65, N74.45, E74.78, W70.33, I80.31, O47.45)
PHY-1001 : End update congestion; 0.030093s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (467.3%)

PHY-1001 : Update timing.....
PHY-1001 : 927/46313(2%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.912   |  -18.142  |  19   
RUN-1001 :   Hold   |   0.115   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.461107s wall, 2.468750s user + 0.000000s system = 2.468750s CPU (100.3%)

PHY-1001 : Current memory(MB): used = 3269, reserve = 5055, peak = 3588.
PHY-1001 : End phase 7; 37.227000s wall, 38.593750s user + 0.031250s system = 38.625000s CPU (103.8%)

PHY-1001 : ===== Detail Route Phase 8 =====
PHY-1001 : Update congestion.....
PHY-1001 : Marking 12 (0.18%) hot zones with cutoff utilization 80.56.
PHY-1001 : top1 = 77.91(S91.09, N87.67, E87.70, W82.86, I89.04, O63.67), top5 = 74.03(S83.07, N81.01, E80.75, W76.73, I86.97, O53.15)
PHY-1001 : top10 = 71.67(S78.71, N77.18, E77.30, W72.80, I83.12, O50.23), top15 = 70.00(S75.65, N74.45, E74.78, W70.33, I80.31, O47.45)
PHY-1001 : End update congestion; 0.027547s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.7%)

PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 548 pins with SWNS -0.409ns STNS -0.983ns FEP 4.
PHY-1001 : End OPT Iter 1; 18.708305s wall, 18.703125s user + 0.000000s system = 18.703125s CPU (100.0%)

PHY-1022 : len = 1.35685e+07, over cnt = 351(0%), over = 351, worst = 1, crit = 2
PHY-1001 : End optimize timing; 20.336774s wall, 20.343750s user + 0.000000s system = 20.343750s CPU (100.0%)

PHY-0007 : Phase: 8; Congestion: {77.91, 74.03, 71.67, 70.00}; Timing: {-0.409ns, -0.983ns, 4}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.35726e+07, over cnt = 221(0%), over = 221, worst = 1, crit = 2
PHY-1001 : End DR Iter 1; 1.552987s wall, 1.906250s user + 0.031250s system = 1.937500s CPU (124.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.35722e+07, over cnt = 125(0%), over = 125, worst = 1, crit = 2
PHY-1001 : End DR Iter 2; 1.592964s wall, 1.765625s user + 0.000000s system = 1.765625s CPU (110.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.35696e+07, over cnt = 48(0%), over = 48, worst = 1, crit = 1
PHY-1001 : End DR Iter 3; 1.599188s wall, 1.609375s user + 0.000000s system = 1.609375s CPU (100.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.35694e+07, over cnt = 33(0%), over = 33, worst = 1, crit = 1
PHY-1001 : End DR Iter 4; 0.854282s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (106.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.35694e+07, over cnt = 22(0%), over = 22, worst = 1, crit = 1
PHY-1001 : End DR Iter 5; 1.311750s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (121.5%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.35688e+07, over cnt = 17(0%), over = 17, worst = 1, crit = 1
PHY-1001 : End DR Iter 6; 1.408900s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (99.8%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.35668e+07, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 1.087837s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (103.4%)

PHY-1001 : Update congestion.....
PHY-1001 : Marking 12 (0.18%) hot zones with cutoff utilization 80.56.
PHY-1001 : top1 = 77.95(S90.89, N87.67, E87.97, W82.91, I89.04, O63.67), top5 = 74.19(S83.22, N81.05, E80.89, W76.77, I86.97, O53.15)
PHY-1001 : top10 = 71.80(S78.86, N77.19, E77.41, W72.83, I83.12, O50.23), top15 = 70.10(S75.81, N74.46, E74.91, W70.32, I80.31, O47.45)
PHY-1001 : End update congestion; 0.027611s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (509.3%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.35664e+07, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.939877s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (99.7%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.35664e+07, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.683990s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (100.5%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 1.35668e+07, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.903620s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (98.6%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 1.35673e+07, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 11; 1.055258s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (100.7%)

PHY-1001 : Update congestion.....
PHY-1001 : Marking 11 (0.16%) hot zones with cutoff utilization 80.56.
PHY-1001 : top1 = 77.92(S90.89, N87.67, E87.97, W82.91, I89.04, O63.67), top5 = 74.17(S83.20, N81.03, E80.88, W76.77, I86.97, O53.15)
PHY-1001 : top10 = 71.79(S78.85, N77.18, E77.41, W72.83, I83.12, O50.23), top15 = 70.09(S75.80, N74.46, E74.92, W70.32, I80.31, O47.45)
PHY-1001 : End update congestion; 0.028735s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (435.0%)

PHY-1001 : Update timing.....
PHY-1001 : 895/46313(1%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.847   |  -16.556  |  16   
RUN-1001 :   Hold   |   0.115   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.167147s wall, 2.171875s user + 0.000000s system = 2.171875s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 3271, reserve = 5055, peak = 3588.
PHY-1001 : End phase 8; 36.031379s wall, 37.421875s user + 0.031250s system = 37.453125s CPU (103.9%)

PHY-1001 : ===== Detail Route Phase 9 =====
PHY-1001 : Update congestion.....
PHY-1001 : Marking 11 (0.16%) hot zones with cutoff utilization 80.56.
PHY-1001 : top1 = 77.92(S90.89, N87.67, E87.97, W82.91, I89.04, O63.67), top5 = 74.17(S83.20, N81.03, E80.88, W76.77, I86.97, O53.15)
PHY-1001 : top10 = 71.79(S78.85, N77.18, E77.41, W72.83, I83.12, O50.23), top15 = 70.09(S75.80, N74.46, E74.92, W70.32, I80.31, O47.45)
PHY-1001 : End update congestion; 0.030238s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (310.0%)

PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 440 pins with SWNS -0.325ns STNS -0.408ns FEP 2.
PHY-1001 : End OPT Iter 1; 15.025745s wall, 15.031250s user + 0.000000s system = 15.031250s CPU (100.0%)

PHY-1022 : len = 1.35804e+07, over cnt = 219(0%), over = 219, worst = 1, crit = 0
PHY-1001 : End optimize timing; 16.630268s wall, 16.640625s user + 0.000000s system = 16.640625s CPU (100.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.35812e+07, over cnt = 136(0%), over = 136, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.142976s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (114.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.35804e+07, over cnt = 53(0%), over = 53, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.224938s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (103.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.35796e+07, over cnt = 15(0%), over = 15, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 1.326441s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (102.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.35797e+07, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.632340s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (101.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.35799e+07, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.665321s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (103.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.35795e+07, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.964722s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (100.4%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.35794e+07, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.775740s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (98.7%)

PHY-1001 : Update congestion.....
PHY-1001 : Marking 10 (0.15%) hot zones with cutoff utilization 80.56.
PHY-1001 : top1 = 78.02(S90.72, N87.67, E88.20, W83.07, I89.04, O63.67), top5 = 74.25(S83.25, N81.08, E81.06, W76.79, I86.97, O53.15)
PHY-1001 : top10 = 71.84(S78.89, N77.23, E77.50, W72.82, I83.12, O50.23), top15 = 70.12(S75.80, N74.49, E74.99, W70.31, I80.31, O47.45)
PHY-1001 : End update congestion; 0.027872s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (448.5%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.35794e+07, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.678507s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (101.3%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.3579e+07, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.721987s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (97.4%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 1.35791e+07, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.698940s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (100.6%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 1.35794e+07, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.844712s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (99.9%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 1.35794e+07, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 12; 0.639147s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (100.2%)

PHY-1001 : Update congestion.....
PHY-1001 : Marking 10 (0.15%) hot zones with cutoff utilization 80.56.
PHY-1001 : top1 = 78.02(S90.72, N87.67, E88.20, W83.07, I89.04, O63.67), top5 = 74.25(S83.26, N81.08, E81.06, W76.79, I86.97, O53.15)
PHY-1001 : top10 = 71.84(S78.90, N77.23, E77.51, W72.83, I83.12, O50.23), top15 = 70.12(S75.81, N74.49, E74.99, W70.31, I80.31, O47.45)
PHY-1001 : End update congestion; 0.026732s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (467.6%)

PHY-1001 : Update timing.....
PHY-1001 : 810/46313(1%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.067   |  -4.969   |  16   
RUN-1001 :   Hold   |   0.115   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.195078s wall, 2.187500s user + 0.000000s system = 2.187500s CPU (99.7%)

PHY-1001 : Commit to database.....
PHY-1001 : End commit to database; 0.161122s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (106.7%)

PHY-1001 : Current memory(MB): used = 3271, reserve = 5055, peak = 3588.
PHY-1001 : End phase 9; 29.809594s wall, 30.625000s user + 0.000000s system = 30.625000s CPU (102.7%)

PHY-1001 : ===== Detail Route Phase 10 =====
PHY-1001 : Update congestion.....
PHY-1001 : Marking 10 (0.15%) hot zones with cutoff utilization 80.56.
PHY-1001 : top1 = 78.02(S90.72, N87.67, E88.20, W83.07, I89.04, O63.67), top5 = 74.25(S83.26, N81.08, E81.06, W76.79, I86.97, O53.15)
PHY-1001 : top10 = 71.84(S78.90, N77.23, E77.51, W72.83, I83.12, O50.23), top15 = 70.12(S75.81, N74.49, E74.99, W70.31, I80.31, O47.45)
PHY-1001 : End update congestion; 0.027648s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (508.6%)

PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 167 pins with SWNS -0.325ns STNS -0.409ns FEP 2.
PHY-1001 : End OPT Iter 1; 6.177291s wall, 6.171875s user + 0.000000s system = 6.171875s CPU (99.9%)

PHY-1022 : len = 1.3584e+07, over cnt = 79(0%), over = 79, worst = 1, crit = 0
PHY-1001 : End optimize timing; 7.824916s wall, 7.828125s user + 0.000000s system = 7.828125s CPU (100.0%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.35843e+07, over cnt = 44(0%), over = 44, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.767160s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (103.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.35852e+07, over cnt = 14(0%), over = 14, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.866555s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (110.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.35853e+07, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.655542s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (100.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.35848e+07, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.834859s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (99.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.35848e+07, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.799751s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (99.6%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.35846e+07, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.846218s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (103.4%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.35846e+07, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.719779s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (99.9%)

PHY-1001 : Update congestion.....
PHY-1001 : Marking 10 (0.15%) hot zones with cutoff utilization 80.56.
PHY-1001 : top1 = 78.02(S91.01, N87.67, E87.97, W83.02, I89.04, O63.67), top5 = 74.21(S83.32, N81.06, E81.00, W76.78, I86.97, O53.15)
PHY-1001 : top10 = 71.83(S78.93, N77.22, E77.46, W72.83, I83.12, O50.23), top15 = 70.12(S75.85, N74.49, E74.96, W70.31, I80.31, O47.45)
PHY-1001 : End update congestion; 0.029763s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (367.5%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.35842e+07, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.651223s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (100.8%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.35842e+07, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.638349s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (97.9%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 1.35842e+07, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.703428s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (100.0%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 1.35844e+07, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 11; 0.914568s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (97.4%)

PHY-1001 : Update congestion.....
PHY-1001 : Marking 10 (0.15%) hot zones with cutoff utilization 80.56.
PHY-1001 : top1 = 78.02(S90.89, N87.67, E87.97, W83.02, I89.04, O63.67), top5 = 74.22(S83.29, N81.06, E81.01, W76.78, I86.97, O53.15)
PHY-1001 : top10 = 71.83(S78.93, N77.22, E77.47, W72.83, I83.12, O50.23), top15 = 70.12(S75.85, N74.49, E74.97, W70.32, I80.31, O47.45)
PHY-1001 : End update congestion; 0.027049s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (462.1%)

PHY-1001 : Update timing.....
PHY-1001 : 783/46313(1%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.267   |  -8.013   |  19   
RUN-1001 :   Hold   |   0.115   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.006471s wall, 2.015625s user + 0.000000s system = 2.015625s CPU (100.5%)

PHY-1001 : Current memory(MB): used = 3272, reserve = 5055, peak = 3588.
PHY-1001 : End phase 10; 18.752610s wall, 19.421875s user + 0.015625s system = 19.437500s CPU (103.7%)

PHY-1001 : ===== Detail Route Phase 11 =====
PHY-1001 : Update congestion.....
PHY-1001 : Marking 10 (0.15%) hot zones with cutoff utilization 80.56.
PHY-1001 : top1 = 78.02(S90.89, N87.67, E87.97, W83.02, I89.04, O63.67), top5 = 74.22(S83.29, N81.06, E81.01, W76.78, I86.97, O53.15)
PHY-1001 : top10 = 71.83(S78.93, N77.22, E77.47, W72.83, I83.12, O50.23), top15 = 70.12(S75.85, N74.49, E74.97, W70.32, I80.31, O47.45)
PHY-1001 : End update congestion; 0.028354s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (220.4%)

PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 89 pins with SWNS -0.376ns STNS -0.573ns FEP 3.
PHY-1001 : End OPT Iter 1; 4.210038s wall, 4.218750s user + 0.000000s system = 4.218750s CPU (100.2%)

PHY-1022 : len = 1.35865e+07, over cnt = 26(0%), over = 26, worst = 1, crit = 0
PHY-1001 : End optimize timing; 5.836507s wall, 5.828125s user + 0.000000s system = 5.828125s CPU (99.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.35874e+07, over cnt = 13(0%), over = 13, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.691071s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (117.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.35871e+07, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.662028s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (99.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.3587e+07, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.603383s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (98.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.3587e+07, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.607809s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (100.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.3587e+07, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.605083s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (100.7%)

PHY-1001 : Update congestion.....
PHY-1001 : Marking 10 (0.15%) hot zones with cutoff utilization 80.56.
PHY-1001 : top1 = 78.02(S90.89, N87.67, E87.88, W82.97, I89.04, O63.67), top5 = 74.21(S83.28, N81.06, E81.02, W76.77, I86.97, O53.15)
PHY-1001 : top10 = 71.84(S78.91, N77.22, E77.48, W72.84, I83.12, O50.23), top15 = 70.13(S75.85, N74.49, E74.98, W70.33, I80.31, O47.45)
PHY-1001 : End update congestion; 0.030405s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (205.6%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.3587e+07, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 6; 0.671903s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (100.0%)

PHY-1001 : Update congestion.....
PHY-1001 : Marking 10 (0.15%) hot zones with cutoff utilization 80.56.
PHY-1001 : top1 = 78.02(S90.89, N87.67, E87.88, W82.97, I89.04, O63.67), top5 = 74.22(S83.28, N81.06, E81.02, W76.77, I86.97, O53.15)
PHY-1001 : top10 = 71.85(S78.92, N77.22, E77.49, W72.84, I83.12, O50.23), top15 = 70.13(S75.85, N74.49, E74.99, W70.33, I80.31, O47.45)
PHY-1001 : End update congestion; 0.027209s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (57.4%)

PHY-1001 : Update timing.....
PHY-1001 : 735/46313(1%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -0.975   |  -4.429   |  14   
RUN-1001 :   Hold   |   0.115   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.707113s wall, 1.718750s user + 0.000000s system = 1.718750s CPU (100.7%)

PHY-1001 : Commit to database.....
PHY-1001 : End commit to database; 0.084270s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (111.2%)

PHY-1001 : Current memory(MB): used = 3272, reserve = 5055, peak = 3588.
PHY-1001 : End phase 11; 11.978372s wall, 12.453125s user + 0.015625s system = 12.468750s CPU (104.1%)

PHY-1001 : ===== Detail Route Phase 12 =====
PHY-1001 : Update congestion.....
PHY-1001 : Marking 10 (0.15%) hot zones with cutoff utilization 80.56.
PHY-1001 : top1 = 78.02(S90.89, N87.67, E87.88, W82.97, I89.04, O63.67), top5 = 74.22(S83.28, N81.06, E81.02, W76.77, I86.97, O53.15)
PHY-1001 : top10 = 71.85(S78.92, N77.22, E77.49, W72.84, I83.12, O50.23), top15 = 70.13(S75.85, N74.49, E74.99, W70.33, I80.31, O47.45)
PHY-1001 : End update congestion; 0.027603s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (452.8%)

PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 51 pins with SWNS -0.376ns STNS -0.573ns FEP 3.
PHY-1001 : End OPT Iter 1; 1.767278s wall, 1.765625s user + 0.000000s system = 1.765625s CPU (99.9%)

PHY-1022 : len = 1.35873e+07, over cnt = 20(0%), over = 20, worst = 1, crit = 0
PHY-1001 : End optimize timing; 3.401637s wall, 3.390625s user + 0.000000s system = 3.390625s CPU (99.7%)

PHY-0007 : Phase: 12; Congestion: {78.02, 74.22, 71.85, 70.13}; Timing: {-0.376ns, -0.573ns, 3}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.35875e+07, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.739514s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (97.2%)

PHY-1001 : Update timing.....
PHY-1001 : 708/46313(1%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -0.482   |  -0.679   |   3   
RUN-1001 :   Hold   |   0.115   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.445491s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (99.4%)

PHY-1001 : Commit to database.....
PHY-1001 : End commit to database; 0.026287s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.4%)

PHY-1001 : Current memory(MB): used = 3272, reserve = 5055, peak = 3588.
PHY-1001 : End phase 12; 5.921154s wall, 6.296875s user + 0.000000s system = 6.296875s CPU (106.3%)

PHY-1001 : ===== Detail Route Phase 13 =====
PHY-1001 : Update congestion.....
PHY-1001 : Marking 10 (0.15%) hot zones with cutoff utilization 80.56.
PHY-1001 : top1 = 78.03(S90.89, N87.67, E87.92, W83.02, I89.04, O63.67), top5 = 74.22(S83.29, N81.06, E81.06, W76.79, I86.97, O53.15)
PHY-1001 : top10 = 71.86(S78.92, N77.22, E77.52, W72.84, I83.12, O50.23), top15 = 70.14(S75.85, N74.49, E75.00, W70.33, I80.31, O47.45)
PHY-1001 : End update congestion; 0.027821s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (449.3%)

PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 13 pins with SWNS -0.376ns STNS -0.573ns FEP 3.
PHY-1001 : End OPT Iter 1; 1.032883s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (101.4%)

PHY-1022 : len = 1.35877e+07, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End optimize timing; 2.642858s wall, 2.640625s user + 0.000000s system = 2.640625s CPU (99.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.35877e+07, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.609114s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (100.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.35877e+07, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.599304s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (101.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.35877e+07, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.598104s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (101.9%)

PHY-1001 : Update congestion.....
PHY-1001 : Marking 10 (0.15%) hot zones with cutoff utilization 80.56.
PHY-1001 : top1 = 78.03(S90.89, N87.67, E87.92, W83.02, I89.04, O63.67), top5 = 74.22(S83.29, N81.06, E81.06, W76.79, I86.97, O53.15)
PHY-1001 : top10 = 71.86(S78.92, N77.22, E77.52, W72.84, I83.12, O50.23), top15 = 70.14(S75.85, N74.49, E75.00, W70.33, I80.31, O47.45)
PHY-1001 : End update congestion; 0.028175s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (499.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.35877e+07, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.614820s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (101.7%)

PHY-1001 : ==== DR Iter 5 ====
PHY-1022 : len = 1.35877e+07, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.623945s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (100.2%)

PHY-1001 : ==== DR Iter 6 ====
PHY-1022 : len = 1.35877e+07, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 6; 0.688767s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (99.8%)

PHY-1001 : Update congestion.....
PHY-1001 : Marking 10 (0.15%) hot zones with cutoff utilization 80.56.
PHY-1001 : top1 = 78.03(S90.89, N87.67, E87.92, W83.02, I89.04, O63.67), top5 = 74.22(S83.29, N81.06, E81.06, W76.79, I86.97, O53.15)
PHY-1001 : top10 = 71.86(S78.92, N77.22, E77.52, W72.84, I83.12, O50.23), top15 = 70.14(S75.85, N74.49, E75.00, W70.33, I80.31, O47.45)
PHY-1001 : End update congestion; 0.030910s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (454.9%)

PHY-1001 : Update timing.....
PHY-1001 : 707/46313(1%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -0.410   |  -0.607   |   3   
RUN-1001 :   Hold   |   0.115   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.427139s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (100.7%)

PHY-1001 : Commit to database.....
PHY-1001 : End commit to database; 0.020733s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (150.7%)

PHY-1001 : Current memory(MB): used = 3272, reserve = 5055, peak = 3588.
PHY-1001 : End phase 13; 8.281282s wall, 8.843750s user + 0.000000s system = 8.843750s CPU (106.8%)

PHY-1003 : Routed, final wirelength = 1.35877e+07
RUN-1001 : Clock region assignment statistics:
RUN-1001 : Clock Region s_0_l [0,0][31,39]; Utilization: 12 out of 12
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                          Assigned Clock                                          |                                           Route Clock                                            |  Note  |  Regional Fanouts  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |  u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1  |  u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1  |        |        3211        
RUN-1001 :    1    |                                           CLK50m_syn_3                                           |                                           CLK50m_syn_3                                           |        |         36         
RUN-1001 :    2    |                       PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw                        |                       PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw                        |        |        277         
RUN-1001 :    3    |                  u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref                   |                  u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref                   |        |         2          
RUN-1001 :    4    |                      PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1                       |                      PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1                       |        |         44         
RUN-1001 :    5    |                   u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1                   |                   u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1                   |        |         1          
RUN-1001 :    6    |                          PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1                           |                          PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1                           |        |         7          
RUN-1001 :    7    |       PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n5_syn_33       |       PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n5_syn_33       |        |         8          
RUN-1001 :    8    |                PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux3_syn_4                |                PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux3_syn_4                |        |         2          
RUN-1001 :    9    |                PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux4_syn_4                |                PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux4_syn_4                |        |         2          
RUN-1001 :    10   |                PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux5_syn_4                |                PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux5_syn_4                |        |         2          
RUN-1001 :    11   |                PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux6_syn_4                |                PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux6_syn_4                |        |         2          
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_0_r [32,0][55,39]; Utilization: 4 out of 12
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                          Assigned Clock                                          |                                           Route Clock                                            |  Note  |  Regional Fanouts  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |  u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1  |  u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1  |        |        2940        
RUN-1001 :    1    |                       PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw                        |                       PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw                        |        |         5          
RUN-1001 :    2    |                  u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin                  |                  u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin                  |        |         1          
RUN-1001 :    3    |                                         sdram_clk_dup_1                                          |                                           CLK50m_dup_1                                           |   *    |         1          
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_l [0,40][31,79]; Utilization: 12 out of 12
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                          Assigned Clock                                          |                                           Route Clock                                            |  Note  |  Regional Fanouts  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |  u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1  |  u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1  |        |        709         
RUN-1001 :    1    |                                           CLK50m_syn_3                                           |                                           CLK50m_syn_3                                           |        |        849         
RUN-1001 :    2    |                       PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw                        |                       PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw                        |        |        151         
RUN-1001 :    3    |                                          cam_pclk_syn_6                                          |                                          cam_pclk_syn_6                                          |        |         1          
RUN-1001 :    4    |                  u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref                   |                  u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref                   |        |         4          
RUN-1001 :    5    |                      PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1                       |                      PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1                       |        |         40         
RUN-1001 :    6    |                          u_ahb_cnn/u_ov5640_hdmi/u_i2c_dr/dri_clk_syn_3                          |                          u_ahb_cnn/u_ov5640_hdmi/u_i2c_dr/dri_clk_syn_3                          |        |         49         
RUN-1001 :    7    |                   u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1                   |                   u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1                   |        |         1          
RUN-1001 :    8    |                          PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1                           |                          PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1                           |        |         15         
RUN-1001 :    9    |            PPU/u_topBackGroundDraw/u_ahb_nameTableRam_interface/readDataMux_n_syn_51             |            PPU/u_topBackGroundDraw/u_ahb_nameTableRam_interface/readDataMux_n_syn_51             |        |         17         
RUN-1001 :    10   |       PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n3_syn_33       |       PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n3_syn_33       |        |         11         
RUN-1001 :    11   |       PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n7_syn_33       |       PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n7_syn_33       |        |         10         
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_r [32,40][55,79]; Utilization: 7 out of 12
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                          Assigned Clock                                          |                                           Route Clock                                            |  Note  |  Regional Fanouts  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |  u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1  |  u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1  |        |        589         
RUN-1001 :    1    |                                           CLK50m_syn_3                                           |                                           CLK50m_syn_3                                           |        |        474         
RUN-1001 :    2    |                       PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw                        |                       PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw                        |        |         5          
RUN-1001 :    3    |                                          cam_pclk_syn_6                                          |                                          cam_pclk_syn_6                                          |        |         29         
RUN-1001 :    4    |                          u_ahb_cnn/u_ov5640_hdmi/u_i2c_dr/dri_clk_syn_3                          |                          u_ahb_cnn/u_ov5640_hdmi/u_i2c_dr/dri_clk_syn_3                          |        |         2          
RUN-1001 :    5    |                   u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1                   |                   u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1                   |        |         4          
RUN-1001 :    6    |                          PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1                           |                          PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1                           |        |         6          
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_l [0,80][31,119]; Utilization: 10 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                     Assigned Clock                                     |                                      Route Clock                                       |  Note  |  Regional Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |                                      CLK50m_syn_3                                      |                                      CLK50m_syn_3                                      |        |        1781        
RUN-1001 :    1    |                  PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw                   |                  PPU/u_topBackGroundDraw/u_nameTableRam/clk_tileDraw                   |        |         1          
RUN-1001 :    2    |                                     cam_pclk_syn_6                                     |                                     cam_pclk_syn_6                                     |        |        149         
RUN-1001 :    3    |             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref              |             u_ahb_cnn/u_ov5640_hdmi/u_sdram_top/u_sdram_fifo_ctrl/clk_ref              |        |        153         
RUN-1001 :    4    |                                      SWCLK_syn_3                                       |                                      SWCLK_syn_3                                       |        |        130         
RUN-1001 :    5    |             u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin             |             u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin             |        |        117         
RUN-1001 :    6    |                 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1                  |                 PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin_syn_1                  |        |         1          
RUN-1001 :    7    |              u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1              |              u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5_syn_1              |        |         24         
RUN-1001 :    8    |  PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n1_syn_33  |  PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n1_syn_33  |        |         9          
RUN-1001 :    10   |                                                                                        |                                    sdram_clk_dup_1                                     |   *    |         0          
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_r [32,80][55,119]; Utilization: 3 out of 12
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                          Assigned Clock                                          |                                           Route Clock                                            |  Note  |  Regional Fanouts  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |  u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1  |  u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw_syn_1  |        |        350         
RUN-1001 :    1    |                                           CLK50m_syn_3                                           |                                           CLK50m_syn_3                                           |        |        1450        
RUN-1001 :    2    |                          PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1                           |                          PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5_syn_1                           |        |         1          
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : Current memory(MB): used = 3274, reserve = 5055, peak = 3588.
PHY-1001 : End export database. 0.736333s wall, 0.421875s user + 0.062500s system = 0.484375s CPU (65.8%)

PHY-1001 : End detail routing;  1108.137955s wall, 2273.984375s user + 4.796875s system = 2278.781250s CPU (205.6%)

RUN-1003 : finish command "route" in  1142.370170s wall, 2323.437500s user + 5.312500s system = 2328.750000s CPU (203.9%)

RUN-1004 : used memory is 2808 MB, reserved memory is 4477 MB, peak memory is 3588 MB
RUN-1002 : start command "report_area -io_info -file ANLOGIC_phy.area"
SYN-4034 : The count of slices with lut is 20369.
SYN-4035 : The count of slices with lut+ripple is 3796.
RUN-1001 : standard
***Report Model: CortexM3 Device: PH1A60GEG324***

Design Statistics
#IO                        99
  #input                   22
  #output                  59
  #inout                   18
#lut6                   21841   out of  39360   55.49%
#reg                    18706
  #slice reg            18690   out of  78720   23.74%
  #pad reg                 16

Utilization Statistics
#slice                  28329   out of  39360   71.97%
  #used ram              1472
    #dram                1472
    #shifter                0
  #used logic           26857
    #with luts          20369
    #with adder          3796
    #reg only            2692
#feedthrough            11126
#f7mux                    367   out of  19680    1.86%
#f8mux                    175   out of   9840    1.78%
#dsp                       34   out of    120   28.33%
#eram                     137   out of    158   86.71%
  #eram20k                137
  #fifo20k                  0
#pad                      107   out of    211   50.71%
#pll                        3   out of     12   25.00%
#gclk                      21   out of     32   65.62%
#lclk                       0   out of     24    0.00%
#mlclk                      0   out of     12    0.00%
#ioclk                      0   out of     24    0.00%

Clock Resource Statistics
Index     ClockNet                                                                                    Type            DriverType         Driver                                                                                         ClockFanout
#1        u_ahb_cnn/u_ov5640_hdmi/conv_top_u/pool2_u/[9]$poolsingle_u/pool1_data_linebuffer_U/clkw    InferredGclk    pll                u_pll/pll_inst.clkc2                                                                           7799
#2        CLK50m_dup_1                                                                                InferredGclk    io                 CLK50m_syn_2.di                                                                                4593
#3        u_clk_pll/clk0_buf                                                                          UserGclk        pll                u_clk_pll/pll_inst.clkc0                                                                       439
#4        cam_pclk_dup_4                                                                              InferredGclk    io                 cam_pclk_syn_5.di                                                                              179
#5        u_pll/clk0_buf                                                                              UserGclk        pll                u_pll/pll_inst.clkc0                                                                           159
#6        SWCLK_dup_1                                                                                 InferredGclk    io                 SWCLK_syn_2.di                                                                                 130
#7        pll_hdmi_inst/clk0_buf                                                                      UserGclk        pll                pll_hdmi_inst/pll_inst.clkc0                                                                   118
#8        PPU/u_ppu_hdmi_driver/u_rgb2dvi/encoder_b/clkin                                             InferredGclk    pll                u_clk_pll/pll_inst.clkc1                                                                       85
#9        u_ahb_cnn/u_ov5640_hdmi/u_i2c_dr/dri_clk                                                    InferredGclk    lslice             u_ahb_cnn/u_ov5640_hdmi/u_i2c_dr/dri_clk_reg_syn_6.oqb                                         51
#10       u_ahb_cnn/u_ov5640_hdmi/u_hdmi_top/u_rgb2dvi_0/pclk_x5                                      InferredGclk    pll                pll_hdmi_inst/pll_inst.clkc1                                                                   30
#11       PPU/u_ppu_hdmi_driver/u_rgb2dvi/pclk_x5                                                     InferredGclk    pll                u_clk_pll/pll_inst.clkc2                                                                       29
#12       PPU/u_topBackGroundDraw/u_ahb_nameTableRam_interface/readDataMux_n                          InferredGclk    lslice             PPU/u_topBackGroundDraw/u_ahb_nameTableRam_interface/scrollEn_reg_syn_10.ofb                   17
#13       PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n3               InferredGclk    lslice             PPU/u_topBackGroundDraw/u_scrollCtrl/reg2_syn_40.ofb                                           11
#14       PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n7               InferredGclk    lslice             PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/reg8_syn_44.ofa                        10
#15       PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n1               InferredGclk    lslice             PPU/u_topBackGroundDraw/u_scrollCtrl/reg3_syn_37.ofb                                           9
#16       PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n5               InferredGclk    lslice             PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/reg8_syn_46.ofa                        8
#17       PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux3_syn_3                          InferredGclk    lslice             PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/reg1_syn_30.ofb                        2
#18       PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux4_syn_3                          InferredGclk    lslice             PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/reg1_syn_32.ofb                        2
#19       PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux5_syn_3                          InferredGclk    lslice             PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/scroll_spi_cs_n_syn_8.ofb              2
#20       PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux6_syn_3                          InferredGclk    lslice             PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeAddr_b1[8]_syn_23.ofb    2
#21       u_ahb_cnn/clk_100m_shift                                                                    UserGclk        pll                u_pll/pll_inst.clkc1                                                                           0


Detailed IO Report

          Name             Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
      BUTTON_IN_L15          INPUT        T13        LVCMOS33          N/A          PULLUP      NONE    
      BUTTON_IN_R11          INPUT        R10        LVCMOS33          N/A          PULLUP      NONE    
         CLK50m              INPUT         B8        LVCMOS33          N/A          PULLUP      NONE    
      JY61P_UART_RX          INPUT        C14        LVCMOS33          N/A          PULLUP      NONE    
        KEY_IN_0             INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
        KEY_IN_1             INPUT        T10        LVCMOS33          N/A          PULLUP      NONE    
         PS2_DI              INPUT        B11        LVCMOS33          N/A          PULLUP      NONE    
          RSTn               INPUT        R11        LVCMOS33          N/A          PULLUP      NONE    
           RXD               INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
        SPI_MISO             INPUT        D12        LVCMOS33          N/A          PULLUP      NONE    
          SWCLK              INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
       cam_data[7]           INPUT        H17        LVCMOS33          N/A          PULLUP      NONE    
       cam_data[6]           INPUT        J15        LVCMOS33          N/A          PULLUP      NONE    
       cam_data[5]           INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
       cam_data[4]           INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
       cam_data[3]           INPUT        J14        LVCMOS33          N/A          PULLUP      NONE    
       cam_data[2]           INPUT        A18        LVCMOS33          N/A          PULLUP      NONE    
       cam_data[1]           INPUT        B16        LVCMOS33          N/A          PULLUP      NONE    
       cam_data[0]           INPUT        B18        LVCMOS33          N/A          PULLUP      NONE    
        cam_href             INPUT        D18        LVCMOS33          N/A          PULLUP      NONE    
        cam_pclk             INPUT        J18        LVCMOS33          N/A          PULLUP      NONE    
        cam_vsync            INPUT        E18        LVCMOS33          N/A          PULLUP      NONE    
         APU_GND            OUTPUT        B14        LVCMOS33           8            NONE       NONE    
         APU_OUT            OUTPUT        C12        LVCMOS33           8            NONE       NONE    
         APU_VCC            OUTPUT        B13        LVCMOS33           8            NONE       NONE    
     JY61P_UART_GND         OUTPUT        F14        LVCMOS33           8            NONE       NONE    
      JY61P_UART_TX         OUTPUT        D14        LVCMOS33           8            NONE       NONE    
     JY61P_UART_VCC         OUTPUT        F13        LVCMOS33           8            NONE       NONE    
        OUTLED[3]           OUTPUT        M14        LVCMOS33           8            NONE       NONE    
        OUTLED[2]           OUTPUT        L14        LVCMOS33           8            NONE       NONE    
        OUTLED[1]           OUTPUT        K18        LVCMOS33           8            NONE       NONE    
        OUTLED[0]           OUTPUT        K17        LVCMOS33           8            NONE       NONE    
         PS2_CLK            OUTPUT        A16        LVCMOS33           8            NONE       NONE    
         PS2_CS             OUTPUT        A15        LVCMOS33           8            NONE       NONE    
         PS2_DO             OUTPUT        A11        LVCMOS33           8            NONE       NONE    
         SPI_CLK            OUTPUT        A14        LVCMOS33           8            NONE       NONE    
         SPI_CS             OUTPUT        D13        LVCMOS33           8            NONE       NONE    
        SPI_MOSI            OUTPUT        A13        LVCMOS33           8            NONE       NONE    
           TXD              OUTPUT        C11        LVCMOS33           8            NONE       NONE    
        cam_pwdn            OUTPUT        J17        LVCMOS33           8            NONE       NONE    
        cam_rst_n           OUTPUT        B17        LVCMOS33           8            NONE       NONE    
         cam_scl            OUTPUT        G18        LVCMOS33           8           PULLUP      NONE    
     cnn_tmds_clk_n         OUTPUT        D10        LVCMOS33           8            NONE      ODDRX1   
     cnn_tmds_clk_p         OUTPUT         U1         LVDS25           N/A           NONE      ODDRX1   
    cnn_tmds_clk_p(n)       OUTPUT         V1         LVDS25           N/A           NONE      ODDRX1   
   cnn_tmds_data_n[2]       OUTPUT        L13        LVCMOS33           8            NONE      ODDRX1   
   cnn_tmds_data_n[1]       OUTPUT        G17        LVCMOS33           8            NONE      ODDRX1   
   cnn_tmds_data_n[0]       OUTPUT        B12        LVCMOS33           8            NONE      ODDRX1   
   cnn_tmds_data_p[2]       OUTPUT         U2         LVDS25           N/A           NONE      ODDRX1   
  cnn_tmds_data_p[2](n)     OUTPUT         V2         LVDS25           N/A           NONE      ODDRX1   
   cnn_tmds_data_p[1]       OUTPUT         K3         LVDS25           N/A           NONE      ODDRX1   
  cnn_tmds_data_p[1](n)     OUTPUT         L3         LVDS25           N/A           NONE      ODDRX1   
   cnn_tmds_data_p[0]       OUTPUT         R1         LVDS25           N/A           NONE      ODDRX1   
  cnn_tmds_data_p[0](n)     OUTPUT         T1         LVDS25           N/A           NONE      ODDRX1   
     sdram_addr[12]         OUTPUT        U18        LVCMOS33           8            NONE       NONE    
     sdram_addr[11]         OUTPUT        U17        LVCMOS33           8            NONE       NONE    
     sdram_addr[10]         OUTPUT        V12        LVCMOS33           8            NONE       NONE    
      sdram_addr[9]         OUTPUT        V17        LVCMOS33           8            NONE       NONE    
      sdram_addr[8]         OUTPUT        U16        LVCMOS33           8            NONE       NONE    
      sdram_addr[7]         OUTPUT        U14        LVCMOS33           8            NONE       NONE    
      sdram_addr[6]         OUTPUT        V14        LVCMOS33           8            NONE       NONE    
      sdram_addr[5]         OUTPUT        U13        LVCMOS33           8            NONE       NONE    
      sdram_addr[4]         OUTPUT        U12        LVCMOS33           8            NONE       NONE    
      sdram_addr[3]         OUTPUT        V10        LVCMOS33           8            NONE       NONE    
      sdram_addr[2]         OUTPUT        T11        LVCMOS33           8            NONE       NONE    
      sdram_addr[1]         OUTPUT        V11        LVCMOS33           8            NONE       NONE    
      sdram_addr[0]         OUTPUT        U11        LVCMOS33           8            NONE       NONE    
       sdram_ba[1]          OUTPUT        T14        LVCMOS33           8            NONE       NONE    
       sdram_ba[0]          OUTPUT        R15        LVCMOS33           8            NONE       NONE    
       sdram_cas_n          OUTPUT        P17        LVCMOS33           8            NONE       NONE    
        sdram_cke           OUTPUT        N15        LVCMOS33           8            NONE       NONE    
        sdram_clk           OUTPUT        L16        LVCMOS33           8            NONE       NONE    
       sdram_cs_n           OUTPUT        P15        LVCMOS33           8            NONE       NONE    
      sdram_dqm[1]          OUTPUT        T16        LVCMOS33           8            NONE       NONE    
      sdram_dqm[0]          OUTPUT        R16        LVCMOS33           8            NONE       NONE    
       sdram_ras_n          OUTPUT        R17        LVCMOS33           8            NONE       NONE    
       sdram_we_n           OUTPUT        N16        LVCMOS33           8            NONE       NONE    
       tmds_clk_n           OUTPUT         P2        LVCMOS33           8            NONE      ODDRX1   
       tmds_clk_p           OUTPUT         P4         LVDS25           N/A           NONE      ODDRX1   
      tmds_clk_p(n)         OUTPUT         P3         LVDS25           N/A           NONE      ODDRX1   
     tmds_data_n[2]         OUTPUT         L1        LVCMOS33           8            NONE      ODDRX1   
     tmds_data_n[1]         OUTPUT         F3        LVCMOS33           8            NONE      ODDRX1   
     tmds_data_n[0]         OUTPUT        C10        LVCMOS33           8            NONE      ODDRX1   
     tmds_data_p[2]         OUTPUT         R3         LVDS25           N/A           NONE      ODDRX1   
    tmds_data_p[2](n)       OUTPUT         T3         LVDS25           N/A           NONE      ODDRX1   
     tmds_data_p[1]         OUTPUT         U4         LVDS25           N/A           NONE      ODDRX1   
    tmds_data_p[1](n)       OUTPUT         U3         LVDS25           N/A           NONE      ODDRX1   
     tmds_data_p[0]         OUTPUT         V5         LVDS25           N/A           NONE      ODDRX1   
    tmds_data_p[0](n)       OUTPUT         V4         LVDS25           N/A           NONE      ODDRX1   
          SWDIO              INOUT        G13        LVCMOS33           8           PULLUP      NONE    
         cam_sda             INOUT        F18        LVCMOS33           8           PULLUP      NONE    
     sdram_data[15]          INOUT        M17        LVCMOS33           8           PULLUP      NONE    
     sdram_data[14]          INOUT        M16        LVCMOS33           8           PULLUP      NONE    
     sdram_data[13]          INOUT        P18        LVCMOS33           8           PULLUP      NONE    
     sdram_data[12]          INOUT        P14        LVCMOS33           8           PULLUP      NONE    
     sdram_data[11]          INOUT        N14        LVCMOS33           8           PULLUP      NONE    
     sdram_data[10]          INOUT        T18        LVCMOS33           8           PULLUP      NONE    
      sdram_data[9]          INOUT        R18        LVCMOS33           8           PULLUP      NONE    
      sdram_data[8]          INOUT        M13        LVCMOS33           8           PULLUP      NONE    
      sdram_data[7]          INOUT        R13        LVCMOS33           8           PULLUP      NONE    
      sdram_data[6]          INOUT        R12        LVCMOS33           8           PULLUP      NONE    
      sdram_data[5]          INOUT        M18        LVCMOS33           8           PULLUP      NONE    
      sdram_data[4]          INOUT        L18        LVCMOS33           8           PULLUP      NONE    
      sdram_data[3]          INOUT        V16        LVCMOS33           8           PULLUP      NONE    
      sdram_data[2]          INOUT        V15        LVCMOS33           8           PULLUP      NONE    
      sdram_data[1]          INOUT        T15        LVCMOS33           8           PULLUP      NONE    
      sdram_data[0]          INOUT        N17        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                               |Module                                             |lut     |ripple  |seq     |eram    |dsp     |dram    |shifter |pll     |serdes  |pcie    |ddr     |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|top                                    |CortexM3                                           |20369   |3796    |18706   |137     |34      |184     |0       |3       |0       |0       |0       |
|  APU                                  |ahb_apu                                            |279     |98      |292     |0       |0       |0       |0       |0       |0       |0       |0       |
|    apu_frame_counter_blk              |apu_frame_counter                                  |8       |15      |16      |0       |0       |0       |0       |0       |0       |0       |0       |
|    apu_mixer_blk                      |apu_mixer                                          |4       |0       |2       |0       |0       |0       |0       |0       |0       |0       |0       |
|    apu_noise_blk                      |apu_noise                                          |46      |12      |62      |0       |0       |0       |0       |0       |0       |0       |0       |
|      envelope_generator               |apu_envelope_generator                             |10      |0       |14      |0       |0       |0       |0       |0       |0       |0       |0       |
|        divider                        |apu_div                                            |3       |0       |4       |0       |0       |0       |0       |0       |0       |0       |0       |
|      length_counter                   |apu_length_counter                                 |9       |0       |8       |0       |0       |0       |0       |0       |0       |0       |0       |
|      timer                            |apu_div                                            |11      |12      |13      |0       |0       |0       |0       |0       |0       |0       |0       |
|    apu_pulse0_blk                     |apu_pulse                                          |76      |36      |63      |0       |0       |0       |0       |0       |0       |0       |0       |
|      envelope_generator               |apu_envelope_generator                             |16      |0       |16      |0       |0       |0       |0       |0       |0       |0       |0       |
|        divider                        |apu_div                                            |4       |0       |4       |0       |0       |0       |0       |0       |0       |0       |0       |
|      length_counter                   |apu_length_counter                                 |10      |0       |8       |0       |0       |0       |0       |0       |0       |0       |0       |
|      sweep_divider                    |apu_div                                            |3       |0       |3       |0       |0       |0       |0       |0       |0       |0       |0       |
|      timer                            |apu_div                                            |9       |12      |12      |0       |0       |0       |0       |0       |0       |0       |0       |
|    apu_pulse1_blk                     |apu_pulse                                          |82      |35      |64      |0       |0       |0       |0       |0       |0       |0       |0       |
|      envelope_generator               |apu_envelope_generator                             |19      |0       |13      |0       |0       |0       |0       |0       |0       |0       |0       |
|        divider                        |apu_div                                            |4       |0       |4       |0       |0       |0       |0       |0       |0       |0       |0       |
|      length_counter                   |apu_length_counter                                 |13      |0       |9       |0       |0       |0       |0       |0       |0       |0       |0       |
|      sweep_divider                    |apu_div                                            |3       |0       |3       |0       |0       |0       |0       |0       |0       |0       |0       |
|      timer                            |apu_div                                            |9       |12      |12      |0       |0       |0       |0       |0       |0       |0       |0       |
|    apu_triangle_blk                   |apu_triangle                                       |44      |0       |52      |0       |0       |0       |0       |0       |0       |0       |0       |
|      length_counter                   |apu_length_counter                                 |13      |0       |8       |0       |0       |0       |0       |0       |0       |0       |0       |
|      timer                            |apu_div                                            |8       |0       |11      |0       |0       |0       |0       |0       |0       |0       |0       |
|  AhbBridge                            |cmsdk_ahb_to_ahb_sync                              |150     |0       |93      |0       |0       |0       |0       |0       |0       |0       |0       |
|    gen_burst_support$u_ahb_error_canc |cmsdk_ahb_to_ahb_sync_error_canc                   |3       |0       |4       |0       |0       |0       |0       |0       |0       |0       |0       |
|  ApbBridge                            |cmsdk_ahb_to_apb                                   |33      |0       |49      |0       |0       |0       |0       |0       |0       |0       |0       |
|  DTCM                                 |Block_RAM                                          |0       |0       |0       |28      |0       |0       |0       |0       |0       |0       |0       |
|  DTCM_Interface                       |AHBlite_Block_RAM                                  |25      |0       |22      |0       |0       |0       |0       |0       |0       |0       |0       |
|  ITCM                                 |Block_RAM                                          |0       |0       |0       |28      |0       |0       |0       |0       |0       |0       |0       |
|  ITCM_Interface                       |AHBlite_Block_RAM                                  |20      |0       |21      |0       |0       |0       |0       |0       |0       |0       |0       |
|  JY61P                                |apb_JY61P                                          |73      |0       |103     |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_JY61P_uart_data                  |JY61P_uart_data                                    |57      |0       |87      |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_uart_recv                      |uart_recv                                          |27      |0       |33      |0       |0       |0       |0       |0       |0       |0       |0       |
|  L1AhbMtx                             |L1AhbMtx                                           |194     |0       |141     |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_L1AhbMtxInStg_0                  |L1AhbMtxInStg                                      |28      |0       |33      |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_L1AhbMtxInStg_1                  |L1AhbMtxInStg                                      |23      |0       |30      |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_L1AhbMtxInStg_2                  |L1AhbMtxInStg                                      |39      |0       |37      |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_l1ahbmtxdecs0                    |L1AhbMtxDecS0                                      |2       |0       |2       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_L1AhbMtx_default_slave         |L1AhbMtx_default_slave                             |1       |0       |1       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_l1ahbmtxdecs1                    |L1AhbMtxDecS1                                      |2       |0       |3       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_L1AhbMtx_default_slave         |L1AhbMtx_default_slave                             |1       |0       |1       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_l1ahbmtxdecs2                    |L1AhbMtxDecS2                                      |5       |0       |6       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_L1AhbMtx_default_slave         |L1AhbMtx_default_slave                             |1       |0       |1       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_l1ahbmtxdecs3                    |L1AhbMtxDecS3                                      |1       |0       |2       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_l1ahbmtxoutstgm0_0               |L1AhbMtxOutStgM0                                   |57      |0       |4       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_output_arb                     |L1AhbMtxArbM0                                      |22      |0       |3       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_l1ahbmtxoutstgm1_1               |L1AhbMtxOutStgM1                                   |17      |0       |6       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_output_arb                     |L1AhbMtxArbM1                                      |2       |0       |3       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_l1ahbmtxoutstgm2_2               |L1AhbMtxOutStgM2                                   |7       |0       |6       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_output_arb                     |L1AhbMtxArbM2                                      |4       |0       |2       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_l1ahbmtxoutstgm3_3               |L1AhbMtxOutStgM3                                   |5       |0       |6       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_output_arb                     |L1AhbMtxArbM3                                      |2       |0       |3       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_l1ahbmtxoutstgm4_4               |L1AhbMtxOutStgM4                                   |8       |0       |6       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_output_arb                     |L1AhbMtxArbM4                                      |6       |0       |3       |0       |0       |0       |0       |0       |0       |0       |0       |
|  L2AhbMtx                             |L2AhbMtx                                           |44      |0       |45      |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_L2AhbInStg_0                     |L2AhbInStg                                         |21      |0       |31      |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_l2ahbdecs0                       |L2AhbDecS0                                         |5       |0       |5       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_L2AhbMtx_default_slave         |L2AhbMtx_default_slave                             |2       |0       |2       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_l2ahboutstg_0                    |L2AhbOutStg                                        |13      |0       |3       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_output_arb                     |L2AhbArb                                           |11      |0       |1       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_l2ahboutstg_1                    |L2AhbOutStg                                        |1       |0       |1       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_output_arb                     |L2AhbArb                                           |1       |0       |1       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_l2ahboutstg_2                    |L2AhbOutStg                                        |2       |0       |3       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_output_arb                     |L2AhbArb                                           |1       |0       |1       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_l2ahboutstg_3                    |L2AhbOutStg                                        |2       |0       |2       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_output_arb                     |L2AhbArb                                           |1       |0       |1       |0       |0       |0       |0       |0       |0       |0       |0       |
|  PPU                                  |topPPU                                             |2133    |157     |897     |40      |0       |8       |0       |0       |0       |0       |0       |
|    u_ppu_hdmi_driver                  |ppu_hdmi_driver                                    |231     |0       |164     |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_ppu_video_driver               |ppu_video_driver                                   |18      |0       |19      |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_rgb2dvi                        |dvi_transmitter                                    |213     |0       |145     |0       |0       |0       |0       |0       |0       |0       |0       |
|        encoder_b                      |dvi_encoder                                        |119     |0       |38      |0       |0       |0       |0       |0       |0       |0       |0       |
|        encoder_g                      |dvi_encoder                                        |46      |0       |32      |0       |0       |0       |0       |0       |0       |0       |0       |
|        encoder_r                      |dvi_encoder                                        |31      |0       |32      |0       |0       |0       |0       |0       |0       |0       |0       |
|        reset_syn                      |asyn_rst_syn                                       |1       |0       |2       |0       |0       |0       |0       |0       |0       |0       |0       |
|        serializer_b                   |serializer_10_to_1                                 |5       |0       |12      |0       |0       |0       |0       |0       |0       |0       |0       |
|        serializer_clk                 |serializer_10_to_1                                 |1       |0       |7       |0       |0       |0       |0       |0       |0       |0       |0       |
|        serializer_g                   |serializer_10_to_1                                 |5       |0       |12      |0       |0       |0       |0       |0       |0       |0       |0       |
|        serializer_r                   |serializer_10_to_1                                 |5       |0       |10      |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_topBackGroundDraw                |topBackGroundDraw                                  |1107    |93      |306     |8       |0       |0       |0       |0       |0       |0       |0       |
|      u_ahb_nameTableRam_interface     |ahb_nameTableRam_interface                         |43      |49      |60      |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_backGroundTileRom              |backGroundTileRom                                  |612     |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_backTileDraw                   |backTileDraw                                       |216     |9       |42      |0       |0       |0       |0       |0       |0       |0       |0       |
|        paletteBackground_inst         |paletteBackground                                  |17      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_nameTableRam                   |nameTableRam                                       |58      |0       |49      |8       |0       |0       |0       |0       |0       |0       |0       |
|      u_scrollCtrl                     |scrollCtrl                                         |161     |35      |134     |0       |0       |0       |0       |0       |0       |0       |0       |
|        u_flashToNametable             |flashToNametable                                   |130     |0       |99      |0       |0       |0       |0       |0       |0       |0       |0       |
|          scroll_spi                   |spi                                                |27      |0       |29      |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_topSpriteDraw                    |topSpriteDraw                                      |794     |64      |425     |32      |0       |8       |0       |0       |0       |0       |0       |
|      ahb_spriteRam_interface_inst     |ahb_spriteRam_interface                            |12      |0       |12      |0       |0       |0       |0       |0       |0       |0       |0       |
|      eightRam_inst                    |eightRam                                           |101     |0       |255     |0       |0       |0       |0       |0       |0       |0       |0       |
|      spriteRam_inst                   |spriteRam                                          |10      |0       |61      |0       |0       |8       |0       |0       |0       |0       |0       |
|      spriteTileRom_inst               |spriteTileRom                                      |0       |0       |0       |32      |0       |0       |0       |0       |0       |0       |0       |
|      tiltDraw_inst[0]$u_tileDraw      |tileDraw                                           |89      |8       |20      |0       |0       |0       |0       |0       |0       |0       |0       |
|        paletteSprite_inst             |paletteSprite                                      |20      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      tiltDraw_inst[1]$u_tileDraw      |tileDraw                                           |74      |8       |11      |0       |0       |0       |0       |0       |0       |0       |0       |
|        paletteSprite_inst             |paletteSprite                                      |10      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      tiltDraw_inst[2]$u_tileDraw      |tileDraw                                           |78      |8       |11      |0       |0       |0       |0       |0       |0       |0       |0       |
|        paletteSprite_inst             |paletteSprite                                      |12      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      tiltDraw_inst[3]$u_tileDraw      |tileDraw                                           |88      |8       |11      |0       |0       |0       |0       |0       |0       |0       |0       |
|        paletteSprite_inst             |paletteSprite                                      |24      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|......                                 |......                                             |-       |-       |-       |-       |-       |-       |-       |-       |-       |-       |-       |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       34418  
    #2          2       9421   
    #3          3       3515   
    #4          4       2076   
    #5        5-10      5550   
    #6        11-50     1911   
    #7       51-100      120   
    #8       101-500     30    
    #9        >500        2    
  Average     2.95             

RUN-1003 : finish command "report_area -io_info -file ANLOGIC_phy.area" in  1.600203s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (36.1%)

RUN-1004 : used memory is 2824 MB, reserved memory is 4479 MB, peak memory is 3588 MB
RUN-1002 : start command "export_db ANLOGIC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ANLOGIC_pr.db" in  15.244602s wall, 16.906250s user + 0.875000s system = 17.781250s CPU (116.6%)

RUN-1004 : used memory is 3415 MB, reserved memory is 4483 MB, peak memory is 3588 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM3.
TMR-2506 : Build timing graph completely. Port num: 52, tpin num: 238887, tnet num: 55639, tinst num: 29744, tnode num: 289843, tedge num: 407142.
TMR-2508 : Levelizing timing graph completed, there are 205 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  10.594407s wall, 10.546875s user + 0.000000s system = 10.546875s CPU (99.6%)

RUN-1004 : used memory is 3424 MB, reserved memory is 4494 MB, peak memory is 3588 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file ANLOGIC_phy.timing"
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM3.
TMR-2506 : Build timing graph completely. Port num: 52, tpin num: 246743, tnet num: 60633, tinst num: 29815, tnode num: 297739, tedge num: 475333.
TMR-2508 : Levelizing timing graph completed, there are 205 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  10.765859s wall, 10.500000s user + 0.000000s system = 10.500000s CPU (97.5%)

RUN-1004 : used memory is 3430 MB, reserved memory is 4494 MB, peak memory is 3588 MB
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 60633 nets completely.
TMR-1033 : GPLL pll_hdmi_inst/pll_inst feeds back externally.
TMR-1033 : GPLL u_clk_pll/pll_inst feeds back externally.
TMR-1033 : GPLL u_pll/pll_inst feeds back externally.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 9 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 9. Number of clock nets = 42 (24 unconstrainted).
TMR-5009 WARNING: No clock constraint on 24 clock net(s): 
		PPU/u_topBackGroundDraw/u_ahb_nameTableRam_interface/readDataMux_n
		PPU/u_topBackGroundDraw/u_ahb_nameTableRam_interface/readDataMux_n_syn_51
		PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux3_syn_3
		PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux3_syn_4
		PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux4_syn_3
		PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux4_syn_4
		PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux5_syn_3
		PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux5_syn_4
		PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux6_syn_3
		PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/mux6_syn_4
		PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n1
		PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n1_syn_33
		PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n3
		PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n3_syn_33
		PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n5
		PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n5_syn_33
		PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n7
		PPU/u_topBackGroundDraw/u_scrollCtrl/u_flashToNametable/writeAttributeData_n7_syn_33
		SWCLK_dup_1
		SWCLK_syn_3
		cam_pclk_dup_4
		cam_pclk_syn_6
		u_ahb_cnn/u_ov5640_hdmi/u_i2c_dr/dri_clk
		u_ahb_cnn/u_ov5640_hdmi/u_i2c_dr/dri_clk_syn_3
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in ANLOGIC_phy.timing, timing summary in ANLOGIC_phy.tsm.
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "end_timer" in  1.354920s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (95.7%)

RUN-1004 : used memory is 3622 MB, reserved memory is 4709 MB, peak memory is 3642 MB
RUN-1003 : finish command "report_timing -mode FINAL -net_info -rpt_autogen true -file ANLOGIC_phy.timing" in  22.140248s wall, 20.390625s user + 0.109375s system = 20.500000s CPU (92.6%)

RUN-1004 : used memory is 3621 MB, reserved memory is 4708 MB, peak memory is 3642 MB
RUN-1002 : start command "export_bid ANLOGIC_inst.bid"
RUN-1002 : start command "bitgen -bit ANLOGIC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 9 pll_pd instances.
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 29753
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 58216, pip num: 674490
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 11126
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 7178 valid insts, and 2111283 bits set as '1'.
BIT-1004 : the usercode0 register value: 00000000010101100000000000000000
BIT-1004 : Generate file ANLOGIC.bit.
RUN-1003 : finish command "bitgen -bit ANLOGIC.bit" in  65.373233s wall, 301.734375s user + 0.875000s system = 302.609375s CPU (462.9%)

RUN-1004 : used memory is 3894 MB, reserved memory is 4790 MB, peak memory is 4054 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230711_212524.log"
