{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659120813793 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659120813794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 29 13:53:33 2022 " "Processing started: Fri Jul 29 13:53:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659120813794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120813794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rzfpga_pc -c rzfpga_pc " "Command: quartus_map --read_settings_files=on --write_settings_files=off rzfpga_pc -c rzfpga_pc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120813794 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1659120814034 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1659120814034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/sdram_clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/sdram_clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_clkgen " "Found entity 1: sdram_clkgen" {  } { { "SDRAM/sdram_clkgen.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/sdram_clkgen.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120819986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120819986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/sdram_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/sdram_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_buffer " "Found entity 1: sdram_buffer" {  } { { "SDRAM/sdram_buffer.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/sdram_buffer.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120819987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120819987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01/n2tmux.v 1 1 " "Found 1 design units, including 1 entities, in source file 01/n2tmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 n2tmux " "Found entity 1: n2tmux" {  } { { "01/n2tmux.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n2tmux.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120819988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120819988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01/n2tmux16.v 1 1 " "Found 1 design units, including 1 entities, in source file 01/n2tmux16.v" { { "Info" "ISGN_ENTITY_NAME" "1 n2tmux16 " "Found entity 1: n2tmux16" {  } { { "01/n2tmux16.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n2tmux16.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120819989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120819989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/hvsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/hvsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync_generator " "Found entity 1: hvsync_generator" {  } { { "VGA/hvsync_generator.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/VGA/hvsync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120819990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120819990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "02/halfadder.v 1 1 " "Found 1 design units, including 1 entities, in source file 02/halfadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "02/HalfAdder.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/HalfAdder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120819991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120819991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "02/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file 02/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "02/FullAdder.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/FullAdder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120819992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120819992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "02/add16.v 1 1 " "Found 1 design units, including 1 entities, in source file 02/add16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add16 " "Found entity 1: Add16" {  } { { "02/Add16.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/Add16.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120819993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120819993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "02/alun2t.v 1 1 " "Found 1 design units, including 1 entities, in source file 02/alun2t.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUn2t " "Found entity 1: ALUn2t" {  } { { "02/ALUn2t.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/ALUn2t.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120819994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120819994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rzfpga_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file rzfpga_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 rzfpga_pc " "Found entity 1: rzfpga_pc" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120819995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120819995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01/n8waymux16.v 1 1 " "Found 1 design units, including 1 entities, in source file 01/n8waymux16.v" { { "Info" "ISGN_ENTITY_NAME" "1 n8WayMux16 " "Found entity 1: n8WayMux16" {  } { { "01/n8WayMux16.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n8WayMux16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120819996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120819996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01/dmux_8_way.v 1 1 " "Found 1 design units, including 1 entities, in source file 01/dmux_8_way.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmux_8_way " "Found entity 1: dmux_8_way" {  } { { "01/dmux_8_way.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/dmux_8_way.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120819997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120819997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01/dmux_4_way.v 1 1 " "Found 1 design units, including 1 entities, in source file 01/dmux_4_way.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmux_4_way " "Found entity 1: dmux_4_way" {  } { { "01/dmux_4_way.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/dmux_4_way.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120819998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120819998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01/dmux.v 1 1 " "Found 1 design units, including 1 entities, in source file 01/dmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmux " "Found entity 1: dmux" {  } { { "01/dmux.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/dmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120819999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120819999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "03/bram/register.v 1 1 " "Found 1 design units, including 1 entities, in source file 03/bram/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "03/BRAM/register.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/BRAM/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120820000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120820000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "03/bram/bram_ram_8.v 1 1 " "Found 1 design units, including 1 entities, in source file 03/bram/bram_ram_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram_ram_8 " "Found entity 1: bram_ram_8" {  } { { "03/BRAM/bram_ram_8.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/BRAM/bram_ram_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120820001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120820001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "03/bram/bram_ram_64.v 1 1 " "Found 1 design units, including 1 entities, in source file 03/bram/bram_ram_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram_ram_64 " "Found entity 1: bram_ram_64" {  } { { "03/BRAM/bram_ram_64.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/BRAM/bram_ram_64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120820001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120820001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "03/bram/bram_ram_512.v 1 1 " "Found 1 design units, including 1 entities, in source file 03/bram/bram_ram_512.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram_ram_512 " "Found entity 1: bram_ram_512" {  } { { "03/BRAM/bram_ram_512.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/BRAM/bram_ram_512.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120820002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120820002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120820003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120820003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "05/hack_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file 05/hack_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 hack_cpu " "Found entity 1: hack_cpu" {  } { { "05/hack_cpu.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/05/hack_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120820004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120820004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "04/rom_simulator.v 1 1 " "Found 1 design units, including 1 entities, in source file 04/rom_simulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_simulator " "Found entity 1: rom_simulator" {  } { { "04/rom_simulator.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/04/rom_simulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120820005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120820005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "03/bram/bram_ram_4k.v 1 1 " "Found 1 design units, including 1 entities, in source file 03/bram/bram_ram_4k.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram_ram_4k " "Found entity 1: bram_ram_4k" {  } { { "03/BRAM/bram_ram_4k.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/BRAM/bram_ram_4k.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120820006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120820006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "03/bram/bram_ram_16k.v 1 1 " "Found 1 design units, including 1 entities, in source file 03/bram/bram_ram_16k.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram_ram_16k " "Found entity 1: bram_ram_16k" {  } { { "03/BRAM/bram_ram_16k.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/BRAM/bram_ram_16k.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120820007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120820007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01/n2tmux8way.v 1 1 " "Found 1 design units, including 1 entities, in source file 01/n2tmux8way.v" { { "Info" "ISGN_ENTITY_NAME" "1 n2tmux8way " "Found entity 1: n2tmux8way" {  } { { "01/n2tmux8way.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n2tmux8way.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120820008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120820008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "04/rom_quartus_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file 04/rom_quartus_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_quartus_ip " "Found entity 1: rom_quartus_ip" {  } { { "04/rom_quartus_ip.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/04/rom_quartus_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120820009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120820009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "05/cpu_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file 05/cpu_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_pc " "Found entity 1: cpu_pc" {  } { { "05/cpu_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/05/cpu_pc.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120820010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120820010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_controller " "Found entity 1: seven_seg_controller" {  } { { "seven_seg_controller.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/seven_seg_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120820011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120820011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_to_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file num_to_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 num_to_seg " "Found entity 1: num_to_seg" {  } { { "num_to_seg.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/num_to_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120820012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120820012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_7seg " "Found entity 1: clk_7seg" {  } { { "clk_7seg.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/clk_7seg.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120820013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120820013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "SDRAM/sdram.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/sdram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120820014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120820014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/addr_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/addr_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_mux " "Found entity 1: addr_mux" {  } { { "SDRAM/addr_mux.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/addr_mux.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120820015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120820015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/wrreq_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/wrreq_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrreq_mux " "Found entity 1: wrreq_mux" {  } { { "SDRAM/wrreq_mux.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/wrreq_mux.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120820016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120820016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/rdreq_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/rdreq_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdreq_mux " "Found entity 1: rdreq_mux" {  } { { "SDRAM/rdreq_mux.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/rdreq_mux.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120820017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120820017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/wrdata_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/wrdata_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrdata_mux " "Found entity 1: wrdata_mux" {  } { { "SDRAM/wrdata_mux.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/wrdata_mux.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120820018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120820018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/sdram_clk_100mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/sdram_clk_100mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_clk_100MHz " "Found entity 1: sdram_clk_100MHz" {  } { { "SDRAM/sdram_clk_100MHz.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/sdram_clk_100MHz.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120820019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120820019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/ram_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/ram_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_manager " "Found entity 1: ram_manager" {  } { { "SDRAM/ram_manager.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/ram_manager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120820020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120820020 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_clk rzfpga_pc.v(130) " "Verilog HDL Implicit Net warning at rzfpga_pc.v(130): created implicit net for \"mem_clk\"" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820021 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "direct_rd_gnt ram_manager.v(25) " "Verilog HDL Implicit Net warning at ram_manager.v(25): created implicit net for \"direct_rd_gnt\"" {  } { { "SDRAM/ram_manager.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/ram_manager.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820021 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ram_clk ram_manager.v(26) " "Verilog HDL Implicit Net warning at ram_manager.v(26): created implicit net for \"ram_clk\"" {  } { { "SDRAM/ram_manager.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/ram_manager.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820021 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RdGnt ram_manager.v(130) " "Verilog HDL Implicit Net warning at ram_manager.v(130): created implicit net for \"RdGnt\"" {  } { { "SDRAM/ram_manager.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/ram_manager.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820021 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rzfpga_pc " "Elaborating entity \"rzfpga_pc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659120820085 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "inv_led rzfpga_pc.v(35) " "Verilog HDL warning at rzfpga_pc.v(35): object inv_led used but never assigned" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 35 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1659120820086 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 rzfpga_pc.v(48) " "Verilog HDL assignment warning at rzfpga_pc.v(48): truncated value with size 32 to match size of target (25)" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659120820086 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 rzfpga_pc.v(172) " "Verilog HDL assignment warning at rzfpga_pc.v(172): truncated value with size 16 to match size of target (3)" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659120820086 "|rzfpga_pc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inv_led 0 rzfpga_pc.v(35) " "Net \"inv_led\" at rzfpga_pc.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1659120820086 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_rs rzfpga_pc.v(25) " "Output port \"lcd_rs\" at rzfpga_pc.v(25) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1659120820086 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_rw rzfpga_pc.v(26) " "Output port \"lcd_rw\" at rzfpga_pc.v(26) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1659120820086 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_e rzfpga_pc.v(27) " "Output port \"lcd_e\" at rzfpga_pc.v(27) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1659120820086 "|rzfpga_pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_controller seven_seg_controller:seven_seg_controller_inst " "Elaborating entity \"seven_seg_controller\" for hierarchy \"seven_seg_controller:seven_seg_controller_inst\"" {  } { { "rzfpga_pc.v" "seven_seg_controller_inst" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820086 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 seven_seg_controller.v(77) " "Verilog HDL assignment warning at seven_seg_controller.v(77): truncated value with size 32 to match size of target (3)" {  } { { "seven_seg_controller.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/seven_seg_controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659120820087 "|rzfpga_pc|seven_seg_controller:seven_seg_controller_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_7seg seven_seg_controller:seven_seg_controller_inst\|clk_7seg:clk_7seg_inst " "Elaborating entity \"clk_7seg\" for hierarchy \"seven_seg_controller:seven_seg_controller_inst\|clk_7seg:clk_7seg_inst\"" {  } { { "seven_seg_controller.v" "clk_7seg_inst" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/seven_seg_controller.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll seven_seg_controller:seven_seg_controller_inst\|clk_7seg:clk_7seg_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"seven_seg_controller:seven_seg_controller_inst\|clk_7seg:clk_7seg_inst\|altpll:altpll_component\"" {  } { { "clk_7seg.v" "altpll_component" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/clk_7seg.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_seg_controller:seven_seg_controller_inst\|clk_7seg:clk_7seg_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"seven_seg_controller:seven_seg_controller_inst\|clk_7seg:clk_7seg_inst\|altpll:altpll_component\"" {  } { { "clk_7seg.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/clk_7seg.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_seg_controller:seven_seg_controller_inst\|clk_7seg:clk_7seg_inst\|altpll:altpll_component " "Instantiated megafunction \"seven_seg_controller:seven_seg_controller_inst\|clk_7seg:clk_7seg_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 500 " "Parameter \"clk0_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_7seg " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_7seg\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820114 ""}  } { { "clk_7seg.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/clk_7seg.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659120820114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_7seg_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_7seg_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_7seg_altpll " "Found entity 1: clk_7seg_altpll" {  } { { "db/clk_7seg_altpll.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/clk_7seg_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120820144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120820144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_7seg_altpll seven_seg_controller:seven_seg_controller_inst\|clk_7seg:clk_7seg_inst\|altpll:altpll_component\|clk_7seg_altpll:auto_generated " "Elaborating entity \"clk_7seg_altpll\" for hierarchy \"seven_seg_controller:seven_seg_controller_inst\|clk_7seg:clk_7seg_inst\|altpll:altpll_component\|clk_7seg_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_to_seg seven_seg_controller:seven_seg_controller_inst\|num_to_seg:num_to_seg_a " "Elaborating entity \"num_to_seg\" for hierarchy \"seven_seg_controller:seven_seg_controller_inst\|num_to_seg:num_to_seg_a\"" {  } { { "seven_seg_controller.v" "num_to_seg_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/seven_seg_controller.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_quartus_ip rom_quartus_ip:rom_quartus_ip_inst " "Elaborating entity \"rom_quartus_ip\" for hierarchy \"rom_quartus_ip:rom_quartus_ip_inst\"" {  } { { "rzfpga_pc.v" "rom_quartus_ip_inst" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_quartus_ip:rom_quartus_ip_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_quartus_ip:rom_quartus_ip_inst\|altsyncram:altsyncram_component\"" {  } { { "04/rom_quartus_ip.v" "altsyncram_component" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/04/rom_quartus_ip.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_quartus_ip:rom_quartus_ip_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_quartus_ip:rom_quartus_ip_inst\|altsyncram:altsyncram_component\"" {  } { { "04/rom_quartus_ip.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/04/rom_quartus_ip.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820171 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_quartus_ip:rom_quartus_ip_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_quartus_ip:rom_quartus_ip_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./04/rom.mif " "Parameter \"init_file\" = \"./04/rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820171 ""}  } { { "04/rom_quartus_ip.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/04/rom_quartus_ip.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659120820171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_31a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_31a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_31a1 " "Found entity 1: altsyncram_31a1" {  } { { "db/altsyncram_31a1.tdf" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/altsyncram_31a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120820200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120820200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_31a1 rom_quartus_ip:rom_quartus_ip_inst\|altsyncram:altsyncram_component\|altsyncram_31a1:auto_generated " "Elaborating entity \"altsyncram_31a1\" for hierarchy \"rom_quartus_ip:rom_quartus_ip_inst\|altsyncram:altsyncram_component\|altsyncram_31a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820200 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "120 128 0 1 1 " "120 out of 128 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "8 127 " "Addresses ranging from 8 to 127 are not initialized" {  } { { "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/04/rom.mif" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/04/rom.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1659120820219 ""}  } { { "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/04/rom.mif" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/04/rom.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1659120820219 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 128 C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/04/rom.mif " "Memory depth (4096) in the design file differs from memory depth (128) in the Memory Initialization File \"C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/04/rom.mif\" -- setting initial value for remaining addresses to 0" {  } { { "04/rom_quartus_ip.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/04/rom_quartus_ip.v" 82 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1659120820219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hack_cpu hack_cpu:cpu " "Elaborating entity \"hack_cpu\" for hierarchy \"hack_cpu:cpu\"" {  } { { "rzfpga_pc.v" "cpu" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n2tmux16 hack_cpu:cpu\|n2tmux16:Mux16_aluOut_instruction " "Elaborating entity \"n2tmux16\" for hierarchy \"hack_cpu:cpu\|n2tmux16:Mux16_aluOut_instruction\"" {  } { { "05/hack_cpu.v" "Mux16_aluOut_instruction" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/05/hack_cpu.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n2tmux hack_cpu:cpu\|n2tmux16:Mux16_aluOut_instruction\|n2tmux:mux16_a " "Elaborating entity \"n2tmux\" for hierarchy \"hack_cpu:cpu\|n2tmux16:Mux16_aluOut_instruction\|n2tmux:mux16_a\"" {  } { { "01/n2tmux16.v" "mux16_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n2tmux16.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUn2t hack_cpu:cpu\|ALUn2t:alu_inst_a " "Elaborating entity \"ALUn2t\" for hierarchy \"hack_cpu:cpu\|ALUn2t:alu_inst_a\"" {  } { { "05/hack_cpu.v" "alu_inst_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/05/hack_cpu.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add16 hack_cpu:cpu\|ALUn2t:alu_inst_a\|Add16:add16_alu_a " "Elaborating entity \"Add16\" for hierarchy \"hack_cpu:cpu\|ALUn2t:alu_inst_a\|Add16:add16_alu_a\"" {  } { { "02/ALUn2t.v" "add16_alu_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/ALUn2t.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder hack_cpu:cpu\|ALUn2t:alu_inst_a\|Add16:add16_alu_a\|FullAdder:full_adder_inst_a " "Elaborating entity \"FullAdder\" for hierarchy \"hack_cpu:cpu\|ALUn2t:alu_inst_a\|Add16:add16_alu_a\|FullAdder:full_adder_inst_a\"" {  } { { "02/Add16.v" "full_adder_inst_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/Add16.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder hack_cpu:cpu\|ALUn2t:alu_inst_a\|Add16:add16_alu_a\|FullAdder:full_adder_inst_a\|HalfAdder:half_adder_inst_a " "Elaborating entity \"HalfAdder\" for hierarchy \"hack_cpu:cpu\|ALUn2t:alu_inst_a\|Add16:add16_alu_a\|FullAdder:full_adder_inst_a\|HalfAdder:half_adder_inst_a\"" {  } { { "02/FullAdder.v" "half_adder_inst_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/FullAdder.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n2tmux8way hack_cpu:cpu\|n2tmux8way:n2tmux8way_inst " "Elaborating entity \"n2tmux8way\" for hierarchy \"hack_cpu:cpu\|n2tmux8way:n2tmux8way_inst\"" {  } { { "05/hack_cpu.v" "n2tmux8way_inst" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/05/hack_cpu.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux hack_cpu:cpu\|n2tmux8way:n2tmux8way_inst\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"hack_cpu:cpu\|n2tmux8way:n2tmux8way_inst\|lpm_mux:LPM_MUX_component\"" {  } { { "01/n2tmux8way.v" "LPM_MUX_component" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n2tmux8way.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hack_cpu:cpu\|n2tmux8way:n2tmux8way_inst\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"hack_cpu:cpu\|n2tmux8way:n2tmux8way_inst\|lpm_mux:LPM_MUX_component\"" {  } { { "01/n2tmux8way.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n2tmux8way.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820266 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hack_cpu:cpu\|n2tmux8way:n2tmux8way_inst\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"hack_cpu:cpu\|n2tmux8way:n2tmux8way_inst\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Parameter \"lpm_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820266 ""}  } { { "01/n2tmux8way.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n2tmux8way.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659120820266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_frc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_frc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_frc " "Found entity 1: mux_frc" {  } { { "db/mux_frc.tdf" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/mux_frc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120820292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120820292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_frc hack_cpu:cpu\|n2tmux8way:n2tmux8way_inst\|lpm_mux:LPM_MUX_component\|mux_frc:auto_generated " "Elaborating entity \"mux_frc\" for hierarchy \"hack_cpu:cpu\|n2tmux8way:n2tmux8way_inst\|lpm_mux:LPM_MUX_component\|mux_frc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_pc hack_cpu:cpu\|cpu_pc:cpu_pc_inst " "Elaborating entity \"cpu_pc\" for hierarchy \"hack_cpu:cpu\|cpu_pc:cpu_pc_inst\"" {  } { { "05/hack_cpu.v" "cpu_pc_inst" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/05/hack_cpu.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter hack_cpu:cpu\|cpu_pc:cpu_pc_inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"hack_cpu:cpu\|cpu_pc:cpu_pc_inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "05/cpu_pc.v" "LPM_COUNTER_component" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/05/cpu_pc.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hack_cpu:cpu\|cpu_pc:cpu_pc_inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"hack_cpu:cpu\|cpu_pc:cpu_pc_inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "05/cpu_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/05/cpu_pc.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hack_cpu:cpu\|cpu_pc:cpu_pc_inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"hack_cpu:cpu\|cpu_pc:cpu_pc_inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820313 ""}  } { { "05/cpu_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/05/cpu_pc.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659120820313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ltj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ltj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ltj " "Found entity 1: cntr_ltj" {  } { { "db/cntr_ltj.tdf" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/cntr_ltj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120820341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120820341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ltj hack_cpu:cpu\|cpu_pc:cpu_pc_inst\|lpm_counter:LPM_COUNTER_component\|cntr_ltj:auto_generated " "Elaborating entity \"cntr_ltj\" for hierarchy \"hack_cpu:cpu\|cpu_pc:cpu_pc_inst\|lpm_counter:LPM_COUNTER_component\|cntr_ltj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_manager ram_manager:ram_manager_inst " "Elaborating entity \"ram_manager\" for hierarchy \"ram_manager:ram_manager_inst\"" {  } { { "rzfpga_pc.v" "ram_manager_inst" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820343 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "direct_rd_gnt ram_manager.v(25) " "Verilog HDL or VHDL warning at ram_manager.v(25): object \"direct_rd_gnt\" assigned a value but never read" {  } { { "SDRAM/ram_manager.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/ram_manager.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1659120820344 "|rzfpga_pc|ram_manager:ram_manager_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_clk ram_manager.v(26) " "Verilog HDL or VHDL warning at ram_manager.v(26): object \"ram_clk\" assigned a value but never read" {  } { { "SDRAM/ram_manager.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/ram_manager.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1659120820344 "|rzfpga_pc|ram_manager:ram_manager_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sd_cs ram_manager.v(11) " "Output port \"sd_cs\" at ram_manager.v(11) has no driver" {  } { { "SDRAM/ram_manager.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/ram_manager.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1659120820344 "|rzfpga_pc|ram_manager:ram_manager_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_buffer ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst " "Elaborating entity \"sdram_buffer\" for hierarchy \"ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\"" {  } { { "SDRAM/ram_manager.v" "sdram_buffer_inst" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/ram_manager.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\"" {  } { { "SDRAM/sdram_buffer.v" "scfifo_component" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/sdram_buffer.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\"" {  } { { "SDRAM/sdram_buffer.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/sdram_buffer.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component " "Instantiated megafunction \"ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 37 " "Parameter \"lpm_width\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820456 ""}  } { { "SDRAM/sdram_buffer.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/sdram_buffer.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659120820456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_sj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_sj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_sj31 " "Found entity 1: scfifo_sj31" {  } { { "db/scfifo_sj31.tdf" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/scfifo_sj31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120820483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120820483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_sj31 ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\|scfifo_sj31:auto_generated " "Elaborating entity \"scfifo_sj31\" for hierarchy \"ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\|scfifo_sj31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3q31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3q31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3q31 " "Found entity 1: a_dpfifo_3q31" {  } { { "db/a_dpfifo_3q31.tdf" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/a_dpfifo_3q31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120820490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120820490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3q31 ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\|scfifo_sj31:auto_generated\|a_dpfifo_3q31:dpfifo " "Elaborating entity \"a_dpfifo_3q31\" for hierarchy \"ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\|scfifo_sj31:auto_generated\|a_dpfifo_3q31:dpfifo\"" {  } { { "db/scfifo_sj31.tdf" "dpfifo" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/scfifo_sj31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p3c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p3c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p3c1 " "Found entity 1: altsyncram_p3c1" {  } { { "db/altsyncram_p3c1.tdf" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/altsyncram_p3c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120820521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120820521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p3c1 ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\|scfifo_sj31:auto_generated\|a_dpfifo_3q31:dpfifo\|altsyncram_p3c1:FIFOram " "Elaborating entity \"altsyncram_p3c1\" for hierarchy \"ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\|scfifo_sj31:auto_generated\|a_dpfifo_3q31:dpfifo\|altsyncram_p3c1:FIFOram\"" {  } { { "db/a_dpfifo_3q31.tdf" "FIFOram" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/a_dpfifo_3q31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0u8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0u8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0u8 " "Found entity 1: cmpr_0u8" {  } { { "db/cmpr_0u8.tdf" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/cmpr_0u8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120820550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120820550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0u8 ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\|scfifo_sj31:auto_generated\|a_dpfifo_3q31:dpfifo\|cmpr_0u8:almost_full_comparer " "Elaborating entity \"cmpr_0u8\" for hierarchy \"ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\|scfifo_sj31:auto_generated\|a_dpfifo_3q31:dpfifo\|cmpr_0u8:almost_full_comparer\"" {  } { { "db/a_dpfifo_3q31.tdf" "almost_full_comparer" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/a_dpfifo_3q31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0u8 ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\|scfifo_sj31:auto_generated\|a_dpfifo_3q31:dpfifo\|cmpr_0u8:three_comparison " "Elaborating entity \"cmpr_0u8\" for hierarchy \"ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\|scfifo_sj31:auto_generated\|a_dpfifo_3q31:dpfifo\|cmpr_0u8:three_comparison\"" {  } { { "db/a_dpfifo_3q31.tdf" "three_comparison" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/a_dpfifo_3q31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dpb " "Found entity 1: cntr_dpb" {  } { { "db/cntr_dpb.tdf" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/cntr_dpb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120820580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120820580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dpb ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\|scfifo_sj31:auto_generated\|a_dpfifo_3q31:dpfifo\|cntr_dpb:rd_ptr_msb " "Elaborating entity \"cntr_dpb\" for hierarchy \"ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\|scfifo_sj31:auto_generated\|a_dpfifo_3q31:dpfifo\|cntr_dpb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_3q31.tdf" "rd_ptr_msb" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/a_dpfifo_3q31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qp7 " "Found entity 1: cntr_qp7" {  } { { "db/cntr_qp7.tdf" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/cntr_qp7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120820607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120820607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qp7 ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\|scfifo_sj31:auto_generated\|a_dpfifo_3q31:dpfifo\|cntr_qp7:usedw_counter " "Elaborating entity \"cntr_qp7\" for hierarchy \"ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\|scfifo_sj31:auto_generated\|a_dpfifo_3q31:dpfifo\|cntr_qp7:usedw_counter\"" {  } { { "db/a_dpfifo_3q31.tdf" "usedw_counter" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/a_dpfifo_3q31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_epb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_epb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_epb " "Found entity 1: cntr_epb" {  } { { "db/cntr_epb.tdf" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/cntr_epb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120820635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120820635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_epb ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\|scfifo_sj31:auto_generated\|a_dpfifo_3q31:dpfifo\|cntr_epb:wr_ptr " "Elaborating entity \"cntr_epb\" for hierarchy \"ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\|scfifo_sj31:auto_generated\|a_dpfifo_3q31:dpfifo\|cntr_epb:wr_ptr\"" {  } { { "db/a_dpfifo_3q31.tdf" "wr_ptr" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/a_dpfifo_3q31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_clkgen ram_manager:ram_manager_inst\|sdram_clkgen:sdram_clkgen_inst " "Elaborating entity \"sdram_clkgen\" for hierarchy \"ram_manager:ram_manager_inst\|sdram_clkgen:sdram_clkgen_inst\"" {  } { { "SDRAM/ram_manager.v" "sdram_clkgen_inst" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/ram_manager.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ram_manager:ram_manager_inst\|sdram_clkgen:sdram_clkgen_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ram_manager:ram_manager_inst\|sdram_clkgen:sdram_clkgen_inst\|altpll:altpll_component\"" {  } { { "SDRAM/sdram_clkgen.v" "altpll_component" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/sdram_clkgen.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_manager:ram_manager_inst\|sdram_clkgen:sdram_clkgen_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"ram_manager:ram_manager_inst\|sdram_clkgen:sdram_clkgen_inst\|altpll:altpll_component\"" {  } { { "SDRAM/sdram_clkgen.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/sdram_clkgen.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_manager:ram_manager_inst\|sdram_clkgen:sdram_clkgen_inst\|altpll:altpll_component " "Instantiated megafunction \"ram_manager:ram_manager_inst\|sdram_clkgen:sdram_clkgen_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 5000 " "Parameter \"clk0_phase_shift\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sdram_clkgen " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sdram_clkgen\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659120820648 ""}  } { { "SDRAM/sdram_clkgen.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/sdram_clkgen.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659120820648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sdram_clkgen_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sdram_clkgen_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_clkgen_altpll " "Found entity 1: sdram_clkgen_altpll" {  } { { "db/sdram_clkgen_altpll.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/sdram_clkgen_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659120820678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120820678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_clkgen_altpll ram_manager:ram_manager_inst\|sdram_clkgen:sdram_clkgen_inst\|altpll:altpll_component\|sdram_clkgen_altpll:auto_generated " "Elaborating entity \"sdram_clkgen_altpll\" for hierarchy \"ram_manager:ram_manager_inst\|sdram_clkgen:sdram_clkgen_inst\|altpll:altpll_component\|sdram_clkgen_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram ram_manager:ram_manager_inst\|sdram:sdram_inst " "Elaborating entity \"sdram\" for hierarchy \"ram_manager:ram_manager_inst\|sdram:sdram_inst\"" {  } { { "SDRAM/ram_manager.v" "sdram_inst" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/ram_manager.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hvsync_generator hvsync_generator:hvsync_generator_inst " "Elaborating entity \"hvsync_generator\" for hierarchy \"hvsync_generator:hvsync_generator_inst\"" {  } { { "rzfpga_pc.v" "hvsync_generator_inst" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120820681 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(35) " "Verilog HDL assignment warning at hvsync_generator.v(35): truncated value with size 32 to match size of target (10)" {  } { { "VGA/hvsync_generator.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/VGA/hvsync_generator.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659120820682 "|rzfpga_pc|hvsync_generator:hvsync_generator_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(41) " "Verilog HDL assignment warning at hvsync_generator.v(41): truncated value with size 32 to match size of target (10)" {  } { { "VGA/hvsync_generator.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/VGA/hvsync_generator.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659120820682 "|rzfpga_pc|hvsync_generator:hvsync_generator_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 hvsync_generator.v(61) " "Verilog HDL assignment warning at hvsync_generator.v(61): truncated value with size 32 to match size of target (20)" {  } { { "VGA/hvsync_generator.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/VGA/hvsync_generator.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659120820682 "|rzfpga_pc|hvsync_generator:hvsync_generator_inst"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1659120821212 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lcd_d\[0\] " "bidirectional pin \"lcd_d\[0\]\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1659120821225 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lcd_d\[1\] " "bidirectional pin \"lcd_d\[1\]\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1659120821225 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lcd_d\[2\] " "bidirectional pin \"lcd_d\[2\]\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1659120821225 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lcd_d\[3\] " "bidirectional pin \"lcd_d\[3\]\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1659120821225 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lcd_d\[4\] " "bidirectional pin \"lcd_d\[4\]\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1659120821225 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lcd_d\[5\] " "bidirectional pin \"lcd_d\[5\]\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1659120821225 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lcd_d\[6\] " "bidirectional pin \"lcd_d\[6\]\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1659120821225 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lcd_d\[7\] " "bidirectional pin \"lcd_d\[7\]\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1659120821225 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1659120821225 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] VCC " "Pin \"led\[0\]\" is stuck at VCC" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659120821350 "|rzfpga_pc|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] VCC " "Pin \"led\[1\]\" is stuck at VCC" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659120821350 "|rzfpga_pc|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] VCC " "Pin \"led\[2\]\" is stuck at VCC" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659120821350 "|rzfpga_pc|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] VCC " "Pin \"led\[3\]\" is stuck at VCC" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659120821350 "|rzfpga_pc|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sd_a\[11\] GND " "Pin \"sd_a\[11\]\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659120821350 "|rzfpga_pc|sd_a[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sd_bs\[1\] GND " "Pin \"sd_bs\[1\]\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659120821350 "|rzfpga_pc|sd_bs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sd_cke VCC " "Pin \"sd_cke\" is stuck at VCC" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659120821350 "|rzfpga_pc|sd_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sd_cs GND " "Pin \"sd_cs\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659120821350 "|rzfpga_pc|sd_cs"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rs GND " "Pin \"lcd_rs\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659120821350 "|rzfpga_pc|lcd_rs"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659120821350 "|rzfpga_pc|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_e GND " "Pin \"lcd_e\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659120821350 "|rzfpga_pc|lcd_e"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659120821350 "|rzfpga_pc|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1659120821350 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1659120821406 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1659120821736 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1659120821927 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659120821927 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[0\] " "No output dependent on input pin \"key\[0\]\"" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659120821995 "|rzfpga_pc|key[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659120821995 "|rzfpga_pc|key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "No output dependent on input pin \"key\[2\]\"" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659120821995 "|rzfpga_pc|key[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659120821995 "|rzfpga_pc|key[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1659120821995 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "724 " "Implemented 724 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1659120821995 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1659120821995 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1659120821995 ""} { "Info" "ICUT_CUT_TM_LCELLS" "593 " "Implemented 593 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1659120821995 ""} { "Info" "ICUT_CUT_TM_RAMS" "53 " "Implemented 53 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1659120821995 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1659120821995 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1659120821995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659120822018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 29 13:53:42 2022 " "Processing ended: Fri Jul 29 13:53:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659120822018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659120822018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659120822018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659120822018 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1659120823093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659120823093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 29 13:53:42 2022 " "Processing started: Fri Jul 29 13:53:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659120823093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1659120823093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off rzfpga_pc -c rzfpga_pc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off rzfpga_pc -c rzfpga_pc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1659120823094 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1659120823147 ""}
{ "Info" "0" "" "Project  = rzfpga_pc" {  } {  } 0 0 "Project  = rzfpga_pc" 0 0 "Fitter" 0 0 1659120823147 ""}
{ "Info" "0" "" "Revision = rzfpga_pc" {  } {  } 0 0 "Revision = rzfpga_pc" 0 0 "Fitter" 0 0 1659120823147 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1659120823207 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1659120823207 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "rzfpga_pc EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"rzfpga_pc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1659120823216 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1659120823244 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1659120823244 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ram_manager:ram_manager_inst\|sdram_clkgen:sdram_clkgen_inst\|altpll:altpll_component\|sdram_clkgen_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"ram_manager:ram_manager_inst\|sdram_clkgen:sdram_clkgen_inst\|altpll:altpll_component\|sdram_clkgen_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ram_manager:ram_manager_inst\|sdram_clkgen:sdram_clkgen_inst\|altpll:altpll_component\|sdram_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 180 5000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 180 degrees (5000 ps) for ram_manager:ram_manager_inst\|sdram_clkgen:sdram_clkgen_inst\|altpll:altpll_component\|sdram_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sdram_clkgen_altpll.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/sdram_clkgen_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1659120823270 ""}  } { { "db/sdram_clkgen_altpll.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/sdram_clkgen_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1659120823270 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "seven_seg_controller:seven_seg_controller_inst\|clk_7seg:clk_7seg_inst\|altpll:altpll_component\|clk_7seg_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"seven_seg_controller:seven_seg_controller_inst\|clk_7seg:clk_7seg_inst\|altpll:altpll_component\|clk_7seg_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "seven_seg_controller:seven_seg_controller_inst\|clk_7seg:clk_7seg_inst\|altpll:altpll_component\|clk_7seg_altpll:auto_generated\|wire_pll1_clk\[0\] 1 500 0 0 " "Implementing clock multiplication of 1, clock division of 500, and phase shift of 0 degrees (0 ps) for seven_seg_controller:seven_seg_controller_inst\|clk_7seg:clk_7seg_inst\|altpll:altpll_component\|clk_7seg_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_7seg_altpll.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/clk_7seg_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1659120823270 ""}  } { { "db/clk_7seg_altpll.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/clk_7seg_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1659120823270 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1659120823316 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1659120823320 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1659120823388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1659120823388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1659120823388 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1659120823388 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 2918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1659120823390 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 2920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1659120823390 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 2922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1659120823390 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1659120823390 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1659120823391 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1659120823392 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1659120823399 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "seven_seg_controller:seven_seg_controller_inst\|clk_7seg:clk_7seg_inst\|altpll:altpll_component\|clk_7seg_altpll:auto_generated\|pll1 ram_manager:ram_manager_inst\|sdram_clkgen:sdram_clkgen_inst\|altpll:altpll_component\|sdram_clkgen_altpll:auto_generated\|pll1 " "Successfully merged PLL seven_seg_controller:seven_seg_controller_inst\|clk_7seg:clk_7seg_inst\|altpll:altpll_component\|clk_7seg_altpll:auto_generated\|pll1 and PLL ram_manager:ram_manager_inst\|sdram_clkgen:sdram_clkgen_inst\|altpll:altpll_component\|sdram_clkgen_altpll:auto_generated\|pll1" {  } { { "db/clk_7seg_altpll.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/clk_7seg_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "Fitter" 0 -1 1659120823562 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "rzfpga_pc.sdc " "Synopsys Design Constraints File file not found: 'rzfpga_pc.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1659120823729 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1659120823730 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1659120823732 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1659120823738 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1659120823739 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1659120823739 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk50~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1659120823788 ""}  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 2908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1659120823788 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seven_seg_controller:seven_seg_controller_inst\|clk_7seg:clk_7seg_inst\|altpll:altpll_component\|clk_7seg_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node seven_seg_controller:seven_seg_controller_inst\|clk_7seg:clk_7seg_inst\|altpll:altpll_component\|clk_7seg_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1659120823788 ""}  } { { "db/clk_7seg_altpll.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/clk_7seg_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1659120823788 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seven_seg_controller:seven_seg_controller_inst\|clk_7seg:clk_7seg_inst\|altpll:altpll_component\|clk_7seg_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node seven_seg_controller:seven_seg_controller_inst\|clk_7seg:clk_7seg_inst\|altpll:altpll_component\|clk_7seg_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1659120823788 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1659120823788 ""}  } { { "db/clk_7seg_altpll.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/clk_7seg_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1659120823788 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter\[11\]  " "Automatically promoted node counter\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1659120823788 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[11\]~31 " "Destination node counter\[11\]~31" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 1490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1659120823788 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1659120823788 ""}  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 1004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1659120823788 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hvsync_generator:hvsync_generator_inst\|pixel_clk  " "Automatically promoted node hvsync_generator:hvsync_generator_inst\|pixel_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1659120823788 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hvsync_generator:hvsync_generator_inst\|pixel_clk~0 " "Destination node hvsync_generator:hvsync_generator_inst\|pixel_clk~0" {  } { { "VGA/hvsync_generator.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/VGA/hvsync_generator.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 1168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1659120823788 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1659120823788 ""}  } { { "VGA/hvsync_generator.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/VGA/hvsync_generator.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1659120823788 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1659120823965 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1659120823966 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1659120823966 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1659120823967 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1659120823969 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1659120823970 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1659120823970 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1659120823971 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1659120824019 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1659120824020 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1659120824020 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659120824060 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1659120824076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1659120824385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659120824517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1659120824531 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1659120825790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659120825791 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1659120826023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1659120826700 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1659120826700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1659120827710 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1659120827710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659120827714 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.00 " "Total time spent on timing analysis during the Fitter is 1.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1659120827802 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1659120827813 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1659120827949 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1659120827950 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1659120828119 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659120828462 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lcd_d\[0\] a permanently disabled " "Pin lcd_d\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { lcd_d[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[0\]" } } } } { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1659120828617 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lcd_d\[1\] a permanently disabled " "Pin lcd_d\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { lcd_d[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[1\]" } } } } { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1659120828617 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lcd_d\[2\] a permanently disabled " "Pin lcd_d\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { lcd_d[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[2\]" } } } } { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1659120828617 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lcd_d\[3\] a permanently disabled " "Pin lcd_d\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { lcd_d[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[3\]" } } } } { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1659120828617 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lcd_d\[4\] a permanently disabled " "Pin lcd_d\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { lcd_d[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[4\]" } } } } { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1659120828617 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lcd_d\[5\] a permanently disabled " "Pin lcd_d\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { lcd_d[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[5\]" } } } } { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1659120828617 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lcd_d\[6\] a permanently disabled " "Pin lcd_d\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { lcd_d[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[6\]" } } } } { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1659120828617 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lcd_d\[7\] a permanently disabled " "Pin lcd_d\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { lcd_d[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[7\]" } } } } { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1659120828617 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1659120828617 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/output_files/rzfpga_pc.fit.smsg " "Generated suppressed messages file C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/output_files/rzfpga_pc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1659120828668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5506 " "Peak virtual memory: 5506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659120828977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 29 13:53:48 2022 " "Processing ended: Fri Jul 29 13:53:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659120828977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659120828977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659120828977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1659120828977 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1659120829941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659120829941 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 29 13:53:49 2022 " "Processing started: Fri Jul 29 13:53:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659120829941 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1659120829941 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off rzfpga_pc -c rzfpga_pc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off rzfpga_pc -c rzfpga_pc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1659120829941 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1659120830126 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1659120830317 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1659120830329 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659120830444 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 29 13:53:50 2022 " "Processing ended: Fri Jul 29 13:53:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659120830444 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659120830444 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659120830444 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1659120830444 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1659120831109 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1659120831490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659120831490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 29 13:53:51 2022 " "Processing started: Fri Jul 29 13:53:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659120831490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1659120831490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rzfpga_pc -c rzfpga_pc " "Command: quartus_sta rzfpga_pc -c rzfpga_pc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1659120831490 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1659120831548 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1659120831665 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1659120831665 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659120831697 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659120831697 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "rzfpga_pc.sdc " "Synopsys Design Constraints File file not found: 'rzfpga_pc.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1659120831815 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1659120831815 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk50 clk50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk50 clk50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1659120831818 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1659120831818 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 180.00 -duty_cycle 50.00 -name \{seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 180.00 -duty_cycle 50.00 -name \{seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1659120831818 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1659120831818 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1659120831818 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hvsync_generator:hvsync_generator_inst\|pixel_clk hvsync_generator:hvsync_generator_inst\|pixel_clk " "create_clock -period 1.000 -name hvsync_generator:hvsync_generator_inst\|pixel_clk hvsync_generator:hvsync_generator_inst\|pixel_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1659120831819 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter\[11\] counter\[11\] " "create_clock -period 1.000 -name counter\[11\] counter\[11\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1659120831819 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ram_manager:ram_manager_inst\|rdreq_buffer ram_manager:ram_manager_inst\|rdreq_buffer " "create_clock -period 1.000 -name ram_manager:ram_manager_inst\|rdreq_buffer ram_manager:ram_manager_inst\|rdreq_buffer" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1659120831819 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1659120831819 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1659120831823 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1659120831824 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1659120831824 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1659120831831 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1659120831880 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1659120831880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.575 " "Worst-case setup slack is -16.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120831882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120831882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.575            -759.236 counter\[11\]  " "  -16.575            -759.236 counter\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120831882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.067            -273.420 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -16.067            -273.420 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120831882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.973             -79.999 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.973             -79.999 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120831882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.364             -43.176 hvsync_generator:hvsync_generator_inst\|pixel_clk  " "   -2.364             -43.176 hvsync_generator:hvsync_generator_inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120831882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.265             -67.262 clk50  " "   -2.265             -67.262 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120831882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659120831882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.447 " "Worst-case hold slack is 0.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120831889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120831889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.447               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120831889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.452               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120831889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 clk50  " "    0.465               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120831889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.696               0.000 counter\[11\]  " "    0.696               0.000 counter\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120831889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.731               0.000 hvsync_generator:hvsync_generator_inst\|pixel_clk  " "    0.731               0.000 hvsync_generator:hvsync_generator_inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120831889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659120831889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.559 " "Worst-case recovery slack is 7.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120831892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120831892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.559               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    7.559               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120831892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659120831892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.886 " "Worst-case removal slack is 0.886" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120831895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120831895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.886               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.886               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120831895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659120831895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120831897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120831897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -114.828 counter\[11\]  " "   -3.201            -114.828 counter\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120831897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -34.201 hvsync_generator:hvsync_generator_inst\|pixel_clk  " "   -1.487             -34.201 hvsync_generator:hvsync_generator_inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120831897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 ram_manager:ram_manager_inst\|rdreq_buffer  " "   -1.487              -1.487 ram_manager:ram_manager_inst\|rdreq_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120831897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.703               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.703               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120831897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.783               0.000 clk50  " "    9.783               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120831897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.715               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 4999.715               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120831897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659120831897 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659120832010 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659120832010 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659120832010 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659120832010 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.122 ns " "Worst Case Available Settling Time: 0.122 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659120832010 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659120832010 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1659120832010 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1659120832016 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1659120832029 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1659120832223 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1659120832286 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1659120832301 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1659120832301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.527 " "Worst-case setup slack is -15.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.527            -708.106 counter\[11\]  " "  -15.527            -708.106 counter\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.847            -218.620 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -14.847            -218.620 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.473             -66.370 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.473             -66.370 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.141             -38.183 hvsync_generator:hvsync_generator_inst\|pixel_clk  " "   -2.141             -38.183 hvsync_generator:hvsync_generator_inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.011             -59.190 clk50  " "   -2.011             -59.190 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659120832304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.399 " "Worst-case hold slack is 0.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.399               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.400               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 clk50  " "    0.416               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.637               0.000 counter\[11\]  " "    0.637               0.000 counter\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.652               0.000 hvsync_generator:hvsync_generator_inst\|pixel_clk  " "    0.652               0.000 hvsync_generator:hvsync_generator_inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659120832315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.714 " "Worst-case recovery slack is 7.714" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.714               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    7.714               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659120832321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.814 " "Worst-case removal slack is 0.814" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.814               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.814               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659120832325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -114.828 counter\[11\]  " "   -3.201            -114.828 counter\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -34.201 hvsync_generator:hvsync_generator_inst\|pixel_clk  " "   -1.487             -34.201 hvsync_generator:hvsync_generator_inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.495 ram_manager:ram_manager_inst\|rdreq_buffer  " "   -1.487              -1.495 ram_manager:ram_manager_inst\|rdreq_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.673               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.673               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.773               0.000 clk50  " "    9.773               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.715               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 4999.715               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659120832330 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659120832464 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659120832464 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659120832464 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659120832464 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.529 ns " "Worst Case Available Settling Time: 0.529 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659120832464 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659120832464 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1659120832464 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1659120832471 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1659120832556 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1659120832562 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1659120832562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.530 " "Worst-case setup slack is -6.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.530            -280.607 counter\[11\]  " "   -6.530            -280.607 counter\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.284             -81.193 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -6.284             -81.193 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.933             -24.490 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.933             -24.490 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.414              -5.339 hvsync_generator:hvsync_generator_inst\|pixel_clk  " "   -0.414              -5.339 hvsync_generator:hvsync_generator_inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.343              -6.076 clk50  " "   -0.343              -6.076 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659120832567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.185               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 clk50  " "    0.193               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 counter\[11\]  " "    0.268               0.000 counter\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 hvsync_generator:hvsync_generator_inst\|pixel_clk  " "    0.277               0.000 hvsync_generator:hvsync_generator_inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659120832579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.888 " "Worst-case recovery slack is 8.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.888               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    8.888               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659120832587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.381 " "Worst-case removal slack is 0.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.381               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659120832593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -68.000 counter\[11\]  " "   -1.000             -68.000 counter\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -23.000 hvsync_generator:hvsync_generator_inst\|pixel_clk  " "   -1.000             -23.000 hvsync_generator:hvsync_generator_inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 ram_manager:ram_manager_inst\|rdreq_buffer  " "   -1.000              -1.000 ram_manager:ram_manager_inst\|rdreq_buffer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.726               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.726               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.434               0.000 clk50  " "    9.434               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.797               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 4999.797               0.000 seven_seg_controller_inst\|clk_7seg_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659120832598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659120832598 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659120832753 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659120832753 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659120832753 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659120832753 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 2.610 ns " "Worst Case Available Settling Time: 2.610 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659120832753 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1659120832753 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1659120832753 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1659120833033 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1659120833034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659120833121 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 29 13:53:53 2022 " "Processing ended: Fri Jul 29 13:53:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659120833121 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659120833121 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659120833121 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1659120833121 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 61 s " "Quartus Prime Full Compilation was successful. 0 errors, 61 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1659120833892 ""}
