vhdtdtfi -lib work {C:/Users/user/Dropbox/study/Programmable logic design/ProjectP/Sign-extend.v} -lang verilog -prj ProjectP -o Sign_extend.spl -module Sign_extend -template C:/Xilinx/13.2/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family xa9500xl Sign_extend.spl {C:/Users/user/Dropbox/study/Programmable logic design/ProjectP/Sign_extend.sym} 
