// Seed: 2478477882
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31
);
  input wire id_31;
  output wire id_30;
  output wire id_29;
  inout wire id_28;
  output wire id_27;
  input wire id_26;
  input wire id_25;
  inout wire id_24;
  inout wire id_23;
  inout wire id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_32, id_33;
  assign id_16 = 1;
  assign id_27 = 1;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  reg id_2;
  assign id_1 = id_2;
  reg id_3;
  genvar id_4;
  assign id_1 = 1;
  uwire id_5 = 1;
  initial id_1 = id_3;
  assign id_4 = id_5;
  always
    if (id_3) id_1 = id_3;
    else id_3 <= -1;
  reg id_6, id_7, id_8;
  always id_6 <= id_6 != -1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_5,
      id_5,
      id_4,
      id_4,
      id_5,
      id_5,
      id_4,
      id_5,
      id_5
  );
  assign id_7 = ~id_8;
endmodule
