// Seed: 2269497269
module module_0 (
    output id_0,
    output id_1
);
  logic id_3;
  logic id_4;
  type_12(
      id_0 - id_0, 1, 1 - id_1, 1, 1
  );
  logic id_5;
  assign id_4 = 1;
  assign id_1 = ~id_2;
  assign id_5 = 1;
  tri0 id_6, id_7;
  assign id_6[1] = id_5;
  logic id_8;
  logic id_9;
  assign id_4 = 1'd0 == id_5 && 1 && 1;
endmodule
