;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	ADD 0, 10
	ADD #0, 0
	SPL 3
	ADD 0, 10
	ADD #12, @290
	JMZ <121, 106
	JMN -1, @-20
	JMP -1, @-20
	SUB #12, @10
	SUB #20, 80
	SUB #12, @10
	SUB #12, @10
	SUB #12, @10
	ADD @121, 103
	SUB 0, 10
	SUB 0, 10
	SUB #0, 0
	SPL 0, <402
	SPL @0
	MOV -1, <-20
	SUB #12, @290
	JMP -1, @-20
	JMZ <127, <100
	SUB #12, @290
	JMP -1, @-20
	ADD 30, 9
	ADD #0, 0
	ADD #12, @290
	JMZ @0, 0
	SUB #5, 0
	SUB #0, 0
	MOV 30, 7
	MOV 30, 7
	MOV 30, 7
	MOV 30, 7
	SUB @121, 106
	SUB @121, 106
	SLT 121, 906
	JMP <121, #106
	SLT 121, 906
	JMP <121, #106
	CMP -207, <-120
	JMP <121, #106
	ADD @131, 173
	MOV -11, <-20
	SPL @300, 90
