// Seed: 2439937888
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input tri id_2,
    output wand id_3,
    input uwire id_4,
    input uwire id_5,
    input wire id_6
);
  wire id_8;
  assign module_1.id_24 = 0;
  logic id_9;
endmodule
module module_1 (
    output wor id_0,
    output tri id_1,
    input tri1 id_2,
    input tri1 id_3,
    output tri0 id_4,
    input uwire id_5
    , id_29,
    output tri1 id_6,
    output wand id_7,
    input tri0 id_8,
    inout wor id_9,
    input wor id_10,
    input supply1 id_11,
    output tri0 id_12,
    output uwire id_13,
    input wire id_14,
    input tri1 id_15,
    input wire id_16,
    output wire id_17,
    output supply1 id_18,
    output tri1 id_19,
    input uwire id_20,
    output supply1 id_21,
    input wand id_22,
    input tri id_23,
    input wor id_24,
    inout wand id_25,
    input tri0 id_26,
    input tri id_27
);
  assign id_18 = -1'b0;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_26,
      id_6,
      id_14,
      id_2,
      id_3
  );
endmodule
