Design Assistant report for ddl_ctrlr
Wed Jul 16 12:26:25 2014
Quartus II 64-Bit Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant Summary
  3. Design Assistant Settings
  4. Critical Violations
  5. High Violations
  6. Medium Violations
  7. Information only Violations
  8. Design Assistant Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; Design Assistant Summary                                                ;
+-----------------------------------+-------------------------------------+
; Design Assistant Status           ; Analyzed - Wed Jul 16 12:26:25 2014 ;
; Revision Name                     ; ddl_ctrlr                           ;
; Top-level Entity Name             ; ddl_ctrlr                           ;
; Family                            ; Stratix II                          ;
; Total Critical Violations         ; 1                                   ;
; - Rule C101                       ; 1                                   ;
; Total High Violations             ; 304                                 ;
; - Rule R101                       ; 20                                  ;
; - Rule S102                       ; 8                                   ;
; - Rule S104                       ; 276                                 ;
; Total Medium Violations           ; 9                                   ;
; - Rule C104                       ; 4                                   ;
; - Rule C106                       ; 4                                   ;
; - Rule R105                       ; 1                                   ;
; Total Information only Violations ; 103                                 ;
; - Rule T101                       ; 53                                  ;
; - Rule T102                       ; 50                                  ;
+-----------------------------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant Settings                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+
; Option                                                                                                                                                                                                                                                                               ; Setting      ; To ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+
; Design Assistant mode                                                                                                                                                                                                                                                                ; Post-Fitting ;    ;
; Threshold value for clock net not mapped to clock spines rule                                                                                                                                                                                                                        ; 25           ;    ;
; Minimum number of clock port feed by gated clocks                                                                                                                                                                                                                                    ; 30           ;    ;
; Minimum number of node fan-out                                                                                                                                                                                                                                                       ; 30           ;    ;
; Maximum number of nodes to report                                                                                                                                                                                                                                                    ; 50           ;    ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                                                                                                                                                                                 ; On           ;    ;
; Rule C102: Logic cell should not be used to generate an inverted clock signal                                                                                                                                                                                                        ; On           ;    ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                                                                                                          ; On           ;    ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                                                                                                   ; On           ;    ;
; Rule C105: Clock signal should be a global signal (Rule applies during post-fitting analysis. This rule applies during both post-fitting analysis and post-synthesis analysis if the design targets a MAX 3000 or MAX 7000 device. For more information, see the Help for the rule.) ; On           ;    ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                                                                                                         ; On           ;    ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                                                         ; On           ;    ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                                                                                                                                ; On           ;    ;
; Rule R103: External reset signal should be correctly synchronized                                                                                                                                                                                                                    ; On           ;    ;
; Rule R104: The reset signal that is generated in one clock domain and used in another clock domain should be correctly synchronized                                                                                                                                                  ; On           ;    ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                                                                                                                                            ; On           ;    ;
; Rule T101: Nodes with more than the specified number of fan-outs                                                                                                                                                                                                                     ; On           ;    ;
; Rule T102: Top nodes with the highest number of fan-outs                                                                                                                                                                                                                             ; On           ;    ;
; Rule A101: Design should not contain combinational loops                                                                                                                                                                                                                             ; On           ;    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic                                                                                                                                                                           ; On           ;    ;
; Rule A103: Design should not contain delay chains                                                                                                                                                                                                                                    ; On           ;    ;
; Rule A104: Design should not contain ripple clock structures                                                                                                                                                                                                                         ; On           ;    ;
; Rule A105: Pulses should not be implemented asynchronously                                                                                                                                                                                                                           ; On           ;    ;
; Rule A106: Multiple pulses should not be generated in design                                                                                                                                                                                                                         ; On           ;    ;
; Rule A107: Design should not contain SR latches                                                                                                                                                                                                                                      ; On           ;    ;
; Rule A108: Design should not contain latches                                                                                                                                                                                                                                         ; On           ;    ;
; Rule S101: Output enable and input of the same tri-state node should not be driven by same signal source                                                                                                                                                                             ; On           ;    ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                                                                ; On           ;    ;
; Rule S103: More than one asynchronous port of a register should not be driven by the same signal source                                                                                                                                                                              ; On           ;    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                                                                ; On           ;    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                                                                                                                                        ; On           ;    ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                 ; On           ;    ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                                                                                                                                              ; On           ;    ;
; Rule M101: Data bits are not synchronized when transferred to the state machine of asynchronous clock domains                                                                                                                                                                        ; On           ;    ;
; Rule M102: No reset signal defined to initialize the state machine                                                                                                                                                                                                                   ; On           ;    ;
; Rule M103: State machine should not contain an unreachable state                                                                                                                                                                                                                     ; On           ;    ;
; Rule M104: State machine should not contain a deadlock state                                                                                                                                                                                                                         ; On           ;    ;
; Rule M105: State machine should not contain a dead transition                                                                                                                                                                                                                        ; On           ;    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Critical Violations                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                            ; Name                                                                                                                                        ;
+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Rule C101: Gated clock should be implemented according to the Altera standard scheme ; ddlctrlr:inst|FIFO_CLK                                                                                                                      ;
;  Gated clock destination node(s) list                                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_datain_reg3  ;
;  Gated clock destination node(s) list                                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_datain_reg2  ;
;  Gated clock destination node(s) list                                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_datain_reg1  ;
;  Gated clock destination node(s) list                                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg9 ;
;  Gated clock destination node(s) list                                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg8 ;
;  Gated clock destination node(s) list                                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg7 ;
;  Gated clock destination node(s) list                                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg6 ;
;  Gated clock destination node(s) list                                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg5 ;
;  Gated clock destination node(s) list                                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg4 ;
;  Gated clock destination node(s) list                                                ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg3 ;
+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; High Violations                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                             ; Name                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; inst4                                                                                                                                       ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|SEND_EOB                                                                                                                      ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|START_HEADER                                                                                                                  ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|ZERO_SUPP_ON_12                                                                                                               ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|START_SEGMENT_SEL                                                                                                             ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|ZERO_SUPP_ON_1                                                                                                                ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|FE_REG[30]                                                                                                                    ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|FE_REG[29]                                                                                                                    ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|FE_REG[28]                                                                                                                    ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|LOCAL_DEC_CMD                                                                                                                 ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|READ_STATUS                                                                                                                   ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; ddlctrlr:inst|WORD_NR_CNT[9]~0                                                                                                              ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|WORD_NR_CNT[5]                                                                                                                ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|WORD_NR_CNT[6]                                                                                                                ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|WORD_NR[6]                                                                                                                    ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|WORD_NR_CNT[4]                                                                                                                ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|WORD_NR[4]                                                                                                                    ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|WORD_NR[5]                                                                                                                    ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|WORD_NR_CNT[9]                                                                                                                ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|WORD_NR_CNT[8]                                                                                                                ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|WORD_NR_CNT[7]                                                                                                                ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|WORD_NR[9]                                                                                                                    ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; ddlctrlr:inst|SEGMENT_CNT[1]~0                                                                                                              ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|SEGMENT_CNT[1]                                                                                                                ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|SEGMENT_CNT[0]                                                                                                                ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; inst21~2                                                                                                                                    ;
;  Reset signal destination node(s) list                                                                                ; DDL_SOFT_RESET_MODULE:inst7|RESET_STATE                                                                                                     ;
;  Reset signal destination node(s) list                                                                                ; DDL_SOFT_RESET_MODULE:inst7|LOAD_RESET_LENGHT_REG1                                                                                          ;
;  Reset signal destination node(s) list                                                                                ; DDL_SOFT_RESET_MODULE:inst7|IDLE                                                                                                            ;
;  Reset signal destination node(s) list                                                                                ; DDL_SOFT_RESET_MODULE:inst7|LOAD_RESET_LENGHT_REG                                                                                           ;
;  Reset signal destination node(s) list                                                                                ; DDL_SOFT_RESET_MODULE:inst7|FINAL_STATE                                                                                                     ;
;  Reset signal destination node(s) list                                                                                ; DDL_SOFT_RESET_MODULE:inst7|RESET_LENGHT_REG[3]                                                                                             ;
;  Reset signal destination node(s) list                                                                                ; DDL_SOFT_RESET_MODULE:inst7|RESET_LENGHT_REG[4]                                                                                             ;
;  Reset signal destination node(s) list                                                                                ; DDL_SOFT_RESET_MODULE:inst7|FE_REG[15]                                                                                                      ;
;  Reset signal destination node(s) list                                                                                ; DDL_SOFT_RESET_MODULE:inst7|RESET_LENGHT_REG[5]                                                                                             ;
;  Reset signal destination node(s) list                                                                                ; DDL_SOFT_RESET_MODULE:inst7|RESET_LENGHT_REG[6]                                                                                             ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; ddlctrlr:inst|LOCAL_STATUS[18]~0                                                                                                            ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|LOCAL_STATUS[8]                                                                                                               ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|LOCAL_STATUS[10]                                                                                                              ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|LOCAL_STATUS[9]                                                                                                               ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|LOCAL_STATUS[13]                                                                                                              ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|LOCAL_STATUS[11]                                                                                                              ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|LOCAL_STATUS[4]                                                                                                               ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|LOCAL_STATUS[7]                                                                                                               ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|LOCAL_STATUS[6]                                                                                                               ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|LOCAL_STATUS[5]                                                                                                               ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|LOCAL_STATUS[12]                                                                                                              ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; ddlctrlr:inst|ZERO_SUPP_COLUMN_CNT[3]~0                                                                                                     ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|ZERO_SUPP_COLUMN_CNT[2]                                                                                                       ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|ZERO_SUPP_COLUMN_CNT[0]                                                                                                       ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|ZERO_SUPP_COLUMN_CNT[1]                                                                                                       ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|ZERO_SUPP_COLUMN_CNT[3]                                                                                                       ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; ddlctrlr:inst|COLUMN_CNT[3]~0                                                                                                               ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|COLUMN_CNT[2]                                                                                                                 ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|COLUMN_CNT[0]                                                                                                                 ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|COLUMN_CNT[3]                                                                                                                 ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|COLUMN_CNT[1]                                                                                                                 ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[26]~0                                                                                             ;
;  Reset signal destination node(s) list                                                                                ; DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[1]                                                                                                ;
;  Reset signal destination node(s) list                                                                                ; DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0]                                                                                                ;
;  Reset signal destination node(s) list                                                                                ; DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[22]                                                                                               ;
;  Reset signal destination node(s) list                                                                                ; DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[2]                                                                                                ;
;  Reset signal destination node(s) list                                                                                ; DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[7]                                                                                                ;
;  Reset signal destination node(s) list                                                                                ; DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[11]                                                                                               ;
;  Reset signal destination node(s) list                                                                                ; DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[4]                                                                                                ;
;  Reset signal destination node(s) list                                                                                ; DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[6]                                                                                                ;
;  Reset signal destination node(s) list                                                                                ; DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[23]                                                                                               ;
;  Reset signal destination node(s) list                                                                                ; DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[5]                                                                                                ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; inst20~_Duplicate_1                                                                                                                         ;
;  Reset signal destination node(s) list                                                                                ; header:inst15|IDLE                                                                                                                          ;
;  Reset signal destination node(s) list                                                                                ; header:inst15|HEADER_END                                                                                                                    ;
;  Reset signal destination node(s) list                                                                                ; header:inst15|HEADER_WRD0                                                                                                                   ;
;  Reset signal destination node(s) list                                                                                ; header:inst15|HEADER_WRD5                                                                                                                   ;
;  Reset signal destination node(s) list                                                                                ; TTC_COMMUNICATION:inst13|TRIGGER_CLASSES_G[6]                                                                                               ;
;  Reset signal destination node(s) list                                                                                ; header:inst15|NOSTRA_WRD2                                                                                                                   ;
;  Reset signal destination node(s) list                                                                                ; TTC_COMMUNICATION:inst13|SEQ_ERR_FLAG                                                                                                       ;
;  Reset signal destination node(s) list                                                                                ; header:inst15|HEADER_WRD1                                                                                                                   ;
;  Reset signal destination node(s) list                                                                                ; header:inst15|HEADER_WRD9                                                                                                                   ;
;  Reset signal destination node(s) list                                                                                ; header:inst15|NOSTRA_WRD4                                                                                                                   ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; ddlctrlr:inst|SEGMENT_WORD_CNT[11]~0                                                                                                        ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|SEGMENT_WORD_CNT[8]                                                                                                           ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|SEGMENT_WORD_CNT[11]                                                                                                          ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|SEGMENT_WORD_CNT[10]                                                                                                          ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|SEGMENT_WORD_CNT[9]                                                                                                           ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|SEGMENT_WORD_CNT[7]                                                                                                           ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|SEGMENT_WORD_CNT[6]                                                                                                           ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|SEGMENT_WORD_CNT[5]                                                                                                           ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|SEGMENT_WORD_CNT[4]                                                                                                           ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|SEGMENT_WORD_CNT[3]                                                                                                           ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|SEGMENT_WORD_CNT[2]                                                                                                           ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; TTC_COMMUNICATION:inst13|L2_DETECTOR_A[7]~0                                                                                                 ;
;  Reset signal destination node(s) list                                                                                ; TTC_COMMUNICATION:inst13|L2_DETECTOR_A[6]                                                                                                   ;
;  Reset signal destination node(s) list                                                                                ; TTC_COMMUNICATION:inst13|L2_DETECTOR_A[4]                                                                                                   ;
;  Reset signal destination node(s) list                                                                                ; TTC_COMMUNICATION:inst13|L2_DETECTOR_A[5]                                                                                                   ;
;  Reset signal destination node(s) list                                                                                ; TTC_COMMUNICATION:inst13|L2_DETECTOR_A[7]                                                                                                   ;
;  Reset signal destination node(s) list                                                                                ; TTC_COMMUNICATION:inst13|L2_DETECTOR_A[0]                                                                                                   ;
;  Reset signal destination node(s) list                                                                                ; TTC_COMMUNICATION:inst13|L2_DETECTOR_A[3]                                                                                                   ;
;  Reset signal destination node(s) list                                                                                ; TTC_COMMUNICATION:inst13|L2_DETECTOR_A[2]                                                                                                   ;
;  Reset signal destination node(s) list                                                                                ; TTC_COMMUNICATION:inst13|L2_DETECTOR_A[1]                                                                                                   ;
;  Reset signal destination node(s) list                                                                                ; TTC_COMMUNICATION:inst13|L2_DETECTOR_B[0]                                                                                                   ;
;  Reset signal destination node(s) list                                                                                ; TTC_COMMUNICATION:inst13|L2_DETECTOR_B[3]                                                                                                   ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; ddlctrlr:inst|CMD_DEC_REG[7]~1                                                                                                              ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|CMD_DEC_REG[4]                                                                                                                ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|CMD_DEC_REG[7]                                                                                                                ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|CMD_DEC_REG[5]                                                                                                                ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|CMD_DEC_REG[6]                                                                                                                ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|CMD_DEC_REG[2]                                                                                                                ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|CMD_DEC_REG[0]                                                                                                                ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|CMD_DEC_REG[1]                                                                                                                ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|CMD_DEC_REG[3]                                                                                                                ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; ddlctrlr:inst|WRITE_fbTEN~1                                                                                                                 ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|WRITE_fbTEN                                                                                                                   ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; ddlctrlr:inst|CLR_BUSY_CNT[5]~0                                                                                                             ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|CLR_BUSY_CNT[0]                                                                                                               ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|CLR_BUSY_CNT[1]                                                                                                               ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|CLR_BUSY_CNT[5]                                                                                                               ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|CLR_BUSY_CNT[3]                                                                                                               ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|CLR_BUSY_CNT[2]                                                                                                               ;
;  Reset signal destination node(s) list                                                                                ; ddlctrlr:inst|CLR_BUSY_CNT[4]                                                                                                               ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; TTC_COMMUNICATION:inst13|L1_TIME_COUNTER[8]~0                                                                                               ;
;  Reset signal destination node(s) list                                                                                ; TTC_COMMUNICATION:inst13|L1_TIME_COUNTER[8]                                                                                                 ;
;  Reset signal destination node(s) list                                                                                ; TTC_COMMUNICATION:inst13|L1_TIME_COUNTER[4]                                                                                                 ;
;  Reset signal destination node(s) list                                                                                ; TTC_COMMUNICATION:inst13|L1_TIME_COUNTER[5]                                                                                                 ;
;  Reset signal destination node(s) list                                                                                ; TTC_COMMUNICATION:inst13|L1_TIME_COUNTER[7]                                                                                                 ;
;  Reset signal destination node(s) list                                                                                ; TTC_COMMUNICATION:inst13|L1_TIME_COUNTER[6]                                                                                                 ;
;  Reset signal destination node(s) list                                                                                ; TTC_COMMUNICATION:inst13|L1_TIME_COUNTER[3]                                                                                                 ;
;  Reset signal destination node(s) list                                                                                ; TTC_COMMUNICATION:inst13|L1_TIME_COUNTER[2]                                                                                                 ;
;  Reset signal destination node(s) list                                                                                ; TTC_COMMUNICATION:inst13|L1_TIME_COUNTER[1]                                                                                                 ;
;  Reset signal destination node(s) list                                                                                ; TTC_COMMUNICATION:inst13|L1_TIME_COUNTER[0]                                                                                                 ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; TTC_COMMUNICATION:inst13|L2_TIMEOUT_COUNTER[15]~1                                                                                           ;
;  Reset signal destination node(s) list                                                                                ; TTC_COMMUNICATION:inst13|L2_TIMEOUT_COUNTER[13]                                                                                             ;
;  Reset signal destination node(s) list                                                                                ; TTC_COMMUNICATION:inst13|L2_TIMEOUT_COUNTER[15]                                                                                             ;
;  Reset signal destination node(s) list                                                                                ; TTC_COMMUNICATION:inst13|L2_TIMEOUT_COUNTER[12]                                                                                             ;
;  Reset signal destination node(s) list                                                                                ; TTC_COMMUNICATION:inst13|L2_TIMEOUT_COUNTER[14]                                                                                             ;
;  Reset signal destination node(s) list                                                                                ; TTC_COMMUNICATION:inst13|L2_TIMEOUT_COUNTER[5]                                                                                              ;
;  Reset signal destination node(s) list                                                                                ; TTC_COMMUNICATION:inst13|L2_TIMEOUT_COUNTER[11]                                                                                             ;
;  Reset signal destination node(s) list                                                                                ; TTC_COMMUNICATION:inst13|L2_TIMEOUT_COUNTER[8]                                                                                              ;
;  Reset signal destination node(s) list                                                                                ; TTC_COMMUNICATION:inst13|L2_TIMEOUT_COUNTER[9]                                                                                              ;
;  Reset signal destination node(s) list                                                                                ; TTC_COMMUNICATION:inst13|L2_TIMEOUT_COUNTER[7]                                                                                              ;
;  Reset signal destination node(s) list                                                                                ; TTC_COMMUNICATION:inst13|L2_TIMEOUT_COUNTER[10]                                                                                             ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; TTC_COMMUNICATION:inst13|L0_FLAG_DELAY5~0                                                                                                   ;
;  Reset signal destination node(s) list                                                                                ; TTC_COMMUNICATION:inst13|L0_FLAG_DELAY5                                                                                                     ;
;  Reset signal destination node(s) list                                                                                ; TTC_COMMUNICATION:inst13|L0_FLAG_DELAY4                                                                                                     ;
;  Reset signal destination node(s) list                                                                                ; TTC_COMMUNICATION:inst13|L0_FLAG_DELAY3                                                                                                     ;
;  Reset signal destination node(s) list                                                                                ; TTC_COMMUNICATION:inst13|L0_FLAG_DELAY2                                                                                                     ;
;  Reset signal destination node(s) list                                                                                ; TTC_COMMUNICATION:inst13|L0_FLAG_DELAY1                                                                                                     ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; L0_DELAY:inst68|COUNTER[4]~1                                                                                                                ;
;  Reset signal destination node(s) list                                                                                ; L0_DELAY:inst68|COUNTER[1]                                                                                                                  ;
;  Reset signal destination node(s) list                                                                                ; L0_DELAY:inst68|COUNTER[0]                                                                                                                  ;
;  Reset signal destination node(s) list                                                                                ; L0_DELAY:inst68|COUNTER[4]~0                                                                                                                ;
;  Reset signal destination node(s) list                                                                                ; L0_DELAY:inst68|COUNTER[3]                                                                                                                  ;
;  Reset signal destination node(s) list                                                                                ; L0_DELAY:inst68|COUNTER[2]                                                                                                                  ;
;  Reset signal destination node(s) list                                                                                ; L0_DELAY:inst68|COUNTER[4]                                                                                                                  ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7]~0                                                                                                   ;
;  Reset signal destination node(s) list                                                                                ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1]                                                                                                     ;
;  Reset signal destination node(s) list                                                                                ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0]                                                                                                     ;
;  Reset signal destination node(s) list                                                                                ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[2]                                                                                                     ;
;  Reset signal destination node(s) list                                                                                ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[5]                                                                                                     ;
;  Reset signal destination node(s) list                                                                                ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7]                                                                                                     ;
;  Reset signal destination node(s) list                                                                                ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[6]                                                                                                     ;
;  Reset signal destination node(s) list                                                                                ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[4]                                                                                                     ;
;  Reset signal destination node(s) list                                                                                ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[3]                                                                                                     ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; inst72                                                                                                                                      ;
;  Reset signal destination node(s) list                                                                                ; inst60                                                                                                                                      ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1]                                                                                                     ;
;  Synchronous and reset port source node(s) list                                                                       ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE                                                                                                          ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0]                                                                                                     ;
;  Synchronous and reset port source node(s) list                                                                       ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE                                                                                                          ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[2]                                                                                                     ;
;  Synchronous and reset port source node(s) list                                                                       ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE                                                                                                          ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[5]                                                                                                     ;
;  Synchronous and reset port source node(s) list                                                                       ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE                                                                                                          ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7]                                                                                                     ;
;  Synchronous and reset port source node(s) list                                                                       ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE                                                                                                          ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[6]                                                                                                     ;
;  Synchronous and reset port source node(s) list                                                                       ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE                                                                                                          ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[4]                                                                                                     ;
;  Synchronous and reset port source node(s) list                                                                       ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE                                                                                                          ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[3]                                                                                                     ;
;  Synchronous and reset port source node(s) list                                                                       ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE                                                                                                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[20]                          ;
;  Violated clock and other port source node(s) list                                                                    ; ddlctrlr:inst|READ_FIFO_DATA                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[21]                          ;
;  Violated clock and other port source node(s) list                                                                    ; ddlctrlr:inst|READ_FIFO_DATA                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[22]                          ;
;  Violated clock and other port source node(s) list                                                                    ; ddlctrlr:inst|READ_FIFO_DATA                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[23]                          ;
;  Violated clock and other port source node(s) list                                                                    ; ddlctrlr:inst|READ_FIFO_DATA                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_we_reg       ;
;  Violated clock and other port source node(s) list                                                                    ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE                                                                                                      ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_datain_reg0  ;
;  Violated clock and other port source node(s) list                                                                    ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE                                                                                                      ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg0 ;
;  Violated clock and other port source node(s) list                                                                    ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE                                                                                                      ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg1 ;
;  Violated clock and other port source node(s) list                                                                    ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE                                                                                                      ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg2 ;
;  Violated clock and other port source node(s) list                                                                    ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE                                                                                                      ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg3 ;
;  Violated clock and other port source node(s) list                                                                    ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE                                                                                                      ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg4 ;
;  Violated clock and other port source node(s) list                                                                    ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE                                                                                                      ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg5 ;
;  Violated clock and other port source node(s) list                                                                    ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE                                                                                                      ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg6 ;
;  Violated clock and other port source node(s) list                                                                    ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE                                                                                                      ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg7 ;
;  Violated clock and other port source node(s) list                                                                    ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE                                                                                                      ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg8 ;
;  Violated clock and other port source node(s) list                                                                    ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE                                                                                                      ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg9 ;
;  Violated clock and other port source node(s) list                                                                    ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE                                                                                                      ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~portb_address_reg0 ;
;  Violated clock and other port source node(s) list                                                                    ; ddlctrlr:inst|READ_FIFO_DATA                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~portb_address_reg1 ;
;  Violated clock and other port source node(s) list                                                                    ; ddlctrlr:inst|READ_FIFO_DATA                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~portb_address_reg2 ;
;  Violated clock and other port source node(s) list                                                                    ; ddlctrlr:inst|READ_FIFO_DATA                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~portb_address_reg3 ;
;  Violated clock and other port source node(s) list                                                                    ; ddlctrlr:inst|READ_FIFO_DATA                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~portb_address_reg4 ;
;  Violated clock and other port source node(s) list                                                                    ; ddlctrlr:inst|READ_FIFO_DATA                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~portb_address_reg5 ;
;  Violated clock and other port source node(s) list                                                                    ; ddlctrlr:inst|READ_FIFO_DATA                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~portb_address_reg6 ;
;  Violated clock and other port source node(s) list                                                                    ; ddlctrlr:inst|READ_FIFO_DATA                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~portb_address_reg7 ;
;  Violated clock and other port source node(s) list                                                                    ; ddlctrlr:inst|READ_FIFO_DATA                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~portb_address_reg8 ;
;  Violated clock and other port source node(s) list                                                                    ; ddlctrlr:inst|READ_FIFO_DATA                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~portb_address_reg9 ;
;  Violated clock and other port source node(s) list                                                                    ; ddlctrlr:inst|READ_FIFO_DATA                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_datain_reg1  ;
;  Violated clock and other port source node(s) list                                                                    ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE                                                                                                      ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_datain_reg2  ;
;  Violated clock and other port source node(s) list                                                                    ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE                                                                                                      ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_datain_reg3  ;
;  Violated clock and other port source node(s) list                                                                    ; ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE                                                                                                      ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[24]                          ;
;  Violated clock and other port source node(s) list                                                                    ; ddlctrlr:inst|READ_FIFO_DATA                                                                                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[25]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[26]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[27]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_we_reg       ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_datain_reg0  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_address_reg0 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_address_reg1 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_address_reg2 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_address_reg3 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_address_reg4 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_address_reg5 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_address_reg6 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_address_reg7 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_address_reg8 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_address_reg9 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~portb_address_reg0 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~portb_address_reg1 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~portb_address_reg2 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~portb_address_reg3 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~portb_address_reg4 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~portb_address_reg5 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~portb_address_reg6 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~portb_address_reg7 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~portb_address_reg8 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~portb_address_reg9 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_datain_reg1  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_datain_reg2  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a24~porta_datain_reg3  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|empty_dff                                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_slb:wr_ptr|safe_q[0]                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_slb:wr_ptr|safe_q[1]                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_slb:wr_ptr|safe_q[2]                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_slb:wr_ptr|safe_q[3]                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_slb:wr_ptr|safe_q[4]                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_slb:wr_ptr|safe_q[5]                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_slb:wr_ptr|safe_q[6]                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_slb:wr_ptr|safe_q[7]                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_slb:wr_ptr|safe_q[8]                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_slb:wr_ptr|safe_q[9]                                ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[16]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[17]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[18]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[19]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_we_reg       ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_datain_reg0  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_address_reg0 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_address_reg1 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_address_reg2 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_address_reg3 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_address_reg4 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_address_reg5 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_address_reg6 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_address_reg7 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_address_reg8 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_address_reg9 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~portb_address_reg0 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~portb_address_reg1 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~portb_address_reg2 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~portb_address_reg3 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~portb_address_reg4 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~portb_address_reg5 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~portb_address_reg6 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~portb_address_reg7 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~portb_address_reg8 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~portb_address_reg9 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_datain_reg1  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_datain_reg2  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a16~porta_datain_reg3  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|full_dff                                                 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|rd_ptr_lsb                                               ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|low_addressa[0]                                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[0]                            ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|low_addressa[1]                                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[1]                            ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|low_addressa[2]                                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[2]                            ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|low_addressa[3]                                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[3]                            ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|low_addressa[4]                                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[4]                            ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|low_addressa[5]                                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[5]                            ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|low_addressa[6]                                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[6]                            ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|low_addressa[7]                                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[7]                            ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|low_addressa[8]                                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[8]                            ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|low_addressa[9]                                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[28]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[29]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[30]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[31]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_we_reg       ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_datain_reg0  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_address_reg0 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_address_reg1 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_address_reg2 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_address_reg3 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_address_reg4 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_address_reg5 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_address_reg6 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_address_reg7 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_address_reg8 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_address_reg9 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg0 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg1 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg2 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg3 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg4 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg5 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg6 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg7 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg8 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~portb_address_reg9 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_datain_reg1  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_datain_reg2  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a28~porta_datain_reg3  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|usedw_is_0_dff                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|usedw_is_1_dff                                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[8]                         ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[4]                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[5]                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[6]                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[7]                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_we_reg        ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_datain_reg0   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_address_reg0  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_address_reg1  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_address_reg2  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_address_reg3  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_address_reg4  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_address_reg5  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_address_reg6  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_address_reg7  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_address_reg8  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_address_reg9  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg0  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg1  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg2  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg3  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg4  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg5  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg6  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg7  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg8  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~portb_address_reg9  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_datain_reg1   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_datain_reg2   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a4~porta_datain_reg3   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[0]                         ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[12]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[13]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[14]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[15]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_we_reg       ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_datain_reg0  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_address_reg0 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_address_reg1 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_address_reg2 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_address_reg3 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_address_reg4 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_address_reg5 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_address_reg6 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_address_reg7 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_address_reg8 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_address_reg9 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg0 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg1 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg2 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg3 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg4 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg5 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg6 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg7 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg8 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~portb_address_reg9 ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_datain_reg1  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_datain_reg2  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a12~porta_datain_reg3  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[6]                         ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[5]                         ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[2]                         ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[4]                         ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[3]                         ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[1]                         ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[7]                         ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[9]                         ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[0]                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[1]                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[2]                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[3]                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_we_reg        ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_datain_reg0   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_address_reg0  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_address_reg1  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_address_reg2  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_address_reg3  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_address_reg4  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_address_reg5  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_address_reg6  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_address_reg7  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_address_reg8  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_address_reg9  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg0  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg1  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg2  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg3  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg4  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg5  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg6  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg7  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg8  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~portb_address_reg9  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_datain_reg1   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_datain_reg2   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_datain_reg3   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[8]                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[9]                           ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[10]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[11]                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~porta_we_reg        ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~porta_datain_reg0   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~porta_address_reg0  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~porta_address_reg1  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~porta_address_reg2  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~porta_address_reg3  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~porta_address_reg4  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~porta_address_reg5  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~porta_address_reg6  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~porta_address_reg7  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~porta_address_reg8  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~porta_address_reg9  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg0  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg1  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg2  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg3  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg4  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg5  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg6  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg7  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg8  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~portb_address_reg9  ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~porta_datain_reg1   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~porta_datain_reg2   ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a8~porta_datain_reg3   ;
+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Medium Violations                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; Rule name                                                                                                                 ; Name                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; Rule C104: Clock signal source should drive only clock input ports                                                        ; PLL:inst2|altpll:altpll_component|_clk0                                             ;
;  Clock ports destination node(s) list                                                                                     ; ddlctrlr:inst|SEGMENT_CNT[1]                                                        ;
;  Clock ports destination node(s) list                                                                                     ; inst34                                                                              ;
;  Clock ports destination node(s) list                                                                                     ; DDL_SOFT_RESET_MODULE:inst7|RESET_STATE                                             ;
;  Clock ports destination node(s) list                                                                                     ; ddlctrlr:inst|SEGMENT_CNT[0]                                                        ;
;  Clock ports destination node(s) list                                                                                     ; ddlctrlr:inst|FE_REG[30]                                                            ;
;  Clock ports destination node(s) list                                                                                     ; ddlctrlr:inst|FE_REG[29]                                                            ;
;  Clock ports destination node(s) list                                                                                     ; ddlctrlr:inst|FE_REG[28]                                                            ;
;  Clock ports destination node(s) list                                                                                     ; inst67                                                                              ;
;  Clock ports destination node(s) list                                                                                     ; DDL_SOFT_RESET_MODULE:inst7|LOAD_RESET_LENGHT_REG1                                  ;
;  Clock ports destination node(s) list                                                                                     ; ddlctrlr:inst|ZERO_SUPP_COLUMN_CNT[2]                                               ;
;  Non-clock ports destination node(s) list                                                                                 ; ddlctrlr:inst|FIFO_CLK~13                                                           ;
; Rule C104: Clock signal source should drive only clock input ports                                                        ; PLL:inst2|altpll:altpll_component|_clk1                                             ;
;  Clock ports destination node(s) list                                                                                     ; ddlctrlr:inst|WORD_NR[6]                                                            ;
;  Clock ports destination node(s) list                                                                                     ; ddlctrlr:inst|WORD_NR[4]                                                            ;
;  Clock ports destination node(s) list                                                                                     ; ddlctrlr:inst|WORD_NR[5]                                                            ;
;  Clock ports destination node(s) list                                                                                     ; ddlctrlr:inst|WORD_NR[9]                                                            ;
;  Clock ports destination node(s) list                                                                                     ; ddlctrlr:inst|WORD_NR[8]                                                            ;
;  Clock ports destination node(s) list                                                                                     ; ddlctrlr:inst|WORD_NR[7]                                                            ;
;  Clock ports destination node(s) list                                                                                     ; ddlctrlr:inst|WORD_NR[0]                                                            ;
;  Clock ports destination node(s) list                                                                                     ; ddlctrlr:inst|WORD_NR[3]                                                            ;
;  Clock ports destination node(s) list                                                                                     ; ddlctrlr:inst|WORD_NR[2]                                                            ;
;  Clock ports destination node(s) list                                                                                     ; ddlctrlr:inst|WORD_NR[1]                                                            ;
;  Non-clock ports destination node(s) list                                                                                 ; inst48                                                                              ;
; Rule C104: Clock signal source should drive only clock input ports                                                        ; PLL:inst2|altpll:altpll_component|_clk2                                             ;
;  Clock ports destination node(s) list                                                                                     ; ddlctrlr:inst|LOOP_DATA_1                                                           ;
;  Clock ports destination node(s) list                                                                                     ; ddlctrlr:inst|LOOP_DATA_2                                                           ;
;  Clock ports destination node(s) list                                                                                     ; inst85                                                                              ;
;  Clock ports destination node(s) list                                                                                     ; inst93                                                                              ;
;  Clock ports destination node(s) list                                                                                     ; ddlctrlr:inst|LOOP_DATA                                                             ;
;  Clock ports destination node(s) list                                                                                     ; inst30                                                                              ;
;  Clock ports destination node(s) list                                                                                     ; ddlctrlr:inst|OPEN_DATA_2                                                           ;
;  Clock ports destination node(s) list                                                                                     ; ddlctrlr:inst|LOC_ZERO_SUPP_ON_7                                                    ;
;  Clock ports destination node(s) list                                                                                     ; ddlctrlr:inst|WRITE_CONF                                                            ;
;  Clock ports destination node(s) list                                                                                     ; ddlctrlr:inst|START_COLUMN_DATA_READ                                                ;
;  Non-clock ports destination node(s) list                                                                                 ; ddlctrlr:inst|FIFO_CLK                                                              ;
; Rule C104: Clock signal source should drive only clock input ports                                                        ; inst85                                                                              ;
;  Clock ports destination node(s) list                                                                                     ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[20] ;
;  Clock ports destination node(s) list                                                                                     ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[21] ;
;  Clock ports destination node(s) list                                                                                     ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[24] ;
;  Clock ports destination node(s) list                                                                                     ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[22] ;
;  Clock ports destination node(s) list                                                                                     ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[25] ;
;  Clock ports destination node(s) list                                                                                     ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[23] ;
;  Clock ports destination node(s) list                                                                                     ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[16] ;
;  Clock ports destination node(s) list                                                                                     ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[19] ;
;  Clock ports destination node(s) list                                                                                     ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[18] ;
;  Clock ports destination node(s) list                                                                                     ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[17] ;
;  Non-clock ports destination node(s) list                                                                                 ; inst4                                                                               ;
;  Non-clock ports destination node(s) list                                                                                 ; ddlctrlr:inst|WORD_NR_CNT[9]~0                                                      ;
;  Non-clock ports destination node(s) list                                                                                 ; inst21~2                                                                            ;
;  Non-clock ports destination node(s) list                                                                                 ; ddlctrlr:inst|LOCAL_STATUS[18]~0                                                    ;
;  Non-clock ports destination node(s) list                                                                                 ; ddlctrlr:inst|ZERO_SUPP_COLUMN_CNT[3]~0                                             ;
;  Non-clock ports destination node(s) list                                                                                 ; DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[26]~0                                     ;
;  Non-clock ports destination node(s) list                                                                                 ; inst20~_Duplicate_1                                                                 ;
;  Non-clock ports destination node(s) list                                                                                 ; ddlctrlr:inst|SEGMENT_WORD_CNT[11]~0                                                ;
;  Non-clock ports destination node(s) list                                                                                 ; inst20                                                                              ;
;  Non-clock ports destination node(s) list                                                                                 ; ddlctrlr:inst|CMD_DEC_REG[7]~0                                                      ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                              ; PLL:inst2|altpll:altpll_component|_clk0                                             ;
;  Positive edge destination node(s) list                                                                                   ; ddlctrlr:inst|SEGMENT_CNT[1]                                                        ;
;  Positive edge destination node(s) list                                                                                   ; ddlctrlr:inst|SEGMENT_CNT[0]                                                        ;
;  Positive edge destination node(s) list                                                                                   ; ddlctrlr:inst|DAQ_FLAG                                                              ;
;  Positive edge destination node(s) list                                                                                   ; ddlctrlr:inst|ZERO_SUPP_COLUMN_CNT[2]                                               ;
;  Positive edge destination node(s) list                                                                                   ; ddlctrlr:inst|ZERO_SUPP_COLUMN_CNT[0]                                               ;
;  Positive edge destination node(s) list                                                                                   ; ddlctrlr:inst|ZERO_SUPP_COLUMN_CNT[1]                                               ;
;  Positive edge destination node(s) list                                                                                   ; ddlctrlr:inst|ZERO_SUPP_COLUMN_CNT[3]                                               ;
;  Positive edge destination node(s) list                                                                                   ; ddlctrlr:inst|SEGMENT_WORD_CNT[8]                                                   ;
;  Positive edge destination node(s) list                                                                                   ; ddlctrlr:inst|SEGMENT_WORD_CNT[11]                                                  ;
;  Positive edge destination node(s) list                                                                                   ; ddlctrlr:inst|SEGMENT_WORD_CNT[10]                                                  ;
;  Negative edge destination node(s) list                                                                                   ; ddlctrlr:inst|SEND_EOB                                                              ;
;  Negative edge destination node(s) list                                                                                   ; ddlctrlr:inst|ZERO_SUPP_ON_12                                                       ;
;  Negative edge destination node(s) list                                                                                   ; ddlctrlr:inst|START_SEGMENT_SEL                                                     ;
;  Negative edge destination node(s) list                                                                                   ; ddlctrlr:inst|ZERO_SUPP_ON_1                                                        ;
;  Negative edge destination node(s) list                                                                                   ; ddlctrlr:inst|START_HEADER                                                          ;
;  Negative edge destination node(s) list                                                                                   ; ddlctrlr:inst|LOCAL_DEC_CMD                                                         ;
;  Negative edge destination node(s) list                                                                                   ; ddlctrlr:inst|READ_STATUS                                                           ;
;  Negative edge destination node(s) list                                                                                   ; header:inst15|IDLE                                                                  ;
;  Negative edge destination node(s) list                                                                                   ; header:inst15|HEADER_END                                                            ;
;  Negative edge destination node(s) list                                                                                   ; DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[1]                                        ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                              ; PLL:inst2|altpll:altpll_component|_clk1                                             ;
;  Positive edge destination node(s) list                                                                                   ; L0_TO_COLUMN_GEN:inst74|WAIT_STATE                                                  ;
;  Positive edge destination node(s) list                                                                                   ; L0_TO_COLUMN_GEN:inst74|L0_UP_1                                                     ;
;  Positive edge destination node(s) list                                                                                   ; L0_TO_COLUMN_GEN:inst74|L0_UP_2                                                     ;
;  Negative edge destination node(s) list                                                                                   ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1]                                             ;
;  Negative edge destination node(s) list                                                                                   ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0]                                             ;
;  Negative edge destination node(s) list                                                                                   ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[2]                                             ;
;  Negative edge destination node(s) list                                                                                   ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[5]                                             ;
;  Negative edge destination node(s) list                                                                                   ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7]                                             ;
;  Negative edge destination node(s) list                                                                                   ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[6]                                             ;
;  Negative edge destination node(s) list                                                                                   ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[4]                                             ;
;  Negative edge destination node(s) list                                                                                   ; L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[3]                                             ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                              ; PLL:inst2|altpll:altpll_component|_clk2                                             ;
;  Positive edge destination node(s) list                                                                                   ; inst85                                                                              ;
;  Positive edge destination node(s) list                                                                                   ; inst93                                                                              ;
;  Positive edge destination node(s) list                                                                                   ; ddlctrlr:inst|LOOP_DATA_1                                                           ;
;  Positive edge destination node(s) list                                                                                   ; ddlctrlr:inst|END_COLUMN_DATA_READ                                                  ;
;  Positive edge destination node(s) list                                                                                   ; ddlctrlr:inst|END_LOCAL_2                                                           ;
;  Positive edge destination node(s) list                                                                                   ; ddlctrlr:inst|END_FIFO_DATA_LOOP                                                    ;
;  Positive edge destination node(s) list                                                                                   ; ddlctrlr:inst|ZERO_SUPP_MEMO                                                        ;
;  Positive edge destination node(s) list                                                                                   ; ddlctrlr:inst|WRITE_fbTEN                                                           ;
;  Negative edge destination node(s) list                                                                                   ; ddlctrlr:inst|WORD_NR_CNT[5]                                                        ;
;  Negative edge destination node(s) list                                                                                   ; ddlctrlr:inst|WORD_NR_CNT[6]                                                        ;
;  Negative edge destination node(s) list                                                                                   ; ddlctrlr:inst|WORD_NR_CNT[4]                                                        ;
;  Negative edge destination node(s) list                                                                                   ; ddlctrlr:inst|WORD_NR_CNT[9]                                                        ;
;  Negative edge destination node(s) list                                                                                   ; ddlctrlr:inst|WORD_NR_CNT[8]                                                        ;
;  Negative edge destination node(s) list                                                                                   ; ddlctrlr:inst|WORD_NR_CNT[7]                                                        ;
;  Negative edge destination node(s) list                                                                                   ; ddlctrlr:inst|WORD_NR_CNT[0]                                                        ;
;  Negative edge destination node(s) list                                                                                   ; ddlctrlr:inst|WORD_NR_CNT[3]                                                        ;
;  Negative edge destination node(s) list                                                                                   ; ddlctrlr:inst|WORD_NR_CNT[2]                                                        ;
;  Negative edge destination node(s) list                                                                                   ; ddlctrlr:inst|WORD_NR_CNT[1]                                                        ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                              ; PLL:inst2|altpll:altpll_component|_clk4                                             ;
;  Positive edge destination node(s) list                                                                                   ; L0_DELAY:inst68|L0_OUT                                                              ;
;  Positive edge destination node(s) list                                                                                   ; L0_DELAY:inst68|END_STATE                                                           ;
;  Positive edge destination node(s) list                                                                                   ; L0_DELAY:inst68|IDLE                                                                ;
;  Negative edge destination node(s) list                                                                                   ; TTC_COMMUNICATION:inst13|ERROR_BIT_0                                                ;
;  Negative edge destination node(s) list                                                                                   ; TTC_COMMUNICATION:inst13|L0_FLAG                                                    ;
;  Negative edge destination node(s) list                                                                                   ; L0_DELAY:inst68|COUNTER[1]                                                          ;
;  Negative edge destination node(s) list                                                                                   ; L0_DELAY:inst68|COUNTER[0]                                                          ;
;  Negative edge destination node(s) list                                                                                   ; L0_DELAY:inst68|COUNTER[4]~0                                                        ;
;  Negative edge destination node(s) list                                                                                   ; L0_DELAY:inst68|COUNTER[3]                                                          ;
;  Negative edge destination node(s) list                                                                                   ; L0_DELAY:inst68|COUNTER[2]                                                          ;
;  Negative edge destination node(s) list                                                                                   ; L0_DELAY:inst68|COUNTER[4]                                                          ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized ; inst67                                                                              ;
;  Reset signal destination node(s) from clock "inst85"                                                                     ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[20] ;
;  Reset signal destination node(s) from clock "inst85"                                                                     ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[21] ;
;  Reset signal destination node(s) from clock "inst85"                                                                     ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[24] ;
;  Reset signal destination node(s) from clock "inst85"                                                                     ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[22] ;
;  Reset signal destination node(s) from clock "inst85"                                                                     ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[25] ;
;  Reset signal destination node(s) from clock "inst85"                                                                     ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[23] ;
;  Reset signal destination node(s) from clock "inst85"                                                                     ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[16] ;
;  Reset signal destination node(s) from clock "inst85"                                                                     ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[19] ;
;  Reset signal destination node(s) from clock "inst85"                                                                     ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[18] ;
;  Reset signal destination node(s) from clock "inst85"                                                                     ; COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[17] ;
+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Information only Violations                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule name                                                        ; Name                                                                                                                                                                                                                      ; Fan-Out ;
+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule T101: Nodes with more than the specified number of fan-outs ; PLL:inst2|altpll:altpll_component|_clk2~clkctrl                                                                                                                                                                           ; 93      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; inst4~clkctrl                                                                                                                                                                                                             ; 149     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ddlctrlr:inst|IDLE_LOCAL~30                                                                                                                                                                                               ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; inst93                                                                                                                                                                                                                    ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; DDL_SOFT_RESET_MODULE:inst7|RESET_STATE                                                                                                                                                                                   ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; PLL:inst2|altpll:altpll_component|_clk0~clkctrl                                                                                                                                                                           ; 851     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; inst21~2                                                                                                                                                                                                                  ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; 87[31]~33                                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; inst67                                                                                                                                                                                                                    ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ddlctrlr:inst|FIFO_DATA_ENABLE                                                                                                                                                                                            ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ddlctrlr:inst|FIFO_CLK~clkctrl                                                                                                                                                                                            ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ddlctrlr:inst|IDLE_RCB~45                                                                                                                                                                                                 ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ddlctrlr:inst|ENA_REG                                                                                                                                                                                                     ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; inst20~clkctrl                                                                                                                                                                                                            ; 247     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; header:inst15|HEADER_WRD5                                                                                                                                                                                                 ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|valid_wreq                                                                                                                             ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; header:inst15|NOSTRA_WRD2                                                                                                                                                                                                 ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ddlctrlr:inst|START_BLOCK_WRITE                                                                                                                                                                                           ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; header:inst15|HEADER_WRD6                                                                                                                                                                                                 ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; header:inst15|HEADER_WRD7                                                                                                                                                                                                 ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; inst85~clkctrl                                                                                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; altera_internal_jtag~TCKUTAPclkctrl                                                                                                                                                                                       ; 333     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|clr_reg~clkctrl                                                                                                                                                                                          ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                       ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                            ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all~clkctrl                                                                                                                                    ; 213     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena                                                                                                                                    ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|collect_data                                                                                                                                         ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~1                                                                                               ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                      ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                      ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                      ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                      ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                      ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                      ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                      ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                      ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                      ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                      ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                     ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                     ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_r7j:auto_generated|safe_q[0]  ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_r7j:auto_generated|safe_q[1]  ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_r7j:auto_generated|safe_q[2]  ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_r7j:auto_generated|safe_q[3]  ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_r7j:auto_generated|safe_q[4]  ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_r7j:auto_generated|safe_q[5]  ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_r7j:auto_generated|safe_q[6]  ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_r7j:auto_generated|safe_q[7]  ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_r7j:auto_generated|safe_q[8]  ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_r7j:auto_generated|safe_q[9]  ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_r7j:auto_generated|safe_q[10] ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_r7j:auto_generated|safe_q[11] ; 45      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; PLL:inst2|altpll:altpll_component|_clk0~clkctrl                                                                                                                                                                           ; 851     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; altera_internal_jtag~TCKUTAPclkctrl                                                                                                                                                                                       ; 333     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; inst20~clkctrl                                                                                                                                                                                                            ; 247     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all~clkctrl                                                                                                                                    ; 213     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; inst4~clkctrl                                                                                                                                                                                                             ; 149     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; PLL:inst2|altpll:altpll_component|_clk2~clkctrl                                                                                                                                                                           ; 93      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena                                                                                                                                    ; 61      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ddlctrlr:inst|FIFO_CLK~clkctrl                                                                                                                                                                                            ; 60      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ddlctrlr:inst|IDLE_RCB~45                                                                                                                                                                                                 ; 57      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ddlctrlr:inst|START_BLOCK_WRITE                                                                                                                                                                                           ; 50      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                      ; 46      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                      ; 46      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                      ; 46      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                      ; 46      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                      ; 46      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                      ; 46      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                      ; 46      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                      ; 46      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                     ; 46      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                      ; 46      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                      ; 46      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                     ; 46      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_r7j:auto_generated|safe_q[1]  ; 45      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_r7j:auto_generated|safe_q[2]  ; 45      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_r7j:auto_generated|safe_q[3]  ; 45      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_r7j:auto_generated|safe_q[4]  ; 45      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ddlctrlr:inst|IDLE_LOCAL~30                                                                                                                                                                                               ; 45      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_r7j:auto_generated|safe_q[6]  ; 45      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_r7j:auto_generated|safe_q[7]  ; 45      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_r7j:auto_generated|safe_q[11] ; 45      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_r7j:auto_generated|safe_q[10] ; 45      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_r7j:auto_generated|safe_q[8]  ; 45      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_r7j:auto_generated|safe_q[9]  ; 45      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_r7j:auto_generated|safe_q[5]  ; 45      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_r7j:auto_generated|safe_q[0]  ; 45      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~1                                                                                               ; 42      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|valid_wreq                                                                                                                             ; 40      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; inst67                                                                                                                                                                                                                    ; 37      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                            ; 37      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|collect_data                                                                                                                                         ; 36      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ddlctrlr:inst|ENA_REG                                                                                                                                                                                                     ; 36      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; header:inst15|HEADER_WRD6                                                                                                                                                                                                 ; 35      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; header:inst15|HEADER_WRD5                                                                                                                                                                                                 ; 35      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; header:inst15|HEADER_WRD7                                                                                                                                                                                                 ; 35      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; header:inst15|NOSTRA_WRD2                                                                                                                                                                                                 ; 35      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; DDL_SOFT_RESET_MODULE:inst7|RESET_STATE                                                                                                                                                                                   ; 35      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; inst93                                                                                                                                                                                                                    ; 34      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; inst21~2                                                                                                                                                                                                                  ; 34      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                       ; 33      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ddlctrlr:inst|FIFO_DATA_ENABLE                                                                                                                                                                                            ; 33      ;
+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------+
; Design Assistant Messages ;
+---------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Design Assistant
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jul 16 12:26:17 2014
Info: Command: quartus_drc --read_settings_files=off --write_settings_files=off rcb_ctrlr -c ddl_ctrlr
Warning: Old Design Assistant assignment is used to turn ON/OFF rule. ENABLE_DA_RULE or DISABLE_DA_RULE assignment should be used to turn ON/OFF Design Assistant rule.
    Warning: CLK_RULE_COMB_CLOCK
    Warning: CLK_RULE_INV_CLOCK
    Warning: CLK_RULE_INPINS_CLKNET
    Warning: CLK_RULE_CLKNET_CLKSPINES
    Warning: CLK_RULE_MIX_EDGES
    Warning: RESET_RULE_COMB_ASYNCH_RESET
    Warning: RESET_RULE_UNSYNCH_EXRESET
    Warning: RESET_RULE_IMSYNCH_EXRESET
    Warning: RESET_RULE_IMSYNCH_ASYNCH_DOMAIN
    Warning: RESET_RULE_UNSYNCH_ASYNCH_DOMAIN
    Warning: RESET_RULE_INPINS_RESETNET
    Warning: DRC_REPORT_FANOUT_EXCEEDING
    Warning: DRC_REPORT_TOP_FANOUT
    Warning: NONSYNCHSTRUCT_RULE_COMBLOOP
    Warning: NONSYNCHSTRUCT_RULE_REG_LOOP
    Warning: NONSYNCHSTRUCT_RULE_DELAY_CHAIN
    Warning: NONSYNCHSTRUCT_RULE_RIPPLE_CLK
    Warning: NONSYNCHSTRUCT_RULE_ILLEGAL_PULSE_GEN
    Warning: NONSYNCHSTRUCT_RULE_MULTI_VIBRATOR
    Warning: NONSYNCHSTRUCT_RULE_SRLATCH
    Warning: NONSYNCHSTRUCT_RULE_LATCH_UNIDENTIFIED
    Warning: NONSYNCHSTRUCT_RULE_COMB_DRIVES_RAM_WE
    Warning: NONSYNCHSTRUCT_RULE_ASYN_RAM
    Warning: SIGNALRACE_RULE_TRISTATE
    Warning: ACLK_RULE_NO_SZER_ACLK_DOMAIN
    Warning: ACLK_RULE_SZER_BTW_ACLK_DOMAIN
    Warning: ACLK_RULE_IMSZER_ADOMAIN
    Warning: HCPY_VREF_PINS
Info: Evaluating HDL-embedded SDC commands
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info: set_clock_groups -asynchronous -group {altera_reserved_tck}
Info: Reading SDC File: 'ddl_ctrlr.sdc'
Critical Warning: (Critical) Rule C101: Gated clock should be implemented according to the Altera standard scheme. Found 1 node(s) related to this rule.
    Critical Warning: Node  "ddlctrlr:inst|FIFO_CLK"
Critical Warning: (High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 20 node(s) related to this rule.
    Critical Warning: Node  "inst4"
    Critical Warning: Node  "ddlctrlr:inst|WORD_NR_CNT[9]~0"
    Critical Warning: Node  "ddlctrlr:inst|SEGMENT_CNT[1]~0"
    Critical Warning: Node  "inst21~2"
    Critical Warning: Node  "ddlctrlr:inst|LOCAL_STATUS[18]~0"
    Critical Warning: Node  "ddlctrlr:inst|ZERO_SUPP_COLUMN_CNT[3]~0"
    Critical Warning: Node  "ddlctrlr:inst|COLUMN_CNT[3]~0"
    Critical Warning: Node  "DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[26]~0"
    Critical Warning: Node  "inst20~_Duplicate_1"
    Critical Warning: Node  "ddlctrlr:inst|SEGMENT_WORD_CNT[11]~0"
    Critical Warning: Node  "TTC_COMMUNICATION:inst13|L2_DETECTOR_A[7]~0"
    Critical Warning: Node  "ddlctrlr:inst|CMD_DEC_REG[7]~1"
    Critical Warning: Node  "ddlctrlr:inst|WRITE_fbTEN~1"
    Critical Warning: Node  "ddlctrlr:inst|CLR_BUSY_CNT[5]~0"
    Critical Warning: Node  "TTC_COMMUNICATION:inst13|L1_TIME_COUNTER[8]~0"
    Critical Warning: Node  "TTC_COMMUNICATION:inst13|L2_TIMEOUT_COUNTER[15]~1"
    Critical Warning: Node  "TTC_COMMUNICATION:inst13|L0_FLAG_DELAY5~0"
    Critical Warning: Node  "L0_DELAY:inst68|COUNTER[4]~1"
    Critical Warning: Node  "L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7]~0"
    Critical Warning: Node  "inst72"
Critical Warning: (High) Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source. Found 8 node(s) related to this rule.
    Critical Warning: Node  "L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1]"
    Critical Warning: Node  "L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0]"
    Critical Warning: Node  "L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[2]"
    Critical Warning: Node  "L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[5]"
    Critical Warning: Node  "L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7]"
    Critical Warning: Node  "L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[6]"
    Critical Warning: Node  "L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[4]"
    Critical Warning: Node  "L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[3]"
Critical Warning: (High) Rule S104: Clock port and any other port of a register should not be driven by the same signal source. Found 276 node(s) related to this rule.
    Critical Warning: Node  "FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[20]"
    Critical Warning: Node  "FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[21]"
    Critical Warning: Node  "FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[22]"
    Critical Warning: Node  "FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[23]"
    Critical Warning: Node  "FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_we_reg"
    Critical Warning: Node  "FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_datain_reg0"
    Critical Warning: Node  "FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg0"
    Critical Warning: Node  "FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg1"
    Critical Warning: Node  "FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg2"
    Critical Warning: Node  "FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg3"
    Critical Warning: Node  "FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg4"
    Critical Warning: Node  "FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg5"
    Critical Warning: Node  "FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg6"
    Critical Warning: Node  "FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg7"
    Critical Warning: Node  "FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg8"
    Critical Warning: Node  "FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_address_reg9"
    Critical Warning: Node  "FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~portb_address_reg0"
    Critical Warning: Node  "FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~portb_address_reg1"
    Critical Warning: Node  "FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~portb_address_reg2"
    Critical Warning: Node  "FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~portb_address_reg3"
    Critical Warning: Node  "FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~portb_address_reg4"
    Critical Warning: Node  "FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~portb_address_reg5"
    Critical Warning: Node  "FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~portb_address_reg6"
    Critical Warning: Node  "FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~portb_address_reg7"
    Critical Warning: Node  "FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~portb_address_reg8"
    Critical Warning: Node  "FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~portb_address_reg9"
    Critical Warning: Node  "FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_datain_reg1"
    Critical Warning: Node  "FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_datain_reg2"
    Critical Warning: Node  "FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a20~porta_datain_reg3"
    Critical Warning: Node  "FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|altsyncram_t3e1:FIFOram|q_b[24]"
    Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Warning: (Medium) Rule C104: Clock signal source should drive only clock input ports. Found 4 nodes related to this rule.
    Warning: Node  "PLL:inst2|altpll:altpll_component|_clk0"
    Warning: Node  "PLL:inst2|altpll:altpll_component|_clk1"
    Warning: Node  "PLL:inst2|altpll:altpll_component|_clk2"
    Warning: Node  "inst85"
Warning: (Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 4 node(s) related to this rule.
    Warning: Node  "PLL:inst2|altpll:altpll_component|_clk0"
    Warning: Node  "PLL:inst2|altpll:altpll_component|_clk1"
    Warning: Node  "PLL:inst2|altpll:altpll_component|_clk2"
    Warning: Node  "PLL:inst2|altpll:altpll_component|_clk4"
Warning: (Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 1 node(s) related to this rule.
    Warning: Node  "inst67"
Info: (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 53 node(s) with highest fan-out.
    Info: Node  "PLL:inst2|altpll:altpll_component|_clk2~clkctrl"
    Info: Node  "inst4~clkctrl"
    Info: Node  "ddlctrlr:inst|IDLE_LOCAL~30"
    Info: Node  "inst93"
    Info: Node  "DDL_SOFT_RESET_MODULE:inst7|RESET_STATE"
    Info: Node  "PLL:inst2|altpll:altpll_component|_clk0~clkctrl"
    Info: Node  "inst21~2"
    Info: Node  "87[31]~33"
    Info: Node  "inst67"
    Info: Node  "ddlctrlr:inst|FIFO_DATA_ENABLE"
    Info: Node  "ddlctrlr:inst|FIFO_CLK~clkctrl"
    Info: Node  "ddlctrlr:inst|IDLE_RCB~45"
    Info: Node  "ddlctrlr:inst|ENA_REG"
    Info: Node  "inst20~clkctrl"
    Info: Node  "header:inst15|HEADER_WRD5"
    Info: Node  "FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|valid_wreq"
    Info: Node  "header:inst15|NOSTRA_WRD2"
    Info: Node  "ddlctrlr:inst|START_BLOCK_WRITE"
    Info: Node  "header:inst15|HEADER_WRD6"
    Info: Node  "header:inst15|HEADER_WRD7"
    Info: Node  "inst85~clkctrl"
    Info: Node  "altera_internal_jtag~TCKUTAPclkctrl"
    Info: Node  "sld_hub:auto_hub|clr_reg~clkctrl"
    Info: Node  "sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]"
    Info: Node  "sld_hub:auto_hub|irf_reg[1][7]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all~clkctrl"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|collect_data"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~1"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]"
    Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info: (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out.
    Info: Node  "PLL:inst2|altpll:altpll_component|_clk0~clkctrl"
    Info: Node  "altera_internal_jtag~TCKUTAPclkctrl"
    Info: Node  "inst20~clkctrl"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all~clkctrl"
    Info: Node  "inst4~clkctrl"
    Info: Node  "PLL:inst2|altpll:altpll_component|_clk2~clkctrl"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena"
    Info: Node  "ddlctrlr:inst|FIFO_CLK~clkctrl"
    Info: Node  "ddlctrlr:inst|IDLE_RCB~45"
    Info: Node  "ddlctrlr:inst|START_BLOCK_WRITE"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[11]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_r7j:auto_generated|safe_q[1]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_r7j:auto_generated|safe_q[2]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_r7j:auto_generated|safe_q[3]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_r7j:auto_generated|safe_q[4]"
    Info: Node  "ddlctrlr:inst|IDLE_LOCAL~30"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_r7j:auto_generated|safe_q[6]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_r7j:auto_generated|safe_q[7]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_r7j:auto_generated|safe_q[11]"
    Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info: Design Assistant information: finished post-fitting analysis of current design -- generated 103 information messages and 314 warning messages
Info: Quartus II 64-Bit Design Assistant was successful. 0 errors, 104 warnings
    Info: Peak virtual memory: 325 megabytes
    Info: Processing ended: Wed Jul 16 12:26:25 2014
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07


