module type S = sig
  val address_width : Address_width.t
end
