# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do lab2_task1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/there/OneDrive\ -\ UW/CSE\ 371/lab2_task1 {C:/Users/there/OneDrive - UW/CSE 371/lab2_task1/ram.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:03 on Jan 19,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/there/OneDrive - UW/CSE 371/lab2_task1" C:/Users/there/OneDrive - UW/CSE 371/lab2_task1/ram.sv 
# -- Compiling module ram
# -- Compiling module ram_testbench
# 
# Top level modules:
# 	ram_testbench
# End time: 22:09:03 on Jan 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/there/OneDrive\ -\ UW/CSE\ 371/lab2_task1 {C:/Users/there/OneDrive - UW/CSE 371/lab2_task1/double_seg7.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:03 on Jan 19,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/there/OneDrive - UW/CSE 371/lab2_task1" C:/Users/there/OneDrive - UW/CSE 371/lab2_task1/double_seg7.sv 
# -- Compiling module double_seg7
# -- Compiling module double_seg7_testbench
# 
# Top level modules:
# 	double_seg7_testbench
# End time: 22:09:03 on Jan 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/there/OneDrive\ -\ UW/CSE\ 371/lab2_task1 {C:/Users/there/OneDrive - UW/CSE 371/lab2_task1/lab2_task1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:03 on Jan 19,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/there/OneDrive - UW/CSE 371/lab2_task1" C:/Users/there/OneDrive - UW/CSE 371/lab2_task1/lab2_task1.sv 
# -- Compiling module lab2_task1
# -- Compiling module lab2_task1_testbench
# 
# Top level modules:
# 	lab2_task1_testbench
# End time: 22:09:03 on Jan 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.lab2_task1_testbench
# vsim work.lab2_task1_testbench 
# Start time: 22:09:07 on Jan 19,2023
# Loading sv_std.std
# Loading work.lab2_task1_testbench
# Loading work.lab2_task1
# Loading work.ram
# Loading work.double_seg7
# Trace back: Error QStructure::sort: invalid command name ""
#   <6:proc:11: ::QStructure::sort .main_pane.structure 0 descending
#   <5:eval:1: ::QStructure::structsort .main_pane.structure 0 descending
#   <4:eval:1: ::namespace inscope ::QStructure {structsort .main_pane.structure} 0 descending
#   >3:proc:26: ::.main_pane.structure.interior.cs.body.struct sort 0 descending
#   >2:proc:10: ::.main_pane.structure.interior.cs.body.struct _initializeSortColumn
#   <1:eval:1: ::namespace inscope ::vsimwidgets::Hierarchy {::.main_pane.structure.interior.cs.body.struct _initializeSortColumn}
add wave -position end  sim:/lab2_task1_testbench/HEX5
add wave -position end  sim:/lab2_task1_testbench/HEX4
add wave -position end  sim:/lab2_task1_testbench/HEX2
add wave -position end  sim:/lab2_task1_testbench/HEX0
add wave -position end  sim:/lab2_task1_testbench/write
add wave -position end  sim:/lab2_task1_testbench/clk
add wave -position end  sim:/lab2_task1_testbench/data_in
add wave -position end  sim:/lab2_task1_testbench/addr
run -all
# ** Note: $stop    : C:/Users/there/OneDrive - UW/CSE 371/lab2_task1/lab2_task1.sv(102)
#    Time: 19350 ps  Iteration: 1  Instance: /lab2_task1_testbench
# Break in Module lab2_task1_testbench at C:/Users/there/OneDrive - UW/CSE 371/lab2_task1/lab2_task1.sv line 102
# End time: 22:11:02 on Jan 19,2023, Elapsed time: 0:01:55
# Errors: 14, Warnings: 0
