#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Fri Jun 17 17:39:25 2016
# Process ID: 6252
# Current directory: D:/flyback_controller/flyback_controller_v01
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8564 D:\flyback_controller\flyback_controller_v01\flyback_controller_v01.xpr
# Log file: D:/flyback_controller/flyback_controller_v01/vivado.log
# Journal file: D:/flyback_controller/flyback_controller_v01\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/flyback_controller/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 831.750 ; gain = 164.574
update_compile_order -fileset sources_1
open_bd_design {D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/top_design.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- gfb:flyback:dPWM:1.0 - dPWM_0
Adding cell -- gfb:flyback:Dig_compensator:1.0 - Dig_compensator_0
Adding cell -- gfb:ip_cores:ad7476_IF:1.0 - ad7476_IF_0
Adding cell -- UC3M:user:system_controller:3.0 - system_controller_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <top_design> from BD file <D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/top_design.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 889.727 ; gain = 57.977
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
reset_run synth_1
ipx::edit_ip_in_project -upgrade true -name system_controller_v3_0_v3_0_project -directory D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.tmp/system_controller_v3_0_v3_0_project d:/flyback_controller/ip_repo/system_controller_3.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.tmp/system_controller_v3_0_v3_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/flyback_controller/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
current_project flyback_controller_v01
open_bd_design {D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/top_design.bd}
startgroup
create_bd_port -dir O DONE
connect_bd_net [get_bd_pins /ad7476_IF_0/DONE] [get_bd_ports DONE]
endgroup
set_property name ADC_DONE [get_bd_ports DONE]
open_bd_design {D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/top_design.bd}
save_bd_design
Wrote  : <D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/top_design.bd> 
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
VHDL Output written to : D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hdl/top_design.vhd
VHDL Output written to : D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hdl/top_design_wrapper.vhd
Wrote  : <D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/top_design.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dPWM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad7476_IF_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Dig_compensator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hw_handoff/top_design.hwh
Generated Block Design Tcl file D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hw_handoff/top_design_bd.tcl
Generated Hardware Definition File D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hdl/top_design.hwdef
[Fri Jun 17 18:17:06 2016] Launched synth_1...
Run output will be captured here: D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.runs/synth_1/runme.log
[Fri Jun 17 18:17:06 2016] Launched impl_1...
Run output will be captured here: D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1070.113 ; gain = 103.859
file copy -force D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.runs/impl_1/top_design_wrapper.sysdef D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.sdk/top_design_wrapper.hdf

launch_sdk -workspace D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.sdk -hwspec D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.sdk/top_design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.sdk -hwspec D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.sdk/top_design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ipx::edit_ip_in_project -upgrade true -name ad7476_IF_v1_0_v1_0_project -directory D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.tmp/ad7476_IF_v1_0_v1_0_project d:/flyback_controller/ip_repo/gfb_ip_cores_ad7476_IF_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.tmp/ad7476_if_v1_0_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/flyback_controller/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes ports [ipx::current_core]
set_property core_revision 18 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/flyback_controller/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/flyback_controller/ip_repo'
current_project flyback_controller_v01
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jun 17 18:42:59 2016] Launched impl_1...
Run output will be captured here: D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.runs/impl_1/runme.log
open_bd_design {D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/top_design.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/flyback_controller/ip_repo'.
report_ip_status -name ip_status
export_ip_user_files -of_objects [get_ips  top_design_ad7476_IF_0_0] -no_script -reset -quiet
upgrade_ip -vlnv gfb:ip_cores:ad7476_IF:1.0 [get_ips  top_design_ad7476_IF_0_0] -log ip_upgrade.log
Upgrading 'D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/top_design.bd'
INFO: [IP_Flow 19-3422] Upgraded top_design_ad7476_IF_0_0 (ad7476_IF_v1_0 1.0) from revision 17 to revision 18
Wrote  : <D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/top_design.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/flyback_controller/flyback_controller_v01/ip_upgrade.log'.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
VHDL Output written to : D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hdl/top_design.vhd
VHDL Output written to : D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hdl/top_design_wrapper.vhd
Wrote  : <D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/top_design.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dPWM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad7476_IF_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Dig_compensator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hw_handoff/top_design.hwh
Generated Block Design Tcl file D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hw_handoff/top_design_bd.tcl
Generated Hardware Definition File D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hdl/top_design.hwdef
[Fri Jun 17 18:44:16 2016] Launched synth_1...
Run output will be captured here: D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.runs/synth_1/runme.log
[Fri Jun 17 18:44:16 2016] Launched impl_1...
Run output will be captured here: D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1159.953 ; gain = 21.953
report_ip_status -name ip_status 
file copy -force D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.runs/impl_1/top_design_wrapper.sysdef D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.sdk/top_design_wrapper.hdf

set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project system_controller_v3_0_v3_0_project
close_project -delete
update_ip_catalog -rebuild -repo_path d:/flyback_controller/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/flyback_controller/ip_repo'
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  top_design_system_controller_0_2] -no_script -reset -quiet
upgrade_ip -vlnv UC3M:user:system_controller:3.0 [get_ips  top_design_system_controller_0_2] -log ip_upgrade.log
Upgrading 'D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/top_design.bd'
INFO: [IP_Flow 19-3422] Upgraded top_design_system_controller_0_2 (system_controller_v3.0 3.0) from revision 4 to revision 5
Wrote  : <D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/top_design.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/flyback_controller/flyback_controller_v01/ip_upgrade.log'.
ipx::edit_ip_in_project -upgrade true -name ad7476_IF_v1_0_v1_0_project -directory D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.tmp/ad7476_IF_v1_0_v1_0_project d:/flyback_controller/ip_repo/gfb_ip_cores_ad7476_IF_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.tmp/ad7476_if_v1_0_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/flyback_controller/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.tmp/ad7476_if_v1_0_v1_0_project/ad7476_IF_v1_0_v1_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "d:/flyback_controller/ip_repo/gfb_ip_cores_ad7476_IF_1.0/src/ad7476_IF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ad7476_IF
INFO: [VRFC 10-163] Analyzing VHDL file "d:/flyback_controller/ip_repo/gfb_ip_cores_ad7476_IF_1.0/src/ad7476_IF_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.tmp/ad7476_if_v1_0_v1_0_project/ad7476_IF_v1_0_v1_0_project.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 93e70eebeb1f47b49d7a2e5988760590 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.ad7476_IF [ad7476_if_default]
Compiling architecture testbench_arch of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.tmp/ad7476_if_v1_0_v1_0_project/ad7476_IF_v1_0_v1_0_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 us
run 10 us
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
run 10 us
save_wave_config {D:/flyback_controller/ip_repo/gfb_ip_cores_ad7476_IF_1.0/testbench_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/flyback_controller/ip_repo/gfb_ip_cores_ad7476_IF_1.0/testbench_behav.wcfg
set_property xsim.view D:/flyback_controller/ip_repo/gfb_ip_cores_ad7476_IF_1.0/testbench_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.tmp/ad7476_if_v1_0_v1_0_project/ad7476_IF_v1_0_v1_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "d:/flyback_controller/ip_repo/gfb_ip_cores_ad7476_IF_1.0/src/ad7476_IF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ad7476_IF
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [d:/flyback_controller/ip_repo/gfb_ip_cores_ad7476_IF_1.0/src/ad7476_IF.vhd:59]
ERROR: [VRFC 10-1466] type unsigned does not match with the integer literal [d:/flyback_controller/ip_repo/gfb_ip_cores_ad7476_IF_1.0/src/ad7476_IF.vhd:75]
ERROR: [VRFC 10-1504] unit rtl ignored due to previous errors [d:/flyback_controller/ip_repo/gfb_ip_cores_ad7476_IF_1.0/src/ad7476_IF.vhd:38]
INFO: [VRFC 10-240] VHDL file d:/flyback_controller/ip_repo/gfb_ip_cores_ad7476_IF_1.0/src/ad7476_IF.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.tmp/ad7476_if_v1_0_v1_0_project/ad7476_IF_v1_0_v1_0_project.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.tmp/ad7476_if_v1_0_v1_0_project/ad7476_IF_v1_0_v1_0_project.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.tmp/ad7476_if_v1_0_v1_0_project/ad7476_IF_v1_0_v1_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "d:/flyback_controller/ip_repo/gfb_ip_cores_ad7476_IF_1.0/src/ad7476_IF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ad7476_IF
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [d:/flyback_controller/ip_repo/gfb_ip_cores_ad7476_IF_1.0/src/ad7476_IF.vhd:59]
ERROR: [VRFC 10-1466] type unsigned does not match with the integer literal [d:/flyback_controller/ip_repo/gfb_ip_cores_ad7476_IF_1.0/src/ad7476_IF.vhd:75]
ERROR: [VRFC 10-1504] unit rtl ignored due to previous errors [d:/flyback_controller/ip_repo/gfb_ip_cores_ad7476_IF_1.0/src/ad7476_IF.vhd:38]
INFO: [VRFC 10-240] VHDL file d:/flyback_controller/ip_repo/gfb_ip_cores_ad7476_IF_1.0/src/ad7476_IF.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.tmp/ad7476_if_v1_0_v1_0_project/ad7476_IF_v1_0_v1_0_project.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.tmp/ad7476_if_v1_0_v1_0_project/ad7476_IF_v1_0_v1_0_project.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.tmp/ad7476_if_v1_0_v1_0_project/ad7476_IF_v1_0_v1_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "d:/flyback_controller/ip_repo/gfb_ip_cores_ad7476_IF_1.0/src/ad7476_IF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ad7476_IF
ERROR: [VRFC 10-1466] type unsigned does not match with the integer literal [d:/flyback_controller/ip_repo/gfb_ip_cores_ad7476_IF_1.0/src/ad7476_IF.vhd:75]
ERROR: [VRFC 10-1504] unit rtl ignored due to previous errors [d:/flyback_controller/ip_repo/gfb_ip_cores_ad7476_IF_1.0/src/ad7476_IF.vhd:38]
INFO: [VRFC 10-240] VHDL file d:/flyback_controller/ip_repo/gfb_ip_cores_ad7476_IF_1.0/src/ad7476_IF.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.tmp/ad7476_if_v1_0_v1_0_project/ad7476_IF_v1_0_v1_0_project.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.tmp/ad7476_if_v1_0_v1_0_project/ad7476_IF_v1_0_v1_0_project.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.tmp/ad7476_if_v1_0_v1_0_project/ad7476_IF_v1_0_v1_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "d:/flyback_controller/ip_repo/gfb_ip_cores_ad7476_IF_1.0/src/ad7476_IF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ad7476_IF
INFO: [VRFC 10-163] Analyzing VHDL file "d:/flyback_controller/ip_repo/gfb_ip_cores_ad7476_IF_1.0/src/ad7476_IF_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.tmp/ad7476_if_v1_0_v1_0_project/ad7476_IF_v1_0_v1_0_project.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 93e70eebeb1f47b49d7a2e5988760590 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.ad7476_IF [ad7476_if_default]
Compiling architecture testbench_arch of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.tmp/ad7476_if_v1_0_v1_0_project/ad7476_IF_v1_0_v1_0_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/flyback_controller/ip_repo/gfb_ip_cores_ad7476_IF_1.0/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
open_wave_config D:/flyback_controller/ip_repo/gfb_ip_cores_ad7476_IF_1.0/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
save_wave_config {D:/flyback_controller/ip_repo/gfb_ip_cores_ad7476_IF_1.0/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.tmp/ad7476_if_v1_0_v1_0_project/ad7476_IF_v1_0_v1_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "d:/flyback_controller/ip_repo/gfb_ip_cores_ad7476_IF_1.0/src/ad7476_IF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ad7476_IF
INFO: [VRFC 10-163] Analyzing VHDL file "d:/flyback_controller/ip_repo/gfb_ip_cores_ad7476_IF_1.0/src/ad7476_IF_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.tmp/ad7476_if_v1_0_v1_0_project/ad7476_IF_v1_0_v1_0_project.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 93e70eebeb1f47b49d7a2e5988760590 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.ad7476_IF [ad7476_if_default]
Compiling architecture testbench_arch of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.tmp/ad7476_if_v1_0_v1_0_project/ad7476_IF_v1_0_v1_0_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/flyback_controller/ip_repo/gfb_ip_cores_ad7476_IF_1.0/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
open_wave_config D:/flyback_controller/ip_repo/gfb_ip_cores_ad7476_IF_1.0/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 us
run 10 us
ipx::merge_project_changes ports [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 19 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
ERROR: [Project 1-161] Failed to remove the directory 'd:/flyback_controller/flyback_controller_v01/flyback_controller_v01.tmp/ad7476_if_v1_0_v1_0_project/ad7476_IF_v1_0_v1_0_project.sim'. The directory might be in use by some other process.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/flyback_controller/ip_repo'.
report_ip_status -name ip_status
export_ip_user_files -of_objects [get_ips  top_design_ad7476_IF_0_0] -no_script -reset -quiet
upgrade_ip -vlnv gfb:ip_cores:ad7476_IF:1.0 [get_ips  top_design_ad7476_IF_0_0] -log ip_upgrade.log
Upgrading 'D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/top_design.bd'
INFO: [IP_Flow 19-3422] Upgraded top_design_ad7476_IF_0_0 (ad7476_IF_v1_0 1.0) from revision 18 to revision 19
Wrote  : <D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/top_design.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/flyback_controller/flyback_controller_v01/ip_upgrade.log'.
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
VHDL Output written to : D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hdl/top_design.vhd
VHDL Output written to : D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hdl/top_design_wrapper.vhd
Wrote  : <D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/top_design.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dPWM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad7476_IF_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Dig_compensator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hw_handoff/top_design.hwh
Generated Block Design Tcl file D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hw_handoff/top_design_bd.tcl
Generated Hardware Definition File D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/hdl/top_design.hwdef
[Fri Jun 17 20:12:05 2016] Launched synth_1...
Run output will be captured here: D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.runs/synth_1/runme.log
[Fri Jun 17 20:12:05 2016] Launched impl_1...
Run output will be captured here: D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1245.922 ; gain = 29.816
open_run impl_1
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/flyback_controller/flyback_controller_v01/.Xil/Vivado-6252-GonzaloUC3M/dcp/top_design_wrapper_early.xdc]
Finished Parsing XDC File [D:/flyback_controller/flyback_controller_v01/.Xil/Vivado-6252-GonzaloUC3M/dcp/top_design_wrapper_early.xdc]
Parsing XDC File [D:/flyback_controller/flyback_controller_v01/.Xil/Vivado-6252-GonzaloUC3M/dcp/top_design_wrapper.xdc]
Finished Parsing XDC File [D:/flyback_controller/flyback_controller_v01/.Xil/Vivado-6252-GonzaloUC3M/dcp/top_design_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.612 . Memory (MB): peak = 1406.113 ; gain = 3.793
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.612 . Memory (MB): peak = 1406.113 ; gain = 3.793
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1502.441 ; gain = 256.520
file copy -force D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.runs/impl_1/top_design_wrapper.sysdef D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.sdk/top_design_wrapper.hdf

exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 17 20:28:54 2016...
