$date
	Tue Jan 31 20:08:22 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module flipflop_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var integer 32 $ i [31:0] $end
$scope module dff $end
$var wire 1 % clk $end
$var wire 1 & d $end
$var reg 1 ' q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
1%
b0 $
0#
1"
0!
$end
#5
0"
0%
1#
1&
b1 $
#10
1"
1%
0#
0&
b10 $
#15
0"
0%
1#
1&
b11 $
#20
b100 $
