$date
	Thu Sep 05 13:29:33 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_fifo $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var wire 8 # dout [7:0] $end
$var parameter 32 $ ADDR_WIDTH $end
$var parameter 32 % DATA_WIDTH $end
$var reg 1 & clk $end
$var reg 8 ' din [7:0] $end
$var reg 1 ( rd_en $end
$var reg 1 ) rst $end
$var reg 1 * wr_en $end
$scope module uut $end
$var wire 1 & clk $end
$var wire 8 + din [7:0] $end
$var wire 1 " empty $end
$var wire 1 ! full $end
$var wire 1 ( rd_en $end
$var wire 1 ) rst $end
$var wire 1 * wr_en $end
$var parameter 32 , ADDR_WIDTH $end
$var parameter 32 - DATA_WIDTH $end
$var reg 8 . dout [7:0] $end
$var reg 1 / fifo_empty $end
$var reg 1 0 fifo_full $end
$var reg 4 1 rd_ptr [3:0] $end
$var reg 4 2 wr_ptr [3:0] $end
$upscope $end
$scope task empty_fifo $end
$upscope $end
$scope task fill_fifo $end
$var integer 32 3 i [31:0] $end
$upscope $end
$scope task read_fifo $end
$upscope $end
$scope task write_fifo $end
$var reg 8 4 data [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 -
b100 ,
b1000 %
b100 $
$end
#0
$dumpvars
bx 4
bx 3
b0 2
b0 1
00
1/
bx .
b0 +
0*
1)
0(
b0 '
0&
bx #
1"
0!
$end
#5
1&
#10
0&
0)
#15
1&
#20
0&
1*
b10100001 '
b10100001 +
b10100001 4
#25
0"
0/
b1 2
1&
#30
0&
0*
#35
1&
#40
0&
1*
b10110010 '
b10110010 +
b10110010 4
#45
b10 2
1&
#50
0&
0*
#55
1&
#60
0&
1*
b11000011 '
b11000011 +
b11000011 4
#65
b11 2
1&
#70
0&
0*
#75
1&
#80
0&
1*
b11010100 '
b11010100 +
b11010100 4
#85
b100 2
1&
#90
0&
0*
#95
1&
#100
0&
1(
#105
b1 1
b10100001 #
b10100001 .
1&
#110
0&
0(
#115
1&
#120
0&
1(
#125
b10 1
b10110010 #
b10110010 .
1&
#130
0&
0(
#135
1&
#140
0&
1(
#145
b11 1
b11000011 #
b11000011 .
1&
#150
0&
0(
#155
1&
#160
0&
1(
#165
b100 1
b11010100 #
b11010100 .
1&
#170
0&
0(
#175
1&
#180
0&
1*
b0 '
b0 +
b0 4
b0 3
#185
b101 2
1&
#190
0&
b1 '
b1 +
b1 4
b1 3
1*
#195
b110 2
1&
#200
0&
b10 '
b10 +
b10 4
b10 3
1*
#205
b111 2
1&
#210
0&
b11 '
b11 +
b11 4
b11 3
1*
#215
b1000 2
1&
#220
0&
b100 '
b100 +
b100 4
b100 3
1*
#225
b1001 2
1&
#230
0&
b101 '
b101 +
b101 4
b101 3
1*
#235
b1010 2
1&
#240
0&
b110 '
b110 +
b110 4
b110 3
1*
#245
b1011 2
1&
#250
0&
b111 '
b111 +
b111 4
b111 3
1*
#255
b1100 2
1&
#260
0&
b1000 '
b1000 +
b1000 4
b1000 3
1*
#265
b1101 2
1&
#270
0&
b1001 '
b1001 +
b1001 4
b1001 3
1*
#275
b1110 2
1&
#280
0&
b1010 '
b1010 +
b1010 4
b1010 3
1*
#285
b1111 2
1&
#290
0&
b1011 '
b1011 +
b1011 4
b1011 3
1*
#295
b0 2
1&
#300
0&
b1100 '
b1100 +
b1100 4
b1100 3
1*
#305
b1 2
1&
#310
0&
b1101 '
b1101 +
b1101 4
b1101 3
1*
#315
b10 2
1&
#320
0&
b1110 '
b1110 +
b1110 4
b1110 3
1*
#325
b11 2
1&
#330
0&
b1111 '
b1111 +
b1111 4
b1111 3
1*
#335
b100 2
1!
10
1&
#340
0&
b10000 3
0*
#345
1&
#350
0&
1(
#355
b101 1
b0 #
b0 .
0!
00
1"
1/
1&
#360
0&
0(
#365
1&
#370
0&
#375
1&
#380
0&
#385
1&
#390
0&
#395
1&
#400
0&
#405
1&
#410
0&
#415
1&
#420
0&
