# Reading K:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
do semafor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/FPGA/Lab2/HDL/IP {D:/FPGA/Lab2/HDL/IP/periodram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:28 on Feb 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FPGA/Lab2/HDL/IP" D:/FPGA/Lab2/HDL/IP/periodram.v 
# ** Error: (vlog-7) Failed to open design unit file "D:/FPGA/Lab2/HDL/IP/periodram.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 22:22:29 on Feb 04,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./semafor_run_msim_rtl_verilog.do line 8
# K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+D:/FPGA/Lab2/HDL/IP {D:/FPGA/Lab2/HDL/IP/periodram.v}"
do semafor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/intelFPGA/18.1/Lab2Store/Lab24/HDL/IP {D:/intelFPGA/18.1/Lab2Store/Lab24/HDL/IP/periodram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:06 on Feb 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGA/18.1/Lab2Store/Lab24/HDL/IP" D:/intelFPGA/18.1/Lab2Store/Lab24/HDL/IP/periodram.v 
# -- Compiling module periodram
# 
# Top level modules:
# 	periodram
# End time: 22:24:06 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/intelFPGA/18.1/Lab2Store/Lab24/HDL {D:/intelFPGA/18.1/Lab2Store/Lab24/HDL/dec.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:06 on Feb 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/intelFPGA/18.1/Lab2Store/Lab24/HDL" D:/intelFPGA/18.1/Lab2Store/Lab24/HDL/dec.sv 
# -- Compiling module dec
# 
# Top level modules:
# 	dec
# End time: 22:24:06 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/intelFPGA/18.1/Lab2Store/Lab24/TestBench/dec {D:/intelFPGA/18.1/Lab2Store/Lab24/TestBench/dec/dec_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:06 on Feb 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/intelFPGA/18.1/Lab2Store/Lab24/TestBench/dec" D:/intelFPGA/18.1/Lab2Store/Lab24/TestBench/dec/dec_tb.sv 
# -- Compiling module dec_tb
# ** Error: D:/intelFPGA/18.1/Lab2Store/Lab24/TestBench/dec/dec_tb.sv(60): (vlog-13266) No actual value has been specified for a formal argument 'val' that does not have a default value.
# ** Error: D:/intelFPGA/18.1/Lab2Store/Lab24/TestBench/dec/dec_tb.sv(60): Number of actuals and formals does not match in task call.
# End time: 22:24:06 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./semafor_run_msim_rtl_verilog.do line 11
# K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+D:/intelFPGA/18.1/Lab2Store/Lab24/TestBench/dec {D:/intelFPGA/18.1/Lab2Store/Lab24/TestBench/dec/dec_tb.sv}"
do semafor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/intelFPGA/18.1/Lab2Store/Lab24/HDL/IP {D:/intelFPGA/18.1/Lab2Store/Lab24/HDL/IP/periodram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:58 on Feb 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGA/18.1/Lab2Store/Lab24/HDL/IP" D:/intelFPGA/18.1/Lab2Store/Lab24/HDL/IP/periodram.v 
# -- Compiling module periodram
# 
# Top level modules:
# 	periodram
# End time: 22:24:58 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/intelFPGA/18.1/Lab2Store/Lab24/HDL {D:/intelFPGA/18.1/Lab2Store/Lab24/HDL/dec.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:58 on Feb 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/intelFPGA/18.1/Lab2Store/Lab24/HDL" D:/intelFPGA/18.1/Lab2Store/Lab24/HDL/dec.sv 
# -- Compiling module dec
# 
# Top level modules:
# 	dec
# End time: 22:24:58 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/intelFPGA/18.1/Lab2Store/Lab24/TestBench/dec {D:/intelFPGA/18.1/Lab2Store/Lab24/TestBench/dec/dec_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:59 on Feb 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/intelFPGA/18.1/Lab2Store/Lab24/TestBench/dec" D:/intelFPGA/18.1/Lab2Store/Lab24/TestBench/dec/dec_tb.sv 
# -- Compiling module dec_tb
# ** Error: D:/intelFPGA/18.1/Lab2Store/Lab24/TestBench/dec/dec_tb.sv(60): (vlog-13266) No actual value has been specified for a formal argument 'val' that does not have a default value.
# ** Error: D:/intelFPGA/18.1/Lab2Store/Lab24/TestBench/dec/dec_tb.sv(60): Number of actuals and formals does not match in task call.
# End time: 22:24:59 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./semafor_run_msim_rtl_verilog.do line 11
# K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+D:/intelFPGA/18.1/Lab2Store/Lab24/TestBench/dec {D:/intelFPGA/18.1/Lab2Store/Lab24/TestBench/dec/dec_tb.sv}"
do semafor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/intelFPGA/18.1/Lab2Store/Lab24/HDL/IP {D:/intelFPGA/18.1/Lab2Store/Lab24/HDL/IP/periodram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:32 on Feb 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGA/18.1/Lab2Store/Lab24/HDL/IP" D:/intelFPGA/18.1/Lab2Store/Lab24/HDL/IP/periodram.v 
# -- Compiling module periodram
# 
# Top level modules:
# 	periodram
# End time: 22:27:32 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/intelFPGA/18.1/Lab2Store/Lab24/HDL {D:/intelFPGA/18.1/Lab2Store/Lab24/HDL/dec.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:33 on Feb 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/intelFPGA/18.1/Lab2Store/Lab24/HDL" D:/intelFPGA/18.1/Lab2Store/Lab24/HDL/dec.sv 
# -- Compiling module dec
# 
# Top level modules:
# 	dec
# End time: 22:27:33 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/intelFPGA/18.1/Lab2Store/Lab24/TestBench/dec {D:/intelFPGA/18.1/Lab2Store/Lab24/TestBench/dec/dec_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:33 on Feb 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/intelFPGA/18.1/Lab2Store/Lab24/TestBench/dec" D:/intelFPGA/18.1/Lab2Store/Lab24/TestBench/dec/dec_tb.sv 
# -- Compiling module dec_tb
# 
# Top level modules:
# 	dec_tb
# End time: 22:27:33 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dec_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dec_tb 
# Start time: 22:27:33 on Feb 04,2022
# Loading sv_std.std
# Loading work.dec_tb
# Loading work.dec
# Loading work.periodram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) D:/intelFPGA/18.1/Lab2Store/Lab24/TestBench/dec/dec_tb.sv(26): [PCDPC] - Port size (2) does not match connection size (1) for port 'ctl_addr'. The port definition is at: D:/intelFPGA/18.1/Lab2Store/Lab24/HDL/dec.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /dec_tb/my_sem File: D:/intelFPGA/18.1/Lab2Store/Lab24/HDL/dec.sv
# ** Warning: (vsim-3839) D:/intelFPGA/18.1/Lab2Store/Lab24/HDL/dec.sv(23): Variable '/dec_tb/my_sem/divisor', driven via a port connection, is multiply driven. See D:/intelFPGA/18.1/Lab2Store/Lab24/HDL/dec.sv(127).
#    Time: 0 ps  Iteration: 0  Instance: /dec_tb/my_sem File: D:/intelFPGA/18.1/Lab2Store/Lab24/HDL/dec.sv
