
AVRASM ver. 2.1.30  C:\Users\MAAZ\Desktop\projectmicro\SLAVE1\Debug\List\SLAVE1.asm Fri Jul 05 04:37:38 2019

C:\Users\MAAZ\Desktop\projectmicro\SLAVE1\Debug\List\SLAVE1.asm(1088): warning: Register r4 already defined by the .DEF directive
C:\Users\MAAZ\Desktop\projectmicro\SLAVE1\Debug\List\SLAVE1.asm(1089): warning: Register r5 already defined by the .DEF directive
C:\Users\MAAZ\Desktop\projectmicro\SLAVE1\Debug\List\SLAVE1.asm(1090): warning: Register r7 already defined by the .DEF directive
C:\Users\MAAZ\Desktop\projectmicro\SLAVE1\Debug\List\SLAVE1.asm(1091): warning: Register r6 already defined by the .DEF directive
C:\Users\MAAZ\Desktop\projectmicro\SLAVE1\Debug\List\SLAVE1.asm(1092): warning: Register r9 already defined by the .DEF directive
C:\Users\MAAZ\Desktop\projectmicro\SLAVE1\Debug\List\SLAVE1.asm(1093): warning: Register r8 already defined by the .DEF directive
C:\Users\MAAZ\Desktop\projectmicro\SLAVE1\Debug\List\SLAVE1.asm(1094): warning: Register r11 already defined by the .DEF directive
C:\Users\MAAZ\Desktop\projectmicro\SLAVE1\Debug\List\SLAVE1.asm(1095): warning: Register r10 already defined by the .DEF directive
C:\Users\MAAZ\Desktop\projectmicro\SLAVE1\Debug\List\SLAVE1.asm(1096): warning: Register r13 already defined by the .DEF directive
C:\Users\MAAZ\Desktop\projectmicro\SLAVE1\Debug\List\SLAVE1.asm(1097): warning: Register r12 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega32
                 ;Program type           : Application
                 ;Clock frequency        : 1.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 512 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega32
                 	#pragma AVRPART MEMORY PROG_FLASH 32768
                 	#pragma AVRPART MEMORY EEPROM 1024
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 2048
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x085F
                 	.EQU __DSTACK_SIZE=0x0200
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _i=R4
                 	.DEF _i_msb=R5
                 	.DEF _rx_wr_index=R7
                 	.DEF _rx_rd_index=R6
                 	.DEF _rx_counter=R9
                 	.DEF _tx_wr_index=R8
                 	.DEF _tx_rd_index=R11
                 	.DEF _tx_counter=R10
                 	.DEF __lcd_x=R13
                 	.DEF __lcd_y=R12
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 004d 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 007a 	JMP  _usart_rx_isr
00001c 940c 0000 	JMP  0x00
00001e 940c 0099 	JMP  _usart_tx_isr
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 00cb 	JMP  _ana_comp_isr
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _tbl10_G100:
00002a 2710
00002b 03e8
00002c 0064
00002d 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00002e 0001      	.DB  0x1,0x0
                 _tbl16_G100:
00002f 1000
000030 0100
000031 0010
000032 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;REGISTER BIT VARIABLES INITIALIZATION
                 __REG_BIT_VARS:
000033 0000      	.DW  0x0000
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
000034 0000
000035 0000      	.DB  0x0,0x0,0x0,0x0
000036 0000
000037 0000      	.DB  0x0,0x0,0x0,0x0
                 
                 _0x1B:
000038 0260
000039 0000
00003a 0000
00003b 0000      	.DB  LOW(_0x1A),HIGH(_0x1A),0x0,0x0,0x0,0x0,0x0,0x0
00003c 0000      	.DB  0x0,0x0
                 _0x0:
00003d 2500
00003e 0064      	.DB  0x0,0x25,0x64,0x0
                 _0x2020003:
00003f c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
000040 0001      	.DW  0x01
000041 0002      	.DW  0x02
000042 0066      	.DW  __REG_BIT_VARS*2
                 
000043 0008      	.DW  0x08
000044 0004      	.DW  0x04
000045 0068      	.DW  __REG_VARS*2
                 
000046 0001      	.DW  0x01
000047 0260      	.DW  _0x1A
000048 007a      	.DW  _0x0*2
                 
000049 0002      	.DW  0x02
00004a 0331      	.DW  __base_y_G101
00004b 007e      	.DW  _0x2020003*2
                 
                 _0xFFFFFFFF:
00004c 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
00004d 94f8      	CLI
00004e 27ee      	CLR  R30
00004f bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000050 e0f1      	LDI  R31,1
000051 bffb      	OUT  GICR,R31
000052 bfeb      	OUT  GICR,R30
000053 bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
000054 e08d      	LDI  R24,(14-2)+1
000055 e0a2      	LDI  R26,2
000056 27bb      	CLR  R27
                 __CLEAR_REG:
000057 93ed      	ST   X+,R30
000058 958a      	DEC  R24
000059 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00005a e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00005b e098      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
00005c e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
00005d 93ed      	ST   X+,R30
00005e 9701      	SBIW R24,1
00005f f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000060 e8e0      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000061 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000062 9185      	LPM  R24,Z+
000063 9195      	LPM  R25,Z+
000064 9700      	SBIW R24,0
000065 f061      	BREQ __GLOBAL_INI_END
000066 91a5      	LPM  R26,Z+
000067 91b5      	LPM  R27,Z+
000068 9005      	LPM  R0,Z+
000069 9015      	LPM  R1,Z+
00006a 01bf      	MOVW R22,R30
00006b 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
00006c 9005      	LPM  R0,Z+
00006d 920d      	ST   X+,R0
00006e 9701      	SBIW R24,1
00006f f7e1      	BRNE __GLOBAL_INI_LOOP
000070 01fb      	MOVW R30,R22
000071 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000072 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000073 bfed      	OUT  SPL,R30
000074 e0e8      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000075 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000076 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000077 e0d2      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000078 940c 00da 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x260
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 2019/07/03
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega32
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 1.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 512
                 ;*******************************************************/
                 ;
                 ;#include <mega32.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;#include <delay.h>
                 ;#include <stdio.h>
                 ;
                 ;// Alphanumeric LCD functions
                 ;#include <alcd.h>
                 ;
                 ;// Declare your global variables here
                 ;int i = 0;
                 ;
                 ;#define DATA_REGISTER_EMPTY (1<<UDRE)
                 ;#define RX_COMPLETE (1<<RXC)
                 ;#define FRAMING_ERROR (1<<FE)
                 ;#define PARITY_ERROR (1<<UPE)
                 ;#define DATA_OVERRUN (1<<DOR)
                 ;
                 ;// USART Receiver buffer
                 ;#define RX_BUFFER_SIZE 200
                 ;char rx_buffer[RX_BUFFER_SIZE];
                 ;
                 ;#if RX_BUFFER_SIZE <= 256
                 ;unsigned char rx_wr_index=0,rx_rd_index=0;
                 ;#else
                 ;unsigned int rx_wr_index=0,rx_rd_index=0;
                 ;#endif
                 ;
                 ;#if RX_BUFFER_SIZE < 256
                 ;unsigned char rx_counter=0;
                 ;#else
                 ;unsigned int rx_counter=0;
                 ;#endif
                 ;
                 ;// This flag is set on USART Receiver buffer overflow
                 ;bit rx_buffer_overflow;
                 ;
                 ;// USART Receiver interrupt service routine
                 ;interrupt [USART_RXC] void usart_rx_isr(void)
                 ; 0000 003E {
                 
                 	.CSEG
                 _usart_rx_isr:
                 ; .FSTART _usart_rx_isr
00007a 93ea      	ST   -Y,R30
00007b 93fa      	ST   -Y,R31
00007c b7ef      	IN   R30,SREG
00007d 93ea      	ST   -Y,R30
                 ; 0000 003F char status,data;
                 ; 0000 0040 //char * str = "";
                 ; 0000 0041 status=UCSRA;
00007e 931a      	ST   -Y,R17
00007f 930a      	ST   -Y,R16
                 ;	status -> R17
                 ;	data -> R16
000080 b11b      	IN   R17,11
                 ; 0000 0042 data=UDR;
000081 b10c      	IN   R16,12
                 ; 0000 0043 //i = i+1;
                 ; 0000 0044 //sprintf(str,"%d",i);
                 ; 0000 0045 //lcd_clear();
                 ; 0000 0046 //lcd_putchar(data);
                 ; 0000 0047 if ((status & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0)
000082 2fe1      	MOV  R30,R17
000083 71ec      	ANDI R30,LOW(0x1C)
000084 f489      	BRNE _0x3
                 ; 0000 0048    {
                 ; 0000 0049    rx_buffer[rx_wr_index++]=data;
000085 2de7      	MOV  R30,R7
000086 9473      	INC  R7
000087 e0f0      	LDI  R31,0
000088 59ef      	SUBI R30,LOW(-_rx_buffer)
000089 4ffd      	SBCI R31,HIGH(-_rx_buffer)
00008a 8300      	ST   Z,R16
                 ; 0000 004A #if RX_BUFFER_SIZE == 256
                 ; 0000 004B    // special case for receiver buffer size=256
                 ; 0000 004C    if (++rx_counter == 0) rx_buffer_overflow=1;
                 ; 0000 004D #else
                 ; 0000 004E    if (rx_wr_index == RX_BUFFER_SIZE) rx_wr_index=0;
00008b ece8      	LDI  R30,LOW(200)
00008c 15e7      	CP   R30,R7
00008d f409      	BRNE _0x4
00008e 2477      	CLR  R7
                 ; 0000 004F    if (++rx_counter == RX_BUFFER_SIZE)
                 _0x4:
00008f 9493      	INC  R9
000090 ece8      	LDI  R30,LOW(200)
000091 15e9      	CP   R30,R9
000092 f419      	BRNE _0x5
                 ; 0000 0050       {
                 ; 0000 0051       rx_counter=0;
000093 2499      	CLR  R9
                 ; 0000 0052       rx_buffer_overflow=1;
000094 9468      	SET
000095 f820      	BLD  R2,0
                 ; 0000 0053       }
                 ; 0000 0054 #endif
                 ; 0000 0055    }
                 _0x5:
                 ; 0000 0056 }
                 _0x3:
000096 9109      	LD   R16,Y+
000097 9119      	LD   R17,Y+
000098 c012      	RJMP _0x23
                 ; .FEND
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Get a character from the USART Receiver buffer
                 ;#define _ALTERNATE_GETCHAR_
                 ;#pragma used+
                 ;char getchar(void)
                 ; 0000 005D {
                 ; 0000 005E char data;
                 ; 0000 005F while (rx_counter==0);
                 ;	data -> R17
                 ; 0000 0060 data=rx_buffer[rx_rd_index++];
                 ; 0000 0061 #if RX_BUFFER_SIZE != 256
                 ; 0000 0062 if (rx_rd_index == RX_BUFFER_SIZE) rx_rd_index=0;
                 ; 0000 0063 #endif
                 ; 0000 0064 #asm("cli")
                 ; 0000 0065 --rx_counter;
                 ; 0000 0066 #asm("sei")
                 ; 0000 0067 return data;
                 ; 0000 0068 }
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// USART Transmitter buffer
                 ;#define TX_BUFFER_SIZE 8
                 ;char tx_buffer[TX_BUFFER_SIZE];
                 ;
                 ;#if TX_BUFFER_SIZE <= 256
                 ;unsigned char tx_wr_index=0,tx_rd_index=0;
                 ;#else
                 ;unsigned int tx_wr_index=0,tx_rd_index=0;
                 ;#endif
                 ;
                 ;#if TX_BUFFER_SIZE < 256
                 ;unsigned char tx_counter=0;
                 ;#else
                 ;unsigned int tx_counter=0;
                 ;#endif
                 ;
                 ;// USART Transmitter interrupt service routine
                 ;interrupt [USART_TXC] void usart_tx_isr(void)
                 ; 0000 007E {
                 _usart_tx_isr:
                 ; .FSTART _usart_tx_isr
000099 93ea      	ST   -Y,R30
00009a 93fa      	ST   -Y,R31
00009b b7ef      	IN   R30,SREG
00009c 93ea      	ST   -Y,R30
                 ; 0000 007F if (tx_counter)
00009d 20aa      	TST  R10
00009e f061      	BREQ _0xA
                 ; 0000 0080    {
                 ; 0000 0081    --tx_counter;
00009f 94aa      	DEC  R10
                 ; 0000 0082    UDR=tx_buffer[tx_rd_index++];
0000a0 2deb      	MOV  R30,R11
0000a1 94b3      	INC  R11
0000a2 e0f0      	LDI  R31,0
0000a3 5de7      	SUBI R30,LOW(-_tx_buffer)
0000a4 4ffc      	SBCI R31,HIGH(-_tx_buffer)
0000a5 81e0      	LD   R30,Z
0000a6 b9ec      	OUT  0xC,R30
                 ; 0000 0083 #if TX_BUFFER_SIZE != 256
                 ; 0000 0084    if (tx_rd_index == TX_BUFFER_SIZE) tx_rd_index=0;
0000a7 e0e8      	LDI  R30,LOW(8)
0000a8 15eb      	CP   R30,R11
0000a9 f409      	BRNE _0xB
0000aa 24bb      	CLR  R11
                 ; 0000 0085 #endif
                 ; 0000 0086    }
                 _0xB:
                 ; 0000 0087 }
                 _0xA:
                 _0x23:
0000ab 91e9      	LD   R30,Y+
0000ac bfef      	OUT  SREG,R30
0000ad 91f9      	LD   R31,Y+
0000ae 91e9      	LD   R30,Y+
0000af 9518      	RETI
                 ; .FEND
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Write a character to the USART Transmitter buffer
                 ;#define _ALTERNATE_PUTCHAR_
                 ;#pragma used+
                 ;void putchar(char c)
                 ; 0000 008E {
                 _putchar:
                 ; .FSTART _putchar
                 ; 0000 008F while (tx_counter == TX_BUFFER_SIZE);
0000b0 93aa      	ST   -Y,R26
                 ;	c -> Y+0
                 _0xC:
0000b1 e0e8      	LDI  R30,LOW(8)
0000b2 15ea      	CP   R30,R10
0000b3 f3e9      	BREQ _0xC
                 ; 0000 0090 #asm("cli")
0000b4 94f8      	cli
                 ; 0000 0091 if (tx_counter || ((UCSRA & DATA_REGISTER_EMPTY)==0))
0000b5 20aa      	TST  R10
0000b6 f411      	BRNE _0x10
0000b7 995d      	SBIC 0xB,5
0000b8 c00d      	RJMP _0xF
                 _0x10:
                 ; 0000 0092    {
                 ; 0000 0093    tx_buffer[tx_wr_index++]=c;
0000b9 2de8      	MOV  R30,R8
0000ba 9483      	INC  R8
0000bb e0f0      	LDI  R31,0
0000bc 5de7      	SUBI R30,LOW(-_tx_buffer)
0000bd 4ffc      	SBCI R31,HIGH(-_tx_buffer)
0000be 81a8      	LD   R26,Y
0000bf 83a0      	STD  Z+0,R26
                 ; 0000 0094 #if TX_BUFFER_SIZE != 256
                 ; 0000 0095    if (tx_wr_index == TX_BUFFER_SIZE) tx_wr_index=0;
0000c0 e0e8      	LDI  R30,LOW(8)
0000c1 15e8      	CP   R30,R8
0000c2 f409      	BRNE _0x12
0000c3 2488      	CLR  R8
                 ; 0000 0096 #endif
                 ; 0000 0097    ++tx_counter;
                 _0x12:
0000c4 94a3      	INC  R10
                 ; 0000 0098    }
                 ; 0000 0099 else
0000c5 c002      	RJMP _0x13
                 _0xF:
                 ; 0000 009A    UDR=c;
0000c6 81e8      	LD   R30,Y
0000c7 b9ec      	OUT  0xC,R30
                 ; 0000 009B #asm("sei")
                 _0x13:
0000c8 9478      	sei
                 ; 0000 009C }
0000c9 940c 038e 	JMP  _0x2080001
                 ; .FEND
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;
                 ;// Analog Comparator interrupt service routine
                 ;interrupt [ANA_COMP] void ana_comp_isr(void)
                 ; 0000 00A5 {
                 _ana_comp_isr:
                 ; .FSTART _ana_comp_isr
                 ; 0000 00A6 // Place your code here
                 ; 0000 00A7 
                 ; 0000 00A8 
                 ; 0000 00A9 }
0000cb 9518      	RETI
                 ; .FEND
                 ;
                 ;// Voltage Reference: AREF pin
                 ;#define ADC_VREF_TYPE ((0<<REFS1) | (0<<REFS0) | (0<<ADLAR))
                 ;
                 ;// Read the AD conversion result
                 ;unsigned int read_adc(unsigned char adc_input)
                 ; 0000 00B0 {
                 _read_adc:
                 ; .FSTART _read_adc
                 ; 0000 00B1 ADMUX=adc_input | ADC_VREF_TYPE;
0000cc 93aa      	ST   -Y,R26
                 ;	adc_input -> Y+0
0000cd 81e8      	LD   R30,Y
0000ce b9e7      	OUT  0x7,R30
                 ; 0000 00B2 // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 00B3 delay_us(10);
                +
0000cf e083     +LDI R24 , LOW ( 3 )
                +__DELAY_USB_LOOP :
0000d0 958a     +DEC R24
0000d1 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 3
                 ; 0000 00B4 // Start the AD conversion
                 ; 0000 00B5 ADCSRA|=(1<<ADSC);
0000d2 9a36      	SBI  0x6,6
                 ; 0000 00B6 // Wait for the AD conversion to complete
                 ; 0000 00B7 while ((ADCSRA & (1<<ADIF))==0);
                 _0x14:
0000d3 9b34      	SBIS 0x6,4
0000d4 cffe      	RJMP _0x14
                 ; 0000 00B8 ADCSRA|=(1<<ADIF);
0000d5 9a34      	SBI  0x6,4
                 ; 0000 00B9 return ADCW;
0000d6 b1e4      	IN   R30,0x4
0000d7 b1f5      	IN   R31,0x4+1
0000d8 940c 038e 	JMP  _0x2080001
                 ; 0000 00BA }
                 ; .FEND
                 ;
                 ;void send(char c){
                 ; 0000 00BC void send(char c){
                 ; 0000 00BD     while(!UCSRA.5);
                 ;	c -> Y+0
                 ; 0000 00BE     putchar(c);
                 ; 0000 00BF }
                 ;
                 ;/*void send(char c)
                 ;{
                 ;while(!UCSRA.5);
                 ;UCSRB.0=0;
                 ;UDR=c;
                 ;}
                 ;*/
                 ;
                 ;void main(void)
                 ; 0000 00CA {
                 _main:
                 ; .FSTART _main
                 ; 0000 00CB // Declare your local variables here
                 ; 0000 00CC 
                 ; 0000 00CD int temp = 0;
                 ; 0000 00CE int first = 0;
                 ; 0000 00CF int second = 0;
                 ; 0000 00D0 int third = 0;
                 ; 0000 00D1 int forth = 0;
                 ; 0000 00D2 int weight1 =0 ;
                 ; 0000 00D3 int weight2 =0;
                 ; 0000 00D4 char * str = "";
                 ; 0000 00D5 char data;
                 ; 0000 00D6 char  data2;
                 ; 0000 00D7 
                 ; 0000 00D8 // Input/Output Ports initialization
                 ; 0000 00D9 // Port A initialization
                 ; 0000 00DA // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00DB DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
0000da 972c      	SBIW R28,12
0000db e08a      	LDI  R24,10
0000dc e0a2      	LDI  R26,LOW(2)
0000dd e0b0      	LDI  R27,HIGH(2)
0000de e7e0      	LDI  R30,LOW(_0x1B*2)
0000df e0f0      	LDI  R31,HIGH(_0x1B*2)
0000e0 940e 043b 	CALL __INITLOCB
                 ;	temp -> R16,R17
                 ;	first -> R18,R19
                 ;	second -> R20,R21
                 ;	third -> Y+10
                 ;	forth -> Y+8
                 ;	weight1 -> Y+6
                 ;	weight2 -> Y+4
                 ;	*str -> Y+2
                 ;	data -> Y+1
                 ;	data2 -> Y+0
                +
0000e2 e000     +LDI R16 , LOW ( 0 )
0000e3 e010     +LDI R17 , HIGH ( 0 )
                 	__GETWRN 16,17,0
                +
0000e4 e020     +LDI R18 , LOW ( 0 )
0000e5 e030     +LDI R19 , HIGH ( 0 )
                 	__GETWRN 18,19,0
                +
0000e6 e040     +LDI R20 , LOW ( 0 )
0000e7 e050     +LDI R21 , HIGH ( 0 )
                 	__GETWRN 20,21,0
0000e8 e0e0      	LDI  R30,LOW(0)
0000e9 bbea      	OUT  0x1A,R30
                 ; 0000 00DC // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00DD PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
0000ea bbeb      	OUT  0x1B,R30
                 ; 0000 00DE 
                 ; 0000 00DF // Port B initialization
                 ; 0000 00E0 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00E1 DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
0000eb bbe7      	OUT  0x17,R30
                 ; 0000 00E2 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00E3 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0000ec bbe8      	OUT  0x18,R30
                 ; 0000 00E4 
                 ; 0000 00E5 // Port C initialization
                 ; 0000 00E6 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00E7 DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
0000ed bbe4      	OUT  0x14,R30
                 ; 0000 00E8 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00E9 PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
0000ee bbe5      	OUT  0x15,R30
                 ; 0000 00EA 
                 ; 0000 00EB // Port D initialization
                 ; 0000 00EC // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00ED DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
0000ef bbe1      	OUT  0x11,R30
                 ; 0000 00EE // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00EF PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
0000f0 bbe2      	OUT  0x12,R30
                 ; 0000 00F0 
                 ; 0000 00F1 // Timer/Counter 0 initialization
                 ; 0000 00F2 // Clock source: System Clock
                 ; 0000 00F3 // Clock value: Timer 0 Stopped
                 ; 0000 00F4 // Mode: Normal top=0xFF
                 ; 0000 00F5 // OC0 output: Disconnected
                 ; 0000 00F6 TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
0000f1 bfe3      	OUT  0x33,R30
                 ; 0000 00F7 TCNT0=0x00;
0000f2 bfe2      	OUT  0x32,R30
                 ; 0000 00F8 OCR0=0x00;
0000f3 bfec      	OUT  0x3C,R30
                 ; 0000 00F9 
                 ; 0000 00FA // Timer/Counter 1 initialization
                 ; 0000 00FB // Clock source: System Clock
                 ; 0000 00FC // Clock value: Timer1 Stopped
                 ; 0000 00FD // Mode: Normal top=0xFFFF
                 ; 0000 00FE // OC1A output: Disconnected
                 ; 0000 00FF // OC1B output: Disconnected
                 ; 0000 0100 // Noise Canceler: Off
                 ; 0000 0101 // Input Capture on Falling Edge
                 ; 0000 0102 // Timer1 Overflow Interrupt: Off
                 ; 0000 0103 // Input Capture Interrupt: Off
                 ; 0000 0104 // Compare A Match Interrupt: Off
                 ; 0000 0105 // Compare B Match Interrupt: Off
                 ; 0000 0106 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
0000f4 bdef      	OUT  0x2F,R30
                 ; 0000 0107 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
0000f5 bdee      	OUT  0x2E,R30
                 ; 0000 0108 TCNT1H=0x00;
0000f6 bded      	OUT  0x2D,R30
                 ; 0000 0109 TCNT1L=0x00;
0000f7 bdec      	OUT  0x2C,R30
                 ; 0000 010A ICR1H=0x00;
0000f8 bde7      	OUT  0x27,R30
                 ; 0000 010B ICR1L=0x00;
0000f9 bde6      	OUT  0x26,R30
                 ; 0000 010C OCR1AH=0x00;
0000fa bdeb      	OUT  0x2B,R30
                 ; 0000 010D OCR1AL=0x00;
0000fb bdea      	OUT  0x2A,R30
                 ; 0000 010E OCR1BH=0x00;
0000fc bde9      	OUT  0x29,R30
                 ; 0000 010F OCR1BL=0x00;
0000fd bde8      	OUT  0x28,R30
                 ; 0000 0110 
                 ; 0000 0111 // Timer/Counter 2 initialization
                 ; 0000 0112 // Clock source: System Clock
                 ; 0000 0113 // Clock value: Timer2 Stopped
                 ; 0000 0114 // Mode: Normal top=0xFF
                 ; 0000 0115 // OC2 output: Disconnected
                 ; 0000 0116 ASSR=0<<AS2;
0000fe bde2      	OUT  0x22,R30
                 ; 0000 0117 TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
0000ff bde5      	OUT  0x25,R30
                 ; 0000 0118 TCNT2=0x00;
000100 bde4      	OUT  0x24,R30
                 ; 0000 0119 OCR2=0x00;
000101 bde3      	OUT  0x23,R30
                 ; 0000 011A 
                 ; 0000 011B // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 011C TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
000102 bfe9      	OUT  0x39,R30
                 ; 0000 011D 
                 ; 0000 011E // External Interrupt(s) initialization
                 ; 0000 011F // INT0: Off
                 ; 0000 0120 // INT1: Off
                 ; 0000 0121 // INT2: Off
                 ; 0000 0122 MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
000103 bfe5      	OUT  0x35,R30
                 ; 0000 0123 MCUCSR=(0<<ISC2);
000104 bfe4      	OUT  0x34,R30
                 ; 0000 0124 
                 ; 0000 0125 // USART initialization
                 ; 0000 0126 // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 0127 // USART Receiver: On
                 ; 0000 0128 // USART Transmitter: On
                 ; 0000 0129 // USART Mode: Sync. Slave UCPOL=1
                 ; 0000 012A UCSRA=(0<<RXC) | (0<<TXC) | (0<<UDRE) | (0<<FE) | (0<<DOR) | (0<<UPE) | (0<<U2X) | (0<<MPCM);
000105 b9eb      	OUT  0xB,R30
                 ; 0000 012B UCSRB=(1<<RXCIE) | (1<<TXCIE) | (0<<UDRIE) | (1<<RXEN) | (1<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
000106 ede8      	LDI  R30,LOW(216)
000107 b9ea      	OUT  0xA,R30
                 ; 0000 012C UCSRC=(1<<URSEL) | (1<<UMSEL) | (0<<UPM1) | (0<<UPM0) | (0<<USBS) | (1<<UCSZ1) | (1<<UCSZ0) | (1<<UCPOL);
000108 ece7      	LDI  R30,LOW(199)
000109 bde0      	OUT  0x20,R30
                 ; 0000 012D // Analog Comparator initialization
                 ; 0000 012E // Analog Comparator: On
                 ; 0000 012F // The Analog Comparator's positive input is
                 ; 0000 0130 // connected to the AIN0 pin
                 ; 0000 0131 // The Analog Comparator's negative input is
                 ; 0000 0132 // connected to the AIN1 pin
                 ; 0000 0133 // Interrupt on Rising Output Edge
                 ; 0000 0134 // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 0135 ACSR=(0<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (1<<ACIE) | (0<<ACIC) | (1<<ACIS1) | (1<<ACIS0);
00010a e0eb      	LDI  R30,LOW(11)
00010b b9e8      	OUT  0x8,R30
                 ; 0000 0136 
                 ; 0000 0137 // ADC initialization
                 ; 0000 0138 // ADC Clock frequency: 62.500 kHz
                 ; 0000 0139 // ADC Voltage Reference: AREF pin
                 ; 0000 013A // ADC Auto Trigger Source: ADC Stopped
                 ; 0000 013B ADMUX=ADC_VREF_TYPE;
00010c e0e0      	LDI  R30,LOW(0)
00010d b9e7      	OUT  0x7,R30
                 ; 0000 013C ADCSRA=(1<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (1<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
00010e e8e4      	LDI  R30,LOW(132)
00010f b9e6      	OUT  0x6,R30
                 ; 0000 013D SFIOR=(0<<ADTS2) | (0<<ADTS1) | (0<<ADTS0);
000110 e0e0      	LDI  R30,LOW(0)
000111 bfe0      	OUT  0x30,R30
                 ; 0000 013E 
                 ; 0000 013F // SPI initialization
                 ; 0000 0140 // SPI disabled
                 ; 0000 0141 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
000112 b9ed      	OUT  0xD,R30
                 ; 0000 0142 
                 ; 0000 0143 // TWI initialization
                 ; 0000 0144 // TWI disabled
                 ; 0000 0145 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
000113 bfe6      	OUT  0x36,R30
                 ; 0000 0146 
                 ; 0000 0147 // Alphanumeric LCD initialization
                 ; 0000 0148 // Connections are specified in the
                 ; 0000 0149 // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 014A // RS - PORTC Bit 0
                 ; 0000 014B // RD - PORTC Bit 1
                 ; 0000 014C // EN - PORTC Bit 2
                 ; 0000 014D // D4 - PORTC Bit 4
                 ; 0000 014E // D5 - PORTC Bit 5
                 ; 0000 014F // D6 - PORTC Bit 6
                 ; 0000 0150 // D7 - PORTC Bit 7
                 ; 0000 0151 // Characters/line: 16
                 ; 0000 0152 lcd_init(16);
000114 e1a0      	LDI  R26,LOW(16)
000115 940e 0362 	CALL _lcd_init
                 ; 0000 0153 
                 ; 0000 0154 // Global enable interrupts
                 ; 0000 0155 #asm("sei")
000117 9478      	sei
                 ; 0000 0156 
                 ; 0000 0157 while (1)
                 _0x1C:
                 ; 0000 0158       {
                 ; 0000 0159       // Place your code here
                 ; 0000 015A 
                 ; 0000 015B 
                 ; 0000 015C 
                 ; 0000 015D 
                 ; 0000 015E       temp = read_adc(0);
000118 e0a0      	LDI  R26,LOW(0)
000119 dfb2      	RCALL _read_adc
00011a 018f      	MOVW R16,R30
                 ; 0000 015F       data = temp/4;
00011b 01d8      	MOVW R26,R16
00011c e0e4      	LDI  R30,LOW(4)
00011d e0f0      	LDI  R31,HIGH(4)
00011e 940e 040d 	CALL __DIVW21
000120 83e9      	STD  Y+1,R30
                 ; 0000 0160 
                 ; 0000 0161       weight1 = read_adc(1);
000121 e0a1      	LDI  R26,LOW(1)
000122 dfa9      	RCALL _read_adc
000123 83ee      	STD  Y+6,R30
000124 83ff      	STD  Y+6+1,R31
                 ; 0000 0162       weight2 = read_adc(2);
000125 e0a2      	LDI  R26,LOW(2)
000126 dfa5      	RCALL _read_adc
000127 83ec      	STD  Y+4,R30
000128 83fd      	STD  Y+4+1,R31
                 ; 0000 0163 
                 ; 0000 0164       if (weight1>weight2){
000129 81ae      	LDD  R26,Y+6
00012a 81bf      	LDD  R27,Y+6+1
00012b 17ea      	CP   R30,R26
00012c 07fb      	CPC  R31,R27
00012d f414      	BRGE _0x1F
                 ; 0000 0165         data2 = 'a';
00012e e6e1      	LDI  R30,LOW(97)
00012f c001      	RJMP _0x22
                 ; 0000 0166       }
                 ; 0000 0167       else{
                 _0x1F:
                 ; 0000 0168         data2 = 'b';
000130 e6e2      	LDI  R30,LOW(98)
                 _0x22:
000131 83e8      	ST   Y,R30
                 ; 0000 0169       }
                 ; 0000 016A       lcd_clear();
000132 940e 032e 	CALL _lcd_clear
                 ; 0000 016B       sprintf(str,"%d",data);
000134 81ea      	LDD  R30,Y+2
000135 81fb      	LDD  R31,Y+2+1
000136 93fa      	ST   -Y,R31
000137 93ea      	ST   -Y,R30
                +
000138 e7eb     +LDI R30 , LOW ( 2 * _0x0 + ( 1 ) )
000139 e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 1 ) )
                 	__POINTW1FN _0x0,1
00013a 93fa      	ST   -Y,R31
00013b 93ea      	ST   -Y,R30
00013c 81ed      	LDD  R30,Y+5
00013d 27ff      	CLR  R31
00013e 2766      	CLR  R22
00013f 2777      	CLR  R23
000140 940e 0428 	CALL __PUTPARD1
000142 e084      	LDI  R24,4
000143 d189      	RCALL _sprintf
000144 9628      	ADIW R28,8
                 ; 0000 016C       lcd_puts(str);
000145 81aa      	LDD  R26,Y+2
000146 81bb      	LDD  R27,Y+2+1
000147 940e 0351 	CALL _lcd_puts
                 ; 0000 016D       lcd_gotoxy(0,1);
000149 e0e0      	LDI  R30,LOW(0)
00014a 93ea      	ST   -Y,R30
00014b e0a1      	LDI  R26,LOW(1)
00014c 940e 0321 	CALL _lcd_gotoxy
                 ; 0000 016E       lcd_putchar(data2);
00014e 81a8      	LD   R26,Y
00014f 940e 033a 	CALL _lcd_putchar
                 ; 0000 016F 
                 ; 0000 0170       putchar(data);
000151 81a9      	LDD  R26,Y+1
000152 940e 03a9 	CALL SUBOPT_0x0
                 ; 0000 0171       delay_ms(200);
                 ; 0000 0172       putchar(data2);
000154 81a8      	LD   R26,Y
000155 940e 03a9 	CALL SUBOPT_0x0
                 ; 0000 0173       delay_ms(200);
                 ; 0000 0174 
                 ; 0000 0175         // lcd_putchar('s');
                 ; 0000 0176         /* address =  getchar();
                 ; 0000 0177          lcd_putchar(address + '0');
                 ; 0000 0178          if (address == 0x01){
                 ; 0000 0179             lcd_puts("asv");
                 ; 0000 017A             temp = read_adc(1);
                 ; 0000 017B             sprintf(str,"%d",temp);
                 ; 0000 017C             lcd_clear();
                 ; 0000 017D             lcd_puts(str);
                 ; 0000 017E             forth = temp%10;
                 ; 0000 017F             temp = temp/10 ;
                 ; 0000 0180             third = temp%10;
                 ; 0000 0181             temp = temp/10;
                 ; 0000 0182             second = temp%10;
                 ; 0000 0183             temp = temp /10;
                 ; 0000 0184             first = temp%10;
                 ; 0000 0185 
                 ; 0000 0186             putchar (first+'0');
                 ; 0000 0187             delay_ms(100);
                 ; 0000 0188 
                 ; 0000 0189             putchar (second+'0');
                 ; 0000 018A             delay_ms(100);
                 ; 0000 018B 
                 ; 0000 018C             putchar(third+'0');
                 ; 0000 018D             delay_ms(100);
                 ; 0000 018E 
                 ; 0000 018F             putchar(forth+'0');
                 ; 0000 0190             delay_ms(100);
                 ; 0000 0191 
                 ; 0000 0192             weight1 = read_adc(1);
                 ; 0000 0193             weight2 = read_adc(2);
                 ; 0000 0194 
                 ; 0000 0195         if (weight1 > weight2){
                 ; 0000 0196             putchar('x');
                 ; 0000 0197             delay_ms(100);
                 ; 0000 0198             lcd_gotoxy(0,1);
                 ; 0000 0199             lcd_putchar('x');
                 ; 0000 019A         }
                 ; 0000 019B         else{
                 ; 0000 019C             putchar('a');
                 ; 0000 019D             delay_ms(100);
                 ; 0000 019E             lcd_gotoxy(0,1);
                 ; 0000 019F             lcd_putchar('a');
                 ; 0000 01A0         }
                 ; 0000 01A1       }
                 ; 0000 01A2       */
                 ; 0000 01A3 
                 ; 0000 01A4 
                 ; 0000 01A5 
                 ; 0000 01A6 
                 ; 0000 01A7 
                 ; 0000 01A8 
                 ; 0000 01A9 
                 ; 0000 01AA 
                 ; 0000 01AB 
                 ; 0000 01AC 
                 ; 0000 01AD 
                 ; 0000 01AE 
                 ; 0000 01AF       }
000157 cfc0      	RJMP _0x1C
                 ; 0000 01B0 }
                 _0x21:
000158 cfff      	RJMP _0x21
                 ; .FEND
                 
                 	.DSEG
                 _0x1A:
000260           	.BYTE 0x1
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _put_buff_G100:
                 ; .FSTART _put_buff_G100
000159 93ba      	ST   -Y,R27
00015a 93aa      	ST   -Y,R26
00015b 931a      	ST   -Y,R17
00015c 930a      	ST   -Y,R16
00015d 81aa      	LDD  R26,Y+2
00015e 81bb      	LDD  R27,Y+2+1
00015f 9612      	ADIW R26,2
000160 940e 0420 	CALL __GETW1P
000162 9730      	SBIW R30,0
000163 f159      	BREQ _0x2000010
000164 81aa      	LDD  R26,Y+2
000165 81bb      	LDD  R27,Y+2+1
000166 9614      	ADIW R26,4
000167 940e 0420 	CALL __GETW1P
000169 018f      	MOVW R16,R30
00016a 9730      	SBIW R30,0
00016b f061      	BREQ _0x2000012
                +
00016c 3002     +CPI R16 , LOW ( 2 )
00016d e0e0     +LDI R30 , HIGH ( 2 )
00016e 071e     +CPC R17 , R30
                 	__CPWRN 16,17,2
00016f f098      	BRLO _0x2000013
000170 01f8      	MOVW R30,R16
000171 9731      	SBIW R30,1
000172 018f      	MOVW R16,R30
                +
000173 81aa     +LDD R26 , Y + 2
000174 81bb     +LDD R27 , Y + 2 + 1
000175 9614     +ADIW R26 , 4
000176 93ed     +ST X + , R30
000177 93fc     +ST X , R31
                 	__PUTW1SNS 2,4
                 _0x2000012:
000178 81aa      	LDD  R26,Y+2
000179 81bb      	LDD  R27,Y+2+1
00017a 9612      	ADIW R26,2
00017b 91ed      	LD   R30,X+
00017c 91fd      	LD   R31,X+
00017d 9631      	ADIW R30,1
00017e 93fe      	ST   -X,R31
00017f 93ee      	ST   -X,R30
000180 9731      	SBIW R30,1
000181 81ac      	LDD  R26,Y+4
000182 83a0      	STD  Z+0,R26
                 _0x2000013:
000183 81aa      	LDD  R26,Y+2
000184 81bb      	LDD  R27,Y+2+1
000185 940e 0420 	CALL __GETW1P
000187 23ff      	TST  R31
000188 f02a      	BRMI _0x2000014
000189 91ed      	LD   R30,X+
00018a 91fd      	LD   R31,X+
00018b 9631      	ADIW R30,1
00018c 93fe      	ST   -X,R31
00018d 93ee      	ST   -X,R30
                 _0x2000014:
00018e c006      	RJMP _0x2000015
                 _0x2000010:
00018f 81aa      	LDD  R26,Y+2
000190 81bb      	LDD  R27,Y+2+1
000191 efef      	LDI  R30,LOW(65535)
000192 efff      	LDI  R31,HIGH(65535)
000193 93ed      	ST   X+,R30
000194 93fc      	ST   X,R31
                 _0x2000015:
000195 8119      	LDD  R17,Y+1
000196 8108      	LDD  R16,Y+0
000197 9625      	ADIW R28,5
000198 9508      	RET
                 ; .FEND
                 __print_G100:
                 ; .FSTART __print_G100
000199 93ba      	ST   -Y,R27
00019a 93aa      	ST   -Y,R26
00019b 9726      	SBIW R28,6
00019c 940e 042d 	CALL __SAVELOCR6
00019e e010      	LDI  R17,0
00019f 85ac      	LDD  R26,Y+12
0001a0 85bd      	LDD  R27,Y+12+1
0001a1 e0e0      	LDI  R30,LOW(0)
0001a2 e0f0      	LDI  R31,HIGH(0)
0001a3 93ed      	ST   X+,R30
0001a4 93fc      	ST   X,R31
                 _0x2000016:
0001a5 89ea      	LDD  R30,Y+18
0001a6 89fb      	LDD  R31,Y+18+1
0001a7 9631      	ADIW R30,1
0001a8 8bea      	STD  Y+18,R30
0001a9 8bfb      	STD  Y+18+1,R31
0001aa 9731      	SBIW R30,1
0001ab 91e4      	LPM  R30,Z
0001ac 2f2e      	MOV  R18,R30
0001ad 30e0      	CPI  R30,0
0001ae f409      	BRNE PC+2
0001af c115      	RJMP _0x2000018
0001b0 2fe1      	MOV  R30,R17
0001b1 30e0      	CPI  R30,0
0001b2 f439      	BRNE _0x200001C
0001b3 3225      	CPI  R18,37
0001b4 f411      	BRNE _0x200001D
0001b5 e011      	LDI  R17,LOW(1)
0001b6 c002      	RJMP _0x200001E
                 _0x200001D:
0001b7 940e 03af 	CALL SUBOPT_0x1
                 _0x200001E:
0001b9 c10a      	RJMP _0x200001B
                 _0x200001C:
0001ba 30e1      	CPI  R30,LOW(0x1)
0001bb f4a9      	BRNE _0x200001F
0001bc 3225      	CPI  R18,37
0001bd f419      	BRNE _0x2000020
0001be 940e 03af 	CALL SUBOPT_0x1
0001c0 c102      	RJMP _0x20000CC
                 _0x2000020:
0001c1 e012      	LDI  R17,LOW(2)
0001c2 e040      	LDI  R20,LOW(0)
0001c3 e000      	LDI  R16,LOW(0)
0001c4 322d      	CPI  R18,45
0001c5 f411      	BRNE _0x2000021
0001c6 e001      	LDI  R16,LOW(1)
0001c7 c0fc      	RJMP _0x200001B
                 _0x2000021:
0001c8 322b      	CPI  R18,43
0001c9 f411      	BRNE _0x2000022
0001ca e24b      	LDI  R20,LOW(43)
0001cb c0f8      	RJMP _0x200001B
                 _0x2000022:
0001cc 3220      	CPI  R18,32
0001cd f411      	BRNE _0x2000023
0001ce e240      	LDI  R20,LOW(32)
0001cf c0f4      	RJMP _0x200001B
                 _0x2000023:
0001d0 c002      	RJMP _0x2000024
                 _0x200001F:
0001d1 30e2      	CPI  R30,LOW(0x2)
0001d2 f439      	BRNE _0x2000025
                 _0x2000024:
0001d3 e050      	LDI  R21,LOW(0)
0001d4 e013      	LDI  R17,LOW(3)
0001d5 3320      	CPI  R18,48
0001d6 f411      	BRNE _0x2000026
0001d7 6800      	ORI  R16,LOW(128)
0001d8 c0eb      	RJMP _0x200001B
                 _0x2000026:
0001d9 c003      	RJMP _0x2000027
                 _0x2000025:
0001da 30e3      	CPI  R30,LOW(0x3)
0001db f009      	BREQ PC+2
0001dc c0e7      	RJMP _0x200001B
                 _0x2000027:
0001dd 3320      	CPI  R18,48
0001de f010      	BRLO _0x200002A
0001df 332a      	CPI  R18,58
0001e0 f008      	BRLO _0x200002B
                 _0x200002A:
0001e1 c007      	RJMP _0x2000029
                 _0x200002B:
0001e2 e0aa      	LDI  R26,LOW(10)
0001e3 9f5a      	MUL  R21,R26
0001e4 2d50      	MOV  R21,R0
0001e5 2fe2      	MOV  R30,R18
0001e6 53e0      	SUBI R30,LOW(48)
0001e7 0f5e      	ADD  R21,R30
0001e8 c0db      	RJMP _0x200001B
                 _0x2000029:
0001e9 2fe2      	MOV  R30,R18
0001ea 36e3      	CPI  R30,LOW(0x63)
0001eb f449      	BRNE _0x200002F
0001ec 940e 03b6 	CALL SUBOPT_0x2
0001ee 89e8      	LDD  R30,Y+16
0001ef 89f9      	LDD  R31,Y+16+1
0001f0 81a4      	LDD  R26,Z+4
0001f1 93aa      	ST   -Y,R26
0001f2 940e 03bc 	CALL SUBOPT_0x3
0001f4 c0ce      	RJMP _0x2000030
                 _0x200002F:
0001f5 37e3      	CPI  R30,LOW(0x73)
0001f6 f441      	BRNE _0x2000032
0001f7 940e 03b6 	CALL SUBOPT_0x2
0001f9 940e 03c2 	CALL SUBOPT_0x4
0001fb 940e 0390 	CALL _strlen
0001fd 2f1e      	MOV  R17,R30
0001fe c00a      	RJMP _0x2000033
                 _0x2000032:
0001ff 37e0      	CPI  R30,LOW(0x70)
000200 f461      	BRNE _0x2000035
000201 940e 03b6 	CALL SUBOPT_0x2
000203 940e 03c2 	CALL SUBOPT_0x4
000205 940e 039c 	CALL _strlenf
000207 2f1e      	MOV  R17,R30
000208 6008      	ORI  R16,LOW(8)
                 _0x2000033:
000209 6002      	ORI  R16,LOW(2)
00020a 770f      	ANDI R16,LOW(127)
00020b e030      	LDI  R19,LOW(0)
00020c c034      	RJMP _0x2000036
                 _0x2000035:
00020d 36e4      	CPI  R30,LOW(0x64)
00020e f011      	BREQ _0x2000039
00020f 36e9      	CPI  R30,LOW(0x69)
000210 f411      	BRNE _0x200003A
                 _0x2000039:
000211 6004      	ORI  R16,LOW(4)
000212 c002      	RJMP _0x200003B
                 _0x200003A:
000213 37e5      	CPI  R30,LOW(0x75)
000214 f431      	BRNE _0x200003C
                 _0x200003B:
000215 e5e4      	LDI  R30,LOW(_tbl10_G100*2)
000216 e0f0      	LDI  R31,HIGH(_tbl10_G100*2)
000217 83ee      	STD  Y+6,R30
000218 83ff      	STD  Y+6+1,R31
000219 e015      	LDI  R17,LOW(5)
00021a c00c      	RJMP _0x200003D
                 _0x200003C:
00021b 35e8      	CPI  R30,LOW(0x58)
00021c f411      	BRNE _0x200003F
00021d 6008      	ORI  R16,LOW(8)
00021e c003      	RJMP _0x2000040
                 _0x200003F:
00021f 37e8      	CPI  R30,LOW(0x78)
000220 f009      	BREQ PC+2
000221 c0a1      	RJMP _0x2000071
                 _0x2000040:
000222 e5ee      	LDI  R30,LOW(_tbl16_G100*2)
000223 e0f0      	LDI  R31,HIGH(_tbl16_G100*2)
000224 83ee      	STD  Y+6,R30
000225 83ff      	STD  Y+6+1,R31
000226 e014      	LDI  R17,LOW(4)
                 _0x200003D:
000227 ff02      	SBRS R16,2
000228 c014      	RJMP _0x2000042
000229 940e 03b6 	CALL SUBOPT_0x2
00022b 940e 03cc 	CALL SUBOPT_0x5
00022d 85ab      	LDD  R26,Y+11
00022e 23aa      	TST  R26
00022f f43a      	BRPL _0x2000043
000230 85ea      	LDD  R30,Y+10
000231 85fb      	LDD  R31,Y+10+1
000232 940e 03f6 	CALL __ANEGW1
000234 87ea      	STD  Y+10,R30
000235 87fb      	STD  Y+10+1,R31
000236 e24d      	LDI  R20,LOW(45)
                 _0x2000043:
000237 3040      	CPI  R20,0
000238 f011      	BREQ _0x2000044
000239 5f1f      	SUBI R17,-LOW(1)
00023a c001      	RJMP _0x2000045
                 _0x2000044:
00023b 7f0b      	ANDI R16,LOW(251)
                 _0x2000045:
00023c c004      	RJMP _0x2000046
                 _0x2000042:
00023d 940e 03b6 	CALL SUBOPT_0x2
00023f 940e 03cc 	CALL SUBOPT_0x5
                 _0x2000046:
                 _0x2000036:
000241 fd00      	SBRC R16,0
000242 c011      	RJMP _0x2000047
                 _0x2000048:
000243 1715      	CP   R17,R21
000244 f478      	BRSH _0x200004A
000245 ff07      	SBRS R16,7
000246 c008      	RJMP _0x200004B
000247 ff02      	SBRS R16,2
000248 c004      	RJMP _0x200004C
000249 7f0b      	ANDI R16,LOW(251)
00024a 2f24      	MOV  R18,R20
00024b 5011      	SUBI R17,LOW(1)
00024c c001      	RJMP _0x200004D
                 _0x200004C:
00024d e320      	LDI  R18,LOW(48)
                 _0x200004D:
00024e c001      	RJMP _0x200004E
                 _0x200004B:
00024f e220      	LDI  R18,LOW(32)
                 _0x200004E:
000250 940e 03af 	CALL SUBOPT_0x1
000252 5051      	SUBI R21,LOW(1)
000253 cfef      	RJMP _0x2000048
                 _0x200004A:
                 _0x2000047:
000254 2f31      	MOV  R19,R17
000255 ff01      	SBRS R16,1
000256 c017      	RJMP _0x200004F
                 _0x2000050:
000257 3030      	CPI  R19,0
000258 f0a1      	BREQ _0x2000052
000259 ff03      	SBRS R16,3
00025a c006      	RJMP _0x2000053
00025b 81ee      	LDD  R30,Y+6
00025c 81ff      	LDD  R31,Y+6+1
00025d 9125      	LPM  R18,Z+
00025e 83ee      	STD  Y+6,R30
00025f 83ff      	STD  Y+6+1,R31
000260 c005      	RJMP _0x2000054
                 _0x2000053:
000261 81ae      	LDD  R26,Y+6
000262 81bf      	LDD  R27,Y+6+1
000263 912d      	LD   R18,X+
000264 83ae      	STD  Y+6,R26
000265 83bf      	STD  Y+6+1,R27
                 _0x2000054:
000266 940e 03af 	CALL SUBOPT_0x1
000268 3050      	CPI  R21,0
000269 f009      	BREQ _0x2000055
00026a 5051      	SUBI R21,LOW(1)
                 _0x2000055:
00026b 5031      	SUBI R19,LOW(1)
00026c cfea      	RJMP _0x2000050
                 _0x2000052:
00026d c04b      	RJMP _0x2000056
                 _0x200004F:
                 _0x2000058:
00026e e320      	LDI  R18,LOW(48)
00026f 81ee      	LDD  R30,Y+6
000270 81ff      	LDD  R31,Y+6+1
000271 940e 0424 	CALL __GETW1PF
000273 87e8      	STD  Y+8,R30
000274 87f9      	STD  Y+8+1,R31
000275 81ee      	LDD  R30,Y+6
000276 81ff      	LDD  R31,Y+6+1
000277 9632      	ADIW R30,2
000278 83ee      	STD  Y+6,R30
000279 83ff      	STD  Y+6+1,R31
                 _0x200005A:
00027a 85e8      	LDD  R30,Y+8
00027b 85f9      	LDD  R31,Y+8+1
00027c 85aa      	LDD  R26,Y+10
00027d 85bb      	LDD  R27,Y+10+1
00027e 17ae      	CP   R26,R30
00027f 07bf      	CPC  R27,R31
000280 f050      	BRLO _0x200005C
000281 5f2f      	SUBI R18,-LOW(1)
000282 85a8      	LDD  R26,Y+8
000283 85b9      	LDD  R27,Y+8+1
000284 85ea      	LDD  R30,Y+10
000285 85fb      	LDD  R31,Y+10+1
000286 1bea      	SUB  R30,R26
000287 0bfb      	SBC  R31,R27
000288 87ea      	STD  Y+10,R30
000289 87fb      	STD  Y+10+1,R31
00028a cfef      	RJMP _0x200005A
                 _0x200005C:
00028b 332a      	CPI  R18,58
00028c f028      	BRLO _0x200005D
00028d ff03      	SBRS R16,3
00028e c002      	RJMP _0x200005E
00028f 5f29      	SUBI R18,-LOW(7)
000290 c001      	RJMP _0x200005F
                 _0x200005E:
000291 5d29      	SUBI R18,-LOW(39)
                 _0x200005F:
                 _0x200005D:
000292 fd04      	SBRC R16,4
000293 c01a      	RJMP _0x2000061
000294 3321      	CPI  R18,49
000295 f420      	BRSH _0x2000063
000296 85a8      	LDD  R26,Y+8
000297 85b9      	LDD  R27,Y+8+1
000298 9711      	SBIW R26,1
000299 f409      	BRNE _0x2000062
                 _0x2000063:
00029a c009      	RJMP _0x20000CD
                 _0x2000062:
00029b 1753      	CP   R21,R19
00029c f010      	BRLO _0x2000067
00029d ff00      	SBRS R16,0
00029e c001      	RJMP _0x2000068
                 _0x2000067:
00029f c013      	RJMP _0x2000066
                 _0x2000068:
0002a0 e220      	LDI  R18,LOW(32)
0002a1 ff07      	SBRS R16,7
0002a2 c00b      	RJMP _0x2000069
0002a3 e320      	LDI  R18,LOW(48)
                 _0x20000CD:
0002a4 6100      	ORI  R16,LOW(16)
0002a5 ff02      	SBRS R16,2
0002a6 c007      	RJMP _0x200006A
0002a7 7f0b      	ANDI R16,LOW(251)
0002a8 934a      	ST   -Y,R20
0002a9 940e 03bc 	CALL SUBOPT_0x3
0002ab 3050      	CPI  R21,0
0002ac f009      	BREQ _0x200006B
0002ad 5051      	SUBI R21,LOW(1)
                 _0x200006B:
                 _0x200006A:
                 _0x2000069:
                 _0x2000061:
0002ae 940e 03af 	CALL SUBOPT_0x1
0002b0 3050      	CPI  R21,0
0002b1 f009      	BREQ _0x200006C
0002b2 5051      	SUBI R21,LOW(1)
                 _0x200006C:
                 _0x2000066:
0002b3 5031      	SUBI R19,LOW(1)
0002b4 85a8      	LDD  R26,Y+8
0002b5 85b9      	LDD  R27,Y+8+1
0002b6 9712      	SBIW R26,2
0002b7 f008      	BRLO _0x2000059
0002b8 cfb5      	RJMP _0x2000058
                 _0x2000059:
                 _0x2000056:
0002b9 ff00      	SBRS R16,0
0002ba c008      	RJMP _0x200006D
                 _0x200006E:
0002bb 3050      	CPI  R21,0
0002bc f031      	BREQ _0x2000070
0002bd 5051      	SUBI R21,LOW(1)
0002be e2e0      	LDI  R30,LOW(32)
0002bf 93ea      	ST   -Y,R30
0002c0 940e 03bc 	CALL SUBOPT_0x3
0002c2 cff8      	RJMP _0x200006E
                 _0x2000070:
                 _0x200006D:
                 _0x2000071:
                 _0x2000030:
                 _0x20000CC:
0002c3 e010      	LDI  R17,LOW(0)
                 _0x200001B:
0002c4 cee0      	RJMP _0x2000016
                 _0x2000018:
0002c5 85ac      	LDD  R26,Y+12
0002c6 85bd      	LDD  R27,Y+12+1
0002c7 940e 0420 	CALL __GETW1P
0002c9 940e 0434 	CALL __LOADLOCR6
0002cb 9664      	ADIW R28,20
0002cc 9508      	RET
                 ; .FEND
                 _sprintf:
                 ; .FSTART _sprintf
0002cd 92ff      	PUSH R15
0002ce 2ef8      	MOV  R15,R24
0002cf 9726      	SBIW R28,6
0002d0 940e 042f 	CALL __SAVELOCR4
0002d2 940e 03d4 	CALL SUBOPT_0x6
0002d4 9730      	SBIW R30,0
0002d5 f419      	BRNE _0x2000072
0002d6 efef      	LDI  R30,LOW(65535)
0002d7 efff      	LDI  R31,HIGH(65535)
0002d8 c023      	RJMP _0x2080002
                 _0x2000072:
0002d9 01de      	MOVW R26,R28
0002da 9616      	ADIW R26,6
0002db 940e 03f2 	CALL __ADDW2R15
0002dd 018d      	MOVW R16,R26
0002de 940e 03d4 	CALL SUBOPT_0x6
0002e0 83ee      	STD  Y+6,R30
0002e1 83ff      	STD  Y+6+1,R31
0002e2 e0e0      	LDI  R30,LOW(0)
0002e3 87e8      	STD  Y+8,R30
0002e4 87e9      	STD  Y+8+1,R30
0002e5 01de      	MOVW R26,R28
0002e6 961a      	ADIW R26,10
0002e7 940e 03f2 	CALL __ADDW2R15
0002e9 940e 0420 	CALL __GETW1P
0002eb 93fa      	ST   -Y,R31
0002ec 93ea      	ST   -Y,R30
0002ed 931a      	ST   -Y,R17
0002ee 930a      	ST   -Y,R16
0002ef e5e9      	LDI  R30,LOW(_put_buff_G100)
0002f0 e0f1      	LDI  R31,HIGH(_put_buff_G100)
0002f1 93fa      	ST   -Y,R31
0002f2 93ea      	ST   -Y,R30
0002f3 01de      	MOVW R26,R28
0002f4 961a      	ADIW R26,10
0002f5 dea3      	RCALL __print_G100
0002f6 019f      	MOVW R18,R30
0002f7 81ae      	LDD  R26,Y+6
0002f8 81bf      	LDD  R27,Y+6+1
0002f9 e0e0      	LDI  R30,LOW(0)
0002fa 93ec      	ST   X,R30
0002fb 01f9      	MOVW R30,R18
                 _0x2080002:
0002fc 940e 0436 	CALL __LOADLOCR4
0002fe 962a      	ADIW R28,10
0002ff 90ff      	POP  R15
000300 9508      	RET
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G101:
                 ; .FSTART __lcd_write_nibble_G101
000301 93aa      	ST   -Y,R26
000302 b3e5      	IN   R30,0x15
000303 70ef      	ANDI R30,LOW(0xF)
000304 2fae      	MOV  R26,R30
000305 81e8      	LD   R30,Y
000306 7fe0      	ANDI R30,LOW(0xF0)
000307 2bea      	OR   R30,R26
000308 bbe5      	OUT  0x15,R30
                +
000309 e082     +LDI R24 , LOW ( 2 )
                +__DELAY_USB_LOOP :
00030a 958a     +DEC R24
00030b f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 2
00030c 9aaa      	SBI  0x15,2
                +
00030d e082     +LDI R24 , LOW ( 2 )
                +__DELAY_USB_LOOP :
00030e 958a     +DEC R24
00030f f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 2
000310 98aa      	CBI  0x15,2
                +
000311 e082     +LDI R24 , LOW ( 2 )
                +__DELAY_USB_LOOP :
000312 958a     +DEC R24
000313 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 2
000314 c079      	RJMP _0x2080001
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
000315 93aa      	ST   -Y,R26
000316 81a8      	LD   R26,Y
000317 dfe9      	RCALL __lcd_write_nibble_G101
000318 81e8          ld    r30,y
000319 95e2          swap  r30
00031a 83e8          st    y,r30
00031b 81a8      	LD   R26,Y
00031c dfe4      	RCALL __lcd_write_nibble_G101
                +
00031d e181     +LDI R24 , LOW ( 17 )
                +__DELAY_USB_LOOP :
00031e 958a     +DEC R24
00031f f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 17
000320 c06d      	RJMP _0x2080001
                 ; .FEND
                 _lcd_gotoxy:
                 ; .FSTART _lcd_gotoxy
000321 93aa      	ST   -Y,R26
000322 81e8      	LD   R30,Y
000323 e0f0      	LDI  R31,0
000324 5cef      	SUBI R30,LOW(-__base_y_G101)
000325 4ffc      	SBCI R31,HIGH(-__base_y_G101)
000326 81e0      	LD   R30,Z
000327 81a9      	LDD  R26,Y+1
000328 0fae      	ADD  R26,R30
000329 dfeb      	RCALL __lcd_write_data
00032a 80d9      	LDD  R13,Y+1
00032b 80c8      	LDD  R12,Y+0
00032c 9622      	ADIW R28,2
00032d 9508      	RET
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
00032e e0a2      	LDI  R26,LOW(2)
00032f 940e 03db 	CALL SUBOPT_0x7
000331 e0ac      	LDI  R26,LOW(12)
000332 dfe2      	RCALL __lcd_write_data
000333 e0a1      	LDI  R26,LOW(1)
000334 940e 03db 	CALL SUBOPT_0x7
000336 e0e0      	LDI  R30,LOW(0)
000337 2ece      	MOV  R12,R30
000338 2ede      	MOV  R13,R30
000339 9508      	RET
                 ; .FEND
                 _lcd_putchar:
                 ; .FSTART _lcd_putchar
00033a 93aa      	ST   -Y,R26
00033b 81a8      	LD   R26,Y
00033c 30aa      	CPI  R26,LOW(0xA)
00033d f021      	BREQ _0x2020005
00033e 91e0 0335 	LDS  R30,__lcd_maxx
000340 16de      	CP   R13,R30
000341 f048      	BRLO _0x2020004
                 _0x2020005:
000342 e0e0      	LDI  R30,LOW(0)
000343 93ea      	ST   -Y,R30
000344 94c3      	INC  R12
000345 2dac      	MOV  R26,R12
000346 dfda      	RCALL _lcd_gotoxy
000347 81a8      	LD   R26,Y
000348 30aa      	CPI  R26,LOW(0xA)
000349 f409      	BRNE _0x2020007
00034a c043      	RJMP _0x2080001
                 _0x2020007:
                 _0x2020004:
00034b 94d3      	INC  R13
00034c 9aa8      	SBI  0x15,0
00034d 81a8      	LD   R26,Y
00034e dfc6      	RCALL __lcd_write_data
00034f 98a8      	CBI  0x15,0
000350 c03d      	RJMP _0x2080001
                 ; .FEND
                 _lcd_puts:
                 ; .FSTART _lcd_puts
000351 93ba      	ST   -Y,R27
000352 93aa      	ST   -Y,R26
000353 931a      	ST   -Y,R17
                 _0x2020008:
000354 81a9      	LDD  R26,Y+1
000355 81ba      	LDD  R27,Y+1+1
000356 91ed      	LD   R30,X+
000357 83a9      	STD  Y+1,R26
000358 83ba      	STD  Y+1+1,R27
000359 2f1e      	MOV  R17,R30
00035a 30e0      	CPI  R30,0
00035b f019      	BREQ _0x202000A
00035c 2fa1      	MOV  R26,R17
00035d dfdc      	RCALL _lcd_putchar
00035e cff5      	RJMP _0x2020008
                 _0x202000A:
00035f 8118      	LDD  R17,Y+0
000360 9623      	ADIW R28,3
000361 9508      	RET
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
000362 93aa      	ST   -Y,R26
000363 b3e4      	IN   R30,0x14
000364 6fe0      	ORI  R30,LOW(0xF0)
000365 bbe4      	OUT  0x14,R30
000366 9aa2      	SBI  0x14,2
000367 9aa0      	SBI  0x14,0
000368 9aa1      	SBI  0x14,1
000369 98aa      	CBI  0x15,2
00036a 98a8      	CBI  0x15,0
00036b 98a9      	CBI  0x15,1
00036c 81e8      	LD   R30,Y
00036d 93e0 0335 	STS  __lcd_maxx,R30
00036f 58e0      	SUBI R30,-LOW(128)
                +
000370 93e0 0333+STS __base_y_G101 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G101,2
000372 81e8      	LD   R30,Y
000373 54e0      	SUBI R30,-LOW(192)
                +
000374 93e0 0334+STS __base_y_G101 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G101,3
000376 e1a4      	LDI  R26,LOW(20)
000377 e0b0      	LDI  R27,0
000378 940e 03e8 	CALL _delay_ms
00037a 940e 03e1 	CALL SUBOPT_0x8
00037c 940e 03e1 	CALL SUBOPT_0x8
00037e 940e 03e1 	CALL SUBOPT_0x8
000380 e2a0      	LDI  R26,LOW(32)
000381 df7f      	RCALL __lcd_write_nibble_G101
                +
000382 e281     +LDI R24 , LOW ( 33 )
                +__DELAY_USB_LOOP :
000383 958a     +DEC R24
000384 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 33
000385 e2a8      	LDI  R26,LOW(40)
000386 df8e      	RCALL __lcd_write_data
000387 e0a4      	LDI  R26,LOW(4)
000388 df8c      	RCALL __lcd_write_data
000389 e8a5      	LDI  R26,LOW(133)
00038a df8a      	RCALL __lcd_write_data
00038b e0a6      	LDI  R26,LOW(6)
00038c df88      	RCALL __lcd_write_data
00038d dfa0      	RCALL _lcd_clear
                 _0x2080001:
00038e 9621      	ADIW R28,1
00038f 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 
                 	.CSEG
                 _strlen:
                 ; .FSTART _strlen
000390 93ba      	ST   -Y,R27
000391 93aa      	ST   -Y,R26
000392 91a9          ld   r26,y+
000393 91b9          ld   r27,y+
000394 27ee          clr  r30
000395 27ff          clr  r31
                 strlen0:
000396 916d          ld   r22,x+
000397 2366          tst  r22
000398 f011          breq strlen1
000399 9631          adiw r30,1
00039a cffb          rjmp strlen0
                 strlen1:
00039b 9508          ret
                 ; .FEND
                 _strlenf:
                 ; .FSTART _strlenf
00039c 93ba      	ST   -Y,R27
00039d 93aa      	ST   -Y,R26
00039e 27aa          clr  r26
00039f 27bb          clr  r27
0003a0 91e9          ld   r30,y+
0003a1 91f9          ld   r31,y+
                 strlenf0:
0003a2 9005      	lpm  r0,z+
0003a3 2000          tst  r0
0003a4 f011          breq strlenf1
0003a5 9611          adiw r26,1
0003a6 cffb          rjmp strlenf0
                 strlenf1:
0003a7 01fd          movw r30,r26
0003a8 9508          ret
                 ; .FEND
                 
                 	.DSEG
                 _rx_buffer:
000261           	.BYTE 0xC8
                 _tx_buffer:
000329           	.BYTE 0x8
                 __base_y_G101:
000331           	.BYTE 0x4
                 __lcd_maxx:
000335           	.BYTE 0x1
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
0003a9 940e 00b0 	CALL _putchar
0003ab eca8      	LDI  R26,LOW(200)
0003ac e0b0      	LDI  R27,0
0003ad 940c 03e8 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:13 WORDS
                 SUBOPT_0x1:
0003af 932a      	ST   -Y,R18
0003b0 85ad      	LDD  R26,Y+13
0003b1 85be      	LDD  R27,Y+13+1
0003b2 85ef      	LDD  R30,Y+15
0003b3 89f8      	LDD  R31,Y+15+1
0003b4 9509      	ICALL
0003b5 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:9 WORDS
                 SUBOPT_0x2:
0003b6 89e8      	LDD  R30,Y+16
0003b7 89f9      	LDD  R31,Y+16+1
0003b8 9734      	SBIW R30,4
0003b9 8be8      	STD  Y+16,R30
0003ba 8bf9      	STD  Y+16+1,R31
0003bb 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x3:
0003bc 85ad      	LDD  R26,Y+13
0003bd 85be      	LDD  R27,Y+13+1
0003be 85ef      	LDD  R30,Y+15
0003bf 89f8      	LDD  R31,Y+15+1
0003c0 9509      	ICALL
0003c1 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x4:
0003c2 89a8      	LDD  R26,Y+16
0003c3 89b9      	LDD  R27,Y+16+1
0003c4 9614      	ADIW R26,4
0003c5 940e 0420 	CALL __GETW1P
0003c7 83ee      	STD  Y+6,R30
0003c8 83ff      	STD  Y+6+1,R31
0003c9 81ae      	LDD  R26,Y+6
0003ca 81bf      	LDD  R27,Y+6+1
0003cb 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x5:
0003cc 89a8      	LDD  R26,Y+16
0003cd 89b9      	LDD  R27,Y+16+1
0003ce 9614      	ADIW R26,4
0003cf 940e 0420 	CALL __GETW1P
0003d1 87ea      	STD  Y+10,R30
0003d2 87fb      	STD  Y+10+1,R31
0003d3 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x6:
0003d4 01de      	MOVW R26,R28
0003d5 961c      	ADIW R26,12
0003d6 940e 03f2 	CALL __ADDW2R15
0003d8 940e 0420 	CALL __GETW1P
0003da 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x7:
0003db 940e 0315 	CALL __lcd_write_data
0003dd e0a3      	LDI  R26,LOW(3)
0003de e0b0      	LDI  R27,0
0003df 940c 03e8 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x8:
0003e1 e3a0      	LDI  R26,LOW(48)
0003e2 940e 0301 	CALL __lcd_write_nibble_G101
                +
0003e4 e281     +LDI R24 , LOW ( 33 )
                +__DELAY_USB_LOOP :
0003e5 958a     +DEC R24
0003e6 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 33
0003e7 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
0003e8 9610      	adiw r26,0
0003e9 f039      	breq __delay_ms1
                 __delay_ms0:
                +
0003ea ef8a     +LDI R24 , LOW ( 0xFA )
0003eb e090     +LDI R25 , HIGH ( 0xFA )
                +__DELAY_USW_LOOP :
0003ec 9701     +SBIW R24 , 1
0003ed f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xFA
0003ee 95a8      	wdr
0003ef 9711      	sbiw r26,1
0003f0 f7c9      	brne __delay_ms0
                 __delay_ms1:
0003f1 9508      	ret
                 
                 __ADDW2R15:
0003f2 2400      	CLR  R0
0003f3 0daf      	ADD  R26,R15
0003f4 1db0      	ADC  R27,R0
0003f5 9508      	RET
                 
                 __ANEGW1:
0003f6 95f1      	NEG  R31
0003f7 95e1      	NEG  R30
0003f8 40f0      	SBCI R31,0
0003f9 9508      	RET
                 
                 __DIVW21U:
0003fa 2400      	CLR  R0
0003fb 2411      	CLR  R1
0003fc e190      	LDI  R25,16
                 __DIVW21U1:
0003fd 0faa      	LSL  R26
0003fe 1fbb      	ROL  R27
0003ff 1c00      	ROL  R0
000400 1c11      	ROL  R1
000401 1a0e      	SUB  R0,R30
000402 0a1f      	SBC  R1,R31
000403 f418      	BRCC __DIVW21U2
000404 0e0e      	ADD  R0,R30
000405 1e1f      	ADC  R1,R31
000406 c001      	RJMP __DIVW21U3
                 __DIVW21U2:
000407 60a1      	SBR  R26,1
                 __DIVW21U3:
000408 959a      	DEC  R25
000409 f799      	BRNE __DIVW21U1
00040a 01fd      	MOVW R30,R26
00040b 01d0      	MOVW R26,R0
00040c 9508      	RET
                 
                 __DIVW21:
00040d d004      	RCALL __CHKSIGNW
00040e dfeb      	RCALL __DIVW21U
00040f f40e      	BRTC __DIVW211
000410 dfe5      	RCALL __ANEGW1
                 __DIVW211:
000411 9508      	RET
                 
                 __CHKSIGNW:
000412 94e8      	CLT
000413 fff7      	SBRS R31,7
000414 c002      	RJMP __CHKSW1
000415 dfe0      	RCALL __ANEGW1
000416 9468      	SET
                 __CHKSW1:
000417 ffb7      	SBRS R27,7
000418 c006      	RJMP __CHKSW2
000419 95a0      	COM  R26
00041a 95b0      	COM  R27
00041b 9611      	ADIW R26,1
00041c f800      	BLD  R0,0
00041d 9403      	INC  R0
00041e fa00      	BST  R0,0
                 __CHKSW2:
00041f 9508      	RET
                 
                 __GETW1P:
000420 91ed      	LD   R30,X+
000421 91fc      	LD   R31,X
000422 9711      	SBIW R26,1
000423 9508      	RET
                 
                 __GETW1PF:
000424 9005      	LPM  R0,Z+
000425 91f4      	LPM  R31,Z
000426 2de0      	MOV  R30,R0
000427 9508      	RET
                 
                 __PUTPARD1:
000428 937a      	ST   -Y,R23
000429 936a      	ST   -Y,R22
00042a 93fa      	ST   -Y,R31
00042b 93ea      	ST   -Y,R30
00042c 9508      	RET
                 
                 __SAVELOCR6:
00042d 935a      	ST   -Y,R21
                 __SAVELOCR5:
00042e 934a      	ST   -Y,R20
                 __SAVELOCR4:
00042f 933a      	ST   -Y,R19
                 __SAVELOCR3:
000430 932a      	ST   -Y,R18
                 __SAVELOCR2:
000431 931a      	ST   -Y,R17
000432 930a      	ST   -Y,R16
000433 9508      	RET
                 
                 __LOADLOCR6:
000434 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
000435 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
000436 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
000437 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
000438 8119      	LDD  R17,Y+1
000439 8108      	LD   R16,Y
00043a 9508      	RET
                 
                 __INITLOCB:
                 __INITLOCW:
00043b 0fac      	ADD  R26,R28
00043c 1fbd      	ADC  R27,R29
                 __INITLOC0:
00043d 9005      	LPM  R0,Z+
00043e 920d      	ST   X+,R0
00043f 958a      	DEC  R24
000440 f7e1      	BRNE __INITLOC0
000441 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega32 register use summary:
r0 :  21 r1 :   5 r2 :   1 r3 :   0 r4 :   0 r5 :   0 r6 :   0 r7 :   4 
r8 :   4 r9 :   3 r10:   5 r11:   4 r12:   4 r13:   4 r14:   0 r15:   4 
r16:  41 r17:  29 r18:  30 r19:   9 r20:  10 r21:  18 r22:   6 r23:   2 
r24:  27 r25:   5 r26: 119 r27:  45 r28:  16 r29:   2 r30: 241 r31:  76 
x  :  24 y  : 199 z  :  19 
Registers used: 30 out of 35 (85.7%)

ATmega32 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   3 add   :   5 
adiw  :  25 and   :   0 andi  :   7 asr   :   0 bclr  :   0 bld   :   2 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :  19 
brge  :   1 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   8 
brlt  :   0 brmi  :   1 brne  :  39 brpl  :   1 brsh  :   2 brtc  :   1 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   1 call  :  57 
cbi   :   5 cbr   :   0 clc   :   0 clh   :   0 cli   :   2 cln   :   0 
clr   :  16 cls   :   0 clt   :   1 clv   :   0 clz   :   0 com   :   2 
cp    :  10 cpc   :   3 cpi   :  33 cpse  :   0 dec   :  11 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   2 ijmp  :   0 
in    :   8 inc   :   8 jmp   :  26 ld    :  36 ldd   :  84 ldi   : 116 
lds   :   1 lpm   :  15 lsl   :   1 lsr   :   0 mov   :  21 movw  :  18 
mul   :   1 muls  :   0 mulsu :   0 neg   :   2 nop   :   0 or    :   1 
ori   :   7 out   :  49 pop   :   1 push  :   1 rcall :  22 ret   :  28 
reti  :   2 rjmp  :  67 rol   :   3 ror   :   0 sbc   :   2 sbci  :   5 
sbi   :   7 sbic  :   1 sbis  :   1 sbiw  :  18 sbr   :   1 sbrc  :   2 
sbrs  :  12 sec   :   0 seh   :   0 sei   :   2 sen   :   0 ser   :   0 
ses   :   0 set   :   2 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  72 std   :  37 sts   :   3 sub   :   2 subi  :  19 swap  :   1 
tst   :   6 wdr   :   1 
Instructions used: 68 out of 116 (58.6%)

ATmega32 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000884   2110     70   2180   32768   6.7%
[.dseg] 0x000060 0x000336      0    214    214    2048  10.4%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 10 warnings
