Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Dec  8 22:17:56 2022
| Host         : EECS-DIGITAL-36 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -file /tmp/tmp.uAHy9c/obj/placerpt_report_timing_summary.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (135)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (42)
5. checking no_input_delay (4)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (135)
--------------------------
 There are 29 register/latch pins with no clock driven by root clock pin: agg/data_buffer_reg[32]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: agg/data_buffer_reg[33]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: agg/data_buffer_reg[34]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: parse/nextShapeData_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (42)
-------------------------------------------------
 There are 42 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.519        0.000                      0                  747        0.015        0.000                      0                  747        3.000        0.000                       0                   473  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
sys_clk_pin         {0.000 5.000}      10.000          100.000         
  clkfbout_divider  {0.000 5.000}      10.000          100.000         
  ethclk_divider    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin               5.519        0.000                      0                  261        0.058        0.000                      0                  261        3.000        0.000                       0                   153  
  clkfbout_divider                                                                                                                                                    7.845        0.000                       0                     3  
  ethclk_divider         15.264        0.000                      0                  461        0.102        0.000                      0                  461        8.750        0.000                       0                   317  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ethclk_divider  sys_clk_pin           7.100        0.000                      0                   25        0.015        0.000                      0                   25  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.519ns  (required time - arrival time)
  Source:                 exec/mem_bank/sysclk_pc_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exec/mem_bank/genblk1[0].camera_ram/BRAM_reg_4/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 1.316ns (34.369%)  route 2.513ns (65.631%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 14.975 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        2.025     3.507    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, estimated)      1.713     5.316    exec/mem_bank/buf_clk_100mhz_BUFG
    SLICE_X6Y81          FDRE                                         r  exec/mem_bank/sysclk_pc_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.518     5.834 f  exec/mem_bank/sysclk_pc_2_reg[1]/Q
                         net (fo=8, estimated)        0.520     6.354    exec/mem_bank/genblk1[1].camera_ram/BRAM_reg_4_i_2_0[0]
    SLICE_X7Y81          LUT1 (Prop_lut1_I0_O)        0.124     6.478 r  exec/mem_bank/genblk1[1].camera_ram/BRAM_reg_4_i_5/O
                         net (fo=1, routed)           0.000     6.478    exec/mem_bank/genblk1[1].camera_ram/BRAM_reg_4_i_5_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.028 f  exec/mem_bank/genblk1[1].camera_ram/BRAM_reg_4_i_2/CO[3]
                         net (fo=2, estimated)        0.725     7.753    exec/mem_bank/genblk1[0].camera_ram/CO[0]
    SLICE_X8Y81          LUT5 (Prop_lut5_I4_O)        0.124     7.877 r  exec/mem_bank/genblk1[0].camera_ram/BRAM_reg_4_i_1/O
                         net (fo=8, estimated)        1.268     9.145    exec/mem_bank/genblk1[0].camera_ram/wea017_out
    RAMB36_X0Y13         RAMB36E1                                     r  exec/mem_bank/genblk1[0].camera_ram/BRAM_reg_4/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        1.924    13.335    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, estimated)      1.549    14.975    exec/mem_bank/genblk1[0].camera_ram/buf_clk_100mhz_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  exec/mem_bank/genblk1[0].camera_ram/BRAM_reg_4/CLKARDCLK
                         clock pessimism              0.256    15.231    
                         clock uncertainty           -0.035    15.196    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.664    exec/mem_bank/genblk1[0].camera_ram/BRAM_reg_4
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                  5.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 exec/mem_bank/write_camera_4_reg[206]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exec/mem_bank/genblk1[1].camera_ram/BRAM_reg_5/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.982%)  route 0.130ns (48.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        0.854     1.103    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, estimated)      0.562     1.691    exec/mem_bank/buf_clk_100mhz_BUFG
    SLICE_X9Y76          FDRE                                         r  exec/mem_bank/write_camera_4_reg[206]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.141     1.832 r  exec/mem_bank/write_camera_4_reg[206]/Q
                         net (fo=2, estimated)        0.130     1.962    exec/mem_bank/genblk1[1].camera_ram/BRAM_reg_5_0[62]
    RAMB36_X0Y15         RAMB36E1                                     r  exec/mem_bank/genblk1[1].camera_ram/BRAM_reg_5/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        0.899     1.336    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, estimated)      0.875     2.240    exec/mem_bank/genblk1[1].camera_ram/buf_clk_100mhz_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  exec/mem_bank/genblk1[1].camera_ram/BRAM_reg_5/CLKARDCLK
                         clock pessimism             -0.491     1.750    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.155     1.905    exec/mem_bank/genblk1[1].camera_ram/BRAM_reg_5
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y13     exec/mem_bank/genblk1[0].camera_ram/BRAM_reg_4/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  eth_clk_gen/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  eth_clk_gen/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  eth_clk_gen/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_divider
  To Clock:  clkfbout_divider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_divider
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { eth_clk_gen/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    eth_clk_gen/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  eth_clk_gen/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  ethclk_divider
  To Clock:  ethclk_divider

Setup :            0  Failing Endpoints,  Worst Slack       15.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.264ns  (required time - arrival time)
  Source:                 bo/buffer1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ethclk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fw/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ethclk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ethclk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ethclk_divider rise@20.000ns - ethclk_divider rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 1.090ns (24.989%)  route 3.272ns (75.011%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 24.943 - 20.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethclk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        2.025     3.507    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, estimated)      1.893     5.496    eth_clk_gen/buf_clk_100mhz_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.009     1.487 r  eth_clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        2.018     3.505    eth_clk_gen/ethclk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.601 r  eth_clk_gen/clkout1_buf/O
                         net (fo=316, estimated)      1.719     5.320    bo/ethclk
    SLICE_X5Y85          FDRE                                         r  bo/buffer1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.419     5.739 f  bo/buffer1_reg[6]/Q
                         net (fo=2, estimated)        1.024     6.763    bo/buffer1[6]
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.299     7.062 f  bo/data_buffer[0]_i_1/O
                         net (fo=6, estimated)        0.681     7.743    bo/buffer1_reg[7]_0[0]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     7.867 r  bo/state[2]_i_5/O
                         net (fo=5, estimated)        0.555     8.422    fw/state_reg[0]_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.546 r  fw/state[23]_i_3__0/O
                         net (fo=1, estimated)        0.608     9.154    fw/state[23]_i_3__0_n_0
    SLICE_X8Y83          LUT3 (Prop_lut3_I0_O)        0.124     9.278 r  fw/state[23]_i_1__0/O
                         net (fo=4, estimated)        0.404     9.682    fw/state[23]_i_1__0_n_0
    SLICE_X8Y83          FDRE                                         r  fw/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ethclk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        1.924    23.335    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.426 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, estimated)      1.766    25.192    eth_clk_gen/buf_clk_100mhz_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.774    21.418 r  eth_clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.917    23.335    eth_clk_gen/ethclk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.426 r  eth_clk_gen/clkout1_buf/O
                         net (fo=316, estimated)      1.517    24.943    fw/ethclk
    SLICE_X8Y83          FDRE                                         r  fw/state_reg[1]/C
                         clock pessimism              0.254    25.197    
                         clock uncertainty           -0.082    25.115    
    SLICE_X8Y83          FDRE (Setup_fdre_C_CE)      -0.169    24.946    fw/state_reg[1]
  -------------------------------------------------------------------
                         required time                         24.946    
                         arrival time                          -9.682    
  -------------------------------------------------------------------
                         slack                                 15.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 parse/dInst_reg[sIndex][1]/C
                            (rising edge-triggered cell FDRE clocked by ethclk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            exec/instruction_buffer/BRAM_reg_0_1_48_53/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by ethclk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ethclk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethclk_divider rise@0.000ns - ethclk_divider rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.083%)  route 0.146ns (50.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethclk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        0.854     1.103    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, estimated)      0.669     1.798    eth_clk_gen/buf_clk_100mhz_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.546     0.253 r  eth_clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.851     1.103    eth_clk_gen/ethclk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.129 r  eth_clk_gen/clkout1_buf/O
                         net (fo=316, estimated)      0.592     1.721    parse/ethclk
    SLICE_X5Y78          FDRE                                         r  parse/dInst_reg[sIndex][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.862 r  parse/dInst_reg[sIndex][1]/Q
                         net (fo=2, estimated)        0.146     2.008    exec/instruction_buffer/BRAM_reg_0_1_48_53/DIA0
    SLICE_X2Y78          RAMD32                                       r  exec/instruction_buffer/BRAM_reg_0_1_48_53/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ethclk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        0.899     1.336    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, estimated)      0.941     2.306    eth_clk_gen/buf_clk_100mhz_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.866     0.440 r  eth_clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.895     1.335    eth_clk_gen/ethclk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.364 r  eth_clk_gen/clkout1_buf/O
                         net (fo=316, estimated)      0.864     2.228    exec/instruction_buffer/BRAM_reg_0_1_48_53/WCLK
    SLICE_X2Y78          RAMD32                                       r  exec/instruction_buffer/BRAM_reg_0_1_48_53/RAMA/CLK
                         clock pessimism             -0.469     1.759    
    SLICE_X2Y78          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.906    exec/instruction_buffer/BRAM_reg_0_1_48_53/RAMA
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethclk_divider
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { eth_clk_gen/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    eth_clk_gen/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  eth_clk_gen/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y81      exec/instruction_buffer/BRAM_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y81      exec/instruction_buffer/BRAM_reg_0_1_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ethclk_divider
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.100ns  (required time - arrival time)
  Source:                 exec/instruction_buffer/BRAM_reg_0_1_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by ethclk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            exec/instruction_buffer/ram_data_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - ethclk_divider rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 1.344ns (57.362%)  route 0.999ns (42.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethclk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        2.025     3.507    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, estimated)      1.893     5.496    eth_clk_gen/buf_clk_100mhz_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.009     1.487 r  eth_clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        2.018     3.505    eth_clk_gen/ethclk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.601 r  eth_clk_gen/clkout1_buf/O
                         net (fo=316, estimated)      1.714     5.315    exec/instruction_buffer/BRAM_reg_0_1_0_5/WCLK
    SLICE_X2Y81          RAMD32                                       r  exec/instruction_buffer/BRAM_reg_0_1_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     6.659 r  exec/instruction_buffer/BRAM_reg_0_1_0_5/RAMA/O
                         net (fo=1, estimated)        0.999     7.658    exec/instruction_buffer/ram_data_a0[0]
    SLICE_X6Y81          FDRE                                         r  exec/instruction_buffer/ram_data_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        1.924    13.335    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, estimated)      1.593    15.019    exec/instruction_buffer/buf_clk_100mhz_BUFG
    SLICE_X6Y81          FDRE                                         r  exec/instruction_buffer/ram_data_b_reg[0]/C
                         clock pessimism              0.177    15.196    
                         clock uncertainty           -0.180    15.016    
    SLICE_X6Y81          FDRE (Setup_fdre_C_D)       -0.258    14.758    exec/instruction_buffer/ram_data_b_reg[0]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                  7.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 exec/instruction_buffer/BRAM_reg_0_1_24_29/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by ethclk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            exec/instruction_buffer/ram_data_b_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - ethclk_divider rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.386ns (73.274%)  route 0.141ns (26.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethclk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        0.854     1.103    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, estimated)      0.669     1.798    eth_clk_gen/buf_clk_100mhz_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.546     0.253 r  eth_clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.851     1.103    eth_clk_gen/ethclk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.129 r  eth_clk_gen/clkout1_buf/O
                         net (fo=316, estimated)      0.561     1.690    exec/instruction_buffer/BRAM_reg_0_1_24_29/WCLK
    SLICE_X10Y75         RAMD32                                       r  exec/instruction_buffer/BRAM_reg_0_1_24_29/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.076 r  exec/instruction_buffer/BRAM_reg_0_1_24_29/RAMC_D1/O
                         net (fo=1, estimated)        0.141     2.217    exec/instruction_buffer/ram_data_a0[29]
    SLICE_X8Y75          FDRE                                         r  exec/instruction_buffer/ram_data_b_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        0.899     1.336    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, estimated)      0.829     2.194    exec/instruction_buffer/buf_clk_100mhz_BUFG
    SLICE_X8Y75          FDRE                                         r  exec/instruction_buffer/ram_data_b_reg[29]/C
                         clock pessimism             -0.236     1.958    
                         clock uncertainty            0.180     2.138    
    SLICE_X8Y75          FDRE (Hold_fdre_C_D)         0.064     2.202    exec/instruction_buffer/ram_data_b_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.015    





