#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xedce30 .scope module, "pipeline_overview" "pipeline_overview" 2 4;
 .timescale 0 0;
v0xf81b20_0 .var "clock", 0 0;
v0xf7d530_0 .net "decode_in_alu_out", 31 0, v0xf74f40_0; 1 drivers
v0xf81cb0_0 .net "decode_in_forwardAD", 0 0, v0xf6f6a0_0; 1 drivers
v0xf81d30_0 .net "decode_in_forwardBD", 0 0, v0xf6f7e0_0; 1 drivers
v0xf81db0_0 .net "decode_in_instrD", 31 0, v0xf7f0a0_0; 1 drivers
v0xf81e80_0 .net "decode_in_pc_plus_4", 31 0, v0xf7f1a0_0; 1 drivers
v0xf81f90_0 .net "decode_in_regWriteW", 0 0, v0xf73160_0; 1 drivers
v0xf82010_0 .net "decode_in_write_from_wb", 31 0, v0xf71640_0; 1 drivers
v0xf82170_0 .net "decode_in_write_register", 4 0, v0xf72340_0; 1 drivers
v0xf821f0_0 .net "decode_reg_in_clr", 0 0, L_0xf87390; 1 drivers
v0xf82270_0 .net "decode_reg_in_enable", 0 0, v0xf702a0_0; 1 drivers
v0xf822f0_0 .net "decode_reg_in_instr", 31 0, v0xf7f580_0; 1 drivers
v0xf82370_0 .net "decode_reg_in_pc_plus_4", 31 0, v0xf817d0_0; 1 drivers
v0xf82440_0 .net "execute_in_ALUControlE", 2 0, v0xf78510_0; 1 drivers
v0xf82540_0 .net "execute_in_ALUSrcE", 0 0, v0xf78660_0; 1 drivers
v0xf825c0_0 .net "execute_in_ForwardAE", 1 0, v0xf6f740_0; 1 drivers
v0xf824c0_0 .net "execute_in_ForwardBE", 1 0, v0xf6f890_0; 1 drivers
v0xf826d0_0 .net "execute_in_ForwardExecVal", 31 0, v0xf74090_0; 1 drivers
v0xf827f0_0 .net "execute_in_ForwardMemVal", 31 0, v0xf720f0_0; 1 drivers
v0xf82900_0 .net "execute_in_RdE", 4 0, v0xf78f70_0; 1 drivers
v0xf82750_0 .net "execute_in_RegDstE", 0 0, v0xf79110_0; 1 drivers
v0xf82a30_0 .net "execute_in_RsE", 4 0, v0xf79340_0; 1 drivers
v0xf82980_0 .net "execute_in_RtE", 4 0, v0xf796b0_0; 1 drivers
v0xf82c00_0 .net "execute_in_SignImmE", 31 0, v0xf79820_0; 1 drivers
v0xf82ab0_0 .net "execute_in_reg1", 31 0, v0xf78d90_0; 1 drivers
v0xf82d50_0 .net "execute_in_reg2", 31 0, v0xf78d10_0; 1 drivers
v0xf82c80_0 .net "execute_reg_in_alu_ctrl", 2 0, v0xf7c450_0; 1 drivers
v0xf82eb0_0 .net "execute_reg_in_alu_src", 0 0, v0xf7c4f0_0; 1 drivers
v0xf82dd0_0 .net "execute_reg_in_clr", 0 0, v0xf5d9d0_0; 1 drivers
v0xf83020_0 .net "execute_reg_in_instruction", 31 0, L_0xf86180; 1 drivers
v0xf82f30_0 .net "execute_reg_in_mem_to_reg", 0 0, v0xf7c940_0; 1 drivers
v0xf831a0_0 .net "execute_reg_in_mem_write", 0 0, v0xf7c9c0_0; 1 drivers
v0xf830a0_0 .net "execute_reg_in_rd1", 31 0, v0xf7b7f0_0; 1 drivers
v0xf83120_0 .net "execute_reg_in_rd2", 31 0, v0xf7b8c0_0; 1 drivers
v0xf832b0_0 .net "execute_reg_in_rdE", 4 0, L_0xf86d40; 1 drivers
v0xf834e0_0 .net "execute_reg_in_reg_dst", 0 0, v0xf7caf0_0; 1 drivers
v0xf833c0_0 .net "execute_reg_in_reg_write", 0 0, v0xf7cba0_0; 1 drivers
v0xf83440_0 .net "execute_reg_in_rsD", 4 0, L_0xf86b60; 1 drivers
v0xf836a0_0 .net "execute_reg_in_rtD", 4 0, L_0xf86ca0; 1 drivers
v0xf83720_0 .net "execute_reg_in_sign_immediate", 31 0, v0xf7b0f0_0; 1 drivers
v0xf83560_0 .net "execute_reg_in_syscall", 0 0, v0xf7cc50_0; 1 drivers
v0xf835e0_0 .net "fetch_in_branch", 0 0, L_0xf81450; 1 drivers
v0xf83990_0 .net "fetch_in_branch_addr", 31 0, v0xf7ace0_0; 1 drivers
v0xf83aa0_0 .net "fetch_in_enable", 0 0, v0xf703c0_0; 1 drivers
v0xf837a0_0 .net "fetch_in_jump", 0 0, v0xf7c770_0; 1 drivers
v0xf83c90_0 .net "fetch_in_jump_addr", 31 0, L_0xf86fa0; 1 drivers
v0xf83b20_0 .net "fetch_in_jump_reg", 0 0, v0xf7c7f0_0; 1 drivers
v0xf83e90_0 .net "fetch_in_jump_reg_adddr", 31 0, L_0xf872a0; 1 drivers
v0xf83d10_0 .net "fetch_in_print_string", 0 0, L_0xf878a0; 1 drivers
v0xf83d90_0 .net "fetch_in_string_index", 31 0, v0xf72720_0; 1 drivers
v0xf83e10_0 .net "hazard_in_MemWriteM", 0 0, v0xf75110_0; 1 drivers
v0xf840b0_0 .net "hazard_in_MemtoRegE", 0 0, v0xf78980_0; 1 drivers
v0xf83f10_0 .net "hazard_in_MemtoRegM", 0 0, v0xf752e0_0; 1 drivers
v0xf83f90_0 .net "hazard_in_RegWriteE", 0 0, v0xf79240_0; 1 drivers
v0xf84010_0 .net "hazard_in_RegWriteM", 0 0, v0xf75690_0; 1 drivers
v0xf842f0_0 .net "hazard_in_RegWriteW", 0 0, v0xf73060_0; 1 drivers
v0xf84130_0 .net "hazard_in_RsD", 4 0, L_0xf869b0; 1 drivers
v0xf84200_0 .net "hazard_in_RsE", 4 0, v0xf77bd0_0; 1 drivers
v0xf84550_0 .net "hazard_in_RtD", 4 0, L_0xf86c00; 1 drivers
v0xf845d0_0 .net "hazard_in_RtE", 4 0, v0xf77d50_0; 1 drivers
v0xf84370_0 .net "hazard_in_RtM", 4 0, v0xf74e40_0; 1 drivers
v0xf84440_0 .net "hazard_in_WriteRegE", 4 0, v0xf779d0_0; 1 drivers
v0xf84850_0 .net "hazard_in_WriteRegM", 4 0, L_0xf87450; 1 drivers
v0xf84920_0 .net "hazard_in_WriteRegW", 4 0, L_0xf879d0; 1 drivers
v0xf846a0_0 .net "hazard_in_branchD", 0 0, v0xf7c570_0; 1 drivers
v0xf847b0_0 .net "memory_in_ForwardMM", 0 0, v0xf6f930_0; 1 drivers
v0xf84bc0_0 .net "memory_in_MemToRegM", 0 0, v0xf753e0_0; 1 drivers
v0xf84c40_0 .net "memory_in_MemWriteM", 0 0, v0xf75510_0; 1 drivers
v0xf849a0_0 .net "memory_in_RegWriteM", 0 0, v0xf75710_0; 1 drivers
v0xf84a70_0 .net "memory_in_WriteRegM", 4 0, v0xf75b20_0; 1 drivers
v0xf84b40_0 .net "memory_in_WritedataM", 31 0, v0xf759f0_0; 1 drivers
v0xf84f00_0 .net "memory_in_instruction", 31 0, v0xf75210_0; 1 drivers
v0xf84d10_0 .net "memory_in_resultW", 31 0, v0xf72170_0; 1 drivers
v0xf84d90_0 .net "memory_in_syscall", 0 0, v0xf75850_0; 1 drivers
v0xf84e60_0 .net "memory_reg_in_ALUOutput", 31 0, v0xf75fc0_0; 1 drivers
v0xf851e0_0 .net "memory_reg_in_WriteDataE", 31 0, v0xf78080_0; 1 drivers
v0xf84fd0_0 .net "memory_reg_in_WriteRegE", 4 0, v0xf78100_0; 1 drivers
v0xf850a0_0 .net "memory_reg_in_instruction", 31 0, v0xf788b0_0; 1 drivers
v0xf854e0_0 .net "memory_reg_in_mem_to_reg", 0 0, v0xf78ab0_0; 1 drivers
v0xf85560_0 .net "memory_reg_in_mem_write", 0 0, v0xf78be0_0; 1 drivers
v0xf852b0_0 .net "memory_reg_in_reg_write", 0 0, v0xf792c0_0; 1 drivers
v0xf85380_0 .net "memory_reg_in_syscall", 0 0, v0xf799a0_0; 1 drivers
v0xf85450_0 .net "wb_in_ALUOutW", 31 0, v0xf72ad0_0; 1 drivers
v0xf85880_0 .net "wb_in_MemToRegW", 0 0, v0xf72dd0_0; 1 drivers
v0xf855e0_0 .net "wb_in_ReadDataW", 31 0, v0xf72f90_0; 1 drivers
v0xf85660_0 .net "wb_in_WriteRegW", 4 0, v0xf73440_0; 1 drivers
v0xf85730_0 .net "wb_in_a0", 31 0, v0xf7b400_0; 1 drivers
v0xf85bc0_0 .net "wb_in_a1", 31 0, v0xf7b4a0_0; 1 drivers
v0xf85990_0 .net "wb_in_instruction", 31 0, v0xf72c80_0; 1 drivers
v0xf85a10_0 .net "wb_in_syscall", 0 0, v0xf732a0_0; 1 drivers
v0xf85a90_0 .net "wb_in_v0", 31 0, v0xf7c110_0; 1 drivers
v0xf85f20_0 .net "wb_reg_in_ALUOut", 31 0, L_0xf87540; 1 drivers
v0xf85c40_0 .net "wb_reg_in_MemtoRegM_out", 0 0, L_0xf875a0; 1 drivers
v0xf85cc0_0 .net "wb_reg_in_RD", 31 0, v0xf73dc0_0; 1 drivers
v0xf85d40_0 .net "wb_reg_in_RegWriteW", 0 0, L_0xf87660; 1 drivers
v0xf85dc0_0 .net "wb_reg_in_WriteRegM_out", 4 0, L_0xf873f0; 1 drivers
v0xf85e90_0 .net "wb_reg_in_instruction", 31 0, L_0xf876c0; 1 drivers
RS_0x7fa726c01c18 .resolv tri, L_0xf87600, L_0xf87720, C4<z>, C4<z>;
v0xf86300_0 .net8 "wb_reg_in_syscall", 0 0, RS_0x7fa726c01c18; 2 drivers
S_0xf7f220 .scope module, "fetch_module" "fetch" 2 134, 3 24, S_0xedce30;
 .timescale 0 0;
v0xf80d50_0 .alias "branch", 0 0, v0xf835e0_0;
v0xf80dd0_0 .alias "branch_addr", 31 0, v0xf83990_0;
v0xf80e50_0 .net "clk", 0 0, v0xf81b20_0; 1 drivers
v0xf80ed0_0 .net "constant_four", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0xf80f80_0 .alias "enable", 0 0, v0xf83aa0_0;
v0xf81050_0 .net "if_jump", 31 0, v0xf80980_0; 1 drivers
v0xf81160_0 .alias "instr", 31 0, v0xf822f0_0;
v0xf81230_0 .alias "jump", 0 0, v0xf837a0_0;
v0xf81300_0 .alias "jump_addr", 31 0, v0xf83c90_0;
v0xf813d0_0 .net "jump_or_not", 31 0, v0xf804f0_0; 1 drivers
v0xf814b0_0 .alias "jump_reg", 0 0, v0xf83b20_0;
v0xf81530_0 .alias "jump_reg_addr", 31 0, v0xf83e90_0;
v0xf81600_0 .net "pc", 31 0, v0xf80080_0; 1 drivers
v0xf816d0_0 .net "pc_f", 31 0, v0xf7fc50_0; 1 drivers
v0xf817d0_0 .var "pc_plus_4", 31 0;
v0xf81850_0 .net "pc_plus_4_internal", 31 0, v0xf80b50_0; 1 drivers
v0xf81750_0 .alias "print_string", 0 0, v0xf83d10_0;
v0xf81a00_0 .alias "string_index", 31 0, v0xf83d90_0;
E_0xf7a5d0 .event edge, v0xf80450_0;
S_0xf80a60 .scope module, "plus_4" "adder" 3 57, 4 12, S_0xf7f220;
 .timescale 0 0;
v0xf80b50_0 .var "adder_out", 31 0;
v0xf80c00_0 .alias "in1", 31 0, v0xf816d0_0;
v0xf80cd0_0 .alias "in2", 31 0, v0xf80ed0_0;
S_0xf805a0 .scope module, "jump_reg_mux" "mux" 3 58, 5 13, S_0xf7f220;
 .timescale 0 0;
P_0xf80698 .param/l "SIZE" 5 20, +C4<011111>;
v0xf80760_0 .alias "ctrl", 0 0, v0xf83b20_0;
v0xf80850_0 .alias "input_one", 31 0, v0xf83e90_0;
v0xf808d0_0 .alias "input_zero", 31 0, v0xf83c90_0;
v0xf80980_0 .var "out", 31 0;
E_0xf80710 .event edge, v0xf7c7f0_0, v0xf7dd20_0, v0xf7de70_0;
S_0xf80100 .scope module, "jump_mux" "mux" 3 59, 5 13, S_0xf7f220;
 .timescale 0 0;
P_0xf801f8 .param/l "SIZE" 5 20, +C4<011111>;
v0xf802c0_0 .alias "ctrl", 0 0, v0xf837a0_0;
v0xf803b0_0 .alias "input_one", 31 0, v0xf81050_0;
v0xf80450_0 .alias "input_zero", 31 0, v0xf81850_0;
v0xf804f0_0 .var "out", 31 0;
E_0xf80270 .event edge, v0xf7c770_0, v0xf80450_0, v0xf803b0_0;
S_0xf7fd30 .scope module, "next_pc" "mux" 3 60, 5 13, S_0xf7f220;
 .timescale 0 0;
P_0xf7d718 .param/l "SIZE" 5 20, +C4<011111>;
v0xf7fe90_0 .alias "ctrl", 0 0, v0xf835e0_0;
v0xf7ff10_0 .alias "input_one", 31 0, v0xf83990_0;
v0xf7ffe0_0 .alias "input_zero", 31 0, v0xf813d0_0;
v0xf80080_0 .var "out", 31 0;
E_0xf7fe60 .event edge, v0xf79d20_0, v0xf7ffe0_0, v0xf7ace0_0;
S_0xf7f9b0 .scope module, "so_fetch" "reg_f" 3 61, 6 12, S_0xf7f220;
 .timescale 0 0;
v0xf7faa0_0 .alias "clk", 0 0, v0xf80e50_0;
v0xf7fb20_0 .alias "enable", 0 0, v0xf83aa0_0;
v0xf7fbd0_0 .alias "pc_in", 31 0, v0xf81600_0;
v0xf7fc50_0 .var "pc_out", 31 0;
S_0xf7f310 .scope module, "instr_mem" "instruction_memory" 3 62, 7 15, S_0xf7f220;
 .timescale 0 0;
v0xf7f400_0 .alias "addr", 31 0, v0xf816d0_0;
v0xf7f480_0 .var "character", 7 0;
v0xf7f500_0 .var/i "i", 31 0;
v0xf7f580_0 .var "instruction", 31 0;
v0xf7f600 .array "memory", 4198400 1048576, 31 0;
v0xf7f680_0 .alias "print_string", 0 0, v0xf83d10_0;
v0xf7f700_0 .var "real_addr", 31 0;
v0xf7f780_0 .var "stringIndexUpdate", 31 0;
v0xf7f850_0 .var "stringWord", 31 0;
v0xf7f8d0_0 .alias "string_index", 31 0, v0xf83d90_0;
E_0xf7a870 .event edge, v0xf7f400_0;
E_0xf7a790 .event edge, v0xf72620_0;
S_0xf7edb0 .scope module, "reg_d_module" "reg_d" 2 143, 8 15, S_0xedce30;
 .timescale 0 0;
v0xf7eea0_0 .alias "clk", 0 0, v0xf80e50_0;
v0xf7ef20_0 .alias "clr", 0 0, v0xf821f0_0;
v0xf7efa0_0 .alias "enable", 0 0, v0xf82270_0;
v0xf7f020_0 .alias "instruction_in", 31 0, v0xf822f0_0;
v0xf7f0a0_0 .var "pc_out", 31 0;
v0xf7f120_0 .alias "pc_plus_4_in", 31 0, v0xf82370_0;
v0xf7f1a0_0 .var "pc_plus_4_out", 31 0;
S_0xf798a0 .scope module, "decode_module" "decode" 2 147, 9 54, S_0xedce30;
 .timescale 0 0;
L_0xf7df70 .functor NOT 1, v0xf81b20_0, C4<0>, C4<0>, C4<0>;
L_0xf86180 .functor BUFZ 32, v0xf7f0a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xf872a0 .functor BUFZ 32, L_0xf87170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xf87390 .functor BUFZ 1, L_0xf81450, C4<0>, C4<0>, C4<0>;
v0xf7cd80_0 .net *"_s14", 29 0, L_0xf867e0; 1 drivers
v0xf7ce00_0 .net *"_s16", 1 0, C4<00>; 1 drivers
v0xf7ce80_0 .net *"_s31", 3 0, L_0xf86de0; 1 drivers
v0xf7cf00_0 .net *"_s33", 25 0, L_0xf86e80; 1 drivers
v0xf7cfb0_0 .net *"_s34", 1 0, C4<00>; 1 drivers
v0xf7d030_0 .net *"_s40", 31 0, L_0xf87170; 1 drivers
v0xf7d0b0_0 .alias "a0_out", 31 0, v0xf85730_0;
v0xf7d130_0 .alias "a1_out", 31 0, v0xf85bc0_0;
v0xf7d1b0_0 .alias "alu_ctrl_out", 2 0, v0xf82c80_0;
v0xf7d230_0 .alias "alu_out", 31 0, v0xf7d530_0;
v0xf7d2b0_0 .alias "alu_src_out", 0 0, v0xf82eb0_0;
v0xf7d330_0 .alias "branch_addr_out", 31 0, v0xf83990_0;
v0xf7d3b0_0 .alias "branch_d_out", 0 0, v0xf846a0_0;
v0xf7d430_0 .alias "clk", 0 0, v0xf80e50_0;
v0xf7d5c0_0 .net "equalD_rs_input", 31 0, v0xf7a7c0_0; 1 drivers
v0xf7d640_0 .net "equalD_rt_input", 31 0, v0xf7a2e0_0; 1 drivers
v0xf7d4b0_0 .net "equals_output", 0 0, v0xf79e90_0; 1 drivers
v0xf7d7f0_0 .alias "forwardAD", 0 0, v0xf81cb0_0;
v0xf7d910_0 .alias "forwardBD", 0 0, v0xf81d30_0;
v0xf7d9e0_0 .alias "instrD", 31 0, v0xf81db0_0;
v0xf7d870_0 .net "jal", 0 0, v0xf7c6c0_0; 1 drivers
v0xf7db60_0 .net "jal_address", 31 0, v0xf7a9c0_0; 1 drivers
v0xf7dca0_0 .alias "jr_control_out", 0 0, v0xf83b20_0;
v0xf7dd20_0 .alias "jump_addr_out", 31 0, v0xf83c90_0;
v0xf7dbe0_0 .alias "jump_control_out", 0 0, v0xf837a0_0;
v0xf7de70_0 .alias "jump_reg_addr_out", 31 0, v0xf83e90_0;
v0xf7dda0_0 .net "memRead", 0 0, v0xf7c870_0; 1 drivers
v0xf7dfd0_0 .alias "mem_to_reg_out", 0 0, v0xf82f30_0;
v0xf7def0_0 .alias "mem_write_out", 0 0, v0xf831a0_0;
v0xf7e140_0 .alias "pc_plus_4_decoded", 31 0, v0xf81e80_0;
v0xf7e050_0 .alias "pc_src_out", 0 0, v0xf835e0_0;
v0xf7e2c0_0 .alias "pc_src_to_decode_out", 0 0, v0xf821f0_0;
v0xf7e1c0_0 .alias "rd1_out", 31 0, v0xf830a0_0;
v0xf7e240_0 .alias "rd2_out", 31 0, v0xf83120_0;
v0xf7e460_0 .alias "rde_out", 15 11, v0xf832b0_0;
v0xf7e4e0_0 .alias "regWriteW", 0 0, v0xf81f90_0;
v0xf7e340_0 .alias "regWrite_out", 0 0, v0xf833c0_0;
v0xf7e690_0 .alias "reg_dst_out", 0 0, v0xf834e0_0;
v0xf7e560_0 .alias "rsd_hazard_out", 25 21, v0xf84130_0;
v0xf7e5e0_0 .alias "rsd_out", 25 21, v0xf83440_0;
v0xf7e860_0 .alias "rtd_hazard_out", 20 16, v0xf84550_0;
v0xf7e8e0_0 .alias "rtd_out", 20 16, v0xf836a0_0;
v0xf7e710_0 .alias "sign_immd_out", 31 0, v0xf83720_0;
v0xf7e7e0_0 .alias "syscall_instr_out", 31 0, v0xf83020_0;
v0xf7ead0_0 .alias "syscall_out", 0 0, v0xf83560_0;
v0xf7eba0_0 .alias "v0_out", 31 0, v0xf85a90_0;
v0xf7e960_0 .alias "write_from_wb", 31 0, v0xf82010_0;
v0xf7e9e0_0 .alias "write_register", 4 0, v0xf82170_0;
L_0xf86040 .part v0xf7f0a0_0, 26, 6;
L_0xf860e0 .part v0xf7f0a0_0, 0, 6;
L_0xf86210 .part v0xf7f0a0_0, 21, 5;
L_0xf866a0 .part v0xf7f0a0_0, 16, 5;
L_0xf86740 .part v0xf7f0a0_0, 0, 16;
L_0xf867e0 .part v0xf7b0f0_0, 0, 30;
L_0xf86910 .concat [ 2 30 0 0], C4<00>, L_0xf867e0;
L_0xf869b0 .part v0xf7f0a0_0, 21, 5;
L_0xf86b60 .part v0xf7f0a0_0, 21, 5;
L_0xf86c00 .part v0xf7f0a0_0, 16, 5;
L_0xf86ca0 .part v0xf7f0a0_0, 16, 5;
L_0xf86d40 .part v0xf7f0a0_0, 11, 5;
L_0xf86de0 .part v0xf7f1a0_0, 28, 4;
L_0xf86e80 .part v0xf7f0a0_0, 0, 26;
L_0xf86fa0 .concat [ 2 26 4 0], C4<00>, L_0xf86e80, L_0xf86de0;
L_0xf87170 .array/port v0xf7bb00, v0xf7b7f0_0;
S_0xf7c360 .scope module, "controller" "control" 9 111, 10 24, S_0xf798a0;
 .timescale 0 0;
v0xf7c450_0 .var "aluOp", 2 0;
v0xf7c4f0_0 .var "aluSrc", 0 0;
v0xf7c570_0 .var "branch", 0 0;
v0xf7c640_0 .net "funcCode", 5 0, L_0xf860e0; 1 drivers
v0xf7c6c0_0 .var "jal", 0 0;
v0xf7c770_0 .var "jump", 0 0;
v0xf7c7f0_0 .var "jumpRegister", 0 0;
v0xf7c870_0 .var "memRead", 0 0;
v0xf7c940_0 .var "memToReg", 0 0;
v0xf7c9c0_0 .var "memWrite", 0 0;
v0xf7ca70_0 .net "opcode", 31 26, L_0xf86040; 1 drivers
v0xf7caf0_0 .var "regDst", 0 0;
v0xf7cba0_0 .var "regWrite", 0 0;
v0xf7cc50_0 .var "syscall", 0 0;
E_0xf728e0 .event edge, v0xf7ca70_0, v0xf7c640_0;
S_0xf7b1a0 .scope module, "regs" "registers" 9 112, 11 23, S_0xf798a0;
 .timescale 0 0;
v0xf7b400_0 .var "a0", 31 0;
v0xf7b4a0_0 .var "a1", 31 0;
v0xf7b570_0 .net "clk", 0 0, L_0xf7df70; 1 drivers
v0xf7b610_0 .var/i "i", 31 0;
v0xf7b690_0 .alias "jal", 0 0, v0xf7d870_0;
v0xf7b730_0 .alias "jal_address", 31 0, v0xf7db60_0;
v0xf7b7f0_0 .var "read1", 31 0;
v0xf7b8c0_0 .var "read2", 31 0;
v0xf7b9e0_0 .net "reg1", 25 21, L_0xf86210; 1 drivers
v0xf7ba60_0 .net "reg2", 20 16, L_0xf866a0; 1 drivers
v0xf7bb00 .array "reg_mem", 0 31, 31 0;
v0xf7c090_0 .alias "reg_write", 0 0, v0xf81f90_0;
v0xf7c110_0 .var "v0", 31 0;
v0xf7c190_0 .alias "write_data", 31 0, v0xf82010_0;
v0xf7c2e0_0 .alias "write_reg", 4 0, v0xf82170_0;
E_0xf7b290/0 .event edge, v0xf7b690_0, v0xf7a9c0_0, v0xf73160_0, v0xf71640_0;
v0xf7bb00_0 .array/port v0xf7bb00, 0;
v0xf7bb00_1 .array/port v0xf7bb00, 1;
E_0xf7b290/1 .event edge, v0xf72340_0, v0xf7b9e0_0, v0xf7bb00_0, v0xf7bb00_1;
v0xf7bb00_2 .array/port v0xf7bb00, 2;
v0xf7bb00_3 .array/port v0xf7bb00, 3;
v0xf7bb00_4 .array/port v0xf7bb00, 4;
v0xf7bb00_5 .array/port v0xf7bb00, 5;
E_0xf7b290/2 .event edge, v0xf7bb00_2, v0xf7bb00_3, v0xf7bb00_4, v0xf7bb00_5;
v0xf7bb00_6 .array/port v0xf7bb00, 6;
v0xf7bb00_7 .array/port v0xf7bb00, 7;
v0xf7bb00_8 .array/port v0xf7bb00, 8;
v0xf7bb00_9 .array/port v0xf7bb00, 9;
E_0xf7b290/3 .event edge, v0xf7bb00_6, v0xf7bb00_7, v0xf7bb00_8, v0xf7bb00_9;
v0xf7bb00_10 .array/port v0xf7bb00, 10;
v0xf7bb00_11 .array/port v0xf7bb00, 11;
v0xf7bb00_12 .array/port v0xf7bb00, 12;
v0xf7bb00_13 .array/port v0xf7bb00, 13;
E_0xf7b290/4 .event edge, v0xf7bb00_10, v0xf7bb00_11, v0xf7bb00_12, v0xf7bb00_13;
v0xf7bb00_14 .array/port v0xf7bb00, 14;
v0xf7bb00_15 .array/port v0xf7bb00, 15;
v0xf7bb00_16 .array/port v0xf7bb00, 16;
v0xf7bb00_17 .array/port v0xf7bb00, 17;
E_0xf7b290/5 .event edge, v0xf7bb00_14, v0xf7bb00_15, v0xf7bb00_16, v0xf7bb00_17;
v0xf7bb00_18 .array/port v0xf7bb00, 18;
v0xf7bb00_19 .array/port v0xf7bb00, 19;
v0xf7bb00_20 .array/port v0xf7bb00, 20;
v0xf7bb00_21 .array/port v0xf7bb00, 21;
E_0xf7b290/6 .event edge, v0xf7bb00_18, v0xf7bb00_19, v0xf7bb00_20, v0xf7bb00_21;
v0xf7bb00_22 .array/port v0xf7bb00, 22;
v0xf7bb00_23 .array/port v0xf7bb00, 23;
v0xf7bb00_24 .array/port v0xf7bb00, 24;
v0xf7bb00_25 .array/port v0xf7bb00, 25;
E_0xf7b290/7 .event edge, v0xf7bb00_22, v0xf7bb00_23, v0xf7bb00_24, v0xf7bb00_25;
v0xf7bb00_26 .array/port v0xf7bb00, 26;
v0xf7bb00_27 .array/port v0xf7bb00, 27;
v0xf7bb00_28 .array/port v0xf7bb00, 28;
v0xf7bb00_29 .array/port v0xf7bb00, 29;
E_0xf7b290/8 .event edge, v0xf7bb00_26, v0xf7bb00_27, v0xf7bb00_28, v0xf7bb00_29;
v0xf7bb00_30 .array/port v0xf7bb00, 30;
v0xf7bb00_31 .array/port v0xf7bb00, 31;
E_0xf7b290/9 .event edge, v0xf7bb00_30, v0xf7bb00_31, v0xf7ba60_0;
E_0xf7b290 .event/or E_0xf7b290/0, E_0xf7b290/1, E_0xf7b290/2, E_0xf7b290/3, E_0xf7b290/4, E_0xf7b290/5, E_0xf7b290/6, E_0xf7b290/7, E_0xf7b290/8, E_0xf7b290/9;
S_0xf7aef0 .scope module, "signs" "sign_extend" 9 113, 12 11, S_0xf798a0;
 .timescale 0 0;
v0xf7b030_0 .net "in", 15 0, L_0xf86740; 1 drivers
v0xf7b0f0_0 .var "out", 31 0;
E_0xf7afe0 .event edge, v0xf7b030_0;
S_0xf7ab80 .scope module, "add_for_branch" "adder" 9 114, 4 12, S_0xf798a0;
 .timescale 0 0;
v0xf7ace0_0 .var "adder_out", 31 0;
v0xf7ada0_0 .net "in1", 31 0, L_0xf86910; 1 drivers
v0xf7ae40_0 .alias "in2", 31 0, v0xf81e80_0;
E_0xf7ac70 .event edge, v0xf7ada0_0;
S_0xf7a8a0 .scope module, "add_for_jal" "adder" 9 115, 4 12, S_0xf798a0;
 .timescale 0 0;
v0xf7a9c0_0 .var "adder_out", 31 0;
v0xf7aa40_0 .alias "in1", 31 0, v0xf81e80_0;
v0xf7aae0_0 .net "in2", 31 0, C4<00000000000000000000000000000100>; 1 drivers
E_0xf7a990 .event edge, v0xf7aa40_0;
S_0xf7a390 .scope module, "rd1_mux" "mux" 9 119, 5 13, S_0xf798a0;
 .timescale 0 0;
P_0xf7a488 .param/l "SIZE" 5 20, +C4<011111>;
v0xf7a530_0 .alias "ctrl", 0 0, v0xf81cb0_0;
v0xf7a600_0 .alias "input_one", 31 0, v0xf7d530_0;
v0xf7a710_0 .alias "input_zero", 31 0, v0xf830a0_0;
v0xf7a7c0_0 .var "out", 31 0;
E_0xf7a500 .event edge, v0xf6f6a0_0, v0xf78c90_0, v0xf73b30_0;
S_0xf7a010 .scope module, "rd2_mux" "mux" 9 120, 5 13, S_0xf798a0;
 .timescale 0 0;
P_0xf79508 .param/l "SIZE" 5 20, +C4<011111>;
v0xf7a100_0 .alias "ctrl", 0 0, v0xf81d30_0;
v0xf7a1b0_0 .alias "input_one", 31 0, v0xf7d530_0;
v0xf7a230_0 .alias "input_zero", 31 0, v0xf83120_0;
v0xf7a2e0_0 .var "out", 31 0;
E_0xf797b0 .event edge, v0xf6f7e0_0, v0xf78e10_0, v0xf73b30_0;
S_0xf79da0 .scope module, "branch_logic" "equals" 9 121, 13 11, S_0xf798a0;
 .timescale 0 0;
P_0xf777f8 .param/l "SIZE" 13 21, +C4<011111>;
v0xf79e90_0 .var "equal_inputs", 0 0;
v0xf79f10_0 .alias "input_0", 31 0, v0xf7d5c0_0;
v0xf79f90_0 .alias "input_1", 31 0, v0xf7d640_0;
E_0xf79210 .event edge, v0xf79f10_0, v0xf79f90_0;
S_0xf79b30 .scope module, "branch_and" "and_gate" 9 122, 14 12, S_0xf798a0;
 .timescale 0 0;
L_0xf81450 .functor AND 1, v0xf79e90_0, v0xf7c570_0, C4<1>, C4<1>;
v0xf79c20_0 .alias "a", 0 0, v0xf7d4b0_0;
v0xf79ca0_0 .alias "b", 0 0, v0xf846a0_0;
v0xf79d20_0 .alias "c", 0 0, v0xf835e0_0;
S_0xf783a0 .scope module, "reg_e_module" "reg_e" 2 159, 15 43, S_0xedce30;
 .timescale 0 0;
v0xf78490_0 .alias "alu_ctrl_in", 2 0, v0xf82c80_0;
v0xf78510_0 .var "alu_ctrl_out", 2 0;
v0xf785e0_0 .alias "alu_src_in", 0 0, v0xf82eb0_0;
v0xf78660_0 .var "alu_src_out", 0 0;
v0xf78730_0 .alias "clk", 0 0, v0xf80e50_0;
v0xf787b0_0 .alias "clr", 0 0, v0xf82dd0_0;
v0xf78830_0 .alias "instr_in", 31 0, v0xf83020_0;
v0xf788b0_0 .var "instr_out", 31 0;
v0xf78980_0 .var "mem_to_reg_hazard_out", 0 0;
v0xf78a30_0 .alias "mem_to_reg_in", 0 0, v0xf82f30_0;
v0xf78ab0_0 .var "mem_to_reg_out", 0 0;
v0xf78b60_0 .alias "mem_write_in", 0 0, v0xf831a0_0;
v0xf78be0_0 .var "mem_write_out", 0 0;
v0xf78c90_0 .alias "rd1_in", 31 0, v0xf830a0_0;
v0xf78d90_0 .var "rd1_out", 31 0;
v0xf78e10_0 .alias "rd2_in", 31 0, v0xf83120_0;
v0xf78d10_0 .var "rd2_out", 31 0;
v0xf78f70_0 .var "rde_out", 15 11;
v0xf79090_0 .alias "reg_dst_in", 0 0, v0xf834e0_0;
v0xf79110_0 .var "reg_dst_out", 0 0;
v0xf79240_0 .var "reg_write_hazard_out", 0 0;
v0xf792c0_0 .var "reg_write_out", 0 0;
v0xf79190_0 .alias "regwrite_in", 0 0, v0xf833c0_0;
v0xf79400_0 .alias "rsd_in", 25 21, v0xf83440_0;
v0xf79340_0 .var "rse_out", 25 21;
v0xf79550_0 .alias "rtd_in", 20 16, v0xf836a0_0;
v0xf79480_0 .alias "rte_in", 15 11, v0xf832b0_0;
v0xf796b0_0 .var "rte_out", 20 16;
v0xf795d0_0 .alias "sign_immd_in", 31 0, v0xf83720_0;
v0xf79820_0 .var "sign_immd_out", 31 0;
v0xf79730_0 .alias "syscall_in", 0 0, v0xf83560_0;
v0xf799a0_0 .var "syscall_out", 0 0;
S_0xf75c60 .scope module, "execute_module" "execute" 2 168, 16 3, S_0xedce30;
 .timescale 0 0;
v0xf773a0_0 .alias "ALUControlE", 2 0, v0xf82440_0;
v0xf77450_0 .alias "ALUOutput", 31 0, v0xf84e60_0;
v0xf77520_0 .alias "ALUSrcE", 0 0, v0xf82540_0;
v0xf775a0_0 .alias "ForwardAE", 1 0, v0xf825c0_0;
v0xf776a0_0 .alias "ForwardBE", 1 0, v0xf824c0_0;
v0xf77770_0 .alias "ForwardExecVal", 31 0, v0xf826d0_0;
v0xf77830_0 .net "ForwardHandlingReg2ALU", 31 0, v0xf76970_0; 1 drivers
v0xf77900_0 .alias "ForwardMemVal", 31 0, v0xf827f0_0;
v0xf779d0_0 .var "Hazard_WriteRegE", 4 0;
v0xf77a50_0 .alias "RdE", 4 0, v0xf82900_0;
v0xf77ad0_0 .alias "RegDstE", 0 0, v0xf82750_0;
v0xf77b50_0 .alias "RsE", 4 0, v0xf82a30_0;
v0xf77bd0_0 .var "RsEHazard", 4 0;
v0xf77c50_0 .alias "RtE", 4 0, v0xf82980_0;
v0xf77d50_0 .var "RtEHazard", 4 0;
v0xf77dd0_0 .alias "SignImmE", 31 0, v0xf82c00_0;
v0xf77cd0_0 .net "SrcAE", 31 0, v0xf76ec0_0; 1 drivers
v0xf77f60_0 .net "SrcBE", 31 0, v0xf763e0_0; 1 drivers
v0xf78080_0 .var "WriteDataE", 31 0;
v0xf78100_0 .var "WriteRegE", 4 0;
v0xf77fe0_0 .net "WriteRegE_internal", 4 0, v0xf772f0_0; 1 drivers
v0xf78230_0 .alias "reg1", 31 0, v0xf82ab0_0;
v0xf781b0_0 .alias "reg2", 31 0, v0xf82d50_0;
E_0xf75a70 .event edge, v0xf76340_0, v0xf772f0_0, v0xf77b50_0, v0xf74b00_0;
S_0xf76f40 .scope module, "MuxWriteRegE" "mux" 16 53, 5 13, S_0xf75c60;
 .timescale 0 0;
P_0xf77038 .param/l "SIZE" 5 20, +C4<0100>;
v0xf770e0_0 .alias "ctrl", 0 0, v0xf82750_0;
v0xf771a0_0 .alias "input_one", 4 0, v0xf82900_0;
v0xf77240_0 .alias "input_zero", 4 0, v0xf82980_0;
v0xf772f0_0 .var "out", 4 0;
E_0xf770b0 .event edge, v0xf770e0_0, v0xf74b00_0, v0xf771a0_0;
S_0xf76a20 .scope module, "Mux3SrcAE" "mux3" 16 54, 17 14, S_0xf75c60;
 .timescale 0 0;
P_0xf76b18 .param/l "SIZE" 17 22, +C4<011111>;
v0xf76bf0_0 .alias "ctrl", 1 0, v0xf825c0_0;
v0xf76ca0_0 .alias "input_00", 31 0, v0xf82ab0_0;
v0xf76d20_0 .alias "input_01", 31 0, v0xf827f0_0;
v0xf76df0_0 .alias "input_10", 31 0, v0xf826d0_0;
v0xf76ec0_0 .var "out", 31 0;
E_0xf76b90 .event edge, v0xf6f740_0, v0xf76ca0_0, v0xf720f0_0, v0xf74090_0;
S_0xf764c0 .scope module, "Mux3SrcBe" "mux3" 16 55, 17 14, S_0xf75c60;
 .timescale 0 0;
P_0xf765b8 .param/l "SIZE" 17 22, +C4<011111>;
v0xf76690_0 .alias "ctrl", 1 0, v0xf824c0_0;
v0xf76760_0 .alias "input_00", 31 0, v0xf82d50_0;
v0xf767e0_0 .alias "input_01", 31 0, v0xf827f0_0;
v0xf76890_0 .alias "input_10", 31 0, v0xf826d0_0;
v0xf76970_0 .var "out", 31 0;
E_0xf76630 .event edge, v0xf6f890_0, v0xf76760_0, v0xf720f0_0, v0xf74090_0;
S_0xf760a0 .scope module, "MuxSrcBE" "mux" 16 56, 5 13, S_0xf75c60;
 .timescale 0 0;
P_0xf74318 .param/l "SIZE" 5 20, +C4<011111>;
v0xf76200_0 .alias "ctrl", 0 0, v0xf82540_0;
v0xf762a0_0 .alias "input_one", 31 0, v0xf82c00_0;
v0xf76340_0 .alias "input_zero", 31 0, v0xf77830_0;
v0xf763e0_0 .var "out", 31 0;
E_0xf761d0 .event edge, v0xf76200_0, v0xf76340_0, v0xf762a0_0;
S_0xf75d50 .scope module, "ALUE" "alu" 16 57, 18 14, S_0xf75c60;
 .timescale 0 0;
v0xf75e40_0 .alias "aluop", 2 0, v0xf82440_0;
v0xf75ec0_0 .alias "read_data1", 31 0, v0xf77cd0_0;
v0xf75f40_0 .alias "read_data2", 31 0, v0xf77f60_0;
v0xf75fc0_0 .var "result", 31 0;
E_0xf75ad0 .event edge, v0xf75e40_0, v0xf75ec0_0, v0xf75f40_0;
S_0xf74d50 .scope module, "reg_m_module" "reg_m" 2 175, 19 30, S_0xedce30;
 .timescale 0 0;
v0xf74b00_0 .alias "RtE", 4 0, v0xf82980_0;
v0xf74e40_0 .var "RtM", 4 0;
v0xf74ec0_0 .alias "alu_output_in", 31 0, v0xf84e60_0;
v0xf74f40_0 .var "alu_output_out", 31 0;
v0xf75040_0 .alias "clk", 0 0, v0xf80e50_0;
v0xf75110_0 .var "hazard_in_MemWriteM", 0 0;
v0xf75190_0 .alias "instr_in", 31 0, v0xf850a0_0;
v0xf75210_0 .var "instr_out", 31 0;
v0xf752e0_0 .var "mem_to_reg_hazard_out", 0 0;
v0xf75360_0 .alias "mem_to_reg_in", 0 0, v0xf854e0_0;
v0xf753e0_0 .var "mem_to_reg_out", 0 0;
v0xf75490_0 .alias "mem_write_in", 0 0, v0xf85560_0;
v0xf75510_0 .var "mem_write_out", 0 0;
v0xf75590_0 .alias "regwrite_in", 0 0, v0xf852b0_0;
v0xf75690_0 .var "regwrite_m_hazard_out", 0 0;
v0xf75710_0 .var "regwrite_out", 0 0;
v0xf75610_0 .alias "syscall_in", 0 0, v0xf85380_0;
v0xf75850_0 .var "syscall_out", 0 0;
v0xf75970_0 .alias "write_data_in", 31 0, v0xf851e0_0;
v0xf759f0_0 .var "write_data_out", 31 0;
v0xf758d0_0 .alias "write_reg_in", 4 0, v0xf84fd0_0;
v0xf75b20_0 .var "write_reg_out", 4 0;
S_0xf73550 .scope module, "memory_module" "memory" 2 183, 20 31, S_0xedce30;
 .timescale 0 0;
L_0xf873f0 .functor BUFZ 5, v0xf75b20_0, C4<00000>, C4<00000>, C4<00000>;
L_0xf87450 .functor BUFZ 5, v0xf75b20_0, C4<00000>, C4<00000>, C4<00000>;
L_0xf87540 .functor BUFZ 32, v0xf74f40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xf875a0 .functor BUFZ 1, v0xf753e0_0, C4<0>, C4<0>, C4<0>;
L_0xf87600 .functor BUFZ 1, v0xf75850_0, C4<0>, C4<0>, C4<0>;
L_0xf87660 .functor BUFZ 1, v0xf75710_0, C4<0>, C4<0>, C4<0>;
L_0xf876c0 .functor BUFZ 32, v0xf75210_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xf87720 .functor BUFZ 1, v0xf75850_0, C4<0>, C4<0>, C4<0>;
v0xf73f30_0 .alias "ALUOutM", 31 0, v0xf7d530_0;
v0xf73fe0_0 .alias "ALUOutW", 31 0, v0xf85f20_0;
v0xf74090_0 .var "ALUOut_forwarded", 31 0;
v0xf74110_0 .alias "ForwardMM", 0 0, v0xf847b0_0;
v0xf74210_0 .alias "MemToRegM", 0 0, v0xf84bc0_0;
v0xf74290_0 .alias "MemWriteM", 0 0, v0xf84c40_0;
v0xf74350_0 .alias "MemtoRegM_out", 0 0, v0xf85c40_0;
v0xf743d0_0 .alias "RD", 31 0, v0xf85cc0_0;
v0xf744f0_0 .alias "RegWriteM", 0 0, v0xf849a0_0;
v0xf74570_0 .alias "RegWriteW", 0 0, v0xf85d40_0;
v0xf745f0_0 .alias "ResultW", 31 0, v0xf84d10_0;
v0xf74670_0 .alias "WriteDataM", 31 0, v0xf84b40_0;
v0xf746f0_0 .net "WriteDataMuxOut", 31 0, v0xf73940_0; 1 drivers
v0xf747c0_0 .alias "WriteRegM", 4 0, v0xf84a70_0;
v0xf748c0_0 .alias "WriteRegM_out", 4 0, v0xf85dc0_0;
v0xf74940_0 .alias "WriteRegM_out_hazard", 4 0, v0xf84850_0;
v0xf74840_0 .alias "instruction", 31 0, v0xf84f00_0;
v0xf74a80_0 .alias "instruction_out", 31 0, v0xf85e90_0;
v0xf74ba0_0 .alias "syscall", 0 0, v0xf84d90_0;
v0xf74c20_0 .alias "syscall_out", 0 0, v0xf86300_0;
E_0xf71f30 .event edge, v0xf73b30_0;
S_0xf739f0 .scope module, "my_data_memory" "data_memory" 20 57, 21 13, S_0xf73550;
 .timescale 0 0;
v0xf73b30_0 .alias "address", 31 0, v0xf7d530_0;
v0xf73bf0 .array "data_mem", 2147483644 2147418112, 31 0;
v0xf73c70_0 .var/i "i", 31 0;
v0xf73d10_0 .alias "mem_write", 0 0, v0xf84c40_0;
v0xf73dc0_0 .var "read_data", 31 0;
v0xf73e70_0 .alias "write_data", 31 0, v0xf746f0_0;
E_0xf73ae0 .event edge, v0xf72ea0_0, v0xf73b30_0, v0xf73d10_0;
S_0xf73660 .scope module, "forwardMM_mux" "mux" 20 58, 5 13, S_0xf73550;
 .timescale 0 0;
P_0xf71c78 .param/l "SIZE" 5 20, +C4<011111>;
v0xf73320_0 .alias "ctrl", 0 0, v0xf847b0_0;
v0xf73810_0 .alias "input_one", 31 0, v0xf84d10_0;
v0xf738c0_0 .alias "input_zero", 31 0, v0xf84b40_0;
v0xf73940_0 .var "out", 31 0;
E_0xf72c50 .event edge, v0xf6f930_0, v0xf738c0_0, v0xf72170_0;
S_0xf72910 .scope module, "reg_w_module" "reg_w" 2 190, 22 23, S_0xedce30;
 .timescale 0 0;
v0xf72a30_0 .alias "ALU_outM_in", 31 0, v0xf85f20_0;
v0xf72ad0_0 .var "ALU_out_w_out", 31 0;
v0xf72b50_0 .alias "clk", 0 0, v0xf80e50_0;
v0xf72bd0_0 .alias "instruction_in", 31 0, v0xf85e90_0;
v0xf72c80_0 .var "instruction_out", 31 0;
v0xf72d50_0 .alias "mem_to_reg_in", 0 0, v0xf85c40_0;
v0xf72dd0_0 .var "mem_to_reg_out", 0 0;
v0xf72ea0_0 .alias "rd_data_mem_in", 31 0, v0xf85cc0_0;
v0xf72f90_0 .var "read_data_w_out", 31 0;
v0xf73060_0 .var "regwrite_hazard_out", 0 0;
v0xf730e0_0 .alias "regwrite_in", 0 0, v0xf85d40_0;
v0xf73160_0 .var "regwrite_out", 0 0;
v0xf73200_0 .alias "syscall_in", 0 0, v0xf86300_0;
v0xf732a0_0 .var "syscall_out", 0 0;
v0xf733a0_0 .alias "write_regM_in", 4 0, v0xf85dc0_0;
v0xf73440_0 .var "write_regW_out", 4 0;
E_0xf72a00 .event posedge, v0xf70f00_0;
S_0xf711c0 .scope module, "wb_module" "writeback" 2 197, 23 18, S_0xedce30;
 .timescale 0 0;
L_0xf879d0 .functor BUFZ 5, v0xf73440_0, C4<00000>, C4<00000>, C4<00000>;
v0xf71e10_0 .alias "ALUOutW", 31 0, v0xf85450_0;
v0xf71eb0_0 .alias "MemToRegW", 0 0, v0xf85880_0;
v0xf71f60_0 .alias "ReadDataW", 31 0, v0xf855e0_0;
v0xf72010_0 .alias "ResultW", 31 0, v0xf82010_0;
v0xf720f0_0 .var "ResultW_forwarded", 31 0;
v0xf72170_0 .var "ResultW_forwardedMM", 31 0;
v0xf721f0_0 .alias "WriteRegW", 4 0, v0xf85660_0;
v0xf72270_0 .alias "WriteRegW_out", 4 0, v0xf84920_0;
v0xf72340_0 .var "WriteRegW_out_toRegisters", 4 0;
v0xf723c0_0 .net *"_s0", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0xf72440_0 .alias "a0", 31 0, v0xf85730_0;
v0xf724c0_0 .alias "a1", 31 0, v0xf85bc0_0;
v0xf72570_0 .alias "instruction_in", 31 0, v0xf85990_0;
v0xf72620_0 .alias "print_string", 0 0, v0xf83d10_0;
v0xf72720_0 .var "string_index", 31 0;
v0xf727a0_0 .alias "syscall_in", 0 0, v0xf85a10_0;
v0xf726a0_0 .alias "v0", 31 0, v0xf85a90_0;
E_0xf6f860 .event edge, v0xf721f0_0, v0xf71640_0, v0xf718a0_0;
L_0xf878a0 .cmp/eq 32, v0xf7c110_0, C4<00000000000000000000000000000100>;
S_0xf716f0 .scope module, "my_sys_call" "system_call" 23 42, 24 16, S_0xf711c0;
 .timescale 0 0;
v0xf718a0_0 .alias "a0", 31 0, v0xf85730_0;
v0xf71960_0 .alias "a1", 31 0, v0xf85bc0_0;
v0xf71a00_0 .var/i "clk_counter", 31 0;
v0xf71aa0_0 .alias "instruction", 31 0, v0xf85990_0;
v0xf71b50_0 .var/i "num_instructions", 31 0;
v0xf71bf0_0 .alias "syscall_control", 0 0, v0xf85a10_0;
v0xf71cd0_0 .var/real "time_var", 0 0;
v0xf71d70_0 .alias "v0", 31 0, v0xf85a90_0;
E_0xf717e0 .event edge, v0xf71aa0_0;
E_0xf71850 .event posedge, v0xf71bf0_0;
S_0xf712b0 .scope module, "my_mux" "mux" 23 43, 5 13, S_0xf711c0;
 .timescale 0 0;
P_0xf6f9b8 .param/l "SIZE" 5 20, +C4<011111>;
v0xf71440_0 .alias "ctrl", 0 0, v0xf85880_0;
v0xf71500_0 .alias "input_one", 31 0, v0xf855e0_0;
v0xf715a0_0 .alias "input_zero", 31 0, v0xf85450_0;
v0xf71640_0 .var "out", 31 0;
E_0xf70db0 .event edge, v0xf71440_0, v0xf715a0_0, v0xf71500_0;
S_0xeb2600 .scope module, "hazard_module" "hazard" 2 204, 25 33, S_0xedce30;
 .timescale 0 0;
L_0xf87a30 .functor AND 1, v0xf7c570_0, v0xf79240_0, C4<1>, C4<1>;
L_0xf87d80 .functor OR 1, L_0xf87a90, L_0xf87bc0, C4<0>, C4<0>;
L_0xf87de0 .functor AND 1, L_0xf87a30, L_0xf87d80, C4<1>, C4<1>;
L_0xf87e40 .functor AND 1, v0xf7c570_0, v0xf752e0_0, C4<1>, C4<1>;
L_0xf88070 .functor OR 1, L_0xf87ea0, L_0xf87fd0, C4<0>, C4<0>;
L_0xf880d0 .functor AND 1, L_0xf87e40, L_0xf88070, C4<1>, C4<1>;
L_0xf881d0 .functor OR 1, L_0xf87de0, L_0xf880d0, C4<0>, C4<0>;
L_0xf884a0 .functor OR 1, L_0xf882d0, L_0xf88370, C4<0>, C4<0>;
L_0xf885a0 .functor AND 1, L_0xf884a0, v0xf78980_0, C4<1>, C4<1>;
v0xf5d9d0_0 .var "FlushE", 0 0;
v0xf6f6a0_0 .var "ForwardAD", 0 0;
v0xf6f740_0 .var "ForwardAE", 1 0;
v0xf6f7e0_0 .var "ForwardBD", 0 0;
v0xf6f890_0 .var "ForwardBE", 1 0;
v0xf6f930_0 .var "ForwardMM", 0 0;
v0xf6fa10_0 .alias "MemToRegE", 0 0, v0xf840b0_0;
v0xf6fab0_0 .alias "MemToRegM", 0 0, v0xf83f10_0;
v0xf6fba0_0 .alias "MemWriteM", 0 0, v0xf83e10_0;
v0xf6fc40_0 .alias "RegWriteE", 0 0, v0xf83f90_0;
v0xf6fd40_0 .alias "RegWriteM", 0 0, v0xf84010_0;
v0xf6fde0_0 .alias "RegWriteW", 0 0, v0xf842f0_0;
v0xf6fef0_0 .alias "RsD", 4 0, v0xf84130_0;
v0xf6ff90_0 .alias "RsE", 4 0, v0xf84200_0;
v0xf700b0_0 .alias "RtD", 4 0, v0xf84550_0;
v0xf70150_0 .alias "RtE", 4 0, v0xf845d0_0;
v0xf70010_0 .alias "RtM", 4 0, v0xf84370_0;
v0xf702a0_0 .var "StallD", 0 0;
v0xf703c0_0 .var "StallF", 0 0;
v0xf70440_0 .alias "WriteRegE", 4 0, v0xf84440_0;
v0xf70320_0 .alias "WriteRegM", 4 0, v0xf84850_0;
v0xf70570_0 .alias "WriteRegW", 4 0, v0xf84920_0;
v0xf704c0_0 .net *"_s0", 0 0, L_0xf87a30; 1 drivers
v0xf706b0_0 .net *"_s10", 0 0, L_0xf87e40; 1 drivers
v0xf70610_0 .net *"_s12", 0 0, L_0xf87ea0; 1 drivers
v0xf70800_0 .net *"_s14", 0 0, L_0xf87fd0; 1 drivers
v0xf70750_0 .net *"_s16", 0 0, L_0xf88070; 1 drivers
v0xf70960_0 .net *"_s18", 0 0, L_0xf880d0; 1 drivers
v0xf708a0_0 .net *"_s2", 0 0, L_0xf87a90; 1 drivers
v0xf70ad0_0 .net *"_s22", 0 0, L_0xf882d0; 1 drivers
v0xf709e0_0 .net *"_s24", 0 0, L_0xf88370; 1 drivers
v0xf70c50_0 .net *"_s26", 0 0, L_0xf884a0; 1 drivers
v0xf70b50_0 .net *"_s4", 0 0, L_0xf87bc0; 1 drivers
v0xf70de0_0 .net *"_s6", 0 0, L_0xf87d80; 1 drivers
v0xf70cd0_0 .net *"_s8", 0 0, L_0xf87de0; 1 drivers
v0xf70f80_0 .alias "branchD", 0 0, v0xf846a0_0;
v0xf70e60_0 .net "branchStall", 0 0, L_0xf881d0; 1 drivers
v0xf70f00_0 .alias "clk", 0 0, v0xf80e50_0;
v0xf71140_0 .net "lwStall", 0 0, L_0xf885a0; 1 drivers
E_0xf2f2b0/0 .event edge, v0xf6ff90_0, v0xf70320_0, v0xf6fd40_0, v0xf70570_0;
E_0xf2f2b0/1 .event edge, v0xf6fde0_0, v0xf70150_0, v0xf6fef0_0, v0xf700b0_0;
E_0xf2f2b0/2 .event edge, v0xf70e60_0, v0xf71140_0, v0xf70010_0, v0xf6fba0_0;
E_0xf2f2b0 .event/or E_0xf2f2b0/0, E_0xf2f2b0/1, E_0xf2f2b0/2;
L_0xf87a90 .cmp/eq 5, v0xf779d0_0, L_0xf869b0;
L_0xf87bc0 .cmp/eq 5, v0xf779d0_0, L_0xf86c00;
L_0xf87ea0 .cmp/eq 5, L_0xf87450, L_0xf869b0;
L_0xf87fd0 .cmp/eq 5, L_0xf87450, L_0xf86c00;
L_0xf882d0 .cmp/eq 5, L_0xf869b0, v0xf77d50_0;
L_0xf88370 .cmp/eq 5, L_0xf86c00, v0xf77d50_0;
    .scope S_0xf80a60;
T_0 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf80b50_0, 0, 0;
    %end;
    .thread T_0;
    .scope S_0xf80a60;
T_1 ;
    %wait E_0xf7a870;
    %load/v 8, v0xf80c00_0, 32;
    %load/v 40, v0xf80cd0_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf80b50_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xf805a0;
T_2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf80980_0, 0, 0;
    %end;
    .thread T_2;
    .scope S_0xf805a0;
T_3 ;
    %wait E_0xf80710;
    %load/v 8, v0xf80760_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_3.0, 8;
    %load/v 9, v0xf808d0_0, 32;
    %jmp/1  T_3.2, 8;
T_3.0 ; End of true expr.
    %load/v 41, v0xf80850_0, 32;
    %jmp/0  T_3.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_3.2;
T_3.1 ;
    %mov 9, 41, 32; Return false value
T_3.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf80980_0, 0, 9;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xf80100;
T_4 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf804f0_0, 0, 0;
    %end;
    .thread T_4;
    .scope S_0xf80100;
T_5 ;
    %wait E_0xf80270;
    %load/v 8, v0xf802c0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_5.0, 8;
    %load/v 9, v0xf80450_0, 32;
    %jmp/1  T_5.2, 8;
T_5.0 ; End of true expr.
    %load/v 41, v0xf803b0_0, 32;
    %jmp/0  T_5.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_5.2;
T_5.1 ;
    %mov 9, 41, 32; Return false value
T_5.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf804f0_0, 0, 9;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xf7fd30;
T_6 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf80080_0, 0, 0;
    %end;
    .thread T_6;
    .scope S_0xf7fd30;
T_7 ;
    %wait E_0xf7fe60;
    %load/v 8, v0xf7fe90_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_7.0, 8;
    %load/v 9, v0xf7ffe0_0, 32;
    %jmp/1  T_7.2, 8;
T_7.0 ; End of true expr.
    %load/v 41, v0xf7ff10_0, 32;
    %jmp/0  T_7.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_7.2;
T_7.1 ;
    %mov 9, 41, 32; Return false value
T_7.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf80080_0, 0, 9;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xf7f9b0;
T_8 ;
    %movi 8, 4194336, 32;
    %set/v v0xf7fc50_0, 8, 32;
    %end;
    .thread T_8;
    .scope S_0xf7f9b0;
T_9 ;
    %wait E_0xf72a00;
    %load/v 8, v0xf7fb20_0, 1;
    %jmp/0xz  T_9.0, 8;
    %load/v 8, v0xf7fbd0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf7fc50_0, 0, 8;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xf7f310;
T_10 ;
    %set/v v0xf7f480_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_0xf7f310;
T_11 ;
    %wait E_0xf7a790;
    %load/v 8, v0xf7f680_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_11.0, 4;
    %movi 8, 1, 8;
    %set/v v0xf7f480_0, 8, 8;
    %load/v 8, v0xf7f8d0_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 32;
    %set/v v0xf7f780_0, 8, 32;
T_11.2 ;
    %load/v 8, v0xf7f480_0, 8;
    %mov 16, 0, 1;
    %cmpi/u 8, 0, 9;
    %inv 4, 1;
    %jmp/0xz T_11.3, 4;
    %load/v 40, v0xf7f780_0, 32;
    %mov 72, 0, 1;
    %subi 40, 1048576, 33;
    %ix/get/s 3, 40, 33;
    %load/av 8, v0xf7f600, 32;
    %set/v v0xf7f850_0, 8, 32;
    %movi 8, 3, 32;
    %set/v v0xf7f500_0, 8, 32;
T_11.4 ;
    %load/v 8, v0xf7f500_0, 32;
    %cmp/s 0, 8, 32;
    %or 5, 4, 1;
    %jmp/0xz T_11.5, 5;
    %load/v 8, v0xf7f500_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/1 T_11.6, 6;
    %cmpi/u 8, 1, 32;
    %jmp/1 T_11.7, 6;
    %cmpi/u 8, 2, 32;
    %jmp/1 T_11.8, 6;
    %cmpi/u 8, 3, 32;
    %jmp/1 T_11.9, 6;
    %jmp T_11.10;
T_11.6 ;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.11, 4;
    %load/x1p 8, v0xf7f850_0, 8;
    %jmp T_11.12;
T_11.11 ;
    %mov 8, 2, 8;
T_11.12 ;
; Save base=8 wid=8 in lookaside.
    %set/v v0xf7f480_0, 8, 8;
    %jmp T_11.10;
T_11.7 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.13, 4;
    %load/x1p 8, v0xf7f850_0, 8;
    %jmp T_11.14;
T_11.13 ;
    %mov 8, 2, 8;
T_11.14 ;
; Save base=8 wid=8 in lookaside.
    %set/v v0xf7f480_0, 8, 8;
    %jmp T_11.10;
T_11.8 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.15, 4;
    %load/x1p 8, v0xf7f850_0, 8;
    %jmp T_11.16;
T_11.15 ;
    %mov 8, 2, 8;
T_11.16 ;
; Save base=8 wid=8 in lookaside.
    %set/v v0xf7f480_0, 8, 8;
    %jmp T_11.10;
T_11.9 ;
    %load/v 8, v0xf7f850_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %set/v v0xf7f480_0, 8, 8;
    %jmp T_11.10;
T_11.10 ;
    %load/v 8, v0xf7f480_0, 8;
    %mov 16, 0, 1;
    %cmpi/u 8, 0, 9;
    %inv 4, 1;
    %jmp/0xz  T_11.17, 4;
    %vpi_call 7 47 "$write", "%c", v0xf7f480_0;
T_11.17 ;
    %load/v 8, v0xf7f500_0, 32;
    %subi 8, 1, 32;
    %set/v v0xf7f500_0, 8, 32;
    %jmp T_11.4;
T_11.5 ;
    %load/v 8, v0xf7f780_0, 32;
    %mov 40, 0, 1;
    %addi 8, 1, 33;
    %set/v v0xf7f780_0, 8, 32;
    %jmp T_11.2;
T_11.3 ;
T_11.0 ;
    %vpi_call 7 52 "$write", "\012";
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0xf7f310;
T_12 ;
    %wait E_0xf7a870;
    %load/v 8, v0xf7f400_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %set/v v0xf7f580_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0xf7f400_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 32;
    %set/v v0xf7f700_0, 8, 32;
    %load/v 40, v0xf7f700_0, 32;
    %mov 72, 0, 1;
    %subi 40, 1048576, 33;
    %ix/get/s 3, 40, 33;
    %load/av 8, v0xf7f600, 32;
    %set/v v0xf7f580_0, 8, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0xf7f310;
T_13 ;
    %movi 8, 1048576, 32;
    %set/v v0xf7f500_0, 8, 32;
T_13.0 ;
    %load/v 8, v0xf7f500_0, 32;
    %movi 40, 1052672, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz T_13.1, 5;
    %load/v 8, v0xf7f500_0, 32;
    %mov 40, 39, 1;
    %subi 8, 1048576, 33;
    %ix/get/s 3, 8, 33;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0xf7f600, 0, 32;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0xf7f500_0, 32;
    %set/v v0xf7f500_0, 8, 32;
    %jmp T_13.0;
T_13.1 ;
    %vpi_call 7 73 "$readmemh", "hello.v", v0xf7f600;
    %end;
    .thread T_13;
    .scope S_0xf7f220;
T_14 ;
    %movi 8, 4194336, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf817d0_0, 0, 8;
    %end;
    .thread T_14;
    .scope S_0xf7f220;
T_15 ;
    %wait E_0xf7a5d0;
    %load/v 8, v0xf81850_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf817d0_0, 0, 8;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0xf7edb0;
T_16 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf7f0a0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf7f1a0_0, 0, 0;
    %end;
    .thread T_16;
    .scope S_0xf7edb0;
T_17 ;
    %wait E_0xf72a00;
    %load/v 8, v0xf7ef20_0, 1;
    %jmp/0xz  T_17.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf7f0a0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf7f1a0_0, 0, 0;
T_17.0 ;
    %load/v 8, v0xf7efa0_0, 1;
    %jmp/0xz  T_17.2, 8;
    %load/v 8, v0xf7f020_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf7f0a0_0, 0, 8;
    %load/v 8, v0xf7f120_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf7f1a0_0, 0, 8;
T_17.2 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0xf7c360;
T_18 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf7caf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf7c770_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf7c6c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf7c7f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf7c570_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf7c870_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf7c940_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0xf7c450_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf7c9c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf7c4f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf7cba0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf7cc50_0, 0, 0;
    %end;
    .thread T_18;
    .scope S_0xf7c360;
T_19 ;
    %wait E_0xf728e0;
    %load/v 8, v0xf7ca70_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf7caf0_0, 0, 8;
    %load/v 8, v0xf7ca70_0, 6;
    %cmpi/u 8, 2, 6;
    %mov 8, 4, 1;
    %load/v 9, v0xf7ca70_0, 6;
    %cmpi/u 9, 3, 6;
    %or 8, 4, 1;
    %load/v 9, v0xf7ca70_0, 6;
    %cmpi/u 9, 0, 6;
    %mov 9, 4, 1;
    %load/v 10, v0xf7c640_0, 6;
    %cmpi/u 10, 8, 6;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0  T_19.0, 8;
    %mov 9, 1, 1;
    %jmp/1  T_19.2, 8;
T_19.0 ; End of true expr.
    %jmp/0  T_19.1, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_19.2;
T_19.1 ;
    %mov 9, 0, 1; Return false value
T_19.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf7c770_0, 0, 9;
    %load/v 8, v0xf7ca70_0, 6;
    %cmpi/u 8, 3, 6;
    %mov 8, 4, 1;
    %jmp/0  T_19.3, 8;
    %mov 9, 1, 1;
    %jmp/1  T_19.5, 8;
T_19.3 ; End of true expr.
    %jmp/0  T_19.4, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_19.5;
T_19.4 ;
    %mov 9, 0, 1; Return false value
T_19.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf7c6c0_0, 0, 9;
    %load/v 8, v0xf7ca70_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0xf7c640_0, 6;
    %cmpi/u 9, 8, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf7c7f0_0, 0, 8;
    %load/v 8, v0xf7ca70_0, 6;
    %cmpi/u 8, 4, 6;
    %mov 8, 4, 1;
    %load/v 9, v0xf7ca70_0, 6;
    %cmpi/u 9, 5, 6;
    %or 8, 4, 1;
    %jmp/0  T_19.6, 8;
    %mov 9, 1, 1;
    %jmp/1  T_19.8, 8;
T_19.6 ; End of true expr.
    %jmp/0  T_19.7, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_19.8;
T_19.7 ;
    %mov 9, 0, 1; Return false value
T_19.8 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf7c570_0, 0, 9;
    %load/v 8, v0xf7ca70_0, 6;
    %cmpi/u 8, 35, 6;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf7c870_0, 0, 8;
    %load/v 8, v0xf7ca70_0, 6;
    %cmpi/u 8, 35, 6;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf7c940_0, 0, 8;
    %load/v 8, v0xf7ca70_0, 6;
    %cmpi/u 8, 43, 6;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf7c9c0_0, 0, 8;
    %load/v 8, v0xf7ca70_0, 6;
    %cmpi/u 8, 8, 6;
    %mov 8, 4, 1;
    %load/v 9, v0xf7ca70_0, 6;
    %cmpi/u 9, 9, 6;
    %or 8, 4, 1;
    %load/v 9, v0xf7ca70_0, 6;
    %cmpi/u 9, 13, 6;
    %or 8, 4, 1;
    %load/v 9, v0xf7ca70_0, 6;
    %cmpi/u 9, 35, 6;
    %or 8, 4, 1;
    %load/v 9, v0xf7ca70_0, 6;
    %cmpi/u 9, 43, 6;
    %or 8, 4, 1;
    %load/v 9, v0xf7ca70_0, 6;
    %cmpi/u 9, 15, 6;
    %or 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf7c4f0_0, 0, 8;
    %load/v 8, v0xf7ca70_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0xf7ca70_0, 6;
    %cmpi/u 9, 8, 6;
    %or 8, 4, 1;
    %load/v 9, v0xf7ca70_0, 6;
    %cmpi/u 9, 9, 6;
    %or 8, 4, 1;
    %load/v 9, v0xf7ca70_0, 6;
    %cmpi/u 9, 13, 6;
    %or 8, 4, 1;
    %load/v 9, v0xf7ca70_0, 6;
    %cmpi/u 9, 35, 6;
    %or 8, 4, 1;
    %load/v 9, v0xf7ca70_0, 6;
    %cmpi/u 9, 15, 6;
    %or 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf7cba0_0, 0, 8;
    %load/v 8, v0xf7ca70_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 0, 7;
    %mov 8, 4, 1;
    %load/v 9, v0xf7c640_0, 6;
    %cmpi/u 9, 12, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0  T_19.9, 8;
    %mov 9, 1, 1;
    %jmp/1  T_19.11, 8;
T_19.9 ; End of true expr.
    %jmp/0  T_19.10, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_19.11;
T_19.10 ;
    %mov 9, 0, 1; Return false value
T_19.11 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf7cc50_0, 0, 9;
    %load/v 8, v0xf7ca70_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0xf7c640_0, 6;
    %cmpi/u 9, 36, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_19.12, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0xf7c450_0, 0, 0;
    %jmp T_19.13;
T_19.12 ;
    %load/v 8, v0xf7ca70_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0xf7c640_0, 6;
    %cmpi/u 9, 37, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xf7ca70_0, 6;
    %cmpi/u 9, 13, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_19.14, 8;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0xf7c450_0, 0, 8;
    %jmp T_19.15;
T_19.14 ;
    %load/v 8, v0xf7ca70_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0xf7c640_0, 6;
    %cmpi/u 9, 32, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xf7ca70_0, 6;
    %cmpi/u 9, 8, 6;
    %or 8, 4, 1;
    %load/v 9, v0xf7ca70_0, 6;
    %cmpi/u 9, 9, 6;
    %or 8, 4, 1;
    %load/v 9, v0xf7ca70_0, 6;
    %cmpi/u 9, 35, 6;
    %or 8, 4, 1;
    %load/v 9, v0xf7ca70_0, 6;
    %cmpi/u 9, 43, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_19.16, 8;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0xf7c450_0, 0, 8;
    %jmp T_19.17;
T_19.16 ;
    %load/v 8, v0xf7ca70_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0xf7c640_0, 6;
    %cmpi/u 9, 34, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xf7ca70_0, 6;
    %cmpi/u 9, 4, 6;
    %or 8, 4, 1;
    %load/v 9, v0xf7ca70_0, 6;
    %cmpi/u 9, 5, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_19.18, 8;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0xf7c450_0, 0, 8;
    %jmp T_19.19;
T_19.18 ;
    %load/v 8, v0xf7ca70_0, 6;
    %cmpi/u 8, 15, 6;
    %jmp/0xz  T_19.20, 4;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0xf7c450_0, 0, 8;
    %jmp T_19.21;
T_19.20 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0xf7c450_0, 0, 1;
T_19.21 ;
T_19.19 ;
T_19.17 ;
T_19.15 ;
T_19.13 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0xf7b1a0;
T_20 ;
    %set/v v0xf7b7f0_0, 0, 32;
    %set/v v0xf7b8c0_0, 0, 32;
    %set/v v0xf7b400_0, 0, 32;
    %set/v v0xf7c110_0, 0, 32;
    %set/v v0xf7b4a0_0, 0, 32;
    %set/v v0xf7b610_0, 0, 32;
T_20.0 ;
    %load/v 8, v0xf7b610_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_20.1, 5;
    %ix/getv/s 3, v0xf7b610_0;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0xf7bb00, 0, 32;
t_1 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0xf7b610_0, 32;
    %set/v v0xf7b610_0, 8, 32;
    %jmp T_20.0;
T_20.1 ;
    %movi 8, 2147483644, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 29, 0;
   %set/av v0xf7bb00, 8, 32;
    %end;
    .thread T_20;
    .scope S_0xf7b1a0;
T_21 ;
    %wait E_0xf7b290;
    %delay 5, 0;
    %load/v 8, v0xf7b690_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_21.0, 4;
    %load/v 8, v0xf7b730_0, 32;
    %ix/load 3, 31, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0xf7bb00, 0, 8;
t_2 ;
T_21.0 ;
    %load/v 8, v0xf7c090_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_21.2, 4;
    %load/v 8, v0xf7c190_0, 32;
    %ix/getv 3, v0xf7c2e0_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0xf7bb00, 0, 8;
t_3 ;
T_21.2 ;
    %ix/getv 3, v0xf7b9e0_0;
    %load/av 8, v0xf7bb00, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf7b7f0_0, 0, 8;
    %ix/getv 3, v0xf7ba60_0;
    %load/av 8, v0xf7bb00, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf7b8c0_0, 0, 8;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0xf7bb00, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf7c110_0, 0, 8;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0xf7bb00, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf7b400_0, 0, 8;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 8, v0xf7bb00, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf7b4a0_0, 0, 8;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0xf7aef0;
T_22 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf7b0f0_0, 0, 0;
    %end;
    .thread T_22;
    .scope S_0xf7aef0;
T_23 ;
    %wait E_0xf7afe0;
    %load/v 8, v0xf7b030_0, 16;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_23.0, 4;
    %load/x1p 56, v0xf7b030_0, 1;
    %jmp T_23.1;
T_23.0 ;
    %mov 56, 2, 1;
T_23.1 ;
    %mov 40, 56, 1; Move signal select into place
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 24, 40, 16;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf7b0f0_0, 0, 8;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0xf7ab80;
T_24 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf7ace0_0, 0, 0;
    %end;
    .thread T_24;
    .scope S_0xf7ab80;
T_25 ;
    %wait E_0xf7ac70;
    %load/v 8, v0xf7ada0_0, 32;
    %load/v 40, v0xf7ae40_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf7ace0_0, 0, 8;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0xf7a8a0;
T_26 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf7a9c0_0, 0, 0;
    %end;
    .thread T_26;
    .scope S_0xf7a8a0;
T_27 ;
    %wait E_0xf7a990;
    %load/v 8, v0xf7aa40_0, 32;
    %load/v 40, v0xf7aae0_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf7a9c0_0, 0, 8;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0xf7a390;
T_28 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf7a7c0_0, 0, 0;
    %end;
    .thread T_28;
    .scope S_0xf7a390;
T_29 ;
    %wait E_0xf7a500;
    %load/v 8, v0xf7a530_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_29.0, 8;
    %load/v 9, v0xf7a710_0, 32;
    %jmp/1  T_29.2, 8;
T_29.0 ; End of true expr.
    %load/v 41, v0xf7a600_0, 32;
    %jmp/0  T_29.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_29.2;
T_29.1 ;
    %mov 9, 41, 32; Return false value
T_29.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf7a7c0_0, 0, 9;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0xf7a010;
T_30 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf7a2e0_0, 0, 0;
    %end;
    .thread T_30;
    .scope S_0xf7a010;
T_31 ;
    %wait E_0xf797b0;
    %load/v 8, v0xf7a100_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_31.0, 8;
    %load/v 9, v0xf7a230_0, 32;
    %jmp/1  T_31.2, 8;
T_31.0 ; End of true expr.
    %load/v 41, v0xf7a1b0_0, 32;
    %jmp/0  T_31.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_31.2;
T_31.1 ;
    %mov 9, 41, 32; Return false value
T_31.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf7a2e0_0, 0, 9;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0xf79da0;
T_32 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf79e90_0, 0, 0;
    %end;
    .thread T_32;
    .scope S_0xf79da0;
T_33 ;
    %wait E_0xf79210;
    %load/v 8, v0xf79f10_0, 32;
    %load/v 40, v0xf79f90_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf79e90_0, 0, 8;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0xf783a0;
T_34 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf799a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf792c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf78ab0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0xf78510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf78660_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf79110_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf78d90_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf78d10_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xf79340_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xf796b0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xf78f70_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf79820_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf78be0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf788b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf78980_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf79240_0, 0, 0;
    %end;
    .thread T_34;
    .scope S_0xf783a0;
T_35 ;
    %wait E_0xf72a00;
    %load/v 8, v0xf787b0_0, 1;
    %jmp/0xz  T_35.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf799a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf792c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf78ab0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0xf78510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf78660_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf79110_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf78d90_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf78d10_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xf79340_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xf796b0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xf78f70_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf79820_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf78be0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf788b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf78980_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf79240_0, 0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/v 8, v0xf79730_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf799a0_0, 0, 8;
    %load/v 8, v0xf79190_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf792c0_0, 0, 8;
    %load/v 8, v0xf78a30_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf78ab0_0, 0, 8;
    %load/v 8, v0xf78490_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0xf78510_0, 0, 8;
    %load/v 8, v0xf785e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf78660_0, 0, 8;
    %load/v 8, v0xf79090_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf79110_0, 0, 8;
    %load/v 8, v0xf78c90_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf78d90_0, 0, 8;
    %load/v 8, v0xf78e10_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf78d10_0, 0, 8;
    %load/v 8, v0xf79400_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xf79340_0, 0, 8;
    %load/v 8, v0xf79550_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xf796b0_0, 0, 8;
    %load/v 8, v0xf79480_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xf78f70_0, 0, 8;
    %load/v 8, v0xf795d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf79820_0, 0, 8;
    %load/v 8, v0xf78b60_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf78be0_0, 0, 8;
    %load/v 8, v0xf78830_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf788b0_0, 0, 8;
    %load/v 8, v0xf78a30_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf78980_0, 0, 8;
    %load/v 8, v0xf79190_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf79240_0, 0, 8;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0xf76f40;
T_36 ;
    %ix/load 0, 5, 0;
    %assign/v0 v0xf772f0_0, 0, 0;
    %end;
    .thread T_36;
    .scope S_0xf76f40;
T_37 ;
    %wait E_0xf770b0;
    %load/v 8, v0xf770e0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_37.0, 8;
    %load/v 9, v0xf77240_0, 5;
    %jmp/1  T_37.2, 8;
T_37.0 ; End of true expr.
    %load/v 14, v0xf771a0_0, 5;
    %jmp/0  T_37.1, 8;
 ; End of false expr.
    %blend  9, 14, 5; Condition unknown.
    %jmp  T_37.2;
T_37.1 ;
    %mov 9, 14, 5; Return false value
T_37.2 ;
    %ix/load 0, 5, 0;
    %assign/v0 v0xf772f0_0, 0, 9;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0xf76a20;
T_38 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf76ec0_0, 0, 0;
    %end;
    .thread T_38;
    .scope S_0xf76a20;
T_39 ;
    %wait E_0xf76b90;
    %load/v 8, v0xf76bf0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_39.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_39.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_39.2, 6;
    %jmp T_39.3;
T_39.0 ;
    %load/v 8, v0xf76ca0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf76ec0_0, 0, 8;
    %jmp T_39.3;
T_39.1 ;
    %load/v 8, v0xf76d20_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf76ec0_0, 0, 8;
    %jmp T_39.3;
T_39.2 ;
    %load/v 8, v0xf76df0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf76ec0_0, 0, 8;
    %jmp T_39.3;
T_39.3 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0xf764c0;
T_40 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf76970_0, 0, 0;
    %end;
    .thread T_40;
    .scope S_0xf764c0;
T_41 ;
    %wait E_0xf76630;
    %load/v 8, v0xf76690_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_41.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_41.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_41.2, 6;
    %jmp T_41.3;
T_41.0 ;
    %load/v 8, v0xf76760_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf76970_0, 0, 8;
    %jmp T_41.3;
T_41.1 ;
    %load/v 8, v0xf767e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf76970_0, 0, 8;
    %jmp T_41.3;
T_41.2 ;
    %load/v 8, v0xf76890_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf76970_0, 0, 8;
    %jmp T_41.3;
T_41.3 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0xf760a0;
T_42 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf763e0_0, 0, 0;
    %end;
    .thread T_42;
    .scope S_0xf760a0;
T_43 ;
    %wait E_0xf761d0;
    %load/v 8, v0xf76200_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_43.0, 8;
    %load/v 9, v0xf76340_0, 32;
    %jmp/1  T_43.2, 8;
T_43.0 ; End of true expr.
    %load/v 41, v0xf762a0_0, 32;
    %jmp/0  T_43.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_43.2;
T_43.1 ;
    %mov 9, 41, 32; Return false value
T_43.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf763e0_0, 0, 9;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0xf75d50;
T_44 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf75fc0_0, 0, 0;
    %end;
    .thread T_44;
    .scope S_0xf75d50;
T_45 ;
    %wait E_0xf75ad0;
    %load/v 8, v0xf75e40_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_45.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_45.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_45.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_45.3, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_45.4, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_45.5, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf75fc0_0, 0, 0;
    %jmp T_45.7;
T_45.0 ;
    %load/v 8, v0xf75ec0_0, 32;
    %load/v 40, v0xf75f40_0, 32;
    %and 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf75fc0_0, 0, 8;
    %jmp T_45.7;
T_45.1 ;
    %load/v 8, v0xf75ec0_0, 32;
    %load/v 40, v0xf75f40_0, 32;
    %or 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf75fc0_0, 0, 8;
    %jmp T_45.7;
T_45.2 ;
    %load/v 8, v0xf75ec0_0, 32;
    %load/v 40, v0xf75f40_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf75fc0_0, 0, 8;
    %jmp T_45.7;
T_45.3 ;
    %load/v 8, v0xf75f40_0, 32;
    %ix/load 0, 16, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf75fc0_0, 0, 8;
    %jmp T_45.7;
T_45.4 ;
    %load/v 8, v0xf75ec0_0, 32;
    %load/v 40, v0xf75f40_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf75fc0_0, 0, 8;
    %jmp T_45.7;
T_45.5 ;
    %load/v 8, v0xf75ec0_0, 32;
    %load/v 40, v0xf75f40_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_45.8, 8;
    %movi 9, 1, 32;
    %jmp/1  T_45.10, 8;
T_45.8 ; End of true expr.
    %jmp/0  T_45.9, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_45.10;
T_45.9 ;
    %mov 9, 0, 32; Return false value
T_45.10 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf75fc0_0, 0, 9;
    %jmp T_45.7;
T_45.7 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0xf75c60;
T_46 ;
    %ix/load 0, 5, 0;
    %assign/v0 v0xf77d50_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xf77bd0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xf78100_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xf779d0_0, 0, 0;
    %end;
    .thread T_46;
    .scope S_0xf75c60;
T_47 ;
    %wait E_0xf75a70;
    %load/v 8, v0xf77830_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf78080_0, 0, 8;
    %load/v 8, v0xf77fe0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xf78100_0, 0, 8;
    %load/v 8, v0xf77fe0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xf779d0_0, 0, 8;
    %load/v 8, v0xf77b50_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xf77bd0_0, 0, 8;
    %load/v 8, v0xf77c50_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xf77d50_0, 0, 8;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0xf74d50;
T_48 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf75850_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf75710_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf753e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf75510_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf74f40_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf759f0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xf75b20_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf75210_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf752e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf75690_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xf74e40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf75110_0, 0, 0;
    %end;
    .thread T_48;
    .scope S_0xf74d50;
T_49 ;
    %wait E_0xf72a00;
    %load/v 8, v0xf75610_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf75850_0, 0, 8;
    %load/v 8, v0xf75590_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf75710_0, 0, 8;
    %load/v 8, v0xf75360_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf753e0_0, 0, 8;
    %load/v 8, v0xf75490_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf75510_0, 0, 8;
    %load/v 8, v0xf74ec0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf74f40_0, 0, 8;
    %load/v 8, v0xf75970_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf759f0_0, 0, 8;
    %load/v 8, v0xf758d0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xf75b20_0, 0, 8;
    %load/v 8, v0xf75190_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf75210_0, 0, 8;
    %load/v 8, v0xf75360_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf752e0_0, 0, 8;
    %load/v 8, v0xf75590_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf75690_0, 0, 8;
    %load/v 8, v0xf74b00_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xf74e40_0, 0, 8;
    %load/v 8, v0xf75490_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf75110_0, 0, 8;
    %jmp T_49;
    .thread T_49;
    .scope S_0xf739f0;
T_50 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf73dc0_0, 0, 0;
    %movi 8, 2147418112, 32;
    %set/v v0xf73c70_0, 8, 32;
T_50.0 ;
    %load/v 8, v0xf73c70_0, 32;
    %movi 40, 2147483644, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz T_50.1, 5;
    %load/v 8, v0xf73c70_0, 32;
    %mov 40, 39, 1;
    %subi 8, 2147418112, 33;
    %ix/get/s 3, 8, 33;
    %jmp/1 t_4, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0xf73bf0, 0, 0;
t_4 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0xf73c70_0, 32;
    %set/v v0xf73c70_0, 8, 32;
    %jmp T_50.0;
T_50.1 ;
    %end;
    .thread T_50;
    .scope S_0xf739f0;
T_51 ;
    %wait E_0xf73ae0;
    %load/v 8, v0xf73d10_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_51.0, 4;
    %load/v 8, v0xf73e70_0, 32;
    %load/v 40, v0xf73b30_0, 32;
    %mov 72, 0, 1;
    %subi 40, 2147418112, 33;
    %ix/get/s 3, 40, 33;
    %jmp/1 t_5, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0xf73bf0, 0, 8;
t_5 ;
T_51.0 ;
    %load/v 8, v0xf73d10_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_51.2, 4;
    %load/v 8, v0xf73b30_0, 32;
    %movi 40, 1879048192, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_51.4, 5;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf73dc0_0, 0, 0;
    %jmp T_51.5;
T_51.4 ;
    %load/v 40, v0xf73b30_0, 32;
    %mov 72, 0, 1;
    %subi 40, 2147418112, 33;
    %ix/get/s 3, 40, 33;
    %load/av 8, v0xf73bf0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf73dc0_0, 0, 8;
T_51.5 ;
T_51.2 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0xf73660;
T_52 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf73940_0, 0, 0;
    %end;
    .thread T_52;
    .scope S_0xf73660;
T_53 ;
    %wait E_0xf72c50;
    %load/v 8, v0xf73320_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_53.0, 8;
    %load/v 9, v0xf738c0_0, 32;
    %jmp/1  T_53.2, 8;
T_53.0 ; End of true expr.
    %load/v 41, v0xf73810_0, 32;
    %jmp/0  T_53.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_53.2;
T_53.1 ;
    %mov 9, 41, 32; Return false value
T_53.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf73940_0, 0, 9;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0xf73550;
T_54 ;
    %wait E_0xf71f30;
    %load/v 8, v0xf73f30_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf74090_0, 0, 8;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0xf73550;
T_55 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf74090_0, 0, 0;
    %end;
    .thread T_55;
    .scope S_0xf72910;
T_56 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf73160_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf72dd0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf72f90_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf72ad0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xf73440_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf73060_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf72c80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf732a0_0, 0, 0;
    %end;
    .thread T_56;
    .scope S_0xf72910;
T_57 ;
    %wait E_0xf72a00;
    %load/v 8, v0xf730e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf73160_0, 0, 8;
    %load/v 8, v0xf72d50_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf72dd0_0, 0, 8;
    %load/v 8, v0xf72ea0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf72f90_0, 0, 8;
    %load/v 8, v0xf72a30_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf72ad0_0, 0, 8;
    %load/v 8, v0xf733a0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xf73440_0, 0, 8;
    %load/v 8, v0xf730e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf73060_0, 0, 8;
    %load/v 8, v0xf72bd0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf72c80_0, 0, 8;
    %load/v 8, v0xf73200_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf732a0_0, 0, 8;
    %jmp T_57;
    .thread T_57;
    .scope S_0xf716f0;
T_58 ;
    %set/v v0xf71a00_0, 0, 32;
    %end;
    .thread T_58;
    .scope S_0xf716f0;
T_59 ;
    %set/v v0xf71b50_0, 0, 32;
    %end;
    .thread T_59;
    .scope S_0xf716f0;
T_60 ;
    %loadi/wr 4, 0, 4065; load=0.00000
    %set/wr v0xf71cd0_0, 4;
    %end;
    .thread T_60;
    .scope S_0xf716f0;
T_61 ;
    %vpi_call 24 28 "$timeformat", 4'sb1101, 3'sb010, "ms", 5'sb01010;
    %vpi_func/r 24 29 "$realtime", 4;
    %assign/wr v0xf71cd0_0, 0, 4;
    %end;
    .thread T_61;
    .scope S_0xf716f0;
T_62 ;
    %wait E_0xf71850;
    %load/v 8, v0xf71a00_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0xf71a00_0, 8, 32;
    %load/v 8, v0xf71aa0_0, 6; Only need 6 of 32 bits
; Save base=8 wid=6 in lookaside.
    %cmpi/u 8, 12, 6;
    %mov 8, 4, 1;
    %load/v 9, v0xf71bf0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_62.0, 8;
    %load/v 8, v0xf71d70_0, 32;
    %cmpi/u 8, 1, 32;
    %jmp/1 T_62.2, 6;
    %cmpi/u 8, 10, 32;
    %jmp/1 T_62.3, 6;
    %vpi_call 24 44 "$display", "DEFAULT CASE IN SYSTEM_CALL";
    %jmp T_62.5;
T_62.2 ;
    %vpi_call 24 39 "$display", "a0 is: %d", v0xf718a0_0;
    %jmp T_62.5;
T_62.3 ;
    %vpi_call 24 41 "$finish";
    %jmp T_62.5;
T_62.5 ;
T_62.0 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0xf716f0;
T_63 ;
    %wait E_0xf717e0;
    %load/v 8, v0xf71b50_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0xf71b50_0, 8, 32;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0xf712b0;
T_64 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf71640_0, 0, 0;
    %end;
    .thread T_64;
    .scope S_0xf712b0;
T_65 ;
    %wait E_0xf70db0;
    %load/v 8, v0xf71440_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_65.0, 8;
    %load/v 9, v0xf715a0_0, 32;
    %jmp/1  T_65.2, 8;
T_65.0 ; End of true expr.
    %load/v 41, v0xf71500_0, 32;
    %jmp/0  T_65.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_65.2;
T_65.1 ;
    %mov 9, 41, 32; Return false value
T_65.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf71640_0, 0, 9;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0xf711c0;
T_66 ;
    %wait E_0xf6f860;
    %load/v 8, v0xf721f0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xf72340_0, 0, 8;
    %load/v 8, v0xf72010_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf720f0_0, 0, 8;
    %load/v 8, v0xf72010_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf72170_0, 0, 8;
    %load/v 8, v0xf72440_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf72720_0, 0, 8;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0xf711c0;
T_67 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf720f0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xf72340_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xf72720_0, 0, 0;
    %end;
    .thread T_67;
    .scope S_0xeb2600;
T_68 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf703c0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf702a0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf6f6a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf6f7e0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0xf6f890_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0xf6f740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf5d9d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf6f930_0, 0, 0;
    %end;
    .thread T_68;
    .scope S_0xeb2600;
T_69 ;
    %wait E_0xf2f2b0;
    %load/v 8, v0xf6ff90_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0xf6ff90_0, 5;
    %load/v 14, v0xf70320_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xf6fd40_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_69.0, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xf6f740_0, 0, 8;
    %jmp T_69.1;
T_69.0 ;
    %load/v 8, v0xf6ff90_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0xf6ff90_0, 5;
    %load/v 14, v0xf70570_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xf6fde0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_69.2, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xf6f740_0, 0, 8;
    %jmp T_69.3;
T_69.2 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0xf6f740_0, 0, 0;
T_69.3 ;
T_69.1 ;
    %load/v 8, v0xf70150_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0xf70150_0, 5;
    %load/v 14, v0xf70320_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xf6fd40_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_69.4, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xf6f890_0, 0, 8;
    %jmp T_69.5;
T_69.4 ;
    %load/v 8, v0xf70150_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0xf70150_0, 5;
    %load/v 14, v0xf70570_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xf6fde0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_69.6, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xf6f890_0, 0, 8;
    %jmp T_69.7;
T_69.6 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0xf6f890_0, 0, 0;
T_69.7 ;
T_69.5 ;
    %load/v 8, v0xf6fef0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0xf6fef0_0, 5;
    %load/v 14, v0xf70320_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xf6fd40_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf6f6a0_0, 0, 8;
    %load/v 8, v0xf700b0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0xf700b0_0, 5;
    %load/v 14, v0xf70320_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xf6fd40_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf6f7e0_0, 0, 8;
    %load/v 8, v0xf70e60_0, 1;
    %load/v 9, v0xf71140_0, 1;
    %or 8, 9, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf703c0_0, 0, 8;
    %load/v 8, v0xf70e60_0, 1;
    %load/v 9, v0xf71140_0, 1;
    %or 8, 9, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf702a0_0, 0, 8;
    %load/v 8, v0xf70e60_0, 1;
    %load/v 9, v0xf71140_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf5d9d0_0, 0, 8;
    %load/v 8, v0xf70010_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0xf70010_0, 5;
    %load/v 14, v0xf70570_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xf6fde0_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0xf6fba0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xf6f930_0, 0, 8;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0xedce30;
T_70 ;
    %set/v v0xf81b20_0, 0, 1;
    %end;
    .thread T_70;
    .scope S_0xedce30;
T_71 ;
    %delay 10, 0;
    %load/v 8, v0xf81b20_0, 1;
    %inv 8, 1;
    %set/v v0xf81b20_0, 8, 1;
    %jmp T_71;
    .thread T_71;
    .scope S_0xedce30;
T_72 ;
    %vpi_call 2 219 "$dumpfile", "pipeline_overview.vcd";
    %vpi_call 2 220 "$dumpvars", 1'sb0, S_0xedce30;
    %end;
    .thread T_72;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "pipeline_overview.v";
    "src/fetch.v";
    "src/adder.v";
    "src/mux.v";
    "src/reg_f.v";
    "src/instruction_memory.v";
    "src/reg_d.v";
    "src/decode.v";
    "src/control.v";
    "src/registers.v";
    "src/sign_extend.v";
    "src/equals.v";
    "src/and_gate.v";
    "src/reg_e.v";
    "src/execute.v";
    "src/mux3.v";
    "src/alu.v";
    "src/reg_m.v";
    "src/memory.v";
    "src/data_memory.v";
    "src/reg_w.v";
    "src/writeback.v";
    "src/system_call.v";
    "src/hazard.v";
