# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../32bit_interrupted_multicycle_mips_cpu.srcs/sources_1/new/shift_left.v" \
"../../../../32bit_interrupted_multicycle_mips_cpu.srcs/sim_1/new/shift_left_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
