I 000049 55 3189          1636074293279 Alu4Bits
(_unit VHDL (alu4bits 0 25 (alu4bits 0 35 ))
  (_version v32)
  (_time 1636074293280 2021.11.04 19:04:53)
  (_source (\./src/fulladder4bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636074293272)
    (_use )
  )
  (_component
    (alu1bit
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 60 (_component alu1bit )
    (_port
      ((a)(a(3)))
      ((b)(b(3)))
      ((cin)(NET152))
      ((control)(control))
      ((Z)(Z(3)))
      ((cout)(cout))
    )
  )
  (_instantiation U2 0 70 (_component alu1bit )
    (_port
      ((a)(a(2)))
      ((b)(b(2)))
      ((cin)(NET144))
      ((control)(control))
      ((Z)(Z(2)))
      ((cout)(NET152))
    )
  )
  (_instantiation U3 0 80 (_component alu1bit )
    (_port
      ((a)(a(1)))
      ((b)(b(1)))
      ((cin)(NET136))
      ((control)(control))
      ((Z)(Z(1)))
      ((cout)(NET144))
    )
  )
  (_instantiation U4 0 90 (_component alu1bit )
    (_port
      ((a)(a(0)))
      ((b)(b(0)))
      ((cin)(control))
      ((control)(control))
      ((Z)(Z(0)))
      ((cout)(NET136))
    )
  )
  (_object
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 29 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Z ~std_logic_vector{3~downto~0}~124 0 31 (_entity (_out ))))
    (_signal (_internal NET136 ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal NET144 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal NET152 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 3189          1636074313305 Alu4Bits
(_unit VHDL (alu4bits 0 25 (alu4bits 0 35 ))
  (_version v32)
  (_time 1636074313304 2021.11.04 19:05:13)
  (_source (\./src/fulladder4bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636074293272)
    (_use )
  )
  (_component
    (alu1bit
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 60 (_component alu1bit )
    (_port
      ((a)(a(3)))
      ((b)(b(3)))
      ((cin)(NET152))
      ((control)(control))
      ((Z)(Z(3)))
      ((cout)(cout))
    )
  )
  (_instantiation U2 0 70 (_component alu1bit )
    (_port
      ((a)(a(2)))
      ((b)(b(2)))
      ((cin)(NET144))
      ((control)(control))
      ((Z)(Z(2)))
      ((cout)(NET152))
    )
  )
  (_instantiation U3 0 80 (_component alu1bit )
    (_port
      ((a)(a(1)))
      ((b)(b(1)))
      ((cin)(NET136))
      ((control)(control))
      ((Z)(Z(1)))
      ((cout)(NET144))
    )
  )
  (_instantiation U4 0 90 (_component alu1bit )
    (_port
      ((a)(a(0)))
      ((b)(b(0)))
      ((cin)(control))
      ((control)(control))
      ((Z)(Z(0)))
      ((cout)(NET136))
    )
  )
  (_object
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 29 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Z ~std_logic_vector{3~downto~0}~124 0 31 (_entity (_out ))))
    (_signal (_internal NET136 ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal NET144 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal NET152 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 3189          1636075744395 Alu4Bits
(_unit VHDL (alu4bits 0 25 (alu4bits 0 35 ))
  (_version v32)
  (_time 1636075744394 2021.11.04 19:29:04)
  (_source (\./src/fulladder4bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636074293272)
    (_use )
  )
  (_component
    (alu1bit
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 60 (_component alu1bit )
    (_port
      ((a)(a(3)))
      ((b)(b(3)))
      ((cin)(NET152))
      ((control)(control))
      ((Z)(Z(3)))
      ((cout)(cout))
    )
  )
  (_instantiation U2 0 70 (_component alu1bit )
    (_port
      ((a)(a(2)))
      ((b)(b(2)))
      ((cin)(NET144))
      ((control)(control))
      ((Z)(Z(2)))
      ((cout)(NET152))
    )
  )
  (_instantiation U3 0 80 (_component alu1bit )
    (_port
      ((a)(a(1)))
      ((b)(b(1)))
      ((cin)(NET136))
      ((control)(control))
      ((Z)(Z(1)))
      ((cout)(NET144))
    )
  )
  (_instantiation U4 0 90 (_component alu1bit )
    (_port
      ((a)(a(0)))
      ((b)(b(0)))
      ((cin)(control))
      ((control)(control))
      ((Z)(Z(0)))
      ((cout)(NET136))
    )
  )
  (_object
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 29 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Z ~std_logic_vector{3~downto~0}~124 0 31 (_entity (_out ))))
    (_signal (_internal NET136 ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal NET144 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal NET152 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000053 55 1055          1636076254654 mux2a1de1bit
(_unit VHDL (mux2a1de1bit 0 4 (mux2a1de1bit 0 15 ))
  (_version v32)
  (_time 1636076254654 2021.11.04 19:37:34)
  (_source (\./src/mux2a1de1bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636076254651)
    (_use )
  )
  (_object
    (_port (_internal a0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal a1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . mux2a1de1bit 1 -1
  )
)
I 000053 55 1055          1636076468733 mux2a1de1bit
(_unit VHDL (mux2a1de1bit 0 4 (mux2a1de1bit 0 15 ))
  (_version v32)
  (_time 1636076468733 2021.11.04 19:41:08)
  (_source (\./src/mux2a1de1bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636076254651)
    (_use )
  )
  (_object
    (_port (_internal a0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal a1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . mux2a1de1bit 1 -1
  )
)
V 000054 55 1252          1636077397840 fulladder1Bit
(_unit VHDL (fulladder1bit 0 29 (fulladder1bit 0 41 ))
  (_version v32)
  (_time 1636077397840 2021.11.04 19:56:37)
  (_source (\./src/fulladder1Bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636077397834)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(2)(1)(0)))))
      (line__44(_architecture 1 0 44 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . fulladder1Bit 2 -1
  )
)
I 000048 55 2892          1636080483682 Alu1bit
(_unit VHDL (alu1bit 0 6 (alu1bit 0 17 ))
  (_version v32)
  (_time 1636080483682 2021.11.04 20:48:03)
  (_source (\./src/Alu1bitcode.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636080483672)
    (_use )
  )
  (_component
    (mux2a1de1bit
      (_object
        (_port (_internal a0 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal a1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (fulladder1Bit
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 48 (_component mux2a1de1bit )
    (_port
      ((a0)(b))
      ((a1)(NET73))
      ((control)(control))
      ((Z)(NET101))
    )
    (_use (_entity . mux2a1de1bit)
    )
  )
  (_instantiation U2 0 56 (_component fulladder1Bit )
    (_port
      ((Cin)(Cin))
      ((a)(a))
      ((b)(NET101))
      ((Cout)(Cout))
      ((salida)(Z))
    )
    (_use (_entity . fulladder1bit)
      (_port
        ((a)(a))
        ((b)(b))
        ((Cin)(Cin))
        ((Cout)(Cout))
        ((salida)(salida))
      )
    )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_signal (_internal NET101 ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal NET73 ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_process
      (line__65(_architecture 0 0 65 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Alu1bit 1 -1
  )
)
V 000048 55 2892          1636080564745 Alu1bit
(_unit VHDL (alu1bit 0 6 (alu1bit 0 17 ))
  (_version v32)
  (_time 1636080564745 2021.11.04 20:49:24)
  (_source (\./src/Alu1bitcode.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636080483672)
    (_use )
  )
  (_component
    (mux2a1de1bit
      (_object
        (_port (_internal a0 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal a1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (fulladder1Bit
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 48 (_component mux2a1de1bit )
    (_port
      ((a0)(b))
      ((a1)(NET73))
      ((control)(control))
      ((Z)(NET101))
    )
    (_use (_entity . mux2a1de1bit)
    )
  )
  (_instantiation U2 0 56 (_component fulladder1Bit )
    (_port
      ((Cin)(Cin))
      ((a)(a))
      ((b)(NET101))
      ((Cout)(Cout))
      ((salida)(Z))
    )
    (_use (_entity . fulladder1bit)
      (_port
        ((a)(a))
        ((b)(b))
        ((Cin)(Cin))
        ((Cout)(Cout))
        ((salida)(salida))
      )
    )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_signal (_internal NET101 ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal NET73 ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_process
      (line__65(_architecture 0 0 65 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Alu1bit 1 -1
  )
)
I 000053 55 3342          1636085549021 Sumador4Bits
(_unit VHDL (sumador4bits 0 25 (sumador4bits 0 35 ))
  (_version v32)
  (_time 1636085549021 2021.11.04 22:12:29)
  (_source (\./compile/Sumador4Bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636085549015)
    (_use )
  )
  (_component
    (Alu1bit
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 60 (_component Alu1bit )
    (_port
      ((Cin)(control))
      ((a)(a(0)))
      ((b)(b(0)))
      ((control)(control))
      ((Cout)(NET48))
      ((Z)(Z(0)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U2 0 70 (_component Alu1bit )
    (_port
      ((Cin)(NET48))
      ((a)(a(1)))
      ((b)(b(1)))
      ((control)(control))
      ((Cout)(NET42))
      ((Z)(Z(1)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U3 0 80 (_component Alu1bit )
    (_port
      ((Cin)(NET42))
      ((a)(a(2)))
      ((b)(b(2)))
      ((control)(control))
      ((Cout)(NET36))
      ((Z)(Z(2)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U4 0 90 (_component Alu1bit )
    (_port
      ((Cin)(NET36))
      ((a)(a(3)))
      ((b)(b(3)))
      ((control)(control))
      ((Cout)(Cout))
      ((Z)(Z(3)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_object
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 29 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Z ~std_logic_vector{3~downto~0}~124 0 31 (_entity (_out ))))
    (_signal (_internal NET36 ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal NET42 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal NET48 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000053 55 3342          1636085732555 Sumador4Bits
(_unit VHDL (sumador4bits 0 25 (sumador4bits 0 35 ))
  (_version v32)
  (_time 1636085732555 2021.11.04 22:15:32)
  (_source (\./compile/Sumador4Bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636085549015)
    (_use )
  )
  (_component
    (Alu1bit
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 60 (_component Alu1bit )
    (_port
      ((Cin)(control))
      ((a)(a(0)))
      ((b)(b(0)))
      ((control)(control))
      ((Cout)(NET48))
      ((Z)(Z(0)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U2 0 70 (_component Alu1bit )
    (_port
      ((Cin)(NET48))
      ((a)(a(1)))
      ((b)(b(1)))
      ((control)(control))
      ((Cout)(NET42))
      ((Z)(Z(1)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U3 0 80 (_component Alu1bit )
    (_port
      ((Cin)(NET42))
      ((a)(a(2)))
      ((b)(b(2)))
      ((control)(control))
      ((Cout)(NET36))
      ((Z)(Z(2)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U4 0 90 (_component Alu1bit )
    (_port
      ((Cin)(NET36))
      ((a)(a(3)))
      ((b)(b(3)))
      ((control)(control))
      ((Cout)(Cout))
      ((Z)(Z(3)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_object
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 29 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Z ~std_logic_vector{3~downto~0}~124 0 31 (_entity (_out ))))
    (_signal (_internal NET36 ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal NET42 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal NET48 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000057 55 299           1636086646717 Sumador4BitsCode
(_unit VHDL (sumador4bitscode 0 30 (sumador4bitscode 0 35 ))
  (_version v32)
  (_time 1636086646717 2021.11.04 22:30:46)
  (_source (\./src/Sumador4BitsCode.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636086646712)
    (_use )
  )
)
I 000049 55 3953          1636087120070 Alu4Bits
(_unit VHDL (alu4bits 0 25 (alu4bits 0 35 ))
  (_version v32)
  (_time 1636087120069 2021.11.04 22:38:40)
  (_source (\./src/fulladder4bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636074293272)
    (_use )
  )
  (_component
    (alu1bit
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 60 (_component alu1bit )
    (_port
      ((a)(a(3)))
      ((b)(b(3)))
      ((cin)(NET152))
      ((control)(control))
      ((Z)(Z(3)))
      ((cout)(cout))
    )
    (_use (_entity . alu1bit)
      (_port
        ((Cin)(cin))
        ((a)(a))
        ((b)(b))
        ((control)(control))
        ((Cout)(cout))
        ((Z)(Z))
      )
    )
  )
  (_instantiation U2 0 70 (_component alu1bit )
    (_port
      ((a)(a(2)))
      ((b)(b(2)))
      ((cin)(NET144))
      ((control)(control))
      ((Z)(Z(2)))
      ((cout)(NET152))
    )
    (_use (_entity . alu1bit)
      (_port
        ((Cin)(cin))
        ((a)(a))
        ((b)(b))
        ((control)(control))
        ((Cout)(cout))
        ((Z)(Z))
      )
    )
  )
  (_instantiation U3 0 80 (_component alu1bit )
    (_port
      ((a)(a(1)))
      ((b)(b(1)))
      ((cin)(NET136))
      ((control)(control))
      ((Z)(Z(1)))
      ((cout)(NET144))
    )
    (_use (_entity . alu1bit)
      (_port
        ((Cin)(cin))
        ((a)(a))
        ((b)(b))
        ((control)(control))
        ((Cout)(cout))
        ((Z)(Z))
      )
    )
  )
  (_instantiation U4 0 90 (_component alu1bit )
    (_port
      ((a)(a(0)))
      ((b)(b(0)))
      ((cin)(control))
      ((control)(control))
      ((Z)(Z(0)))
      ((cout)(NET136))
    )
    (_use (_entity . alu1bit)
      (_port
        ((Cin)(cin))
        ((a)(a))
        ((b)(b))
        ((control)(control))
        ((Cout)(cout))
        ((Z)(Z))
      )
    )
  )
  (_object
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 29 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Z ~std_logic_vector{3~downto~0}~124 0 31 (_entity (_out ))))
    (_signal (_internal NET136 ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal NET144 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal NET152 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000061 55 315           1636087120112 Pruebafulladder4bits
(_unit VHDL (pruebafulladder4bits 0 25 (pruebafulladder4bits 0 28 ))
  (_version v32)
  (_time 1636087120111 2021.11.04 22:38:40)
  (_source (\./compile/Pruebafulladder4bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636087120095)
    (_use )
  )
)
V 000053 55 1539          1636087120155 mul2a1de1bit
(_unit VHDL (mul2a1de1bit 0 25 (mul2a1de1bit 0 34 ))
  (_version v32)
  (_time 1636087120155 2021.11.04 22:38:40)
  (_source (\./compile/mul2a1de1bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636087120142)
    (_use )
  )
  (_component
    (mux2a1de1bit
      (_object
        (_port (_internal a0 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal a1 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 51 (_component mux2a1de1bit )
    (_port
      ((a0)(a0))
      ((a1)(a1))
      ((control)(control))
      ((Z)(Z))
    )
    (_use (_entity . mux2a1de1bit)
    )
  )
  (_object
    (_port (_internal a0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal a1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000053 55 1055          1636087120208 mux2a1de1bit
(_unit VHDL (mux2a1de1bit 0 4 (mux2a1de1bit 0 15 ))
  (_version v32)
  (_time 1636087120207 2021.11.04 22:38:40)
  (_source (\./src/mux2a1de1bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636076254651)
    (_use )
  )
  (_object
    (_port (_internal a0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal a1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . mux2a1de1bit 1 -1
  )
)
I 000054 55 1252          1636087120445 fulladder1Bit
(_unit VHDL (fulladder1bit 0 29 (fulladder1bit 0 41 ))
  (_version v32)
  (_time 1636087120445 2021.11.04 22:38:40)
  (_source (\./src/fulladder1Bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636077397834)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(2)(1)(0)))))
      (line__44(_architecture 1 0 44 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . fulladder1Bit 2 -1
  )
)
V 000054 55 1693          1636087120516 fulladder1Bit
(_unit VHDL (fulladder1bit 0 25 (fulladder1bit 0 35 ))
  (_version v32)
  (_time 1636087120515 2021.11.04 22:38:40)
  (_source (\./compile/fulladder1Bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636087120506)
    (_use )
  )
  (_component
    (fulladder1Bit
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 53 (_component fulladder1Bit )
    (_port
      ((Cin)(Cin))
      ((a)(a))
      ((b)(b))
      ((Cout)(Cout))
      ((salida)(Suma))
    )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_port (_internal Suma ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000048 55 2740          1636087120562 Alu1bit
(_unit VHDL (alu1bit 1 6 (alu1bit 1 36 ))
  (_version v32)
  (_time 1636087120562 2021.11.04 22:38:40)
  (_source (\./src/Alu1bitcode.vhd\(\./compile/Alu1bit.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636080483672)
    (_use )
  )
  (_component
    (mux2a1de1bit
      (_object
        (_port (_internal a0 ~extieee.std_logic_1164.std_logic 1 51 (_entity (_in ))))
        (_port (_internal a1 ~extieee.std_logic_1164.std_logic 1 52 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 1 53 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 1 54 (_entity (_out ))))
      )
    )
    (fulladder1Bit
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 1 42 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 1 43 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 1 44 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 1 45 (_entity (_out ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 1 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 1 67 (_component mux2a1de1bit )
    (_port
      ((a0)(b))
      ((a1)(NET73))
      ((control)(control))
      ((Z)(NET101))
    )
    (_use (_entity . mux2a1de1bit)
    )
  )
  (_instantiation U2 1 75 (_component fulladder1Bit )
    (_port
      ((Cin)(Cin))
      ((a)(a))
      ((b)(NET101))
      ((Cout)(Cout))
      ((salida)(Z))
    )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_signal (_internal NET101 ~extieee.std_logic_1164.std_logic 1 60 (_architecture (_uni ))))
    (_signal (_internal NET73 ~extieee.std_logic_1164.std_logic 1 61 (_architecture (_uni ))))
    (_process
      (line__84(_architecture 0 1 84 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Alu1bit 1 -1
  )
)
V 000048 55 2715          1636087120660 Alu1bit
(_unit VHDL (alu1bit 0 6 (alu1bit 0 17 ))
  (_version v32)
  (_time 1636087120660 2021.11.04 22:38:40)
  (_source (\./src/Alu1bitcode.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636080483672)
    (_use )
  )
  (_component
    (mux2a1de1bit
      (_object
        (_port (_internal a0 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal a1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (fulladder1Bit
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 48 (_component mux2a1de1bit )
    (_port
      ((a0)(b))
      ((a1)(NET73))
      ((control)(control))
      ((Z)(NET101))
    )
    (_use (_entity . mux2a1de1bit)
    )
  )
  (_instantiation U2 0 56 (_component fulladder1Bit )
    (_port
      ((Cin)(Cin))
      ((a)(a))
      ((b)(NET101))
      ((Cout)(Cout))
      ((salida)(Z))
    )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_signal (_internal NET101 ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal NET73 ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_process
      (line__65(_architecture 0 0 65 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Alu1bit 1 -1
  )
)
V 000054 55 1913          1636087120753 Alu1BitSimbol
(_unit VHDL (alu1bitsimbol 0 25 (alu1bitsimbol 0 36 ))
  (_version v32)
  (_time 1636087120752 2021.11.04 22:38:40)
  (_source (\./compile/Alu1BitSimbol.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636087120742)
    (_use )
  )
  (_component
    (Alu1bit
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 55 (_component Alu1bit )
    (_port
      ((Cin)(Cin))
      ((a)(a))
      ((b)(b))
      ((control)(control))
      ((Cout)(Cout))
      ((Z)(Z))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000053 55 3342          1636087120792 Sumador4Bits
(_unit VHDL (sumador4bits 0 25 (sumador4bits 0 35 ))
  (_version v32)
  (_time 1636087120791 2021.11.04 22:38:40)
  (_source (\./compile/Sumador4Bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636085549015)
    (_use )
  )
  (_component
    (Alu1bit
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 60 (_component Alu1bit )
    (_port
      ((Cin)(control))
      ((a)(a(0)))
      ((b)(b(0)))
      ((control)(control))
      ((Cout)(NET48))
      ((Z)(Z(0)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U2 0 70 (_component Alu1bit )
    (_port
      ((Cin)(NET48))
      ((a)(a(1)))
      ((b)(b(1)))
      ((control)(control))
      ((Cout)(NET42))
      ((Z)(Z(1)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U3 0 80 (_component Alu1bit )
    (_port
      ((Cin)(NET42))
      ((a)(a(2)))
      ((b)(b(2)))
      ((control)(control))
      ((Cout)(NET36))
      ((Z)(Z(2)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U4 0 90 (_component Alu1bit )
    (_port
      ((Cin)(NET36))
      ((a)(a(3)))
      ((b)(b(3)))
      ((control)(control))
      ((Cout)(Cout))
      ((Z)(Z(3)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_object
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 29 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Z ~std_logic_vector{3~downto~0}~124 0 31 (_entity (_out ))))
    (_signal (_internal NET36 ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal NET42 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal NET48 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000053 55 3372          1636087120828 Sumador4Bits
(_unit VHDL (sumador4bits 1 25 (sumador4bits 1 35 ))
  (_version v32)
  (_time 1636087120827 2021.11.04 22:38:40)
  (_source (\./compile/Sumador4Bits.vhd\(\./src/Sumador4BitsCode.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636085549015)
    (_use )
  )
  (_component
    (Alu1bit
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 1 41 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 1 42 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 1 43 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 1 44 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 1 45 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 1 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 1 60 (_component Alu1bit )
    (_port
      ((Cin)(control))
      ((a)(a(0)))
      ((b)(b(0)))
      ((control)(control))
      ((Cout)(NET48))
      ((Z)(Z(0)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U2 1 70 (_component Alu1bit )
    (_port
      ((Cin)(NET48))
      ((a)(a(1)))
      ((b)(b(1)))
      ((control)(control))
      ((Cout)(NET42))
      ((Z)(Z(1)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U3 1 80 (_component Alu1bit )
    (_port
      ((Cin)(NET42))
      ((a)(a(2)))
      ((b)(b(2)))
      ((control)(control))
      ((Cout)(NET36))
      ((Z)(Z(2)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U4 1 90 (_component Alu1bit )
    (_port
      ((Cin)(NET36))
      ((a)(a(3)))
      ((b)(b(3)))
      ((control)(control))
      ((Cout)(Cout))
      ((Z)(Z(3)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_object
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 29 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Z ~std_logic_vector{3~downto~0}~124 0 31 (_entity (_out ))))
    (_signal (_internal NET36 ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal NET42 ~extieee.std_logic_1164.std_logic 1 53 (_architecture (_uni ))))
    (_signal (_internal NET48 ~extieee.std_logic_1164.std_logic 1 54 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000057 55 3350          1636087799162 Sumador4BitsCode
(_unit VHDL (sumador4bitscode 0 25 (sumador4bitscode 0 35 ))
  (_version v32)
  (_time 1636087799162 2021.11.04 22:49:59)
  (_source (\./src/Sumador4BitsCode.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636087799159)
    (_use )
  )
  (_component
    (Alu1bit
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 60 (_component Alu1bit )
    (_port
      ((Cin)(control))
      ((a)(a(0)))
      ((b)(b(0)))
      ((control)(control))
      ((Cout)(NET48))
      ((Z)(Z(0)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U2 0 70 (_component Alu1bit )
    (_port
      ((Cin)(NET48))
      ((a)(a(1)))
      ((b)(b(1)))
      ((control)(control))
      ((Cout)(NET42))
      ((Z)(Z(1)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U3 0 80 (_component Alu1bit )
    (_port
      ((Cin)(NET42))
      ((a)(a(2)))
      ((b)(b(2)))
      ((control)(control))
      ((Cout)(NET36))
      ((Z)(Z(2)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U4 0 90 (_component Alu1bit )
    (_port
      ((Cin)(NET36))
      ((a)(a(3)))
      ((b)(b(3)))
      ((control)(control))
      ((Cout)(Cout))
      ((Z)(Z(3)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_object
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 29 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Z ~std_logic_vector{3~downto~0}~124 0 31 (_entity (_out ))))
    (_signal (_internal NET36 ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal NET42 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal NET48 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 3953          1636087837379 Alu4Bits
(_unit VHDL (alu4bits 0 25 (alu4bits 0 35 ))
  (_version v32)
  (_time 1636087837379 2021.11.04 22:50:37)
  (_source (\./src/fulladder4bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636074293272)
    (_use )
  )
  (_component
    (alu1bit
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 60 (_component alu1bit )
    (_port
      ((a)(a(3)))
      ((b)(b(3)))
      ((cin)(NET152))
      ((control)(control))
      ((Z)(Z(3)))
      ((cout)(cout))
    )
    (_use (_entity . alu1bit)
      (_port
        ((Cin)(cin))
        ((a)(a))
        ((b)(b))
        ((control)(control))
        ((Cout)(cout))
        ((Z)(Z))
      )
    )
  )
  (_instantiation U2 0 70 (_component alu1bit )
    (_port
      ((a)(a(2)))
      ((b)(b(2)))
      ((cin)(NET144))
      ((control)(control))
      ((Z)(Z(2)))
      ((cout)(NET152))
    )
    (_use (_entity . alu1bit)
      (_port
        ((Cin)(cin))
        ((a)(a))
        ((b)(b))
        ((control)(control))
        ((Cout)(cout))
        ((Z)(Z))
      )
    )
  )
  (_instantiation U3 0 80 (_component alu1bit )
    (_port
      ((a)(a(1)))
      ((b)(b(1)))
      ((cin)(NET136))
      ((control)(control))
      ((Z)(Z(1)))
      ((cout)(NET144))
    )
    (_use (_entity . alu1bit)
      (_port
        ((Cin)(cin))
        ((a)(a))
        ((b)(b))
        ((control)(control))
        ((Cout)(cout))
        ((Z)(Z))
      )
    )
  )
  (_instantiation U4 0 90 (_component alu1bit )
    (_port
      ((a)(a(0)))
      ((b)(b(0)))
      ((cin)(control))
      ((control)(control))
      ((Z)(Z(0)))
      ((cout)(NET136))
    )
    (_use (_entity . alu1bit)
      (_port
        ((Cin)(cin))
        ((a)(a))
        ((b)(b))
        ((control)(control))
        ((Cout)(cout))
        ((Z)(Z))
      )
    )
  )
  (_object
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 29 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Z ~std_logic_vector{3~downto~0}~124 0 31 (_entity (_out ))))
    (_signal (_internal NET136 ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal NET144 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal NET152 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000061 55 315           1636087837412 Pruebafulladder4bits
(_unit VHDL (pruebafulladder4bits 0 25 (pruebafulladder4bits 0 28 ))
  (_version v32)
  (_time 1636087837411 2021.11.04 22:50:37)
  (_source (\./compile/Pruebafulladder4bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636087120095)
    (_use )
  )
)
V 000053 55 1539          1636087837457 mul2a1de1bit
(_unit VHDL (mul2a1de1bit 0 25 (mul2a1de1bit 0 34 ))
  (_version v32)
  (_time 1636087837456 2021.11.04 22:50:37)
  (_source (\./compile/mul2a1de1bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636087120142)
    (_use )
  )
  (_component
    (mux2a1de1bit
      (_object
        (_port (_internal a0 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal a1 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 51 (_component mux2a1de1bit )
    (_port
      ((a0)(a0))
      ((a1)(a1))
      ((control)(control))
      ((Z)(Z))
    )
    (_use (_entity . mux2a1de1bit)
    )
  )
  (_object
    (_port (_internal a0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal a1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000053 55 1055          1636087837503 mux2a1de1bit
(_unit VHDL (mux2a1de1bit 0 4 (mux2a1de1bit 0 15 ))
  (_version v32)
  (_time 1636087837502 2021.11.04 22:50:37)
  (_source (\./src/mux2a1de1bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636076254651)
    (_use )
  )
  (_object
    (_port (_internal a0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal a1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . mux2a1de1bit 1 -1
  )
)
I 000054 55 1252          1636087837584 fulladder1Bit
(_unit VHDL (fulladder1bit 0 29 (fulladder1bit 0 41 ))
  (_version v32)
  (_time 1636087837583 2021.11.04 22:50:37)
  (_source (\./src/fulladder1Bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636087837573)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
      (line__44(_architecture 1 0 44 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . fulladder1Bit 2 -1
  )
)
I 000054 55 1693          1636087837663 fulladder1Bit
(_unit VHDL (fulladder1bit 0 25 (fulladder1bit 0 35 ))
  (_version v32)
  (_time 1636087837662 2021.11.04 22:50:37)
  (_source (\./compile/fulladder1Bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636087837649)
    (_use )
  )
  (_component
    (fulladder1Bit
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 53 (_component fulladder1Bit )
    (_port
      ((Cin)(Cin))
      ((a)(a))
      ((b)(b))
      ((Cout)(Cout))
      ((salida)(Suma))
    )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_port (_internal Suma ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000048 55 2740          1636087837728 Alu1bit
(_unit VHDL (alu1bit 1 6 (alu1bit 1 36 ))
  (_version v32)
  (_time 1636087837727 2021.11.04 22:50:37)
  (_source (\./src/Alu1bitcode.vhd\(\./compile/Alu1bit.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636080483672)
    (_use )
  )
  (_component
    (mux2a1de1bit
      (_object
        (_port (_internal a0 ~extieee.std_logic_1164.std_logic 1 51 (_entity (_in ))))
        (_port (_internal a1 ~extieee.std_logic_1164.std_logic 1 52 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 1 53 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 1 54 (_entity (_out ))))
      )
    )
    (fulladder1Bit
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 1 42 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 1 43 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 1 44 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 1 45 (_entity (_out ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 1 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 1 67 (_component mux2a1de1bit )
    (_port
      ((a0)(b))
      ((a1)(NET73))
      ((control)(control))
      ((Z)(NET101))
    )
    (_use (_entity . mux2a1de1bit)
    )
  )
  (_instantiation U2 1 75 (_component fulladder1Bit )
    (_port
      ((Cin)(Cin))
      ((a)(a))
      ((b)(NET101))
      ((Cout)(Cout))
      ((salida)(Z))
    )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_signal (_internal NET101 ~extieee.std_logic_1164.std_logic 1 60 (_architecture (_uni ))))
    (_signal (_internal NET73 ~extieee.std_logic_1164.std_logic 1 61 (_architecture (_uni ))))
    (_process
      (line__84(_architecture 0 1 84 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Alu1bit 1 -1
  )
)
V 000048 55 2715          1636087837864 Alu1bit
(_unit VHDL (alu1bit 0 6 (alu1bit 0 17 ))
  (_version v32)
  (_time 1636087837863 2021.11.04 22:50:37)
  (_source (\./src/Alu1bitcode.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636080483672)
    (_use )
  )
  (_component
    (mux2a1de1bit
      (_object
        (_port (_internal a0 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal a1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (fulladder1Bit
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 48 (_component mux2a1de1bit )
    (_port
      ((a0)(b))
      ((a1)(NET73))
      ((control)(control))
      ((Z)(NET101))
    )
    (_use (_entity . mux2a1de1bit)
    )
  )
  (_instantiation U2 0 56 (_component fulladder1Bit )
    (_port
      ((Cin)(Cin))
      ((a)(a))
      ((b)(NET101))
      ((Cout)(Cout))
      ((salida)(Z))
    )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_signal (_internal NET101 ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal NET73 ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_process
      (line__65(_architecture 0 0 65 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Alu1bit 1 -1
  )
)
V 000054 55 1913          1636087837979 Alu1BitSimbol
(_unit VHDL (alu1bitsimbol 0 25 (alu1bitsimbol 0 36 ))
  (_version v32)
  (_time 1636087837978 2021.11.04 22:50:37)
  (_source (\./compile/Alu1BitSimbol.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636087120742)
    (_use )
  )
  (_component
    (Alu1bit
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 55 (_component Alu1bit )
    (_port
      ((Cin)(Cin))
      ((a)(a))
      ((b)(b))
      ((control)(control))
      ((Cout)(Cout))
      ((Z)(Z))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000053 55 3342          1636087838030 Sumador4Bits
(_unit VHDL (sumador4bits 0 25 (sumador4bits 0 35 ))
  (_version v32)
  (_time 1636087838030 2021.11.04 22:50:38)
  (_source (\./compile/Sumador4Bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636085549015)
    (_use )
  )
  (_component
    (Alu1bit
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 60 (_component Alu1bit )
    (_port
      ((Cin)(control))
      ((a)(a(0)))
      ((b)(b(0)))
      ((control)(control))
      ((Cout)(NET48))
      ((Z)(Z(0)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U2 0 70 (_component Alu1bit )
    (_port
      ((Cin)(NET48))
      ((a)(a(1)))
      ((b)(b(1)))
      ((control)(control))
      ((Cout)(NET42))
      ((Z)(Z(1)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U3 0 80 (_component Alu1bit )
    (_port
      ((Cin)(NET42))
      ((a)(a(2)))
      ((b)(b(2)))
      ((control)(control))
      ((Cout)(NET36))
      ((Z)(Z(2)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U4 0 90 (_component Alu1bit )
    (_port
      ((Cin)(NET36))
      ((a)(a(3)))
      ((b)(b(3)))
      ((control)(control))
      ((Cout)(Cout))
      ((Z)(Z(3)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_object
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 29 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Z ~std_logic_vector{3~downto~0}~124 0 31 (_entity (_out ))))
    (_signal (_internal NET36 ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal NET42 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal NET48 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000057 55 3350          1636087838085 Sumador4BitsCode
(_unit VHDL (sumador4bitscode 0 25 (sumador4bitscode 0 16 ))
  (_version v32)
  (_time 1636087838084 2021.11.04 22:50:38)
  (_source (\./src/Sumador4BitsCode.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636087799159)
    (_use )
  )
  (_component
    (Alu1bit
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 41 (_component Alu1bit )
    (_port
      ((Cin)(control))
      ((a)(a(0)))
      ((b)(b(0)))
      ((control)(control))
      ((Cout)(NET48))
      ((Z)(Z(0)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U2 0 51 (_component Alu1bit )
    (_port
      ((Cin)(NET48))
      ((a)(a(1)))
      ((b)(b(1)))
      ((control)(control))
      ((Cout)(NET42))
      ((Z)(Z(1)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U3 0 61 (_component Alu1bit )
    (_port
      ((Cin)(NET42))
      ((a)(a(2)))
      ((b)(b(2)))
      ((control)(control))
      ((Cout)(NET36))
      ((Z)(Z(2)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U4 0 71 (_component Alu1bit )
    (_port
      ((Cin)(NET36))
      ((a)(a(3)))
      ((b)(b(3)))
      ((control)(control))
      ((Cout)(Cout))
      ((Z)(Z(3)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_object
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 29 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Z ~std_logic_vector{3~downto~0}~124 0 31 (_entity (_out ))))
    (_signal (_internal NET36 ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal NET42 ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ))))
    (_signal (_internal NET48 ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000056 55 1498          1636087838128 Sumador4BitsFub
(_unit VHDL (sumador4bitsfub 0 25 (sumador4bitsfub 0 35 ))
  (_version v32)
  (_time 1636087838127 2021.11.04 22:50:38)
  (_source (\./compile/Sumador4BitsFub.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636087838112)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 28 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Z ~std_logic_vector{3~downto~0}~124 0 31 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000054 55 1252          1636088202225 fulladder1Bit
(_unit VHDL (fulladder1bit 0 29 (fulladder1bit 0 41 ))
  (_version v32)
  (_time 1636088202224 2021.11.04 22:56:42)
  (_source (\./src/fulladder1Bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636088202212)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(2)(0)(1)))))
      (line__44(_architecture 1 0 44 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . fulladder1Bit 2 -1
  )
)
V 000054 55 1250          1636088295330 fulladder1Bit
(_unit VHDL (fulladder1bit 0 29 (fulladder1bit 0 41 ))
  (_version v32)
  (_time 1636088295329 2021.11.04 22:58:15)
  (_source (\./src/fulladder1Bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636088295322)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal suma ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(2)(0)(1)))))
      (line__44(_architecture 1 0 44 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . fulladder1Bit 2 -1
  )
)
I 000054 55 2068          1636088316530 fulladder1Bit
(_unit VHDL (fulladder1bit 0 25 (fulladder1bit 0 35 ))
  (_version v32)
  (_time 1636088316531 2021.11.04 22:58:36)
  (_source (\./compile/fulladder1Bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636088316523)
    (_use )
  )
  (_component
    (fulladder1Bit
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 59 (_component fulladder1Bit )
    (_port
      ((Cin)(Dangling_Input_Signal))
      ((a)(Dangling_Input_Signal))
      ((b)(Dangling_Input_Signal))
    )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_port (_internal suma ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 50 (_architecture ((i 4)))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_process
      (line__69(_architecture 0 0 69 (_assignment (_simple)(_target(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . fulladder1Bit 1 -1
  )
)
I 000058 55 1266          1636088738122 FullAdder1BitCode
(_unit VHDL (fulladder1bitcode 0 30 (fulladder1bitcode 0 42 ))
  (_version v32)
  (_time 1636088738121 2021.11.04 23:05:38)
  (_source (\./src/FullAdder1BitCode.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636088728887)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal suma ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
      (line__45(_architecture 1 0 45 (_assignment (_simple)(_target(4))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . FullAdder1BitCode 2 -1
  )
)
I 000058 55 1266          1636088749723 FullAdder1BitCode
(_unit VHDL (fulladder1bitcode 0 30 (fulladder1bitcode 0 42 ))
  (_version v32)
  (_time 1636088749723 2021.11.04 23:05:49)
  (_source (\./src/FullAdder1BitCode.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636088728887)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal suma ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
      (line__45(_architecture 1 0 45 (_assignment (_simple)(_target(4))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . FullAdder1BitCode 2 -1
  )
)
I 000048 55 2921          1636089071914 Alu1bit
(_unit VHDL (alu1bit 1 6 (alu1bit 1 36 ))
  (_version v32)
  (_time 1636089071914 2021.11.04 23:11:11)
  (_source (\./src/Alu1bitcode.vhd\(\./compile/Alu1bit.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636080483672)
    (_use )
  )
  (_component
    (mux2a1de1bit
      (_object
        (_port (_internal a0 ~extieee.std_logic_1164.std_logic 1 51 (_entity (_in ))))
        (_port (_internal a1 ~extieee.std_logic_1164.std_logic 1 52 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 1 53 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 1 54 (_entity (_out ))))
      )
    )
    (FullAdder1BitCode
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 1 42 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 1 43 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 1 44 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 1 45 (_entity (_out ))))
        (_port (_internal suma ~extieee.std_logic_1164.std_logic 1 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 1 67 (_component mux2a1de1bit )
    (_port
      ((a0)(b))
      ((a1)(NET73))
      ((control)(control))
      ((Z)(NET209))
    )
    (_use (_entity . mux2a1de1bit)
    )
  )
  (_instantiation U2 1 75 (_component FullAdder1BitCode )
    (_port
      ((Cin)(Cin))
      ((a)(a))
      ((b)(NET209))
      ((Cout)(Cout))
      ((suma)(Z))
    )
    (_use (_entity . fulladder1bitcode)
      (_port
        ((a)(a))
        ((b)(b))
        ((Cin)(Cin))
        ((suma)(suma))
        ((Cout)(Cout))
      )
    )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_signal (_internal NET209 ~extieee.std_logic_1164.std_logic 1 60 (_architecture (_uni ))))
    (_signal (_internal NET73 ~extieee.std_logic_1164.std_logic 1 61 (_architecture (_uni ))))
    (_process
      (line__84(_architecture 0 1 84 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Alu1bit 1 -1
  )
)
V 000048 55 2896          1636089088016 Alu1bit
(_unit VHDL (alu1bit 0 6 (alu1bit 0 30 ))
  (_version v32)
  (_time 1636089088016 2021.11.04 23:11:28)
  (_source (\./src/Alu1bitcode.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636080483672)
    (_use )
  )
  (_component
    (mux2a1de1bit
      (_object
        (_port (_internal a0 ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal a1 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (FullAdder1BitCode
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
        (_port (_internal suma ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 61 (_component mux2a1de1bit )
    (_port
      ((a0)(b))
      ((a1)(NET73))
      ((control)(control))
      ((Z)(NET209))
    )
    (_use (_entity . mux2a1de1bit)
    )
  )
  (_instantiation U2 0 69 (_component FullAdder1BitCode )
    (_port
      ((Cin)(Cin))
      ((a)(a))
      ((b)(NET209))
      ((Cout)(Cout))
      ((suma)(Z))
    )
    (_use (_entity . fulladder1bitcode)
      (_port
        ((a)(a))
        ((b)(b))
        ((Cin)(Cin))
        ((suma)(suma))
        ((Cout)(Cout))
      )
    )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_signal (_internal NET209 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal NET73 ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_process
      (line__78(_architecture 0 0 78 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Alu1bit 1 -1
  )
)
I 000049 55 3953          1636089137044 Alu4Bits
(_unit VHDL (alu4bits 0 25 (alu4bits 0 35 ))
  (_version v32)
  (_time 1636089137043 2021.11.04 23:12:17)
  (_source (\./src/fulladder4bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636074293272)
    (_use )
  )
  (_component
    (alu1bit
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 60 (_component alu1bit )
    (_port
      ((a)(a(3)))
      ((b)(b(3)))
      ((cin)(NET152))
      ((control)(control))
      ((Z)(Z(3)))
      ((cout)(cout))
    )
    (_use (_entity . alu1bit)
      (_port
        ((Cin)(cin))
        ((a)(a))
        ((b)(b))
        ((control)(control))
        ((Cout)(cout))
        ((Z)(Z))
      )
    )
  )
  (_instantiation U2 0 70 (_component alu1bit )
    (_port
      ((a)(a(2)))
      ((b)(b(2)))
      ((cin)(NET144))
      ((control)(control))
      ((Z)(Z(2)))
      ((cout)(NET152))
    )
    (_use (_entity . alu1bit)
      (_port
        ((Cin)(cin))
        ((a)(a))
        ((b)(b))
        ((control)(control))
        ((Cout)(cout))
        ((Z)(Z))
      )
    )
  )
  (_instantiation U3 0 80 (_component alu1bit )
    (_port
      ((a)(a(1)))
      ((b)(b(1)))
      ((cin)(NET136))
      ((control)(control))
      ((Z)(Z(1)))
      ((cout)(NET144))
    )
    (_use (_entity . alu1bit)
      (_port
        ((Cin)(cin))
        ((a)(a))
        ((b)(b))
        ((control)(control))
        ((Cout)(cout))
        ((Z)(Z))
      )
    )
  )
  (_instantiation U4 0 90 (_component alu1bit )
    (_port
      ((a)(a(0)))
      ((b)(b(0)))
      ((cin)(control))
      ((control)(control))
      ((Z)(Z(0)))
      ((cout)(NET136))
    )
    (_use (_entity . alu1bit)
      (_port
        ((Cin)(cin))
        ((a)(a))
        ((b)(b))
        ((control)(control))
        ((Cout)(cout))
        ((Z)(Z))
      )
    )
  )
  (_object
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 29 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Z ~std_logic_vector{3~downto~0}~124 0 31 (_entity (_out ))))
    (_signal (_internal NET136 ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal NET144 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal NET152 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000061 55 315           1636089137081 Pruebafulladder4bits
(_unit VHDL (pruebafulladder4bits 0 25 (pruebafulladder4bits 0 28 ))
  (_version v32)
  (_time 1636089137080 2021.11.04 23:12:17)
  (_source (\./compile/Pruebafulladder4bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636087120095)
    (_use )
  )
)
V 000053 55 1539          1636089137093 mul2a1de1bit
(_unit VHDL (mul2a1de1bit 0 25 (mul2a1de1bit 0 34 ))
  (_version v32)
  (_time 1636089137092 2021.11.04 23:12:17)
  (_source (\./compile/mul2a1de1bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636087120142)
    (_use )
  )
  (_component
    (mux2a1de1bit
      (_object
        (_port (_internal a0 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal a1 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 51 (_component mux2a1de1bit )
    (_port
      ((a0)(a0))
      ((a1)(a1))
      ((control)(control))
      ((Z)(Z))
    )
    (_use (_entity . mux2a1de1bit)
    )
  )
  (_object
    (_port (_internal a0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal a1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000053 55 1055          1636089137118 mux2a1de1bit
(_unit VHDL (mux2a1de1bit 0 4 (mux2a1de1bit 0 15 ))
  (_version v32)
  (_time 1636089137117 2021.11.04 23:12:17)
  (_source (\./src/mux2a1de1bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636076254651)
    (_use )
  )
  (_object
    (_port (_internal a0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal a1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . mux2a1de1bit 1 -1
  )
)
V 000054 55 1250          1636089137189 fulladder1Bit
(_unit VHDL (fulladder1bit 0 29 (fulladder1bit 0 41 ))
  (_version v32)
  (_time 1636089137188 2021.11.04 23:12:17)
  (_source (\./src/fulladder1Bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636088371562)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal suma ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(1)(2)(0)))))
      (line__44(_architecture 1 0 44 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . fulladder1Bit 2 -1
  )
)
I 000048 55 2921          1636089137282 Alu1bit
(_unit VHDL (alu1bit 1 6 (alu1bit 1 36 ))
  (_version v32)
  (_time 1636089137282 2021.11.04 23:12:17)
  (_source (\./src/Alu1bitcode.vhd\(\./compile/Alu1bit.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636080483672)
    (_use )
  )
  (_component
    (mux2a1de1bit
      (_object
        (_port (_internal a0 ~extieee.std_logic_1164.std_logic 1 51 (_entity (_in ))))
        (_port (_internal a1 ~extieee.std_logic_1164.std_logic 1 52 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 1 53 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 1 54 (_entity (_out ))))
      )
    )
    (FullAdder1BitCode
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 1 42 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 1 43 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 1 44 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 1 45 (_entity (_out ))))
        (_port (_internal suma ~extieee.std_logic_1164.std_logic 1 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 1 67 (_component mux2a1de1bit )
    (_port
      ((a0)(b))
      ((a1)(NET73))
      ((control)(control))
      ((Z)(NET209))
    )
    (_use (_entity . mux2a1de1bit)
    )
  )
  (_instantiation U2 1 75 (_component FullAdder1BitCode )
    (_port
      ((Cin)(Cin))
      ((a)(a))
      ((b)(NET209))
      ((Cout)(Cout))
      ((suma)(Z))
    )
    (_use (_entity . fulladder1bitcode)
      (_port
        ((a)(a))
        ((b)(b))
        ((Cin)(Cin))
        ((suma)(suma))
        ((Cout)(Cout))
      )
    )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_signal (_internal NET209 ~extieee.std_logic_1164.std_logic 1 60 (_architecture (_uni ))))
    (_signal (_internal NET73 ~extieee.std_logic_1164.std_logic 1 61 (_architecture (_uni ))))
    (_process
      (line__84(_architecture 0 1 84 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Alu1bit 1 -1
  )
)
V 000048 55 2896          1636089137366 Alu1bit
(_unit VHDL (alu1bit 0 6 (alu1bit 0 30 ))
  (_version v32)
  (_time 1636089137365 2021.11.04 23:12:17)
  (_source (\./src/Alu1bitcode.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636080483672)
    (_use )
  )
  (_component
    (mux2a1de1bit
      (_object
        (_port (_internal a0 ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal a1 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (FullAdder1BitCode
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
        (_port (_internal suma ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 61 (_component mux2a1de1bit )
    (_port
      ((a0)(b))
      ((a1)(NET73))
      ((control)(control))
      ((Z)(NET209))
    )
    (_use (_entity . mux2a1de1bit)
    )
  )
  (_instantiation U2 0 69 (_component FullAdder1BitCode )
    (_port
      ((Cin)(Cin))
      ((a)(a))
      ((b)(NET209))
      ((Cout)(Cout))
      ((suma)(Z))
    )
    (_use (_entity . fulladder1bitcode)
      (_port
        ((a)(a))
        ((b)(b))
        ((Cin)(Cin))
        ((suma)(suma))
        ((Cout)(Cout))
      )
    )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_signal (_internal NET209 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal NET73 ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_process
      (line__78(_architecture 0 0 78 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Alu1bit 1 -1
  )
)
V 000054 55 1913          1636089137458 Alu1BitSimbol
(_unit VHDL (alu1bitsimbol 0 25 (alu1bitsimbol 0 36 ))
  (_version v32)
  (_time 1636089137458 2021.11.04 23:12:17)
  (_source (\./compile/Alu1BitSimbol.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636087120742)
    (_use )
  )
  (_component
    (Alu1bit
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 55 (_component Alu1bit )
    (_port
      ((Cin)(Cin))
      ((a)(a))
      ((b)(b))
      ((control)(control))
      ((Cout)(Cout))
      ((Z)(Z))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000053 55 3342          1636089137516 Sumador4Bits
(_unit VHDL (sumador4bits 0 25 (sumador4bits 0 35 ))
  (_version v32)
  (_time 1636089137515 2021.11.04 23:12:17)
  (_source (\./compile/Sumador4Bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636085549015)
    (_use )
  )
  (_component
    (Alu1bit
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 60 (_component Alu1bit )
    (_port
      ((Cin)(control))
      ((a)(a(0)))
      ((b)(b(0)))
      ((control)(control))
      ((Cout)(NET48))
      ((Z)(Z(0)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U2 0 70 (_component Alu1bit )
    (_port
      ((Cin)(NET48))
      ((a)(a(1)))
      ((b)(b(1)))
      ((control)(control))
      ((Cout)(NET42))
      ((Z)(Z(1)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U3 0 80 (_component Alu1bit )
    (_port
      ((Cin)(NET42))
      ((a)(a(2)))
      ((b)(b(2)))
      ((control)(control))
      ((Cout)(NET36))
      ((Z)(Z(2)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U4 0 90 (_component Alu1bit )
    (_port
      ((Cin)(NET36))
      ((a)(a(3)))
      ((b)(b(3)))
      ((control)(control))
      ((Cout)(Cout))
      ((Z)(Z(3)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_object
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 29 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Z ~std_logic_vector{3~downto~0}~124 0 31 (_entity (_out ))))
    (_signal (_internal NET36 ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal NET42 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal NET48 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000057 55 3350          1636089137572 Sumador4BitsCode
(_unit VHDL (sumador4bitscode 0 25 (sumador4bitscode 0 16 ))
  (_version v32)
  (_time 1636089137571 2021.11.04 23:12:17)
  (_source (\./src/Sumador4BitsCode.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636087799159)
    (_use )
  )
  (_component
    (Alu1bit
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 41 (_component Alu1bit )
    (_port
      ((Cin)(control))
      ((a)(a(0)))
      ((b)(b(0)))
      ((control)(control))
      ((Cout)(NET48))
      ((Z)(Z(0)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U2 0 51 (_component Alu1bit )
    (_port
      ((Cin)(NET48))
      ((a)(a(1)))
      ((b)(b(1)))
      ((control)(control))
      ((Cout)(NET42))
      ((Z)(Z(1)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U3 0 61 (_component Alu1bit )
    (_port
      ((Cin)(NET42))
      ((a)(a(2)))
      ((b)(b(2)))
      ((control)(control))
      ((Cout)(NET36))
      ((Z)(Z(2)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U4 0 71 (_component Alu1bit )
    (_port
      ((Cin)(NET36))
      ((a)(a(3)))
      ((b)(b(3)))
      ((control)(control))
      ((Cout)(Cout))
      ((Z)(Z(3)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_object
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 29 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Z ~std_logic_vector{3~downto~0}~124 0 31 (_entity (_out ))))
    (_signal (_internal NET36 ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal NET42 ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ))))
    (_signal (_internal NET48 ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000056 55 1498          1636089137621 Sumador4BitsFub
(_unit VHDL (sumador4bitsfub 0 25 (sumador4bitsfub 0 35 ))
  (_version v32)
  (_time 1636089137620 2021.11.04 23:12:17)
  (_source (\./compile/Sumador4BitsFub.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636087838112)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 28 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Z ~std_logic_vector{3~downto~0}~124 0 31 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000058 55 1266          1636089137673 FullAdder1BitCode
(_unit VHDL (fulladder1bitcode 0 30 (fulladder1bitcode 0 42 ))
  (_version v32)
  (_time 1636089137672 2021.11.04 23:12:17)
  (_source (\./src/FullAdder1BitCode.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636088728887)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal suma ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
      (line__45(_architecture 1 0 45 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . FullAdder1BitCode 2 -1
  )
)
V 000057 55 1883          1636089137769 FullAdder1BitFub
(_unit VHDL (fulladder1bitfub 0 25 (fulladder1bitfub 0 35 ))
  (_version v32)
  (_time 1636089137768 2021.11.04 23:12:17)
  (_source (\./compile/FullAdder1BitFub.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636089137755)
    (_use )
  )
  (_component
    (FullAdder1BitCode
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
        (_port (_internal suma ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 53 (_component FullAdder1BitCode )
    (_port
      ((Cin)(Cin))
      ((a)(a))
      ((b)(b))
      ((Cout)(Cout))
      ((suma)(suma))
    )
    (_use (_entity . fulladder1bitcode)
      (_port
        ((a)(a))
        ((b)(b))
        ((Cin)(Cin))
        ((suma)(suma))
        ((Cout)(Cout))
      )
    )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_port (_internal suma ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000049 55 3953          1636089250898 Alu4Bits
(_unit VHDL (alu4bits 0 25 (alu4bits 0 35 ))
  (_version v32)
  (_time 1636089250897 2021.11.04 23:14:10)
  (_source (\./src/fulladder4bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636074293272)
    (_use )
  )
  (_component
    (alu1bit
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 60 (_component alu1bit )
    (_port
      ((a)(a(3)))
      ((b)(b(3)))
      ((cin)(NET152))
      ((control)(control))
      ((Z)(Z(3)))
      ((cout)(cout))
    )
    (_use (_entity . alu1bit)
      (_port
        ((Cin)(cin))
        ((a)(a))
        ((b)(b))
        ((control)(control))
        ((Cout)(cout))
        ((Z)(Z))
      )
    )
  )
  (_instantiation U2 0 70 (_component alu1bit )
    (_port
      ((a)(a(2)))
      ((b)(b(2)))
      ((cin)(NET144))
      ((control)(control))
      ((Z)(Z(2)))
      ((cout)(NET152))
    )
    (_use (_entity . alu1bit)
      (_port
        ((Cin)(cin))
        ((a)(a))
        ((b)(b))
        ((control)(control))
        ((Cout)(cout))
        ((Z)(Z))
      )
    )
  )
  (_instantiation U3 0 80 (_component alu1bit )
    (_port
      ((a)(a(1)))
      ((b)(b(1)))
      ((cin)(NET136))
      ((control)(control))
      ((Z)(Z(1)))
      ((cout)(NET144))
    )
    (_use (_entity . alu1bit)
      (_port
        ((Cin)(cin))
        ((a)(a))
        ((b)(b))
        ((control)(control))
        ((Cout)(cout))
        ((Z)(Z))
      )
    )
  )
  (_instantiation U4 0 90 (_component alu1bit )
    (_port
      ((a)(a(0)))
      ((b)(b(0)))
      ((cin)(control))
      ((control)(control))
      ((Z)(Z(0)))
      ((cout)(NET136))
    )
    (_use (_entity . alu1bit)
      (_port
        ((Cin)(cin))
        ((a)(a))
        ((b)(b))
        ((control)(control))
        ((Cout)(cout))
        ((Z)(Z))
      )
    )
  )
  (_object
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 29 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Z ~std_logic_vector{3~downto~0}~124 0 31 (_entity (_out ))))
    (_signal (_internal NET136 ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal NET144 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal NET152 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000061 55 315           1636089250912 Pruebafulladder4bits
(_unit VHDL (pruebafulladder4bits 0 25 (pruebafulladder4bits 0 28 ))
  (_version v32)
  (_time 1636089250911 2021.11.04 23:14:10)
  (_source (\./compile/Pruebafulladder4bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636087120095)
    (_use )
  )
)
V 000053 55 1539          1636089250938 mul2a1de1bit
(_unit VHDL (mul2a1de1bit 0 25 (mul2a1de1bit 0 34 ))
  (_version v32)
  (_time 1636089250938 2021.11.04 23:14:10)
  (_source (\./compile/mul2a1de1bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636087120142)
    (_use )
  )
  (_component
    (mux2a1de1bit
      (_object
        (_port (_internal a0 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal a1 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 51 (_component mux2a1de1bit )
    (_port
      ((a0)(a0))
      ((a1)(a1))
      ((control)(control))
      ((Z)(Z))
    )
    (_use (_entity . mux2a1de1bit)
    )
  )
  (_object
    (_port (_internal a0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal a1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000053 55 1055          1636089250951 mux2a1de1bit
(_unit VHDL (mux2a1de1bit 0 4 (mux2a1de1bit 0 15 ))
  (_version v32)
  (_time 1636089250950 2021.11.04 23:14:10)
  (_source (\./src/mux2a1de1bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636076254651)
    (_use )
  )
  (_object
    (_port (_internal a0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal a1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . mux2a1de1bit 1 -1
  )
)
I 000048 55 2921          1636089251041 Alu1bit
(_unit VHDL (alu1bit 1 6 (alu1bit 1 36 ))
  (_version v32)
  (_time 1636089251041 2021.11.04 23:14:11)
  (_source (\./src/Alu1bitcode.vhd\(\./compile/Alu1bit.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636080483672)
    (_use )
  )
  (_component
    (mux2a1de1bit
      (_object
        (_port (_internal a0 ~extieee.std_logic_1164.std_logic 1 51 (_entity (_in ))))
        (_port (_internal a1 ~extieee.std_logic_1164.std_logic 1 52 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 1 53 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 1 54 (_entity (_out ))))
      )
    )
    (FullAdder1BitCode
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 1 42 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 1 43 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 1 44 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 1 45 (_entity (_out ))))
        (_port (_internal suma ~extieee.std_logic_1164.std_logic 1 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 1 67 (_component mux2a1de1bit )
    (_port
      ((a0)(b))
      ((a1)(NET73))
      ((control)(control))
      ((Z)(NET209))
    )
    (_use (_entity . mux2a1de1bit)
    )
  )
  (_instantiation U2 1 75 (_component FullAdder1BitCode )
    (_port
      ((Cin)(Cin))
      ((a)(a))
      ((b)(NET209))
      ((Cout)(Cout))
      ((suma)(Z))
    )
    (_use (_entity . fulladder1bitcode)
      (_port
        ((a)(a))
        ((b)(b))
        ((Cin)(Cin))
        ((suma)(suma))
        ((Cout)(Cout))
      )
    )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_signal (_internal NET209 ~extieee.std_logic_1164.std_logic 1 60 (_architecture (_uni ))))
    (_signal (_internal NET73 ~extieee.std_logic_1164.std_logic 1 61 (_architecture (_uni ))))
    (_process
      (line__84(_architecture 0 1 84 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Alu1bit 1 -1
  )
)
V 000048 55 2896          1636089251111 Alu1bit
(_unit VHDL (alu1bit 0 6 (alu1bit 0 30 ))
  (_version v32)
  (_time 1636089251111 2021.11.04 23:14:11)
  (_source (\./src/Alu1bitcode.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636080483672)
    (_use )
  )
  (_component
    (mux2a1de1bit
      (_object
        (_port (_internal a0 ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal a1 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (FullAdder1BitCode
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
        (_port (_internal suma ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 61 (_component mux2a1de1bit )
    (_port
      ((a0)(b))
      ((a1)(NET73))
      ((control)(control))
      ((Z)(NET209))
    )
    (_use (_entity . mux2a1de1bit)
    )
  )
  (_instantiation U2 0 69 (_component FullAdder1BitCode )
    (_port
      ((Cin)(Cin))
      ((a)(a))
      ((b)(NET209))
      ((Cout)(Cout))
      ((suma)(Z))
    )
    (_use (_entity . fulladder1bitcode)
      (_port
        ((a)(a))
        ((b)(b))
        ((Cin)(Cin))
        ((suma)(suma))
        ((Cout)(Cout))
      )
    )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_signal (_internal NET209 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal NET73 ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_process
      (line__78(_architecture 0 0 78 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Alu1bit 1 -1
  )
)
V 000054 55 1913          1636089251182 Alu1BitSimbol
(_unit VHDL (alu1bitsimbol 0 25 (alu1bitsimbol 0 36 ))
  (_version v32)
  (_time 1636089251181 2021.11.04 23:14:11)
  (_source (\./compile/Alu1BitSimbol.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636087120742)
    (_use )
  )
  (_component
    (Alu1bit
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 55 (_component Alu1bit )
    (_port
      ((Cin)(Cin))
      ((a)(a))
      ((b)(b))
      ((control)(control))
      ((Cout)(Cout))
      ((Z)(Z))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000053 55 3342          1636089251230 Sumador4Bits
(_unit VHDL (sumador4bits 0 25 (sumador4bits 0 35 ))
  (_version v32)
  (_time 1636089251229 2021.11.04 23:14:11)
  (_source (\./compile/Sumador4Bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636085549015)
    (_use )
  )
  (_component
    (Alu1bit
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 60 (_component Alu1bit )
    (_port
      ((Cin)(control))
      ((a)(a(0)))
      ((b)(b(0)))
      ((control)(control))
      ((Cout)(NET48))
      ((Z)(Z(0)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U2 0 70 (_component Alu1bit )
    (_port
      ((Cin)(NET48))
      ((a)(a(1)))
      ((b)(b(1)))
      ((control)(control))
      ((Cout)(NET42))
      ((Z)(Z(1)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U3 0 80 (_component Alu1bit )
    (_port
      ((Cin)(NET42))
      ((a)(a(2)))
      ((b)(b(2)))
      ((control)(control))
      ((Cout)(NET36))
      ((Z)(Z(2)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U4 0 90 (_component Alu1bit )
    (_port
      ((Cin)(NET36))
      ((a)(a(3)))
      ((b)(b(3)))
      ((control)(control))
      ((Cout)(Cout))
      ((Z)(Z(3)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_object
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 29 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Z ~std_logic_vector{3~downto~0}~124 0 31 (_entity (_out ))))
    (_signal (_internal NET36 ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal NET42 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal NET48 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000057 55 3350          1636089251284 Sumador4BitsCode
(_unit VHDL (sumador4bitscode 0 25 (sumador4bitscode 0 16 ))
  (_version v32)
  (_time 1636089251283 2021.11.04 23:14:11)
  (_source (\./src/Sumador4BitsCode.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636087799159)
    (_use )
  )
  (_component
    (Alu1bit
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 41 (_component Alu1bit )
    (_port
      ((Cin)(control))
      ((a)(a(0)))
      ((b)(b(0)))
      ((control)(control))
      ((Cout)(NET48))
      ((Z)(Z(0)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U2 0 51 (_component Alu1bit )
    (_port
      ((Cin)(NET48))
      ((a)(a(1)))
      ((b)(b(1)))
      ((control)(control))
      ((Cout)(NET42))
      ((Z)(Z(1)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U3 0 61 (_component Alu1bit )
    (_port
      ((Cin)(NET42))
      ((a)(a(2)))
      ((b)(b(2)))
      ((control)(control))
      ((Cout)(NET36))
      ((Z)(Z(2)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U4 0 71 (_component Alu1bit )
    (_port
      ((Cin)(NET36))
      ((a)(a(3)))
      ((b)(b(3)))
      ((control)(control))
      ((Cout)(Cout))
      ((Z)(Z(3)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_object
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 29 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Z ~std_logic_vector{3~downto~0}~124 0 31 (_entity (_out ))))
    (_signal (_internal NET36 ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal NET42 ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ))))
    (_signal (_internal NET48 ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000056 55 1498          1636089251336 Sumador4BitsFub
(_unit VHDL (sumador4bitsfub 0 25 (sumador4bitsfub 0 35 ))
  (_version v32)
  (_time 1636089251335 2021.11.04 23:14:11)
  (_source (\./compile/Sumador4BitsFub.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636087838112)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 28 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Z ~std_logic_vector{3~downto~0}~124 0 31 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000058 55 1266          1636089251395 FullAdder1BitCode
(_unit VHDL (fulladder1bitcode 0 30 (fulladder1bitcode 0 42 ))
  (_version v32)
  (_time 1636089251394 2021.11.04 23:14:11)
  (_source (\./src/FullAdder1BitCode.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636088728887)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal suma ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_assignment (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
      (line__45(_architecture 1 0 45 (_assignment (_simple)(_target(4))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . FullAdder1BitCode 2 -1
  )
)
V 000057 55 1883          1636089251522 FullAdder1BitFub
(_unit VHDL (fulladder1bitfub 0 25 (fulladder1bitfub 0 35 ))
  (_version v32)
  (_time 1636089251521 2021.11.04 23:14:11)
  (_source (\./compile/FullAdder1BitFub.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636089137755)
    (_use )
  )
  (_component
    (FullAdder1BitCode
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
        (_port (_internal suma ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 53 (_component FullAdder1BitCode )
    (_port
      ((Cin)(Cin))
      ((a)(a))
      ((b)(b))
      ((Cout)(Cout))
      ((suma)(suma))
    )
    (_use (_entity . fulladder1bitcode)
      (_port
        ((a)(a))
        ((b)(b))
        ((Cin)(Cin))
        ((suma)(suma))
        ((Cout)(Cout))
      )
    )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_port (_internal suma ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000053 55 3342          1636089493956 Sumador4Bits
(_unit VHDL (sumador4bits 0 25 (sumador4bits 0 35 ))
  (_version v32)
  (_time 1636089493955 2021.11.04 23:18:13)
  (_source (\./compile/Sumador4Bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636085549015)
    (_use )
  )
  (_component
    (Alu1bit
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 60 (_component Alu1bit )
    (_port
      ((Cin)(control))
      ((a)(a(0)))
      ((b)(b(0)))
      ((control)(control))
      ((Cout)(NET48))
      ((Z)(Z(0)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U2 0 70 (_component Alu1bit )
    (_port
      ((Cin)(NET48))
      ((a)(a(1)))
      ((b)(b(1)))
      ((control)(control))
      ((Cout)(NET42))
      ((Z)(Z(1)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U3 0 80 (_component Alu1bit )
    (_port
      ((Cin)(NET42))
      ((a)(a(2)))
      ((b)(b(2)))
      ((control)(control))
      ((Cout)(NET36))
      ((Z)(Z(2)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U4 0 90 (_component Alu1bit )
    (_port
      ((Cin)(NET36))
      ((a)(a(3)))
      ((b)(b(3)))
      ((control)(control))
      ((Cout)(Cout))
      ((Z)(Z(3)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_object
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 29 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Z ~std_logic_vector{3~downto~0}~124 0 31 (_entity (_out ))))
    (_signal (_internal NET36 ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal NET42 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal NET48 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000053 55 3342          1636089546166 Sumador4Bits
(_unit VHDL (sumador4bits 0 25 (sumador4bits 0 35 ))
  (_version v32)
  (_time 1636089546165 2021.11.04 23:19:06)
  (_source (\./compile/Sumador4Bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636085549015)
    (_use )
  )
  (_component
    (Alu1bit
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 60 (_component Alu1bit )
    (_port
      ((Cin)(control))
      ((a)(a(0)))
      ((b)(b(0)))
      ((control)(control))
      ((Cout)(NET48))
      ((Z)(Z(0)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U2 0 70 (_component Alu1bit )
    (_port
      ((Cin)(NET48))
      ((a)(a(1)))
      ((b)(b(1)))
      ((control)(control))
      ((Cout)(NET42))
      ((Z)(Z(1)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U3 0 80 (_component Alu1bit )
    (_port
      ((Cin)(NET42))
      ((a)(a(2)))
      ((b)(b(2)))
      ((control)(control))
      ((Cout)(NET36))
      ((Z)(Z(2)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U4 0 90 (_component Alu1bit )
    (_port
      ((Cin)(NET36))
      ((a)(a(3)))
      ((b)(b(3)))
      ((control)(control))
      ((Cout)(Cout))
      ((Z)(Z(3)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_object
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 29 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Z ~std_logic_vector{3~downto~0}~124 0 31 (_entity (_out ))))
    (_signal (_internal NET36 ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal NET42 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal NET48 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000053 55 3372          1636089549820 Sumador4Bits
(_unit VHDL (sumador4bits 1 25 (sumador4bits 1 35 ))
  (_version v32)
  (_time 1636089549819 2021.11.04 23:19:09)
  (_source (\./compile/Sumador4Bits.vhd\(\./src/Sumador4BitsCode.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636085549015)
    (_use )
  )
  (_component
    (Alu1bit
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 1 41 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 1 42 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 1 43 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 1 44 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 1 45 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 1 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 1 60 (_component Alu1bit )
    (_port
      ((Cin)(control))
      ((a)(a(0)))
      ((b)(b(0)))
      ((control)(control))
      ((Cout)(NET48))
      ((Z)(Z(0)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U2 1 70 (_component Alu1bit )
    (_port
      ((Cin)(NET48))
      ((a)(a(1)))
      ((b)(b(1)))
      ((control)(control))
      ((Cout)(NET42))
      ((Z)(Z(1)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U3 1 80 (_component Alu1bit )
    (_port
      ((Cin)(NET42))
      ((a)(a(2)))
      ((b)(b(2)))
      ((control)(control))
      ((Cout)(NET36))
      ((Z)(Z(2)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U4 1 90 (_component Alu1bit )
    (_port
      ((Cin)(NET36))
      ((a)(a(3)))
      ((b)(b(3)))
      ((control)(control))
      ((Cout)(Cout))
      ((Z)(Z(3)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_object
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 29 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Z ~std_logic_vector{3~downto~0}~124 0 31 (_entity (_out ))))
    (_signal (_internal NET36 ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal NET42 ~extieee.std_logic_1164.std_logic 1 53 (_architecture (_uni ))))
    (_signal (_internal NET48 ~extieee.std_logic_1164.std_logic 1 54 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000053 55 1539          1636089753060 mul2a1de1bit
(_unit VHDL (mul2a1de1bit 0 25 (mul2a1de1bit 0 34 ))
  (_version v32)
  (_time 1636089753059 2021.11.04 23:22:33)
  (_source (\./compile/mul2a1de1bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636087120142)
    (_use )
  )
  (_component
    (mux2a1de1bit
      (_object
        (_port (_internal a0 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal a1 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 51 (_component mux2a1de1bit )
    (_port
      ((a0)(a0))
      ((a1)(a1))
      ((control)(control))
      ((Z)(Z))
    )
    (_use (_entity . mux2a1de1bit)
    )
  )
  (_object
    (_port (_internal a0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal a1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000053 55 1055          1636089753099 mux2a1de1bit
(_unit VHDL (mux2a1de1bit 0 4 (mux2a1de1bit 0 15 ))
  (_version v32)
  (_time 1636089753099 2021.11.04 23:22:33)
  (_source (\./src/mux2a1de1bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636076254651)
    (_use )
  )
  (_object
    (_port (_internal a0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal a1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . mux2a1de1bit 1 -1
  )
)
I 000048 55 2921          1636089753185 Alu1bit
(_unit VHDL (alu1bit 1 6 (alu1bit 1 36 ))
  (_version v32)
  (_time 1636089753185 2021.11.04 23:22:33)
  (_source (\./src/Alu1bitcode.vhd\(\./compile/Alu1bit.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636080483672)
    (_use )
  )
  (_component
    (mux2a1de1bit
      (_object
        (_port (_internal a0 ~extieee.std_logic_1164.std_logic 1 51 (_entity (_in ))))
        (_port (_internal a1 ~extieee.std_logic_1164.std_logic 1 52 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 1 53 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 1 54 (_entity (_out ))))
      )
    )
    (FullAdder1BitCode
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 1 42 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 1 43 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 1 44 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 1 45 (_entity (_out ))))
        (_port (_internal suma ~extieee.std_logic_1164.std_logic 1 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 1 67 (_component mux2a1de1bit )
    (_port
      ((a0)(b))
      ((a1)(NET73))
      ((control)(control))
      ((Z)(NET209))
    )
    (_use (_entity . mux2a1de1bit)
    )
  )
  (_instantiation U2 1 75 (_component FullAdder1BitCode )
    (_port
      ((Cin)(Cin))
      ((a)(a))
      ((b)(NET209))
      ((Cout)(Cout))
      ((suma)(Z))
    )
    (_use (_entity . fulladder1bitcode)
      (_port
        ((a)(a))
        ((b)(b))
        ((Cin)(Cin))
        ((suma)(suma))
        ((Cout)(Cout))
      )
    )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_signal (_internal NET209 ~extieee.std_logic_1164.std_logic 1 60 (_architecture (_uni ))))
    (_signal (_internal NET73 ~extieee.std_logic_1164.std_logic 1 61 (_architecture (_uni ))))
    (_process
      (line__84(_architecture 0 1 84 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Alu1bit 1 -1
  )
)
V 000048 55 2896          1636089753282 Alu1bit
(_unit VHDL (alu1bit 0 6 (alu1bit 0 30 ))
  (_version v32)
  (_time 1636089753281 2021.11.04 23:22:33)
  (_source (\./src/Alu1bitcode.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636080483672)
    (_use )
  )
  (_component
    (mux2a1de1bit
      (_object
        (_port (_internal a0 ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal a1 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (FullAdder1BitCode
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
        (_port (_internal suma ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 61 (_component mux2a1de1bit )
    (_port
      ((a0)(b))
      ((a1)(NET73))
      ((control)(control))
      ((Z)(NET209))
    )
    (_use (_entity . mux2a1de1bit)
    )
  )
  (_instantiation U2 0 69 (_component FullAdder1BitCode )
    (_port
      ((Cin)(Cin))
      ((a)(a))
      ((b)(NET209))
      ((Cout)(Cout))
      ((suma)(Z))
    )
    (_use (_entity . fulladder1bitcode)
      (_port
        ((a)(a))
        ((b)(b))
        ((Cin)(Cin))
        ((suma)(suma))
        ((Cout)(Cout))
      )
    )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_signal (_internal NET209 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal NET73 ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_process
      (line__78(_architecture 0 0 78 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Alu1bit 1 -1
  )
)
V 000054 55 1913          1636089753359 Alu1BitSimbol
(_unit VHDL (alu1bitsimbol 0 25 (alu1bitsimbol 0 36 ))
  (_version v32)
  (_time 1636089753358 2021.11.04 23:22:33)
  (_source (\./compile/Alu1BitSimbol.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636087120742)
    (_use )
  )
  (_component
    (Alu1bit
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 55 (_component Alu1bit )
    (_port
      ((Cin)(Cin))
      ((a)(a))
      ((b)(b))
      ((control)(control))
      ((Cout)(Cout))
      ((Z)(Z))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000053 55 3342          1636089753395 Sumador4Bits
(_unit VHDL (sumador4bits 0 25 (sumador4bits 0 35 ))
  (_version v32)
  (_time 1636089753394 2021.11.04 23:22:33)
  (_source (\./compile/Sumador4Bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636085549015)
    (_use )
  )
  (_component
    (Alu1bit
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 60 (_component Alu1bit )
    (_port
      ((Cin)(control))
      ((a)(a(0)))
      ((b)(b(0)))
      ((control)(control))
      ((Cout)(NET48))
      ((Z)(Z(0)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U2 0 70 (_component Alu1bit )
    (_port
      ((Cin)(NET48))
      ((a)(a(1)))
      ((b)(b(1)))
      ((control)(control))
      ((Cout)(NET42))
      ((Z)(Z(1)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U3 0 80 (_component Alu1bit )
    (_port
      ((Cin)(NET42))
      ((a)(a(2)))
      ((b)(b(2)))
      ((control)(control))
      ((Cout)(NET36))
      ((Z)(Z(2)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U4 0 90 (_component Alu1bit )
    (_port
      ((Cin)(NET36))
      ((a)(a(3)))
      ((b)(b(3)))
      ((control)(control))
      ((Cout)(Cout))
      ((Z)(Z(3)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_object
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 29 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Z ~std_logic_vector{3~downto~0}~124 0 31 (_entity (_out ))))
    (_signal (_internal NET36 ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal NET42 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal NET48 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000053 55 3372          1636089753450 Sumador4Bits
(_unit VHDL (sumador4bits 1 25 (sumador4bits 1 35 ))
  (_version v32)
  (_time 1636089753449 2021.11.04 23:22:33)
  (_source (\./compile/Sumador4Bits.vhd\(\./src/Sumador4BitsCode.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636085549015)
    (_use )
  )
  (_component
    (Alu1bit
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 1 41 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 1 42 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 1 43 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 1 44 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 1 45 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 1 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 1 60 (_component Alu1bit )
    (_port
      ((Cin)(control))
      ((a)(a(0)))
      ((b)(b(0)))
      ((control)(control))
      ((Cout)(NET48))
      ((Z)(Z(0)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U2 1 70 (_component Alu1bit )
    (_port
      ((Cin)(NET48))
      ((a)(a(1)))
      ((b)(b(1)))
      ((control)(control))
      ((Cout)(NET42))
      ((Z)(Z(1)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U3 1 80 (_component Alu1bit )
    (_port
      ((Cin)(NET42))
      ((a)(a(2)))
      ((b)(b(2)))
      ((control)(control))
      ((Cout)(NET36))
      ((Z)(Z(2)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U4 1 90 (_component Alu1bit )
    (_port
      ((Cin)(NET36))
      ((a)(a(3)))
      ((b)(b(3)))
      ((control)(control))
      ((Cout)(Cout))
      ((Z)(Z(3)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_object
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 29 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Z ~std_logic_vector{3~downto~0}~124 0 31 (_entity (_out ))))
    (_signal (_internal NET36 ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal NET42 ~extieee.std_logic_1164.std_logic 1 53 (_architecture (_uni ))))
    (_signal (_internal NET48 ~extieee.std_logic_1164.std_logic 1 54 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000058 55 1266          1636089753512 FullAdder1BitCode
(_unit VHDL (fulladder1bitcode 0 30 (fulladder1bitcode 0 42 ))
  (_version v32)
  (_time 1636089753512 2021.11.04 23:22:33)
  (_source (\./src/FullAdder1BitCode.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636088728887)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal suma ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
      (line__45(_architecture 1 0 45 (_assignment (_simple)(_target(4))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . FullAdder1BitCode 2 -1
  )
)
V 000057 55 1883          1636089753614 FullAdder1BitFub
(_unit VHDL (fulladder1bitfub 0 25 (fulladder1bitfub 0 35 ))
  (_version v32)
  (_time 1636089753613 2021.11.04 23:22:33)
  (_source (\./compile/FullAdder1BitFub.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636089137755)
    (_use )
  )
  (_component
    (FullAdder1BitCode
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
        (_port (_internal suma ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 53 (_component FullAdder1BitCode )
    (_port
      ((Cin)(Cin))
      ((a)(a))
      ((b)(b))
      ((Cout)(Cout))
      ((suma)(suma))
    )
    (_use (_entity . fulladder1bitcode)
      (_port
        ((a)(a))
        ((b)(b))
        ((Cin)(Cin))
        ((suma)(suma))
        ((Cout)(Cout))
      )
    )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_port (_internal suma ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000053 55 1539          1636091534269 mul2a1de1bit
(_unit VHDL (mul2a1de1bit 0 25 (mul2a1de1bit 0 34 ))
  (_version v32)
  (_time 1636091534268 2021.11.04 23:52:14)
  (_source (\./compile/mul2a1de1bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636087120142)
    (_use )
  )
  (_component
    (mux2a1de1bit
      (_object
        (_port (_internal a0 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal a1 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 51 (_component mux2a1de1bit )
    (_port
      ((a0)(a0))
      ((a1)(a1))
      ((control)(control))
      ((Z)(Z))
    )
    (_use (_entity . mux2a1de1bit)
    )
  )
  (_object
    (_port (_internal a0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal a1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000053 55 1055          1636091534288 mux2a1de1bit
(_unit VHDL (mux2a1de1bit 0 4 (mux2a1de1bit 0 15 ))
  (_version v32)
  (_time 1636091534288 2021.11.04 23:52:14)
  (_source (\./src/mux2a1de1bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636076254651)
    (_use )
  )
  (_object
    (_port (_internal a0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal a1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . mux2a1de1bit 1 -1
  )
)
I 000048 55 2921          1636091534367 Alu1bit
(_unit VHDL (alu1bit 1 6 (alu1bit 1 36 ))
  (_version v32)
  (_time 1636091534367 2021.11.04 23:52:14)
  (_source (\./src/Alu1bitcode.vhd\(\./compile/Alu1bit.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636080483672)
    (_use )
  )
  (_component
    (mux2a1de1bit
      (_object
        (_port (_internal a0 ~extieee.std_logic_1164.std_logic 1 51 (_entity (_in ))))
        (_port (_internal a1 ~extieee.std_logic_1164.std_logic 1 52 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 1 53 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 1 54 (_entity (_out ))))
      )
    )
    (FullAdder1BitCode
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 1 42 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 1 43 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 1 44 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 1 45 (_entity (_out ))))
        (_port (_internal suma ~extieee.std_logic_1164.std_logic 1 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 1 67 (_component mux2a1de1bit )
    (_port
      ((a0)(b))
      ((a1)(NET73))
      ((control)(control))
      ((Z)(NET209))
    )
    (_use (_entity . mux2a1de1bit)
    )
  )
  (_instantiation U2 1 75 (_component FullAdder1BitCode )
    (_port
      ((Cin)(Cin))
      ((a)(a))
      ((b)(NET209))
      ((Cout)(Cout))
      ((suma)(Z))
    )
    (_use (_entity . fulladder1bitcode)
      (_port
        ((a)(a))
        ((b)(b))
        ((Cin)(Cin))
        ((suma)(suma))
        ((Cout)(Cout))
      )
    )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_signal (_internal NET209 ~extieee.std_logic_1164.std_logic 1 60 (_architecture (_uni ))))
    (_signal (_internal NET73 ~extieee.std_logic_1164.std_logic 1 61 (_architecture (_uni ))))
    (_process
      (line__84(_architecture 0 1 84 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Alu1bit 1 -1
  )
)
V 000048 55 2896          1636091534425 Alu1bit
(_unit VHDL (alu1bit 0 6 (alu1bit 0 30 ))
  (_version v32)
  (_time 1636091534425 2021.11.04 23:52:14)
  (_source (\./src/Alu1bitcode.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636080483672)
    (_use )
  )
  (_component
    (mux2a1de1bit
      (_object
        (_port (_internal a0 ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal a1 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (FullAdder1BitCode
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
        (_port (_internal suma ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 61 (_component mux2a1de1bit )
    (_port
      ((a0)(b))
      ((a1)(NET73))
      ((control)(control))
      ((Z)(NET209))
    )
    (_use (_entity . mux2a1de1bit)
    )
  )
  (_instantiation U2 0 69 (_component FullAdder1BitCode )
    (_port
      ((Cin)(Cin))
      ((a)(a))
      ((b)(NET209))
      ((Cout)(Cout))
      ((suma)(Z))
    )
    (_use (_entity . fulladder1bitcode)
      (_port
        ((a)(a))
        ((b)(b))
        ((Cin)(Cin))
        ((suma)(suma))
        ((Cout)(Cout))
      )
    )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_signal (_internal NET209 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal NET73 ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_process
      (line__78(_architecture 0 0 78 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Alu1bit 1 -1
  )
)
V 000054 55 1913          1636091534482 Alu1BitSimbol
(_unit VHDL (alu1bitsimbol 0 25 (alu1bitsimbol 0 36 ))
  (_version v32)
  (_time 1636091534481 2021.11.04 23:52:14)
  (_source (\./compile/Alu1BitSimbol.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636087120742)
    (_use )
  )
  (_component
    (Alu1bit
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 55 (_component Alu1bit )
    (_port
      ((Cin)(Cin))
      ((a)(a))
      ((b)(b))
      ((control)(control))
      ((Cout)(Cout))
      ((Z)(Z))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000053 55 3342          1636091534492 Sumador4Bits
(_unit VHDL (sumador4bits 0 25 (sumador4bits 0 35 ))
  (_version v32)
  (_time 1636091534491 2021.11.04 23:52:14)
  (_source (\./compile/Sumador4Bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636085549015)
    (_use )
  )
  (_component
    (Alu1bit
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 60 (_component Alu1bit )
    (_port
      ((Cin)(control))
      ((a)(a(0)))
      ((b)(b(0)))
      ((control)(control))
      ((Cout)(NET48))
      ((Z)(Z(0)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U2 0 70 (_component Alu1bit )
    (_port
      ((Cin)(NET48))
      ((a)(a(1)))
      ((b)(b(1)))
      ((control)(control))
      ((Cout)(NET42))
      ((Z)(Z(1)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U3 0 80 (_component Alu1bit )
    (_port
      ((Cin)(NET42))
      ((a)(a(2)))
      ((b)(b(2)))
      ((control)(control))
      ((Cout)(NET36))
      ((Z)(Z(2)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U4 0 90 (_component Alu1bit )
    (_port
      ((Cin)(NET36))
      ((a)(a(3)))
      ((b)(b(3)))
      ((control)(control))
      ((Cout)(Cout))
      ((Z)(Z(3)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_object
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 29 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Z ~std_logic_vector{3~downto~0}~124 0 31 (_entity (_out ))))
    (_signal (_internal NET36 ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal NET42 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal NET48 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000053 55 3372          1636091534509 Sumador4Bits
(_unit VHDL (sumador4bits 1 25 (sumador4bits 1 35 ))
  (_version v32)
  (_time 1636091534508 2021.11.04 23:52:14)
  (_source (\./compile/Sumador4Bits.vhd\(\./src/Sumador4BitsCode.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636085549015)
    (_use )
  )
  (_component
    (Alu1bit
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 1 41 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 1 42 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 1 43 (_entity (_in ))))
        (_port (_internal control ~extieee.std_logic_1164.std_logic 1 44 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 1 45 (_entity (_out ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 1 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 1 60 (_component Alu1bit )
    (_port
      ((Cin)(control))
      ((a)(a(0)))
      ((b)(b(0)))
      ((control)(control))
      ((Cout)(NET48))
      ((Z)(Z(0)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U2 1 70 (_component Alu1bit )
    (_port
      ((Cin)(NET48))
      ((a)(a(1)))
      ((b)(b(1)))
      ((control)(control))
      ((Cout)(NET42))
      ((Z)(Z(1)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U3 1 80 (_component Alu1bit )
    (_port
      ((Cin)(NET42))
      ((a)(a(2)))
      ((b)(b(2)))
      ((control)(control))
      ((Cout)(NET36))
      ((Z)(Z(2)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_instantiation U4 1 90 (_component Alu1bit )
    (_port
      ((Cin)(NET36))
      ((a)(a(3)))
      ((b)(b(3)))
      ((control)(control))
      ((Cout)(Cout))
      ((Z)(Z(3)))
    )
    (_use (_entity . alu1bit)
    )
  )
  (_object
    (_port (_internal control ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 29 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Z ~std_logic_vector{3~downto~0}~124 0 31 (_entity (_out ))))
    (_signal (_internal NET36 ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal NET42 ~extieee.std_logic_1164.std_logic 1 53 (_architecture (_uni ))))
    (_signal (_internal NET48 ~extieee.std_logic_1164.std_logic 1 54 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000058 55 1266          1636091534524 FullAdder1BitCode
(_unit VHDL (fulladder1bitcode 0 30 (fulladder1bitcode 0 42 ))
  (_version v32)
  (_time 1636091534523 2021.11.04 23:52:14)
  (_source (\./src/FullAdder1BitCode.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636088728887)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal suma ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
      (line__45(_architecture 1 0 45 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . FullAdder1BitCode 2 -1
  )
)
V 000057 55 1883          1636091534606 FullAdder1BitFub
(_unit VHDL (fulladder1bitfub 0 25 (fulladder1bitfub 0 35 ))
  (_version v32)
  (_time 1636091534605 2021.11.04 23:52:14)
  (_source (\./compile/FullAdder1BitFub.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1636089137755)
    (_use )
  )
  (_component
    (FullAdder1BitCode
      (_object
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
        (_port (_internal suma ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 53 (_component FullAdder1BitCode )
    (_port
      ((Cin)(Cin))
      ((a)(a))
      ((b)(b))
      ((Cout)(Cout))
      ((suma)(suma))
    )
    (_use (_entity . fulladder1bitcode)
      (_port
        ((a)(a))
        ((b)(b))
        ((Cin)(Cin))
        ((suma)(suma))
        ((Cout)(Cout))
      )
    )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal Cout ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_port (_internal suma ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
