read_verilog ../top.v
proc
tee -o result.out sat -prove x 0 -set-any-undef-at 1 x  -tempinduct middle
