#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Mar  4 06:20:44 2020
# Process ID: 11418
# Current directory: /home/gsaied/Desktop/old_rtl/fire6_expand1
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/old_rtl/fire6_expand1/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/fire6_expand1/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# read_verilog -sv [ glob *.sv ] 
# create_fileset -constrset constr
# add_files -fileset constr temp.xdc
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter var_size_limit 4194304"
# synth_design -top [lindex [find_top] 0] -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Command: synth_design -top fire6_expand1 -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11433 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1425.461 ; gain = 70.000 ; free physical = 2823 ; free virtual = 6538
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fire6_expand1' [/home/gsaied/Desktop/old_rtl/fire6_expand1/fire6_expand1.sv:2]
	Parameter WOUT bound to: 16 - type: integer 
	Parameter DSP_NO bound to: 256 - type: integer 
	Parameter W_IN bound to: 16 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CHIN bound to: 64 - type: integer 
	Parameter KERNEL_DIM bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/fire6_expand1.sv:22]
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/gsaied/Desktop/old_rtl/fire6_expand1/mac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mac' (1#1) [/home/gsaied/Desktop/old_rtl/fire6_expand1/mac.sv:1]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire6_expand1' [/home/gsaied/Desktop/old_rtl/fire6_expand1/biasing_fire6_expand1.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire6_expand1' (2#1) [/home/gsaied/Desktop/old_rtl/fire6_expand1/biasing_fire6_expand1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rom_fire6_expand1' [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 1 - type: integer 
	Parameter ADDR bound to: 6 - type: integer 
	Parameter NUM bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:16]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:19]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:22]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:25]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:28]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:31]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:34]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:37]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:40]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:43]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:46]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:49]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:52]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:55]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:58]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:61]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:64]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:67]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:70]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:73]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:76]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:79]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:82]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:85]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:88]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:91]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:94]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:97]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:100]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:103]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:106]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:109]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:112]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:115]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:118]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:121]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:124]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:127]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:130]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:133]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:136]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:139]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:142]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:145]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:148]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:151]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:154]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:157]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:160]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:163]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:166]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:169]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:172]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:175]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:178]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:181]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:184]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:187]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:190]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:193]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:196]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:199]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:202]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:205]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:208]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:211]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:214]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:217]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:220]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:223]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:226]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:229]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:232]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:235]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:238]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:241]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:244]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:247]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:250]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:253]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:256]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:259]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:262]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:265]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:268]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:271]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:274]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:277]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:280]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:283]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:286]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:289]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:292]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:295]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:298]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:301]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:304]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:307]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:310]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:783]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:784]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:785]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:786]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:787]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:788]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:789]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:790]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:791]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:792]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:793]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:794]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:795]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:796]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:797]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:798]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_17.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:799]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_18.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:800]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_19.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:801]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_20.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:802]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_21.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:803]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_22.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:804]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_23.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:805]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_24.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:806]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_25.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:807]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_26.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:808]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_27.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:809]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_28.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:810]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_29.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:811]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_30.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:812]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_31.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:813]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_32.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:814]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_33.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:815]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_34.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:816]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_35.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:817]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_36.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:818]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_37.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:819]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_38.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:820]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_39.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:821]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_40.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:822]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_41.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:823]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_42.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:824]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_43.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:825]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_44.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:826]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_45.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:827]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_46.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:828]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_47.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:829]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_48.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:830]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_49.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:831]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_50.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:832]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_51.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:833]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_52.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:834]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_53.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:835]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_54.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:836]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_55.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:837]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_56.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:838]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_57.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:839]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_58.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:840]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_59.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:841]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_60.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:842]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_61.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:843]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_62.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:844]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_63.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:845]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_64.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:846]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_65.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:847]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_66.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:848]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_67.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:849]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_68.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:850]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_69.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:851]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_70.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:852]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_71.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:853]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_72.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:854]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_73.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:855]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_74.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:856]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_75.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:857]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_76.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:858]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_77.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:859]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_78.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:860]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_79.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:861]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_80.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:862]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_81.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:863]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_82.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:864]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_83.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:865]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_84.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:866]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_85.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:867]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_86.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:868]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_87.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:869]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_88.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:870]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_89.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:871]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_90.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:872]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_91.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:873]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_92.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:874]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_93.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:875]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_94.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:876]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_95.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:877]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_96.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:878]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_97.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:879]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_98.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:880]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_99.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:881]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_expand1_100.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:882]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'rom_fire6_expand1' (3#1) [/home/gsaied/Desktop/old_rtl/fire6_expand1/rom_fire6_expand1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fire6_expand1' (4#1) [/home/gsaied/Desktop/old_rtl/fire6_expand1/fire6_expand1.sv:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1508.211 ; gain = 152.750 ; free physical = 2793 ; free virtual = 6510
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1508.211 ; gain = 152.750 ; free physical = 2805 ; free virtual = 6522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1508.211 ; gain = 152.750 ; free physical = 2805 ; free virtual = 6522
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire6_expand1/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire6_expand1/temp.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2050.461 ; gain = 0.000 ; free physical = 2195 ; free virtual = 5969
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2052.461 ; gain = 0.000 ; free physical = 2189 ; free virtual = 5963
Constraint Validation Runtime : Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2052.461 ; gain = 2.000 ; free physical = 2189 ; free virtual = 5963
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2052.461 ; gain = 697.000 ; free physical = 2341 ; free virtual = 6103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2052.461 ; gain = 697.000 ; free physical = 2341 ; free virtual = 6103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2052.461 ; gain = 697.000 ; free physical = 2338 ; free virtual = 6103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 2052.461 ; gain = 697.000 ; free physical = 2307 ; free virtual = 6070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 256   
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 256   
	               16 Bit    Registers := 512   
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fire6_expand1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 256   
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 512   
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP genblk1[0].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register genblk1[0].mac_i/mul_out_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed0 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[1].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register genblk1[1].mac_i/mul_out_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed0 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[2].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[2] is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register genblk1[2].mac_i/mul_out_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed0 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[3].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register genblk1[3].mac_i/mul_out_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed0 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[4].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register genblk1[4].mac_i/mul_out_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed0 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[5].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register genblk1[5].mac_i/mul_out_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed0 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[6].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register genblk1[6].mac_i/mul_out_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed0 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[7].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register genblk1[7].mac_i/mul_out_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed0 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[8].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register genblk1[8].mac_i/mul_out_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed0 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[9].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register genblk1[9].mac_i/mul_out_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed0 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[10].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register genblk1[10].mac_i/mul_out_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed0 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[11].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[11] is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register genblk1[11].mac_i/mul_out_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed0 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[12].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[12] is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register genblk1[12].mac_i/mul_out_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed0 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[13].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[13] is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register genblk1[13].mac_i/mul_out_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed0 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[14].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[14] is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register genblk1[14].mac_i/mul_out_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed0 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[15].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[15] is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register genblk1[15].mac_i/mul_out_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed0 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[16].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[16] is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register genblk1[16].mac_i/mul_out_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed0 is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[17].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[17] is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register genblk1[17].mac_i/mul_out_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed0 is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[18].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[18] is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register genblk1[18].mac_i/mul_out_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed0 is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[19].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[19] is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register genblk1[19].mac_i/mul_out_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed0 is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[20].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[20] is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register genblk1[20].mac_i/mul_out_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed0 is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[21].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[21] is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register genblk1[21].mac_i/mul_out_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed0 is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[22].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[22] is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register genblk1[22].mac_i/mul_out_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed0 is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[23].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[23] is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register genblk1[23].mac_i/mul_out_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed0 is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[24].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[24] is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register genblk1[24].mac_i/mul_out_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed0 is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[25].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[25] is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register genblk1[25].mac_i/mul_out_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed0 is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[26].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[26] is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register genblk1[26].mac_i/mul_out_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed0 is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[27].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[27] is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register genblk1[27].mac_i/mul_out_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed0 is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[28].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[28] is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register genblk1[28].mac_i/mul_out_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed0 is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[29].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[29] is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register genblk1[29].mac_i/mul_out_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed0 is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[30].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[30] is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register genblk1[30].mac_i/mul_out_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed0 is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[31].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[31] is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register genblk1[31].mac_i/mul_out_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed0 is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[32].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[32] is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register genblk1[32].mac_i/mul_out_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed0 is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[33].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[33] is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register genblk1[33].mac_i/mul_out_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed0 is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[34].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[34] is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register genblk1[34].mac_i/mul_out_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed0 is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[35].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[35] is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register genblk1[35].mac_i/mul_out_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed0 is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[36].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[36] is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register genblk1[36].mac_i/mul_out_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed0 is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[37].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[37] is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register genblk1[37].mac_i/mul_out_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed0 is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[38].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[38] is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register genblk1[38].mac_i/mul_out_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed0 is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[39].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[39] is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register genblk1[39].mac_i/mul_out_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed0 is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[40].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[40] is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register genblk1[40].mac_i/mul_out_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed0 is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[41].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[41] is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register genblk1[41].mac_i/mul_out_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed0 is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[42].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[42] is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register genblk1[42].mac_i/mul_out_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed0 is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[43].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[43] is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register genblk1[43].mac_i/mul_out_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed0 is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[44].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[44] is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register genblk1[44].mac_i/mul_out_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed0 is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[45].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[45] is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register genblk1[45].mac_i/mul_out_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed0 is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[46].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[46] is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register genblk1[46].mac_i/mul_out_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed0 is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[47].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[47] is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register genblk1[47].mac_i/mul_out_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed0 is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[48].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[48] is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register genblk1[48].mac_i/mul_out_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed0 is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[49].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[49] is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register genblk1[49].mac_i/mul_out_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed0 is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[50].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[50] is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register genblk1[50].mac_i/mul_out_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed0 is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[51].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[51] is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register genblk1[51].mac_i/mul_out_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed0 is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[52].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[52] is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register genblk1[52].mac_i/mul_out_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed0 is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[53].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[53] is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register genblk1[53].mac_i/mul_out_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed0 is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[54].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[54] is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register genblk1[54].mac_i/mul_out_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed0 is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[55].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[55] is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register genblk1[55].mac_i/mul_out_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed0 is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[56].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[56] is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register genblk1[56].mac_i/mul_out_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed0 is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[57].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[57] is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register genblk1[57].mac_i/mul_out_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed0 is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[58].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[58] is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register genblk1[58].mac_i/mul_out_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed0 is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[59].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[59] is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register genblk1[59].mac_i/mul_out_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed0 is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[60].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[60] is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register genblk1[60].mac_i/mul_out_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed0 is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[61].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[61] is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register genblk1[61].mac_i/mul_out_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed0 is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[62].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[62] is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register genblk1[62].mac_i/mul_out_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed0 is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[63].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[63] is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register genblk1[63].mac_i/mul_out_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed0 is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[64].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[64] is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: register genblk1[64].mac_i/mul_out_reg is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: operator genblk1[64].mac_i/intermed is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: operator genblk1[64].mac_i/intermed0 is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[65].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[65] is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: register genblk1[65].mac_i/mul_out_reg is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: operator genblk1[65].mac_i/intermed is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: operator genblk1[65].mac_i/intermed0 is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[66].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[66] is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: register genblk1[66].mac_i/mul_out_reg is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: operator genblk1[66].mac_i/intermed is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: operator genblk1[66].mac_i/intermed0 is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[67].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[67] is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: register genblk1[67].mac_i/mul_out_reg is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: operator genblk1[67].mac_i/intermed is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: operator genblk1[67].mac_i/intermed0 is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[68].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[68] is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: register genblk1[68].mac_i/mul_out_reg is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: operator genblk1[68].mac_i/intermed is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: operator genblk1[68].mac_i/intermed0 is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[69].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[69] is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: register genblk1[69].mac_i/mul_out_reg is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: operator genblk1[69].mac_i/intermed is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: operator genblk1[69].mac_i/intermed0 is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[70].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[70] is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: register genblk1[70].mac_i/mul_out_reg is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: operator genblk1[70].mac_i/intermed is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: operator genblk1[70].mac_i/intermed0 is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[71].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[71] is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: register genblk1[71].mac_i/mul_out_reg is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: operator genblk1[71].mac_i/intermed is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: operator genblk1[71].mac_i/intermed0 is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[72].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[72] is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: register genblk1[72].mac_i/mul_out_reg is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: operator genblk1[72].mac_i/intermed is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: operator genblk1[72].mac_i/intermed0 is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[73].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[73] is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: register genblk1[73].mac_i/mul_out_reg is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: operator genblk1[73].mac_i/intermed is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: operator genblk1[73].mac_i/intermed0 is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[74].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[74] is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: register genblk1[74].mac_i/mul_out_reg is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: operator genblk1[74].mac_i/intermed is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: operator genblk1[74].mac_i/intermed0 is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[75].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[75] is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: register genblk1[75].mac_i/mul_out_reg is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: operator genblk1[75].mac_i/intermed is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: operator genblk1[75].mac_i/intermed0 is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[76].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[76] is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: register genblk1[76].mac_i/mul_out_reg is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: operator genblk1[76].mac_i/intermed is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: operator genblk1[76].mac_i/intermed0 is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[77].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[77] is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: register genblk1[77].mac_i/mul_out_reg is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: operator genblk1[77].mac_i/intermed is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: operator genblk1[77].mac_i/intermed0 is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[78].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[78] is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: register genblk1[78].mac_i/mul_out_reg is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: operator genblk1[78].mac_i/intermed is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: operator genblk1[78].mac_i/intermed0 is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[79].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[79] is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: register genblk1[79].mac_i/mul_out_reg is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: operator genblk1[79].mac_i/intermed is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: operator genblk1[79].mac_i/intermed0 is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[80].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[80] is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: register genblk1[80].mac_i/mul_out_reg is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: operator genblk1[80].mac_i/intermed is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: operator genblk1[80].mac_i/intermed0 is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[81].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[81] is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: register genblk1[81].mac_i/mul_out_reg is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: operator genblk1[81].mac_i/intermed is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: operator genblk1[81].mac_i/intermed0 is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[82].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[82] is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: register genblk1[82].mac_i/mul_out_reg is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: operator genblk1[82].mac_i/intermed is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: operator genblk1[82].mac_i/intermed0 is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[83].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[83] is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: register genblk1[83].mac_i/mul_out_reg is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: operator genblk1[83].mac_i/intermed is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: operator genblk1[83].mac_i/intermed0 is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[84].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[84] is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: register genblk1[84].mac_i/mul_out_reg is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: operator genblk1[84].mac_i/intermed is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: operator genblk1[84].mac_i/intermed0 is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[85].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[85] is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: register genblk1[85].mac_i/mul_out_reg is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: operator genblk1[85].mac_i/intermed is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: operator genblk1[85].mac_i/intermed0 is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[86].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[86] is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: register genblk1[86].mac_i/mul_out_reg is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: operator genblk1[86].mac_i/intermed is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: operator genblk1[86].mac_i/intermed0 is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[87].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[87] is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: register genblk1[87].mac_i/mul_out_reg is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: operator genblk1[87].mac_i/intermed is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: operator genblk1[87].mac_i/intermed0 is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[88].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[88] is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: register genblk1[88].mac_i/mul_out_reg is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: operator genblk1[88].mac_i/intermed is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: operator genblk1[88].mac_i/intermed0 is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[89].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[89] is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: register genblk1[89].mac_i/mul_out_reg is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: operator genblk1[89].mac_i/intermed is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: operator genblk1[89].mac_i/intermed0 is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[90].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[90] is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: register genblk1[90].mac_i/mul_out_reg is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: operator genblk1[90].mac_i/intermed is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: operator genblk1[90].mac_i/intermed0 is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[91].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[91] is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: register genblk1[91].mac_i/mul_out_reg is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: operator genblk1[91].mac_i/intermed is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: operator genblk1[91].mac_i/intermed0 is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[92].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[92] is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: register genblk1[92].mac_i/mul_out_reg is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: operator genblk1[92].mac_i/intermed is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: operator genblk1[92].mac_i/intermed0 is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[93].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[93] is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: register genblk1[93].mac_i/mul_out_reg is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: operator genblk1[93].mac_i/intermed is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: operator genblk1[93].mac_i/intermed0 is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[94].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[94] is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: register genblk1[94].mac_i/mul_out_reg is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: operator genblk1[94].mac_i/intermed is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: operator genblk1[94].mac_i/intermed0 is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[95].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[95] is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: register genblk1[95].mac_i/mul_out_reg is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: operator genblk1[95].mac_i/intermed is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: operator genblk1[95].mac_i/intermed0 is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[96].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[96] is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: register genblk1[96].mac_i/mul_out_reg is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: operator genblk1[96].mac_i/intermed is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: operator genblk1[96].mac_i/intermed0 is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[97].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[97] is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: register genblk1[97].mac_i/mul_out_reg is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: operator genblk1[97].mac_i/intermed is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: operator genblk1[97].mac_i/intermed0 is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[98].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[98] is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: register genblk1[98].mac_i/mul_out_reg is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: operator genblk1[98].mac_i/intermed is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: operator genblk1[98].mac_i/intermed0 is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[99].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[99] is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: register genblk1[99].mac_i/mul_out_reg is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: operator genblk1[99].mac_i/intermed is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: operator genblk1[99].mac_i/intermed0 is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[100].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[100] is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: register genblk1[100].mac_i/mul_out_reg is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: operator genblk1[100].mac_i/intermed is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: operator genblk1[100].mac_i/intermed0 is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[101].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[101] is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: register genblk1[101].mac_i/mul_out_reg is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: operator genblk1[101].mac_i/intermed is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: operator genblk1[101].mac_i/intermed0 is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[102].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[102] is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: register genblk1[102].mac_i/mul_out_reg is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: operator genblk1[102].mac_i/intermed is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: operator genblk1[102].mac_i/intermed0 is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[103].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[103] is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: register genblk1[103].mac_i/mul_out_reg is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: operator genblk1[103].mac_i/intermed is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: operator genblk1[103].mac_i/intermed0 is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[104].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[104] is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: register genblk1[104].mac_i/mul_out_reg is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: operator genblk1[104].mac_i/intermed is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: operator genblk1[104].mac_i/intermed0 is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[105].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[105] is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: register genblk1[105].mac_i/mul_out_reg is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: operator genblk1[105].mac_i/intermed is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: operator genblk1[105].mac_i/intermed0 is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[106].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[106] is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: register genblk1[106].mac_i/mul_out_reg is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: operator genblk1[106].mac_i/intermed is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: operator genblk1[106].mac_i/intermed0 is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[107].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[107] is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: register genblk1[107].mac_i/mul_out_reg is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: operator genblk1[107].mac_i/intermed is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: operator genblk1[107].mac_i/intermed0 is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[108].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[108] is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: register genblk1[108].mac_i/mul_out_reg is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: operator genblk1[108].mac_i/intermed is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: operator genblk1[108].mac_i/intermed0 is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[109].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[109] is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: register genblk1[109].mac_i/mul_out_reg is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: operator genblk1[109].mac_i/intermed is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: operator genblk1[109].mac_i/intermed0 is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[110].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[110] is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: register genblk1[110].mac_i/mul_out_reg is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: operator genblk1[110].mac_i/intermed is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: operator genblk1[110].mac_i/intermed0 is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[111].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[111] is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: register genblk1[111].mac_i/mul_out_reg is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: operator genblk1[111].mac_i/intermed is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: operator genblk1[111].mac_i/intermed0 is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[112].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[112] is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: register genblk1[112].mac_i/mul_out_reg is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: operator genblk1[112].mac_i/intermed is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: operator genblk1[112].mac_i/intermed0 is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[113].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[113] is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: register genblk1[113].mac_i/mul_out_reg is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: operator genblk1[113].mac_i/intermed is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: operator genblk1[113].mac_i/intermed0 is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[114].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[114] is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: register genblk1[114].mac_i/mul_out_reg is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: operator genblk1[114].mac_i/intermed is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: operator genblk1[114].mac_i/intermed0 is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[115].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[115] is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: register genblk1[115].mac_i/mul_out_reg is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: operator genblk1[115].mac_i/intermed is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: operator genblk1[115].mac_i/intermed0 is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[116].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[116] is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: register genblk1[116].mac_i/mul_out_reg is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: operator genblk1[116].mac_i/intermed is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: operator genblk1[116].mac_i/intermed0 is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[117].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[117] is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: register genblk1[117].mac_i/mul_out_reg is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: operator genblk1[117].mac_i/intermed is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: operator genblk1[117].mac_i/intermed0 is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[118].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[118] is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: register genblk1[118].mac_i/mul_out_reg is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: operator genblk1[118].mac_i/intermed is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: operator genblk1[118].mac_i/intermed0 is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[119].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[119] is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: register genblk1[119].mac_i/mul_out_reg is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: operator genblk1[119].mac_i/intermed is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: operator genblk1[119].mac_i/intermed0 is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[120].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[120] is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: register genblk1[120].mac_i/mul_out_reg is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: operator genblk1[120].mac_i/intermed is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: operator genblk1[120].mac_i/intermed0 is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[121].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[121] is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: register genblk1[121].mac_i/mul_out_reg is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: operator genblk1[121].mac_i/intermed is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: operator genblk1[121].mac_i/intermed0 is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[122].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[122] is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: register genblk1[122].mac_i/mul_out_reg is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: operator genblk1[122].mac_i/intermed is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: operator genblk1[122].mac_i/intermed0 is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[123].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[123] is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: register genblk1[123].mac_i/mul_out_reg is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: operator genblk1[123].mac_i/intermed is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: operator genblk1[123].mac_i/intermed0 is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[124].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[124] is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: register genblk1[124].mac_i/mul_out_reg is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: operator genblk1[124].mac_i/intermed is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: operator genblk1[124].mac_i/intermed0 is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[125].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[125] is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: register genblk1[125].mac_i/mul_out_reg is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: operator genblk1[125].mac_i/intermed is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: operator genblk1[125].mac_i/intermed0 is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[126].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[126] is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: register genblk1[126].mac_i/mul_out_reg is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: operator genblk1[126].mac_i/intermed is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: operator genblk1[126].mac_i/intermed0 is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[127].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[127] is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: register genblk1[127].mac_i/mul_out_reg is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: operator genblk1[127].mac_i/intermed is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: operator genblk1[127].mac_i/intermed0 is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[128].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[128] is absorbed into DSP genblk1[128].mac_i/mul_out_reg.
DSP Report: register genblk1[128].mac_i/mul_out_reg is absorbed into DSP genblk1[128].mac_i/mul_out_reg.
DSP Report: operator genblk1[128].mac_i/intermed is absorbed into DSP genblk1[128].mac_i/mul_out_reg.
DSP Report: operator genblk1[128].mac_i/intermed0 is absorbed into DSP genblk1[128].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[129].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[129] is absorbed into DSP genblk1[129].mac_i/mul_out_reg.
DSP Report: register genblk1[129].mac_i/mul_out_reg is absorbed into DSP genblk1[129].mac_i/mul_out_reg.
DSP Report: operator genblk1[129].mac_i/intermed is absorbed into DSP genblk1[129].mac_i/mul_out_reg.
DSP Report: operator genblk1[129].mac_i/intermed0 is absorbed into DSP genblk1[129].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[130].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[130] is absorbed into DSP genblk1[130].mac_i/mul_out_reg.
DSP Report: register genblk1[130].mac_i/mul_out_reg is absorbed into DSP genblk1[130].mac_i/mul_out_reg.
DSP Report: operator genblk1[130].mac_i/intermed is absorbed into DSP genblk1[130].mac_i/mul_out_reg.
DSP Report: operator genblk1[130].mac_i/intermed0 is absorbed into DSP genblk1[130].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[131].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[131] is absorbed into DSP genblk1[131].mac_i/mul_out_reg.
DSP Report: register genblk1[131].mac_i/mul_out_reg is absorbed into DSP genblk1[131].mac_i/mul_out_reg.
DSP Report: operator genblk1[131].mac_i/intermed is absorbed into DSP genblk1[131].mac_i/mul_out_reg.
DSP Report: operator genblk1[131].mac_i/intermed0 is absorbed into DSP genblk1[131].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[132].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[132] is absorbed into DSP genblk1[132].mac_i/mul_out_reg.
DSP Report: register genblk1[132].mac_i/mul_out_reg is absorbed into DSP genblk1[132].mac_i/mul_out_reg.
DSP Report: operator genblk1[132].mac_i/intermed is absorbed into DSP genblk1[132].mac_i/mul_out_reg.
DSP Report: operator genblk1[132].mac_i/intermed0 is absorbed into DSP genblk1[132].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[133].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[133] is absorbed into DSP genblk1[133].mac_i/mul_out_reg.
DSP Report: register genblk1[133].mac_i/mul_out_reg is absorbed into DSP genblk1[133].mac_i/mul_out_reg.
DSP Report: operator genblk1[133].mac_i/intermed is absorbed into DSP genblk1[133].mac_i/mul_out_reg.
DSP Report: operator genblk1[133].mac_i/intermed0 is absorbed into DSP genblk1[133].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[134].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[134] is absorbed into DSP genblk1[134].mac_i/mul_out_reg.
DSP Report: register genblk1[134].mac_i/mul_out_reg is absorbed into DSP genblk1[134].mac_i/mul_out_reg.
DSP Report: operator genblk1[134].mac_i/intermed is absorbed into DSP genblk1[134].mac_i/mul_out_reg.
DSP Report: operator genblk1[134].mac_i/intermed0 is absorbed into DSP genblk1[134].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[135].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[135] is absorbed into DSP genblk1[135].mac_i/mul_out_reg.
DSP Report: register genblk1[135].mac_i/mul_out_reg is absorbed into DSP genblk1[135].mac_i/mul_out_reg.
DSP Report: operator genblk1[135].mac_i/intermed is absorbed into DSP genblk1[135].mac_i/mul_out_reg.
DSP Report: operator genblk1[135].mac_i/intermed0 is absorbed into DSP genblk1[135].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[136].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[136] is absorbed into DSP genblk1[136].mac_i/mul_out_reg.
DSP Report: register genblk1[136].mac_i/mul_out_reg is absorbed into DSP genblk1[136].mac_i/mul_out_reg.
DSP Report: operator genblk1[136].mac_i/intermed is absorbed into DSP genblk1[136].mac_i/mul_out_reg.
DSP Report: operator genblk1[136].mac_i/intermed0 is absorbed into DSP genblk1[136].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[137].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[137] is absorbed into DSP genblk1[137].mac_i/mul_out_reg.
DSP Report: register genblk1[137].mac_i/mul_out_reg is absorbed into DSP genblk1[137].mac_i/mul_out_reg.
DSP Report: operator genblk1[137].mac_i/intermed is absorbed into DSP genblk1[137].mac_i/mul_out_reg.
DSP Report: operator genblk1[137].mac_i/intermed0 is absorbed into DSP genblk1[137].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[138].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[138] is absorbed into DSP genblk1[138].mac_i/mul_out_reg.
DSP Report: register genblk1[138].mac_i/mul_out_reg is absorbed into DSP genblk1[138].mac_i/mul_out_reg.
DSP Report: operator genblk1[138].mac_i/intermed is absorbed into DSP genblk1[138].mac_i/mul_out_reg.
DSP Report: operator genblk1[138].mac_i/intermed0 is absorbed into DSP genblk1[138].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[139].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[139] is absorbed into DSP genblk1[139].mac_i/mul_out_reg.
DSP Report: register genblk1[139].mac_i/mul_out_reg is absorbed into DSP genblk1[139].mac_i/mul_out_reg.
DSP Report: operator genblk1[139].mac_i/intermed is absorbed into DSP genblk1[139].mac_i/mul_out_reg.
DSP Report: operator genblk1[139].mac_i/intermed0 is absorbed into DSP genblk1[139].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[140].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[140] is absorbed into DSP genblk1[140].mac_i/mul_out_reg.
DSP Report: register genblk1[140].mac_i/mul_out_reg is absorbed into DSP genblk1[140].mac_i/mul_out_reg.
DSP Report: operator genblk1[140].mac_i/intermed is absorbed into DSP genblk1[140].mac_i/mul_out_reg.
DSP Report: operator genblk1[140].mac_i/intermed0 is absorbed into DSP genblk1[140].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[141].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[141] is absorbed into DSP genblk1[141].mac_i/mul_out_reg.
DSP Report: register genblk1[141].mac_i/mul_out_reg is absorbed into DSP genblk1[141].mac_i/mul_out_reg.
DSP Report: operator genblk1[141].mac_i/intermed is absorbed into DSP genblk1[141].mac_i/mul_out_reg.
DSP Report: operator genblk1[141].mac_i/intermed0 is absorbed into DSP genblk1[141].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[142].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[142] is absorbed into DSP genblk1[142].mac_i/mul_out_reg.
DSP Report: register genblk1[142].mac_i/mul_out_reg is absorbed into DSP genblk1[142].mac_i/mul_out_reg.
DSP Report: operator genblk1[142].mac_i/intermed is absorbed into DSP genblk1[142].mac_i/mul_out_reg.
DSP Report: operator genblk1[142].mac_i/intermed0 is absorbed into DSP genblk1[142].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[143].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[143] is absorbed into DSP genblk1[143].mac_i/mul_out_reg.
DSP Report: register genblk1[143].mac_i/mul_out_reg is absorbed into DSP genblk1[143].mac_i/mul_out_reg.
DSP Report: operator genblk1[143].mac_i/intermed is absorbed into DSP genblk1[143].mac_i/mul_out_reg.
DSP Report: operator genblk1[143].mac_i/intermed0 is absorbed into DSP genblk1[143].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[144].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[144] is absorbed into DSP genblk1[144].mac_i/mul_out_reg.
DSP Report: register genblk1[144].mac_i/mul_out_reg is absorbed into DSP genblk1[144].mac_i/mul_out_reg.
DSP Report: operator genblk1[144].mac_i/intermed is absorbed into DSP genblk1[144].mac_i/mul_out_reg.
DSP Report: operator genblk1[144].mac_i/intermed0 is absorbed into DSP genblk1[144].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[145].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[145] is absorbed into DSP genblk1[145].mac_i/mul_out_reg.
DSP Report: register genblk1[145].mac_i/mul_out_reg is absorbed into DSP genblk1[145].mac_i/mul_out_reg.
DSP Report: operator genblk1[145].mac_i/intermed is absorbed into DSP genblk1[145].mac_i/mul_out_reg.
DSP Report: operator genblk1[145].mac_i/intermed0 is absorbed into DSP genblk1[145].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[146].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[146] is absorbed into DSP genblk1[146].mac_i/mul_out_reg.
DSP Report: register genblk1[146].mac_i/mul_out_reg is absorbed into DSP genblk1[146].mac_i/mul_out_reg.
DSP Report: operator genblk1[146].mac_i/intermed is absorbed into DSP genblk1[146].mac_i/mul_out_reg.
DSP Report: operator genblk1[146].mac_i/intermed0 is absorbed into DSP genblk1[146].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[147].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[147] is absorbed into DSP genblk1[147].mac_i/mul_out_reg.
DSP Report: register genblk1[147].mac_i/mul_out_reg is absorbed into DSP genblk1[147].mac_i/mul_out_reg.
DSP Report: operator genblk1[147].mac_i/intermed is absorbed into DSP genblk1[147].mac_i/mul_out_reg.
DSP Report: operator genblk1[147].mac_i/intermed0 is absorbed into DSP genblk1[147].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[148].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[148] is absorbed into DSP genblk1[148].mac_i/mul_out_reg.
DSP Report: register genblk1[148].mac_i/mul_out_reg is absorbed into DSP genblk1[148].mac_i/mul_out_reg.
DSP Report: operator genblk1[148].mac_i/intermed is absorbed into DSP genblk1[148].mac_i/mul_out_reg.
DSP Report: operator genblk1[148].mac_i/intermed0 is absorbed into DSP genblk1[148].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[149].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[149] is absorbed into DSP genblk1[149].mac_i/mul_out_reg.
DSP Report: register genblk1[149].mac_i/mul_out_reg is absorbed into DSP genblk1[149].mac_i/mul_out_reg.
DSP Report: operator genblk1[149].mac_i/intermed is absorbed into DSP genblk1[149].mac_i/mul_out_reg.
DSP Report: operator genblk1[149].mac_i/intermed0 is absorbed into DSP genblk1[149].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[150].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[150] is absorbed into DSP genblk1[150].mac_i/mul_out_reg.
DSP Report: register genblk1[150].mac_i/mul_out_reg is absorbed into DSP genblk1[150].mac_i/mul_out_reg.
DSP Report: operator genblk1[150].mac_i/intermed is absorbed into DSP genblk1[150].mac_i/mul_out_reg.
DSP Report: operator genblk1[150].mac_i/intermed0 is absorbed into DSP genblk1[150].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[151].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[151] is absorbed into DSP genblk1[151].mac_i/mul_out_reg.
DSP Report: register genblk1[151].mac_i/mul_out_reg is absorbed into DSP genblk1[151].mac_i/mul_out_reg.
DSP Report: operator genblk1[151].mac_i/intermed is absorbed into DSP genblk1[151].mac_i/mul_out_reg.
DSP Report: operator genblk1[151].mac_i/intermed0 is absorbed into DSP genblk1[151].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[152].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[152] is absorbed into DSP genblk1[152].mac_i/mul_out_reg.
DSP Report: register genblk1[152].mac_i/mul_out_reg is absorbed into DSP genblk1[152].mac_i/mul_out_reg.
DSP Report: operator genblk1[152].mac_i/intermed is absorbed into DSP genblk1[152].mac_i/mul_out_reg.
DSP Report: operator genblk1[152].mac_i/intermed0 is absorbed into DSP genblk1[152].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[153].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[153] is absorbed into DSP genblk1[153].mac_i/mul_out_reg.
DSP Report: register genblk1[153].mac_i/mul_out_reg is absorbed into DSP genblk1[153].mac_i/mul_out_reg.
DSP Report: operator genblk1[153].mac_i/intermed is absorbed into DSP genblk1[153].mac_i/mul_out_reg.
DSP Report: operator genblk1[153].mac_i/intermed0 is absorbed into DSP genblk1[153].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[154].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[154] is absorbed into DSP genblk1[154].mac_i/mul_out_reg.
DSP Report: register genblk1[154].mac_i/mul_out_reg is absorbed into DSP genblk1[154].mac_i/mul_out_reg.
DSP Report: operator genblk1[154].mac_i/intermed is absorbed into DSP genblk1[154].mac_i/mul_out_reg.
DSP Report: operator genblk1[154].mac_i/intermed0 is absorbed into DSP genblk1[154].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[155].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[155] is absorbed into DSP genblk1[155].mac_i/mul_out_reg.
DSP Report: register genblk1[155].mac_i/mul_out_reg is absorbed into DSP genblk1[155].mac_i/mul_out_reg.
DSP Report: operator genblk1[155].mac_i/intermed is absorbed into DSP genblk1[155].mac_i/mul_out_reg.
DSP Report: operator genblk1[155].mac_i/intermed0 is absorbed into DSP genblk1[155].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[156].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[156] is absorbed into DSP genblk1[156].mac_i/mul_out_reg.
DSP Report: register genblk1[156].mac_i/mul_out_reg is absorbed into DSP genblk1[156].mac_i/mul_out_reg.
DSP Report: operator genblk1[156].mac_i/intermed is absorbed into DSP genblk1[156].mac_i/mul_out_reg.
DSP Report: operator genblk1[156].mac_i/intermed0 is absorbed into DSP genblk1[156].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[157].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[157] is absorbed into DSP genblk1[157].mac_i/mul_out_reg.
DSP Report: register genblk1[157].mac_i/mul_out_reg is absorbed into DSP genblk1[157].mac_i/mul_out_reg.
DSP Report: operator genblk1[157].mac_i/intermed is absorbed into DSP genblk1[157].mac_i/mul_out_reg.
DSP Report: operator genblk1[157].mac_i/intermed0 is absorbed into DSP genblk1[157].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[158].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[158] is absorbed into DSP genblk1[158].mac_i/mul_out_reg.
DSP Report: register genblk1[158].mac_i/mul_out_reg is absorbed into DSP genblk1[158].mac_i/mul_out_reg.
DSP Report: operator genblk1[158].mac_i/intermed is absorbed into DSP genblk1[158].mac_i/mul_out_reg.
DSP Report: operator genblk1[158].mac_i/intermed0 is absorbed into DSP genblk1[158].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[159].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[159] is absorbed into DSP genblk1[159].mac_i/mul_out_reg.
DSP Report: register genblk1[159].mac_i/mul_out_reg is absorbed into DSP genblk1[159].mac_i/mul_out_reg.
DSP Report: operator genblk1[159].mac_i/intermed is absorbed into DSP genblk1[159].mac_i/mul_out_reg.
DSP Report: operator genblk1[159].mac_i/intermed0 is absorbed into DSP genblk1[159].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[160].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[160] is absorbed into DSP genblk1[160].mac_i/mul_out_reg.
DSP Report: register genblk1[160].mac_i/mul_out_reg is absorbed into DSP genblk1[160].mac_i/mul_out_reg.
DSP Report: operator genblk1[160].mac_i/intermed is absorbed into DSP genblk1[160].mac_i/mul_out_reg.
DSP Report: operator genblk1[160].mac_i/intermed0 is absorbed into DSP genblk1[160].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[161].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[161] is absorbed into DSP genblk1[161].mac_i/mul_out_reg.
DSP Report: register genblk1[161].mac_i/mul_out_reg is absorbed into DSP genblk1[161].mac_i/mul_out_reg.
DSP Report: operator genblk1[161].mac_i/intermed is absorbed into DSP genblk1[161].mac_i/mul_out_reg.
DSP Report: operator genblk1[161].mac_i/intermed0 is absorbed into DSP genblk1[161].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[162].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[162] is absorbed into DSP genblk1[162].mac_i/mul_out_reg.
DSP Report: register genblk1[162].mac_i/mul_out_reg is absorbed into DSP genblk1[162].mac_i/mul_out_reg.
DSP Report: operator genblk1[162].mac_i/intermed is absorbed into DSP genblk1[162].mac_i/mul_out_reg.
DSP Report: operator genblk1[162].mac_i/intermed0 is absorbed into DSP genblk1[162].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[163].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[163] is absorbed into DSP genblk1[163].mac_i/mul_out_reg.
DSP Report: register genblk1[163].mac_i/mul_out_reg is absorbed into DSP genblk1[163].mac_i/mul_out_reg.
DSP Report: operator genblk1[163].mac_i/intermed is absorbed into DSP genblk1[163].mac_i/mul_out_reg.
DSP Report: operator genblk1[163].mac_i/intermed0 is absorbed into DSP genblk1[163].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[164].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[164] is absorbed into DSP genblk1[164].mac_i/mul_out_reg.
DSP Report: register genblk1[164].mac_i/mul_out_reg is absorbed into DSP genblk1[164].mac_i/mul_out_reg.
DSP Report: operator genblk1[164].mac_i/intermed is absorbed into DSP genblk1[164].mac_i/mul_out_reg.
DSP Report: operator genblk1[164].mac_i/intermed0 is absorbed into DSP genblk1[164].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[165].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[165] is absorbed into DSP genblk1[165].mac_i/mul_out_reg.
DSP Report: register genblk1[165].mac_i/mul_out_reg is absorbed into DSP genblk1[165].mac_i/mul_out_reg.
DSP Report: operator genblk1[165].mac_i/intermed is absorbed into DSP genblk1[165].mac_i/mul_out_reg.
DSP Report: operator genblk1[165].mac_i/intermed0 is absorbed into DSP genblk1[165].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[166].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[166] is absorbed into DSP genblk1[166].mac_i/mul_out_reg.
DSP Report: register genblk1[166].mac_i/mul_out_reg is absorbed into DSP genblk1[166].mac_i/mul_out_reg.
DSP Report: operator genblk1[166].mac_i/intermed is absorbed into DSP genblk1[166].mac_i/mul_out_reg.
DSP Report: operator genblk1[166].mac_i/intermed0 is absorbed into DSP genblk1[166].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[167].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[167] is absorbed into DSP genblk1[167].mac_i/mul_out_reg.
DSP Report: register genblk1[167].mac_i/mul_out_reg is absorbed into DSP genblk1[167].mac_i/mul_out_reg.
DSP Report: operator genblk1[167].mac_i/intermed is absorbed into DSP genblk1[167].mac_i/mul_out_reg.
DSP Report: operator genblk1[167].mac_i/intermed0 is absorbed into DSP genblk1[167].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[168].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[168] is absorbed into DSP genblk1[168].mac_i/mul_out_reg.
DSP Report: register genblk1[168].mac_i/mul_out_reg is absorbed into DSP genblk1[168].mac_i/mul_out_reg.
DSP Report: operator genblk1[168].mac_i/intermed is absorbed into DSP genblk1[168].mac_i/mul_out_reg.
DSP Report: operator genblk1[168].mac_i/intermed0 is absorbed into DSP genblk1[168].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[169].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[169] is absorbed into DSP genblk1[169].mac_i/mul_out_reg.
DSP Report: register genblk1[169].mac_i/mul_out_reg is absorbed into DSP genblk1[169].mac_i/mul_out_reg.
DSP Report: operator genblk1[169].mac_i/intermed is absorbed into DSP genblk1[169].mac_i/mul_out_reg.
DSP Report: operator genblk1[169].mac_i/intermed0 is absorbed into DSP genblk1[169].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[170].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[170] is absorbed into DSP genblk1[170].mac_i/mul_out_reg.
DSP Report: register genblk1[170].mac_i/mul_out_reg is absorbed into DSP genblk1[170].mac_i/mul_out_reg.
DSP Report: operator genblk1[170].mac_i/intermed is absorbed into DSP genblk1[170].mac_i/mul_out_reg.
DSP Report: operator genblk1[170].mac_i/intermed0 is absorbed into DSP genblk1[170].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[171].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[171] is absorbed into DSP genblk1[171].mac_i/mul_out_reg.
DSP Report: register genblk1[171].mac_i/mul_out_reg is absorbed into DSP genblk1[171].mac_i/mul_out_reg.
DSP Report: operator genblk1[171].mac_i/intermed is absorbed into DSP genblk1[171].mac_i/mul_out_reg.
DSP Report: operator genblk1[171].mac_i/intermed0 is absorbed into DSP genblk1[171].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[172].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[172] is absorbed into DSP genblk1[172].mac_i/mul_out_reg.
DSP Report: register genblk1[172].mac_i/mul_out_reg is absorbed into DSP genblk1[172].mac_i/mul_out_reg.
DSP Report: operator genblk1[172].mac_i/intermed is absorbed into DSP genblk1[172].mac_i/mul_out_reg.
DSP Report: operator genblk1[172].mac_i/intermed0 is absorbed into DSP genblk1[172].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[173].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[173] is absorbed into DSP genblk1[173].mac_i/mul_out_reg.
DSP Report: register genblk1[173].mac_i/mul_out_reg is absorbed into DSP genblk1[173].mac_i/mul_out_reg.
DSP Report: operator genblk1[173].mac_i/intermed is absorbed into DSP genblk1[173].mac_i/mul_out_reg.
DSP Report: operator genblk1[173].mac_i/intermed0 is absorbed into DSP genblk1[173].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[174].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[174] is absorbed into DSP genblk1[174].mac_i/mul_out_reg.
DSP Report: register genblk1[174].mac_i/mul_out_reg is absorbed into DSP genblk1[174].mac_i/mul_out_reg.
DSP Report: operator genblk1[174].mac_i/intermed is absorbed into DSP genblk1[174].mac_i/mul_out_reg.
DSP Report: operator genblk1[174].mac_i/intermed0 is absorbed into DSP genblk1[174].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[175].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[175] is absorbed into DSP genblk1[175].mac_i/mul_out_reg.
DSP Report: register genblk1[175].mac_i/mul_out_reg is absorbed into DSP genblk1[175].mac_i/mul_out_reg.
DSP Report: operator genblk1[175].mac_i/intermed is absorbed into DSP genblk1[175].mac_i/mul_out_reg.
DSP Report: operator genblk1[175].mac_i/intermed0 is absorbed into DSP genblk1[175].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[176].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[176] is absorbed into DSP genblk1[176].mac_i/mul_out_reg.
DSP Report: register genblk1[176].mac_i/mul_out_reg is absorbed into DSP genblk1[176].mac_i/mul_out_reg.
DSP Report: operator genblk1[176].mac_i/intermed is absorbed into DSP genblk1[176].mac_i/mul_out_reg.
DSP Report: operator genblk1[176].mac_i/intermed0 is absorbed into DSP genblk1[176].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[177].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[177] is absorbed into DSP genblk1[177].mac_i/mul_out_reg.
DSP Report: register genblk1[177].mac_i/mul_out_reg is absorbed into DSP genblk1[177].mac_i/mul_out_reg.
DSP Report: operator genblk1[177].mac_i/intermed is absorbed into DSP genblk1[177].mac_i/mul_out_reg.
DSP Report: operator genblk1[177].mac_i/intermed0 is absorbed into DSP genblk1[177].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[178].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[178] is absorbed into DSP genblk1[178].mac_i/mul_out_reg.
DSP Report: register genblk1[178].mac_i/mul_out_reg is absorbed into DSP genblk1[178].mac_i/mul_out_reg.
DSP Report: operator genblk1[178].mac_i/intermed is absorbed into DSP genblk1[178].mac_i/mul_out_reg.
DSP Report: operator genblk1[178].mac_i/intermed0 is absorbed into DSP genblk1[178].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[179].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[179] is absorbed into DSP genblk1[179].mac_i/mul_out_reg.
DSP Report: register genblk1[179].mac_i/mul_out_reg is absorbed into DSP genblk1[179].mac_i/mul_out_reg.
DSP Report: operator genblk1[179].mac_i/intermed is absorbed into DSP genblk1[179].mac_i/mul_out_reg.
DSP Report: operator genblk1[179].mac_i/intermed0 is absorbed into DSP genblk1[179].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[180].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[180] is absorbed into DSP genblk1[180].mac_i/mul_out_reg.
DSP Report: register genblk1[180].mac_i/mul_out_reg is absorbed into DSP genblk1[180].mac_i/mul_out_reg.
DSP Report: operator genblk1[180].mac_i/intermed is absorbed into DSP genblk1[180].mac_i/mul_out_reg.
DSP Report: operator genblk1[180].mac_i/intermed0 is absorbed into DSP genblk1[180].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[181].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[181] is absorbed into DSP genblk1[181].mac_i/mul_out_reg.
DSP Report: register genblk1[181].mac_i/mul_out_reg is absorbed into DSP genblk1[181].mac_i/mul_out_reg.
DSP Report: operator genblk1[181].mac_i/intermed is absorbed into DSP genblk1[181].mac_i/mul_out_reg.
DSP Report: operator genblk1[181].mac_i/intermed0 is absorbed into DSP genblk1[181].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[182].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[182] is absorbed into DSP genblk1[182].mac_i/mul_out_reg.
DSP Report: register genblk1[182].mac_i/mul_out_reg is absorbed into DSP genblk1[182].mac_i/mul_out_reg.
DSP Report: operator genblk1[182].mac_i/intermed is absorbed into DSP genblk1[182].mac_i/mul_out_reg.
DSP Report: operator genblk1[182].mac_i/intermed0 is absorbed into DSP genblk1[182].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[183].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[183] is absorbed into DSP genblk1[183].mac_i/mul_out_reg.
DSP Report: register genblk1[183].mac_i/mul_out_reg is absorbed into DSP genblk1[183].mac_i/mul_out_reg.
DSP Report: operator genblk1[183].mac_i/intermed is absorbed into DSP genblk1[183].mac_i/mul_out_reg.
DSP Report: operator genblk1[183].mac_i/intermed0 is absorbed into DSP genblk1[183].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[184].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[184] is absorbed into DSP genblk1[184].mac_i/mul_out_reg.
DSP Report: register genblk1[184].mac_i/mul_out_reg is absorbed into DSP genblk1[184].mac_i/mul_out_reg.
DSP Report: operator genblk1[184].mac_i/intermed is absorbed into DSP genblk1[184].mac_i/mul_out_reg.
DSP Report: operator genblk1[184].mac_i/intermed0 is absorbed into DSP genblk1[184].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[185].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[185] is absorbed into DSP genblk1[185].mac_i/mul_out_reg.
DSP Report: register genblk1[185].mac_i/mul_out_reg is absorbed into DSP genblk1[185].mac_i/mul_out_reg.
DSP Report: operator genblk1[185].mac_i/intermed is absorbed into DSP genblk1[185].mac_i/mul_out_reg.
DSP Report: operator genblk1[185].mac_i/intermed0 is absorbed into DSP genblk1[185].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[186].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[186] is absorbed into DSP genblk1[186].mac_i/mul_out_reg.
DSP Report: register genblk1[186].mac_i/mul_out_reg is absorbed into DSP genblk1[186].mac_i/mul_out_reg.
DSP Report: operator genblk1[186].mac_i/intermed is absorbed into DSP genblk1[186].mac_i/mul_out_reg.
DSP Report: operator genblk1[186].mac_i/intermed0 is absorbed into DSP genblk1[186].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[187].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[187] is absorbed into DSP genblk1[187].mac_i/mul_out_reg.
DSP Report: register genblk1[187].mac_i/mul_out_reg is absorbed into DSP genblk1[187].mac_i/mul_out_reg.
DSP Report: operator genblk1[187].mac_i/intermed is absorbed into DSP genblk1[187].mac_i/mul_out_reg.
DSP Report: operator genblk1[187].mac_i/intermed0 is absorbed into DSP genblk1[187].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[188].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[188] is absorbed into DSP genblk1[188].mac_i/mul_out_reg.
DSP Report: register genblk1[188].mac_i/mul_out_reg is absorbed into DSP genblk1[188].mac_i/mul_out_reg.
DSP Report: operator genblk1[188].mac_i/intermed is absorbed into DSP genblk1[188].mac_i/mul_out_reg.
DSP Report: operator genblk1[188].mac_i/intermed0 is absorbed into DSP genblk1[188].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[189].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[189] is absorbed into DSP genblk1[189].mac_i/mul_out_reg.
DSP Report: register genblk1[189].mac_i/mul_out_reg is absorbed into DSP genblk1[189].mac_i/mul_out_reg.
DSP Report: operator genblk1[189].mac_i/intermed is absorbed into DSP genblk1[189].mac_i/mul_out_reg.
DSP Report: operator genblk1[189].mac_i/intermed0 is absorbed into DSP genblk1[189].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[190].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[190] is absorbed into DSP genblk1[190].mac_i/mul_out_reg.
DSP Report: register genblk1[190].mac_i/mul_out_reg is absorbed into DSP genblk1[190].mac_i/mul_out_reg.
DSP Report: operator genblk1[190].mac_i/intermed is absorbed into DSP genblk1[190].mac_i/mul_out_reg.
DSP Report: operator genblk1[190].mac_i/intermed0 is absorbed into DSP genblk1[190].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[191].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[191] is absorbed into DSP genblk1[191].mac_i/mul_out_reg.
DSP Report: register genblk1[191].mac_i/mul_out_reg is absorbed into DSP genblk1[191].mac_i/mul_out_reg.
DSP Report: operator genblk1[191].mac_i/intermed is absorbed into DSP genblk1[191].mac_i/mul_out_reg.
DSP Report: operator genblk1[191].mac_i/intermed0 is absorbed into DSP genblk1[191].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[192].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[192] is absorbed into DSP genblk1[192].mac_i/mul_out_reg.
DSP Report: register genblk1[192].mac_i/mul_out_reg is absorbed into DSP genblk1[192].mac_i/mul_out_reg.
DSP Report: operator genblk1[192].mac_i/intermed is absorbed into DSP genblk1[192].mac_i/mul_out_reg.
DSP Report: operator genblk1[192].mac_i/intermed0 is absorbed into DSP genblk1[192].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[193].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[193] is absorbed into DSP genblk1[193].mac_i/mul_out_reg.
DSP Report: register genblk1[193].mac_i/mul_out_reg is absorbed into DSP genblk1[193].mac_i/mul_out_reg.
DSP Report: operator genblk1[193].mac_i/intermed is absorbed into DSP genblk1[193].mac_i/mul_out_reg.
DSP Report: operator genblk1[193].mac_i/intermed0 is absorbed into DSP genblk1[193].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[194].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[194] is absorbed into DSP genblk1[194].mac_i/mul_out_reg.
DSP Report: register genblk1[194].mac_i/mul_out_reg is absorbed into DSP genblk1[194].mac_i/mul_out_reg.
DSP Report: operator genblk1[194].mac_i/intermed is absorbed into DSP genblk1[194].mac_i/mul_out_reg.
DSP Report: operator genblk1[194].mac_i/intermed0 is absorbed into DSP genblk1[194].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[195].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[195] is absorbed into DSP genblk1[195].mac_i/mul_out_reg.
DSP Report: register genblk1[195].mac_i/mul_out_reg is absorbed into DSP genblk1[195].mac_i/mul_out_reg.
DSP Report: operator genblk1[195].mac_i/intermed is absorbed into DSP genblk1[195].mac_i/mul_out_reg.
DSP Report: operator genblk1[195].mac_i/intermed0 is absorbed into DSP genblk1[195].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[196].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[196] is absorbed into DSP genblk1[196].mac_i/mul_out_reg.
DSP Report: register genblk1[196].mac_i/mul_out_reg is absorbed into DSP genblk1[196].mac_i/mul_out_reg.
DSP Report: operator genblk1[196].mac_i/intermed is absorbed into DSP genblk1[196].mac_i/mul_out_reg.
DSP Report: operator genblk1[196].mac_i/intermed0 is absorbed into DSP genblk1[196].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[197].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[197] is absorbed into DSP genblk1[197].mac_i/mul_out_reg.
DSP Report: register genblk1[197].mac_i/mul_out_reg is absorbed into DSP genblk1[197].mac_i/mul_out_reg.
DSP Report: operator genblk1[197].mac_i/intermed is absorbed into DSP genblk1[197].mac_i/mul_out_reg.
DSP Report: operator genblk1[197].mac_i/intermed0 is absorbed into DSP genblk1[197].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[198].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[198] is absorbed into DSP genblk1[198].mac_i/mul_out_reg.
DSP Report: register genblk1[198].mac_i/mul_out_reg is absorbed into DSP genblk1[198].mac_i/mul_out_reg.
DSP Report: operator genblk1[198].mac_i/intermed is absorbed into DSP genblk1[198].mac_i/mul_out_reg.
DSP Report: operator genblk1[198].mac_i/intermed0 is absorbed into DSP genblk1[198].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[199].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[199] is absorbed into DSP genblk1[199].mac_i/mul_out_reg.
DSP Report: register genblk1[199].mac_i/mul_out_reg is absorbed into DSP genblk1[199].mac_i/mul_out_reg.
DSP Report: operator genblk1[199].mac_i/intermed is absorbed into DSP genblk1[199].mac_i/mul_out_reg.
DSP Report: operator genblk1[199].mac_i/intermed0 is absorbed into DSP genblk1[199].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[200].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[200] is absorbed into DSP genblk1[200].mac_i/mul_out_reg.
DSP Report: register genblk1[200].mac_i/mul_out_reg is absorbed into DSP genblk1[200].mac_i/mul_out_reg.
DSP Report: operator genblk1[200].mac_i/intermed is absorbed into DSP genblk1[200].mac_i/mul_out_reg.
DSP Report: operator genblk1[200].mac_i/intermed0 is absorbed into DSP genblk1[200].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[201].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[201] is absorbed into DSP genblk1[201].mac_i/mul_out_reg.
DSP Report: register genblk1[201].mac_i/mul_out_reg is absorbed into DSP genblk1[201].mac_i/mul_out_reg.
DSP Report: operator genblk1[201].mac_i/intermed is absorbed into DSP genblk1[201].mac_i/mul_out_reg.
DSP Report: operator genblk1[201].mac_i/intermed0 is absorbed into DSP genblk1[201].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[202].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[202] is absorbed into DSP genblk1[202].mac_i/mul_out_reg.
DSP Report: register genblk1[202].mac_i/mul_out_reg is absorbed into DSP genblk1[202].mac_i/mul_out_reg.
DSP Report: operator genblk1[202].mac_i/intermed is absorbed into DSP genblk1[202].mac_i/mul_out_reg.
DSP Report: operator genblk1[202].mac_i/intermed0 is absorbed into DSP genblk1[202].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[203].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[203] is absorbed into DSP genblk1[203].mac_i/mul_out_reg.
DSP Report: register genblk1[203].mac_i/mul_out_reg is absorbed into DSP genblk1[203].mac_i/mul_out_reg.
DSP Report: operator genblk1[203].mac_i/intermed is absorbed into DSP genblk1[203].mac_i/mul_out_reg.
DSP Report: operator genblk1[203].mac_i/intermed0 is absorbed into DSP genblk1[203].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[204].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[204] is absorbed into DSP genblk1[204].mac_i/mul_out_reg.
DSP Report: register genblk1[204].mac_i/mul_out_reg is absorbed into DSP genblk1[204].mac_i/mul_out_reg.
DSP Report: operator genblk1[204].mac_i/intermed is absorbed into DSP genblk1[204].mac_i/mul_out_reg.
DSP Report: operator genblk1[204].mac_i/intermed0 is absorbed into DSP genblk1[204].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[205].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[205] is absorbed into DSP genblk1[205].mac_i/mul_out_reg.
DSP Report: register genblk1[205].mac_i/mul_out_reg is absorbed into DSP genblk1[205].mac_i/mul_out_reg.
DSP Report: operator genblk1[205].mac_i/intermed is absorbed into DSP genblk1[205].mac_i/mul_out_reg.
DSP Report: operator genblk1[205].mac_i/intermed0 is absorbed into DSP genblk1[205].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[206].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[206] is absorbed into DSP genblk1[206].mac_i/mul_out_reg.
DSP Report: register genblk1[206].mac_i/mul_out_reg is absorbed into DSP genblk1[206].mac_i/mul_out_reg.
DSP Report: operator genblk1[206].mac_i/intermed is absorbed into DSP genblk1[206].mac_i/mul_out_reg.
DSP Report: operator genblk1[206].mac_i/intermed0 is absorbed into DSP genblk1[206].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[207].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[207] is absorbed into DSP genblk1[207].mac_i/mul_out_reg.
DSP Report: register genblk1[207].mac_i/mul_out_reg is absorbed into DSP genblk1[207].mac_i/mul_out_reg.
DSP Report: operator genblk1[207].mac_i/intermed is absorbed into DSP genblk1[207].mac_i/mul_out_reg.
DSP Report: operator genblk1[207].mac_i/intermed0 is absorbed into DSP genblk1[207].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[208].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[208] is absorbed into DSP genblk1[208].mac_i/mul_out_reg.
DSP Report: register genblk1[208].mac_i/mul_out_reg is absorbed into DSP genblk1[208].mac_i/mul_out_reg.
DSP Report: operator genblk1[208].mac_i/intermed is absorbed into DSP genblk1[208].mac_i/mul_out_reg.
DSP Report: operator genblk1[208].mac_i/intermed0 is absorbed into DSP genblk1[208].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[209].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[209] is absorbed into DSP genblk1[209].mac_i/mul_out_reg.
DSP Report: register genblk1[209].mac_i/mul_out_reg is absorbed into DSP genblk1[209].mac_i/mul_out_reg.
DSP Report: operator genblk1[209].mac_i/intermed is absorbed into DSP genblk1[209].mac_i/mul_out_reg.
DSP Report: operator genblk1[209].mac_i/intermed0 is absorbed into DSP genblk1[209].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[210].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[210] is absorbed into DSP genblk1[210].mac_i/mul_out_reg.
DSP Report: register genblk1[210].mac_i/mul_out_reg is absorbed into DSP genblk1[210].mac_i/mul_out_reg.
DSP Report: operator genblk1[210].mac_i/intermed is absorbed into DSP genblk1[210].mac_i/mul_out_reg.
DSP Report: operator genblk1[210].mac_i/intermed0 is absorbed into DSP genblk1[210].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[211].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[211] is absorbed into DSP genblk1[211].mac_i/mul_out_reg.
DSP Report: register genblk1[211].mac_i/mul_out_reg is absorbed into DSP genblk1[211].mac_i/mul_out_reg.
DSP Report: operator genblk1[211].mac_i/intermed is absorbed into DSP genblk1[211].mac_i/mul_out_reg.
DSP Report: operator genblk1[211].mac_i/intermed0 is absorbed into DSP genblk1[211].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[212].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[212] is absorbed into DSP genblk1[212].mac_i/mul_out_reg.
DSP Report: register genblk1[212].mac_i/mul_out_reg is absorbed into DSP genblk1[212].mac_i/mul_out_reg.
DSP Report: operator genblk1[212].mac_i/intermed is absorbed into DSP genblk1[212].mac_i/mul_out_reg.
DSP Report: operator genblk1[212].mac_i/intermed0 is absorbed into DSP genblk1[212].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[213].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[213] is absorbed into DSP genblk1[213].mac_i/mul_out_reg.
DSP Report: register genblk1[213].mac_i/mul_out_reg is absorbed into DSP genblk1[213].mac_i/mul_out_reg.
DSP Report: operator genblk1[213].mac_i/intermed is absorbed into DSP genblk1[213].mac_i/mul_out_reg.
DSP Report: operator genblk1[213].mac_i/intermed0 is absorbed into DSP genblk1[213].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[214].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[214] is absorbed into DSP genblk1[214].mac_i/mul_out_reg.
DSP Report: register genblk1[214].mac_i/mul_out_reg is absorbed into DSP genblk1[214].mac_i/mul_out_reg.
DSP Report: operator genblk1[214].mac_i/intermed is absorbed into DSP genblk1[214].mac_i/mul_out_reg.
DSP Report: operator genblk1[214].mac_i/intermed0 is absorbed into DSP genblk1[214].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[215].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[215] is absorbed into DSP genblk1[215].mac_i/mul_out_reg.
DSP Report: register genblk1[215].mac_i/mul_out_reg is absorbed into DSP genblk1[215].mac_i/mul_out_reg.
DSP Report: operator genblk1[215].mac_i/intermed is absorbed into DSP genblk1[215].mac_i/mul_out_reg.
DSP Report: operator genblk1[215].mac_i/intermed0 is absorbed into DSP genblk1[215].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[216].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[216] is absorbed into DSP genblk1[216].mac_i/mul_out_reg.
DSP Report: register genblk1[216].mac_i/mul_out_reg is absorbed into DSP genblk1[216].mac_i/mul_out_reg.
DSP Report: operator genblk1[216].mac_i/intermed is absorbed into DSP genblk1[216].mac_i/mul_out_reg.
DSP Report: operator genblk1[216].mac_i/intermed0 is absorbed into DSP genblk1[216].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[217].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[217] is absorbed into DSP genblk1[217].mac_i/mul_out_reg.
DSP Report: register genblk1[217].mac_i/mul_out_reg is absorbed into DSP genblk1[217].mac_i/mul_out_reg.
DSP Report: operator genblk1[217].mac_i/intermed is absorbed into DSP genblk1[217].mac_i/mul_out_reg.
DSP Report: operator genblk1[217].mac_i/intermed0 is absorbed into DSP genblk1[217].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[218].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[218] is absorbed into DSP genblk1[218].mac_i/mul_out_reg.
DSP Report: register genblk1[218].mac_i/mul_out_reg is absorbed into DSP genblk1[218].mac_i/mul_out_reg.
DSP Report: operator genblk1[218].mac_i/intermed is absorbed into DSP genblk1[218].mac_i/mul_out_reg.
DSP Report: operator genblk1[218].mac_i/intermed0 is absorbed into DSP genblk1[218].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[219].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[219] is absorbed into DSP genblk1[219].mac_i/mul_out_reg.
DSP Report: register genblk1[219].mac_i/mul_out_reg is absorbed into DSP genblk1[219].mac_i/mul_out_reg.
DSP Report: operator genblk1[219].mac_i/intermed is absorbed into DSP genblk1[219].mac_i/mul_out_reg.
DSP Report: operator genblk1[219].mac_i/intermed0 is absorbed into DSP genblk1[219].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[220].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[220] is absorbed into DSP genblk1[220].mac_i/mul_out_reg.
DSP Report: register genblk1[220].mac_i/mul_out_reg is absorbed into DSP genblk1[220].mac_i/mul_out_reg.
DSP Report: operator genblk1[220].mac_i/intermed is absorbed into DSP genblk1[220].mac_i/mul_out_reg.
DSP Report: operator genblk1[220].mac_i/intermed0 is absorbed into DSP genblk1[220].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[221].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[221] is absorbed into DSP genblk1[221].mac_i/mul_out_reg.
DSP Report: register genblk1[221].mac_i/mul_out_reg is absorbed into DSP genblk1[221].mac_i/mul_out_reg.
DSP Report: operator genblk1[221].mac_i/intermed is absorbed into DSP genblk1[221].mac_i/mul_out_reg.
DSP Report: operator genblk1[221].mac_i/intermed0 is absorbed into DSP genblk1[221].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[222].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[222] is absorbed into DSP genblk1[222].mac_i/mul_out_reg.
DSP Report: register genblk1[222].mac_i/mul_out_reg is absorbed into DSP genblk1[222].mac_i/mul_out_reg.
DSP Report: operator genblk1[222].mac_i/intermed is absorbed into DSP genblk1[222].mac_i/mul_out_reg.
DSP Report: operator genblk1[222].mac_i/intermed0 is absorbed into DSP genblk1[222].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[223].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[223] is absorbed into DSP genblk1[223].mac_i/mul_out_reg.
DSP Report: register genblk1[223].mac_i/mul_out_reg is absorbed into DSP genblk1[223].mac_i/mul_out_reg.
DSP Report: operator genblk1[223].mac_i/intermed is absorbed into DSP genblk1[223].mac_i/mul_out_reg.
DSP Report: operator genblk1[223].mac_i/intermed0 is absorbed into DSP genblk1[223].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[224].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[224] is absorbed into DSP genblk1[224].mac_i/mul_out_reg.
DSP Report: register genblk1[224].mac_i/mul_out_reg is absorbed into DSP genblk1[224].mac_i/mul_out_reg.
DSP Report: operator genblk1[224].mac_i/intermed is absorbed into DSP genblk1[224].mac_i/mul_out_reg.
DSP Report: operator genblk1[224].mac_i/intermed0 is absorbed into DSP genblk1[224].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[225].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[225] is absorbed into DSP genblk1[225].mac_i/mul_out_reg.
DSP Report: register genblk1[225].mac_i/mul_out_reg is absorbed into DSP genblk1[225].mac_i/mul_out_reg.
DSP Report: operator genblk1[225].mac_i/intermed is absorbed into DSP genblk1[225].mac_i/mul_out_reg.
DSP Report: operator genblk1[225].mac_i/intermed0 is absorbed into DSP genblk1[225].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[226].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[226] is absorbed into DSP genblk1[226].mac_i/mul_out_reg.
DSP Report: register genblk1[226].mac_i/mul_out_reg is absorbed into DSP genblk1[226].mac_i/mul_out_reg.
DSP Report: operator genblk1[226].mac_i/intermed is absorbed into DSP genblk1[226].mac_i/mul_out_reg.
DSP Report: operator genblk1[226].mac_i/intermed0 is absorbed into DSP genblk1[226].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[227].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[227] is absorbed into DSP genblk1[227].mac_i/mul_out_reg.
DSP Report: register genblk1[227].mac_i/mul_out_reg is absorbed into DSP genblk1[227].mac_i/mul_out_reg.
DSP Report: operator genblk1[227].mac_i/intermed is absorbed into DSP genblk1[227].mac_i/mul_out_reg.
DSP Report: operator genblk1[227].mac_i/intermed0 is absorbed into DSP genblk1[227].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[228].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[228] is absorbed into DSP genblk1[228].mac_i/mul_out_reg.
DSP Report: register genblk1[228].mac_i/mul_out_reg is absorbed into DSP genblk1[228].mac_i/mul_out_reg.
DSP Report: operator genblk1[228].mac_i/intermed is absorbed into DSP genblk1[228].mac_i/mul_out_reg.
DSP Report: operator genblk1[228].mac_i/intermed0 is absorbed into DSP genblk1[228].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[229].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[229] is absorbed into DSP genblk1[229].mac_i/mul_out_reg.
DSP Report: register genblk1[229].mac_i/mul_out_reg is absorbed into DSP genblk1[229].mac_i/mul_out_reg.
DSP Report: operator genblk1[229].mac_i/intermed is absorbed into DSP genblk1[229].mac_i/mul_out_reg.
DSP Report: operator genblk1[229].mac_i/intermed0 is absorbed into DSP genblk1[229].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[230].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[230] is absorbed into DSP genblk1[230].mac_i/mul_out_reg.
DSP Report: register genblk1[230].mac_i/mul_out_reg is absorbed into DSP genblk1[230].mac_i/mul_out_reg.
DSP Report: operator genblk1[230].mac_i/intermed is absorbed into DSP genblk1[230].mac_i/mul_out_reg.
DSP Report: operator genblk1[230].mac_i/intermed0 is absorbed into DSP genblk1[230].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[231].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[231] is absorbed into DSP genblk1[231].mac_i/mul_out_reg.
DSP Report: register genblk1[231].mac_i/mul_out_reg is absorbed into DSP genblk1[231].mac_i/mul_out_reg.
DSP Report: operator genblk1[231].mac_i/intermed is absorbed into DSP genblk1[231].mac_i/mul_out_reg.
DSP Report: operator genblk1[231].mac_i/intermed0 is absorbed into DSP genblk1[231].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[232].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[232] is absorbed into DSP genblk1[232].mac_i/mul_out_reg.
DSP Report: register genblk1[232].mac_i/mul_out_reg is absorbed into DSP genblk1[232].mac_i/mul_out_reg.
DSP Report: operator genblk1[232].mac_i/intermed is absorbed into DSP genblk1[232].mac_i/mul_out_reg.
DSP Report: operator genblk1[232].mac_i/intermed0 is absorbed into DSP genblk1[232].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[233].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[233] is absorbed into DSP genblk1[233].mac_i/mul_out_reg.
DSP Report: register genblk1[233].mac_i/mul_out_reg is absorbed into DSP genblk1[233].mac_i/mul_out_reg.
DSP Report: operator genblk1[233].mac_i/intermed is absorbed into DSP genblk1[233].mac_i/mul_out_reg.
DSP Report: operator genblk1[233].mac_i/intermed0 is absorbed into DSP genblk1[233].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[234].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[234] is absorbed into DSP genblk1[234].mac_i/mul_out_reg.
DSP Report: register genblk1[234].mac_i/mul_out_reg is absorbed into DSP genblk1[234].mac_i/mul_out_reg.
DSP Report: operator genblk1[234].mac_i/intermed is absorbed into DSP genblk1[234].mac_i/mul_out_reg.
DSP Report: operator genblk1[234].mac_i/intermed0 is absorbed into DSP genblk1[234].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[235].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[235] is absorbed into DSP genblk1[235].mac_i/mul_out_reg.
DSP Report: register genblk1[235].mac_i/mul_out_reg is absorbed into DSP genblk1[235].mac_i/mul_out_reg.
DSP Report: operator genblk1[235].mac_i/intermed is absorbed into DSP genblk1[235].mac_i/mul_out_reg.
DSP Report: operator genblk1[235].mac_i/intermed0 is absorbed into DSP genblk1[235].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[236].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[236] is absorbed into DSP genblk1[236].mac_i/mul_out_reg.
DSP Report: register genblk1[236].mac_i/mul_out_reg is absorbed into DSP genblk1[236].mac_i/mul_out_reg.
DSP Report: operator genblk1[236].mac_i/intermed is absorbed into DSP genblk1[236].mac_i/mul_out_reg.
DSP Report: operator genblk1[236].mac_i/intermed0 is absorbed into DSP genblk1[236].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[237].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[237] is absorbed into DSP genblk1[237].mac_i/mul_out_reg.
DSP Report: register genblk1[237].mac_i/mul_out_reg is absorbed into DSP genblk1[237].mac_i/mul_out_reg.
DSP Report: operator genblk1[237].mac_i/intermed is absorbed into DSP genblk1[237].mac_i/mul_out_reg.
DSP Report: operator genblk1[237].mac_i/intermed0 is absorbed into DSP genblk1[237].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[238].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[238] is absorbed into DSP genblk1[238].mac_i/mul_out_reg.
DSP Report: register genblk1[238].mac_i/mul_out_reg is absorbed into DSP genblk1[238].mac_i/mul_out_reg.
DSP Report: operator genblk1[238].mac_i/intermed is absorbed into DSP genblk1[238].mac_i/mul_out_reg.
DSP Report: operator genblk1[238].mac_i/intermed0 is absorbed into DSP genblk1[238].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[239].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[239] is absorbed into DSP genblk1[239].mac_i/mul_out_reg.
DSP Report: register genblk1[239].mac_i/mul_out_reg is absorbed into DSP genblk1[239].mac_i/mul_out_reg.
DSP Report: operator genblk1[239].mac_i/intermed is absorbed into DSP genblk1[239].mac_i/mul_out_reg.
DSP Report: operator genblk1[239].mac_i/intermed0 is absorbed into DSP genblk1[239].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[240].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[240] is absorbed into DSP genblk1[240].mac_i/mul_out_reg.
DSP Report: register genblk1[240].mac_i/mul_out_reg is absorbed into DSP genblk1[240].mac_i/mul_out_reg.
DSP Report: operator genblk1[240].mac_i/intermed is absorbed into DSP genblk1[240].mac_i/mul_out_reg.
DSP Report: operator genblk1[240].mac_i/intermed0 is absorbed into DSP genblk1[240].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[241].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[241] is absorbed into DSP genblk1[241].mac_i/mul_out_reg.
DSP Report: register genblk1[241].mac_i/mul_out_reg is absorbed into DSP genblk1[241].mac_i/mul_out_reg.
DSP Report: operator genblk1[241].mac_i/intermed is absorbed into DSP genblk1[241].mac_i/mul_out_reg.
DSP Report: operator genblk1[241].mac_i/intermed0 is absorbed into DSP genblk1[241].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[242].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[242] is absorbed into DSP genblk1[242].mac_i/mul_out_reg.
DSP Report: register genblk1[242].mac_i/mul_out_reg is absorbed into DSP genblk1[242].mac_i/mul_out_reg.
DSP Report: operator genblk1[242].mac_i/intermed is absorbed into DSP genblk1[242].mac_i/mul_out_reg.
DSP Report: operator genblk1[242].mac_i/intermed0 is absorbed into DSP genblk1[242].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[243].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[243] is absorbed into DSP genblk1[243].mac_i/mul_out_reg.
DSP Report: register genblk1[243].mac_i/mul_out_reg is absorbed into DSP genblk1[243].mac_i/mul_out_reg.
DSP Report: operator genblk1[243].mac_i/intermed is absorbed into DSP genblk1[243].mac_i/mul_out_reg.
DSP Report: operator genblk1[243].mac_i/intermed0 is absorbed into DSP genblk1[243].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[244].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[244] is absorbed into DSP genblk1[244].mac_i/mul_out_reg.
DSP Report: register genblk1[244].mac_i/mul_out_reg is absorbed into DSP genblk1[244].mac_i/mul_out_reg.
DSP Report: operator genblk1[244].mac_i/intermed is absorbed into DSP genblk1[244].mac_i/mul_out_reg.
DSP Report: operator genblk1[244].mac_i/intermed0 is absorbed into DSP genblk1[244].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[245].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[245] is absorbed into DSP genblk1[245].mac_i/mul_out_reg.
DSP Report: register genblk1[245].mac_i/mul_out_reg is absorbed into DSP genblk1[245].mac_i/mul_out_reg.
DSP Report: operator genblk1[245].mac_i/intermed is absorbed into DSP genblk1[245].mac_i/mul_out_reg.
DSP Report: operator genblk1[245].mac_i/intermed0 is absorbed into DSP genblk1[245].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[246].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[246] is absorbed into DSP genblk1[246].mac_i/mul_out_reg.
DSP Report: register genblk1[246].mac_i/mul_out_reg is absorbed into DSP genblk1[246].mac_i/mul_out_reg.
DSP Report: operator genblk1[246].mac_i/intermed is absorbed into DSP genblk1[246].mac_i/mul_out_reg.
DSP Report: operator genblk1[246].mac_i/intermed0 is absorbed into DSP genblk1[246].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[247].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[247] is absorbed into DSP genblk1[247].mac_i/mul_out_reg.
DSP Report: register genblk1[247].mac_i/mul_out_reg is absorbed into DSP genblk1[247].mac_i/mul_out_reg.
DSP Report: operator genblk1[247].mac_i/intermed is absorbed into DSP genblk1[247].mac_i/mul_out_reg.
DSP Report: operator genblk1[247].mac_i/intermed0 is absorbed into DSP genblk1[247].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[248].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[248] is absorbed into DSP genblk1[248].mac_i/mul_out_reg.
DSP Report: register genblk1[248].mac_i/mul_out_reg is absorbed into DSP genblk1[248].mac_i/mul_out_reg.
DSP Report: operator genblk1[248].mac_i/intermed is absorbed into DSP genblk1[248].mac_i/mul_out_reg.
DSP Report: operator genblk1[248].mac_i/intermed0 is absorbed into DSP genblk1[248].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[249].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[249] is absorbed into DSP genblk1[249].mac_i/mul_out_reg.
DSP Report: register genblk1[249].mac_i/mul_out_reg is absorbed into DSP genblk1[249].mac_i/mul_out_reg.
DSP Report: operator genblk1[249].mac_i/intermed is absorbed into DSP genblk1[249].mac_i/mul_out_reg.
DSP Report: operator genblk1[249].mac_i/intermed0 is absorbed into DSP genblk1[249].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[250].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[250] is absorbed into DSP genblk1[250].mac_i/mul_out_reg.
DSP Report: register genblk1[250].mac_i/mul_out_reg is absorbed into DSP genblk1[250].mac_i/mul_out_reg.
DSP Report: operator genblk1[250].mac_i/intermed is absorbed into DSP genblk1[250].mac_i/mul_out_reg.
DSP Report: operator genblk1[250].mac_i/intermed0 is absorbed into DSP genblk1[250].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[251].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[251] is absorbed into DSP genblk1[251].mac_i/mul_out_reg.
DSP Report: register genblk1[251].mac_i/mul_out_reg is absorbed into DSP genblk1[251].mac_i/mul_out_reg.
DSP Report: operator genblk1[251].mac_i/intermed is absorbed into DSP genblk1[251].mac_i/mul_out_reg.
DSP Report: operator genblk1[251].mac_i/intermed0 is absorbed into DSP genblk1[251].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[252].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[252] is absorbed into DSP genblk1[252].mac_i/mul_out_reg.
DSP Report: register genblk1[252].mac_i/mul_out_reg is absorbed into DSP genblk1[252].mac_i/mul_out_reg.
DSP Report: operator genblk1[252].mac_i/intermed is absorbed into DSP genblk1[252].mac_i/mul_out_reg.
DSP Report: operator genblk1[252].mac_i/intermed0 is absorbed into DSP genblk1[252].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[253].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[253] is absorbed into DSP genblk1[253].mac_i/mul_out_reg.
DSP Report: register genblk1[253].mac_i/mul_out_reg is absorbed into DSP genblk1[253].mac_i/mul_out_reg.
DSP Report: operator genblk1[253].mac_i/intermed is absorbed into DSP genblk1[253].mac_i/mul_out_reg.
DSP Report: operator genblk1[253].mac_i/intermed0 is absorbed into DSP genblk1[253].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[254].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[254] is absorbed into DSP genblk1[254].mac_i/mul_out_reg.
DSP Report: register genblk1[254].mac_i/mul_out_reg is absorbed into DSP genblk1[254].mac_i/mul_out_reg.
DSP Report: operator genblk1[254].mac_i/intermed is absorbed into DSP genblk1[254].mac_i/mul_out_reg.
DSP Report: operator genblk1[254].mac_i/intermed0 is absorbed into DSP genblk1[254].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[255].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[255] is absorbed into DSP genblk1[255].mac_i/mul_out_reg.
DSP Report: register genblk1[255].mac_i/mul_out_reg is absorbed into DSP genblk1[255].mac_i/mul_out_reg.
DSP Report: operator genblk1[255].mac_i/intermed is absorbed into DSP genblk1[255].mac_i/mul_out_reg.
DSP Report: operator genblk1[255].mac_i/intermed0 is absorbed into DSP genblk1[255].mac_i/mul_out_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:16 . Memory (MB): peak = 2081.477 ; gain = 726.016 ; free physical = 2108 ; free virtual = 5904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire6_expand1 | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
|fire6_expand1     | p_0_out    | 64x16         | LUT            | 
+------------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:28 . Memory (MB): peak = 2081.477 ; gain = 726.016 ; free physical = 2005 ; free virtual = 5812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:01:44 . Memory (MB): peak = 2218.273 ; gain = 862.812 ; free physical = 1974 ; free virtual = 5774
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:41 ; elapsed = 00:01:51 . Memory (MB): peak = 2218.273 ; gain = 862.812 ; free physical = 1994 ; free virtual = 5796
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net layer_en_reg is driving 256 big block pins (URAM, BRAM and DSP loads). Created 26 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:45 ; elapsed = 00:01:55 . Memory (MB): peak = 2218.273 ; gain = 862.812 ; free physical = 1984 ; free virtual = 5797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:45 ; elapsed = 00:01:55 . Memory (MB): peak = 2218.273 ; gain = 862.812 ; free physical = 1984 ; free virtual = 5797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:50 ; elapsed = 00:02:00 . Memory (MB): peak = 2218.273 ; gain = 862.812 ; free physical = 1983 ; free virtual = 5793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:50 ; elapsed = 00:02:00 . Memory (MB): peak = 2218.273 ; gain = 862.812 ; free physical = 1979 ; free virtual = 5793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:50 ; elapsed = 00:02:00 . Memory (MB): peak = 2218.273 ; gain = 862.812 ; free physical = 1979 ; free virtual = 5793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:51 ; elapsed = 00:02:01 . Memory (MB): peak = 2218.273 ; gain = 862.812 ; free physical = 1978 ; free virtual = 5792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |  2028|
|2     |DSP48E1 |   256|
|3     |LUT1    |  2103|
|4     |LUT2    |    36|
|5     |LUT3    |    28|
|6     |LUT4    |   284|
|7     |LUT5    |    26|
|8     |LUT6    |  3260|
|9     |FDRE    |  4301|
|10    |FDSE    |     1|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------+--------+------+
|      |Instance               |Module  |Cells |
+------+-----------------------+--------+------+
|1     |top                    |        | 12323|
|2     |  \genblk1[0].mac_i    |mac     |    51|
|3     |  \genblk1[100].mac_i  |mac_0   |    23|
|4     |  \genblk1[101].mac_i  |mac_1   |    25|
|5     |  \genblk1[102].mac_i  |mac_2   |    24|
|6     |  \genblk1[103].mac_i  |mac_3   |    53|
|7     |  \genblk1[104].mac_i  |mac_4   |    22|
|8     |  \genblk1[105].mac_i  |mac_5   |    25|
|9     |  \genblk1[106].mac_i  |mac_6   |    23|
|10    |  \genblk1[107].mac_i  |mac_7   |    25|
|11    |  \genblk1[108].mac_i  |mac_8   |    26|
|12    |  \genblk1[109].mac_i  |mac_9   |    25|
|13    |  \genblk1[10].mac_i   |mac_10  |    24|
|14    |  \genblk1[110].mac_i  |mac_11  |    25|
|15    |  \genblk1[111].mac_i  |mac_12  |    23|
|16    |  \genblk1[112].mac_i  |mac_13  |    23|
|17    |  \genblk1[113].mac_i  |mac_14  |    25|
|18    |  \genblk1[114].mac_i  |mac_15  |    50|
|19    |  \genblk1[115].mac_i  |mac_16  |    25|
|20    |  \genblk1[116].mac_i  |mac_17  |    22|
|21    |  \genblk1[117].mac_i  |mac_18  |    26|
|22    |  \genblk1[118].mac_i  |mac_19  |    25|
|23    |  \genblk1[119].mac_i  |mac_20  |    24|
|24    |  \genblk1[11].mac_i   |mac_21  |    25|
|25    |  \genblk1[120].mac_i  |mac_22  |    26|
|26    |  \genblk1[121].mac_i  |mac_23  |    51|
|27    |  \genblk1[122].mac_i  |mac_24  |    50|
|28    |  \genblk1[123].mac_i  |mac_25  |    25|
|29    |  \genblk1[124].mac_i  |mac_26  |    26|
|30    |  \genblk1[125].mac_i  |mac_27  |    24|
|31    |  \genblk1[126].mac_i  |mac_28  |    24|
|32    |  \genblk1[127].mac_i  |mac_29  |    24|
|33    |  \genblk1[128].mac_i  |mac_30  |    50|
|34    |  \genblk1[129].mac_i  |mac_31  |    23|
|35    |  \genblk1[12].mac_i   |mac_32  |    23|
|36    |  \genblk1[130].mac_i  |mac_33  |    23|
|37    |  \genblk1[131].mac_i  |mac_34  |    23|
|38    |  \genblk1[132].mac_i  |mac_35  |    27|
|39    |  \genblk1[133].mac_i  |mac_36  |    23|
|40    |  \genblk1[134].mac_i  |mac_37  |    26|
|41    |  \genblk1[135].mac_i  |mac_38  |    24|
|42    |  \genblk1[136].mac_i  |mac_39  |    24|
|43    |  \genblk1[137].mac_i  |mac_40  |    24|
|44    |  \genblk1[138].mac_i  |mac_41  |    51|
|45    |  \genblk1[139].mac_i  |mac_42  |    25|
|46    |  \genblk1[13].mac_i   |mac_43  |    25|
|47    |  \genblk1[140].mac_i  |mac_44  |    25|
|48    |  \genblk1[141].mac_i  |mac_45  |    24|
|49    |  \genblk1[142].mac_i  |mac_46  |    25|
|50    |  \genblk1[143].mac_i  |mac_47  |    14|
|51    |  \genblk1[144].mac_i  |mac_48  |    23|
|52    |  \genblk1[145].mac_i  |mac_49  |    25|
|53    |  \genblk1[146].mac_i  |mac_50  |    24|
|54    |  \genblk1[147].mac_i  |mac_51  |    24|
|55    |  \genblk1[148].mac_i  |mac_52  |    51|
|56    |  \genblk1[149].mac_i  |mac_53  |    49|
|57    |  \genblk1[14].mac_i   |mac_54  |    23|
|58    |  \genblk1[150].mac_i  |mac_55  |    25|
|59    |  \genblk1[151].mac_i  |mac_56  |    24|
|60    |  \genblk1[152].mac_i  |mac_57  |    50|
|61    |  \genblk1[153].mac_i  |mac_58  |    23|
|62    |  \genblk1[154].mac_i  |mac_59  |    22|
|63    |  \genblk1[155].mac_i  |mac_60  |    25|
|64    |  \genblk1[156].mac_i  |mac_61  |    22|
|65    |  \genblk1[157].mac_i  |mac_62  |    23|
|66    |  \genblk1[158].mac_i  |mac_63  |    24|
|67    |  \genblk1[159].mac_i  |mac_64  |    22|
|68    |  \genblk1[15].mac_i   |mac_65  |    27|
|69    |  \genblk1[160].mac_i  |mac_66  |    24|
|70    |  \genblk1[161].mac_i  |mac_67  |    25|
|71    |  \genblk1[162].mac_i  |mac_68  |    27|
|72    |  \genblk1[163].mac_i  |mac_69  |    50|
|73    |  \genblk1[164].mac_i  |mac_70  |    50|
|74    |  \genblk1[165].mac_i  |mac_71  |    52|
|75    |  \genblk1[166].mac_i  |mac_72  |    23|
|76    |  \genblk1[167].mac_i  |mac_73  |    50|
|77    |  \genblk1[168].mac_i  |mac_74  |    51|
|78    |  \genblk1[169].mac_i  |mac_75  |    26|
|79    |  \genblk1[16].mac_i   |mac_76  |    24|
|80    |  \genblk1[170].mac_i  |mac_77  |    26|
|81    |  \genblk1[171].mac_i  |mac_78  |    25|
|82    |  \genblk1[172].mac_i  |mac_79  |    24|
|83    |  \genblk1[173].mac_i  |mac_80  |    24|
|84    |  \genblk1[174].mac_i  |mac_81  |    51|
|85    |  \genblk1[175].mac_i  |mac_82  |    24|
|86    |  \genblk1[176].mac_i  |mac_83  |    22|
|87    |  \genblk1[177].mac_i  |mac_84  |    25|
|88    |  \genblk1[178].mac_i  |mac_85  |    24|
|89    |  \genblk1[179].mac_i  |mac_86  |    26|
|90    |  \genblk1[17].mac_i   |mac_87  |    23|
|91    |  \genblk1[180].mac_i  |mac_88  |    24|
|92    |  \genblk1[181].mac_i  |mac_89  |    24|
|93    |  \genblk1[182].mac_i  |mac_90  |    48|
|94    |  \genblk1[183].mac_i  |mac_91  |    21|
|95    |  \genblk1[184].mac_i  |mac_92  |    27|
|96    |  \genblk1[185].mac_i  |mac_93  |    23|
|97    |  \genblk1[186].mac_i  |mac_94  |    25|
|98    |  \genblk1[187].mac_i  |mac_95  |    52|
|99    |  \genblk1[188].mac_i  |mac_96  |    53|
|100   |  \genblk1[189].mac_i  |mac_97  |    23|
|101   |  \genblk1[18].mac_i   |mac_98  |    25|
|102   |  \genblk1[190].mac_i  |mac_99  |    51|
|103   |  \genblk1[191].mac_i  |mac_100 |    53|
|104   |  \genblk1[192].mac_i  |mac_101 |    24|
|105   |  \genblk1[193].mac_i  |mac_102 |    25|
|106   |  \genblk1[194].mac_i  |mac_103 |    50|
|107   |  \genblk1[195].mac_i  |mac_104 |    23|
|108   |  \genblk1[196].mac_i  |mac_105 |    51|
|109   |  \genblk1[197].mac_i  |mac_106 |    24|
|110   |  \genblk1[198].mac_i  |mac_107 |    23|
|111   |  \genblk1[199].mac_i  |mac_108 |    25|
|112   |  \genblk1[19].mac_i   |mac_109 |    24|
|113   |  \genblk1[1].mac_i    |mac_110 |    26|
|114   |  \genblk1[200].mac_i  |mac_111 |    51|
|115   |  \genblk1[201].mac_i  |mac_112 |    50|
|116   |  \genblk1[202].mac_i  |mac_113 |    25|
|117   |  \genblk1[203].mac_i  |mac_114 |    25|
|118   |  \genblk1[204].mac_i  |mac_115 |    24|
|119   |  \genblk1[205].mac_i  |mac_116 |    23|
|120   |  \genblk1[206].mac_i  |mac_117 |    25|
|121   |  \genblk1[207].mac_i  |mac_118 |    26|
|122   |  \genblk1[208].mac_i  |mac_119 |    24|
|123   |  \genblk1[209].mac_i  |mac_120 |    26|
|124   |  \genblk1[20].mac_i   |mac_121 |    24|
|125   |  \genblk1[210].mac_i  |mac_122 |    23|
|126   |  \genblk1[211].mac_i  |mac_123 |    23|
|127   |  \genblk1[212].mac_i  |mac_124 |    51|
|128   |  \genblk1[213].mac_i  |mac_125 |    27|
|129   |  \genblk1[214].mac_i  |mac_126 |    25|
|130   |  \genblk1[215].mac_i  |mac_127 |    50|
|131   |  \genblk1[216].mac_i  |mac_128 |    24|
|132   |  \genblk1[217].mac_i  |mac_129 |    50|
|133   |  \genblk1[218].mac_i  |mac_130 |    26|
|134   |  \genblk1[219].mac_i  |mac_131 |    26|
|135   |  \genblk1[21].mac_i   |mac_132 |    24|
|136   |  \genblk1[220].mac_i  |mac_133 |    51|
|137   |  \genblk1[221].mac_i  |mac_134 |    24|
|138   |  \genblk1[222].mac_i  |mac_135 |    25|
|139   |  \genblk1[223].mac_i  |mac_136 |    25|
|140   |  \genblk1[224].mac_i  |mac_137 |    25|
|141   |  \genblk1[225].mac_i  |mac_138 |    24|
|142   |  \genblk1[226].mac_i  |mac_139 |    50|
|143   |  \genblk1[227].mac_i  |mac_140 |    51|
|144   |  \genblk1[228].mac_i  |mac_141 |    50|
|145   |  \genblk1[229].mac_i  |mac_142 |    23|
|146   |  \genblk1[22].mac_i   |mac_143 |    25|
|147   |  \genblk1[230].mac_i  |mac_144 |    26|
|148   |  \genblk1[231].mac_i  |mac_145 |    24|
|149   |  \genblk1[232].mac_i  |mac_146 |    25|
|150   |  \genblk1[233].mac_i  |mac_147 |    23|
|151   |  \genblk1[234].mac_i  |mac_148 |    24|
|152   |  \genblk1[235].mac_i  |mac_149 |    23|
|153   |  \genblk1[236].mac_i  |mac_150 |    47|
|154   |  \genblk1[237].mac_i  |mac_151 |    23|
|155   |  \genblk1[238].mac_i  |mac_152 |    25|
|156   |  \genblk1[239].mac_i  |mac_153 |    24|
|157   |  \genblk1[23].mac_i   |mac_154 |    25|
|158   |  \genblk1[240].mac_i  |mac_155 |    24|
|159   |  \genblk1[241].mac_i  |mac_156 |    25|
|160   |  \genblk1[242].mac_i  |mac_157 |    24|
|161   |  \genblk1[243].mac_i  |mac_158 |    50|
|162   |  \genblk1[244].mac_i  |mac_159 |    23|
|163   |  \genblk1[245].mac_i  |mac_160 |    24|
|164   |  \genblk1[246].mac_i  |mac_161 |    52|
|165   |  \genblk1[247].mac_i  |mac_162 |    27|
|166   |  \genblk1[248].mac_i  |mac_163 |    24|
|167   |  \genblk1[249].mac_i  |mac_164 |    26|
|168   |  \genblk1[24].mac_i   |mac_165 |    26|
|169   |  \genblk1[250].mac_i  |mac_166 |    50|
|170   |  \genblk1[251].mac_i  |mac_167 |    21|
|171   |  \genblk1[252].mac_i  |mac_168 |    24|
|172   |  \genblk1[253].mac_i  |mac_169 |    27|
|173   |  \genblk1[254].mac_i  |mac_170 |    51|
|174   |  \genblk1[255].mac_i  |mac_171 |    27|
|175   |  \genblk1[25].mac_i   |mac_172 |    24|
|176   |  \genblk1[26].mac_i   |mac_173 |    50|
|177   |  \genblk1[27].mac_i   |mac_174 |    23|
|178   |  \genblk1[28].mac_i   |mac_175 |    46|
|179   |  \genblk1[29].mac_i   |mac_176 |    24|
|180   |  \genblk1[2].mac_i    |mac_177 |    52|
|181   |  \genblk1[30].mac_i   |mac_178 |    25|
|182   |  \genblk1[31].mac_i   |mac_179 |    25|
|183   |  \genblk1[32].mac_i   |mac_180 |    23|
|184   |  \genblk1[33].mac_i   |mac_181 |    24|
|185   |  \genblk1[34].mac_i   |mac_182 |    25|
|186   |  \genblk1[35].mac_i   |mac_183 |    49|
|187   |  \genblk1[36].mac_i   |mac_184 |    25|
|188   |  \genblk1[37].mac_i   |mac_185 |    50|
|189   |  \genblk1[38].mac_i   |mac_186 |    25|
|190   |  \genblk1[39].mac_i   |mac_187 |    52|
|191   |  \genblk1[3].mac_i    |mac_188 |    24|
|192   |  \genblk1[40].mac_i   |mac_189 |    24|
|193   |  \genblk1[41].mac_i   |mac_190 |    24|
|194   |  \genblk1[42].mac_i   |mac_191 |    25|
|195   |  \genblk1[43].mac_i   |mac_192 |    51|
|196   |  \genblk1[44].mac_i   |mac_193 |    25|
|197   |  \genblk1[45].mac_i   |mac_194 |    25|
|198   |  \genblk1[46].mac_i   |mac_195 |    51|
|199   |  \genblk1[47].mac_i   |mac_196 |    24|
|200   |  \genblk1[48].mac_i   |mac_197 |    24|
|201   |  \genblk1[49].mac_i   |mac_198 |    24|
|202   |  \genblk1[4].mac_i    |mac_199 |    24|
|203   |  \genblk1[50].mac_i   |mac_200 |    23|
|204   |  \genblk1[51].mac_i   |mac_201 |    22|
|205   |  \genblk1[52].mac_i   |mac_202 |    26|
|206   |  \genblk1[53].mac_i   |mac_203 |    25|
|207   |  \genblk1[54].mac_i   |mac_204 |    23|
|208   |  \genblk1[55].mac_i   |mac_205 |    50|
|209   |  \genblk1[56].mac_i   |mac_206 |    24|
|210   |  \genblk1[57].mac_i   |mac_207 |    25|
|211   |  \genblk1[58].mac_i   |mac_208 |    23|
|212   |  \genblk1[59].mac_i   |mac_209 |    23|
|213   |  \genblk1[5].mac_i    |mac_210 |    51|
|214   |  \genblk1[60].mac_i   |mac_211 |    51|
|215   |  \genblk1[61].mac_i   |mac_212 |    23|
|216   |  \genblk1[62].mac_i   |mac_213 |    25|
|217   |  \genblk1[63].mac_i   |mac_214 |    25|
|218   |  \genblk1[64].mac_i   |mac_215 |    24|
|219   |  \genblk1[65].mac_i   |mac_216 |    24|
|220   |  \genblk1[66].mac_i   |mac_217 |    24|
|221   |  \genblk1[67].mac_i   |mac_218 |    49|
|222   |  \genblk1[68].mac_i   |mac_219 |    49|
|223   |  \genblk1[69].mac_i   |mac_220 |    24|
|224   |  \genblk1[6].mac_i    |mac_221 |    24|
|225   |  \genblk1[70].mac_i   |mac_222 |    22|
|226   |  \genblk1[71].mac_i   |mac_223 |    25|
|227   |  \genblk1[72].mac_i   |mac_224 |    22|
|228   |  \genblk1[73].mac_i   |mac_225 |    24|
|229   |  \genblk1[74].mac_i   |mac_226 |    25|
|230   |  \genblk1[75].mac_i   |mac_227 |    48|
|231   |  \genblk1[76].mac_i   |mac_228 |    24|
|232   |  \genblk1[77].mac_i   |mac_229 |    25|
|233   |  \genblk1[78].mac_i   |mac_230 |    25|
|234   |  \genblk1[79].mac_i   |mac_231 |    25|
|235   |  \genblk1[7].mac_i    |mac_232 |    23|
|236   |  \genblk1[80].mac_i   |mac_233 |    25|
|237   |  \genblk1[81].mac_i   |mac_234 |    25|
|238   |  \genblk1[82].mac_i   |mac_235 |    26|
|239   |  \genblk1[83].mac_i   |mac_236 |    26|
|240   |  \genblk1[84].mac_i   |mac_237 |    25|
|241   |  \genblk1[85].mac_i   |mac_238 |    25|
|242   |  \genblk1[86].mac_i   |mac_239 |    51|
|243   |  \genblk1[87].mac_i   |mac_240 |    26|
|244   |  \genblk1[88].mac_i   |mac_241 |    15|
|245   |  \genblk1[89].mac_i   |mac_242 |    24|
|246   |  \genblk1[8].mac_i    |mac_243 |    26|
|247   |  \genblk1[90].mac_i   |mac_244 |    24|
|248   |  \genblk1[91].mac_i   |mac_245 |    26|
|249   |  \genblk1[92].mac_i   |mac_246 |    50|
|250   |  \genblk1[93].mac_i   |mac_247 |    25|
|251   |  \genblk1[94].mac_i   |mac_248 |    24|
|252   |  \genblk1[95].mac_i   |mac_249 |    25|
|253   |  \genblk1[96].mac_i   |mac_250 |    27|
|254   |  \genblk1[97].mac_i   |mac_251 |    22|
|255   |  \genblk1[98].mac_i   |mac_252 |    24|
|256   |  \genblk1[99].mac_i   |mac_253 |    23|
|257   |  \genblk1[9].mac_i    |mac_254 |    24|
+------+-----------------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:51 ; elapsed = 00:02:01 . Memory (MB): peak = 2218.273 ; gain = 862.812 ; free physical = 1978 ; free virtual = 5792
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:32 ; elapsed = 00:01:41 . Memory (MB): peak = 2218.273 ; gain = 318.562 ; free physical = 2035 ; free virtual = 5849
Synthesis Optimization Complete : Time (s): cpu = 00:01:51 ; elapsed = 00:02:01 . Memory (MB): peak = 2218.281 ; gain = 862.812 ; free physical = 2039 ; free virtual = 5853
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2284 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire6_expand1/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire6_expand1/temp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2218.281 ; gain = 0.000 ; free physical = 1958 ; free virtual = 5772
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
222 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:59 ; elapsed = 00:02:09 . Memory (MB): peak = 2218.281 ; gain = 870.809 ; free physical = 2055 ; free virtual = 5866
# report_utilization -file utiliziation.rpt
# report_utilization -hierarchical -file hierarchical_utilization.rpt
# report_timing -file post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2655.293 ; gain = 437.012 ; free physical = 1530 ; free virtual = 5345
# write_checkpoint -force temp_syn.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2655.293 ; gain = 0.000 ; free physical = 1531 ; free virtual = 5346
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.496 ; gain = 0.000 ; free physical = 1505 ; free virtual = 5338
INFO: [Common 17-1381] The checkpoint '/home/gsaied/Desktop/old_rtl/fire6_expand1/temp_syn.dcp' has been generated.
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
# puts "Found setup timing violations => running physical optimization"
# report_timing -file slack.rpt
# }
# opt_design -directive ExploreSequentialArea
Command: opt_design -directive ExploreSequentialArea
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreSequentialArea
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2704.457 ; gain = 2.996 ; free physical = 1524 ; free virtual = 5339

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1ab05e004

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2704.457 ; gain = 0.000 ; free physical = 1524 ; free virtual = 5339

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ab05e004

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2746.457 ; gain = 0.000 ; free physical = 1540 ; free virtual = 5348
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d7de485b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2746.457 ; gain = 0.000 ; free physical = 1541 ; free virtual = 5349
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: d0fee114

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2746.457 ; gain = 0.000 ; free physical = 1535 ; free virtual = 5344
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d0fee114

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2746.457 ; gain = 0.000 ; free physical = 1535 ; free virtual = 5344
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: e93c1ffb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2746.457 ; gain = 0.000 ; free physical = 1534 ; free virtual = 5343
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Constant propagation | Checksum: e93c1ffb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2746.457 ; gain = 0.000 ; free physical = 1533 ; free virtual = 5343
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Sweep
Phase 7 Sweep | Checksum: e93c1ffb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2746.457 ; gain = 0.000 ; free physical = 1536 ; free virtual = 5345
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 8 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Opt 31-74] Optimized 1 modules.
INFO: [Opt 31-75] Optimized module 'fire6_expand1'.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 8 Resynthesis | Checksum: 724814a8

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 2754.285 ; gain = 7.828 ; free physical = 1504 ; free virtual = 5317
INFO: [Opt 31-389] Phase Resynthesis created 943 cells and removed 1518 cells
INFO: [Opt 31-1021] In phase Resynthesis, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: 724814a8

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 2754.285 ; gain = 7.828 ; free physical = 1504 ; free virtual = 5317
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              1  |
|  Sweep                        |               0  |               0  |                                              2  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              1  |
|  Sweep                        |               0  |               0  |                                              2  |
|  Resynthesis                  |             943  |            1518  |                                              2  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2754.285 ; gain = 0.000 ; free physical = 1504 ; free virtual = 5317
Ending Logic Optimization Task | Checksum: 16c37c966

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 2754.285 ; gain = 7.828 ; free physical = 1505 ; free virtual = 5318

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 16c37c966

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2754.285 ; gain = 0.000 ; free physical = 1505 ; free virtual = 5318

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16c37c966

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2754.285 ; gain = 0.000 ; free physical = 1505 ; free virtual = 5318

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2754.285 ; gain = 0.000 ; free physical = 1505 ; free virtual = 5318
Ending Netlist Obfuscation Task | Checksum: 16c37c966

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2754.285 ; gain = 0.000 ; free physical = 1505 ; free virtual = 5318
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:31 . Memory (MB): peak = 2754.285 ; gain = 52.828 ; free physical = 1505 ; free virtual = 5318
# report_utilization -file post_utiliziation.rpt
# report_utilization -hierarchical -file post_hierarchical_utilization.rpt
# report_timing -file post_opt_timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Mar  4 06:24:16 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization
| Design       : fire6_expand1
| Device       : 7vx690tffg1157-3
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             | 5594 |     0 |    433200 |  1.29 |
|   LUT as Logic          | 5594 |     0 |    433200 |  1.29 |
|   LUT as Memory         |    0 |     0 |    174200 |  0.00 |
| Slice Registers         | 3870 |     0 |    866400 |  0.45 |
|   Register as Flip Flop | 3870 |     0 |    866400 |  0.45 |
|   Register as Latch     |    0 |     0 |    866400 |  0.00 |
| F7 Muxes                |    0 |     0 |    216600 |  0.00 |
| F8 Muxes                |    0 |     0 |    108300 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 3869  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      1470 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      1470 |  0.00 |
|   RAMB18       |    0 |     0 |      2940 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  256 |     0 |      3600 |  7.11 |
|   DSP48E1 only |  256 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       600 |  0.00 |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 3869 |        Flop & Latch |
| LUT6     | 3237 |                 LUT |
| LUT1     | 2079 |                 LUT |
| CARRY4   | 2028 |          CarryLogic |
| LUT2     |  263 |                 LUT |
| DSP48E1  |  256 |    Block Arithmetic |
| LUT4     |    7 |                 LUT |
| LUT5     |    4 |                 LUT |
| LUT3     |    4 |                 LUT |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


opt_design -merge_equivalent_drivers 
Command: opt_design -merge_equivalent_drivers
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2759.457 ; gain = 5.172 ; free physical = 1493 ; free virtual = 5293

Starting Logic Optimization Task

Phase 1 Merging equivalent drivers
Phase 1 Merging equivalent drivers | Checksum: 16c37c966

Time (s): cpu = 00:01:04 ; elapsed = 00:01:04 . Memory (MB): peak = 2764.457 ; gain = 0.000 ; free physical = 1485 ; free virtual = 5303
INFO: [Opt 31-389] Phase Merging equivalent drivers created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Merging equivalent drivers, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Post Processing Netlist
Phase 2 Post Processing Netlist | Checksum: 16c37c966

Time (s): cpu = 00:01:05 ; elapsed = 00:01:04 . Memory (MB): peak = 2764.457 ; gain = 0.000 ; free physical = 1502 ; free virtual = 5301
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


------------------------------------------------------------------------------------------------------------------------
|  Phase                       |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
------------------------------------------------------------------------------------------------------------------------
|  Merging equivalent drivers  |               0  |               0  |                                              1  |
|  Post Processing Netlist     |               0  |               0  |                                              0  |
------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 16c37c966

Time (s): cpu = 00:01:05 ; elapsed = 00:01:04 . Memory (MB): peak = 2764.457 ; gain = 0.000 ; free physical = 1498 ; free virtual = 5301

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2764.457 ; gain = 0.000 ; free physical = 1498 ; free virtual = 5301
Ending Netlist Obfuscation Task | Checksum: 16c37c966

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2764.457 ; gain = 0.000 ; free physical = 1498 ; free virtual = 5301
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:07 . Memory (MB): peak = 2764.457 ; gain = 10.172 ; free physical = 1498 ; free virtual = 5301
0
report_timing
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Mar  4 06:25:42 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing
| Design       : fire6_expand1
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 genblk1[115].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[115][0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 1.187ns (52.350%)  route 1.080ns (47.650%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4125, unset)         0.508     0.508    genblk1[115].mac_i/clk
                         DSP48E1                                      r  genblk1[115].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 f  genblk1[115].mac_i/mul_out_reg/P[1]
                         net (fo=2, unplaced)         0.434     1.266    genblk1[115].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     1.309 r  genblk1[115].mac_i/ofm[115][1]_i_7/O
                         net (fo=1, unplaced)         0.000     1.309    genblk1[115].mac_i/ofm[115][1]_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.555 r  genblk1[115].mac_i/ofm_reg[115][1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     1.555    genblk1[115].mac_i/ofm_reg[115][1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.605 r  genblk1[115].mac_i/ofm_reg[115][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.605    genblk1[115].mac_i/ofm_reg[115][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.655 r  genblk1[115].mac_i/ofm_reg[115][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.655    genblk1[115].mac_i/ofm_reg[115][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.705 r  genblk1[115].mac_i/ofm_reg[115][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.705    genblk1[115].mac_i/ofm_reg[115][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.755 r  genblk1[115].mac_i/ofm_reg[115][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.755    genblk1[115].mac_i/ofm_reg[115][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.805 r  genblk1[115].mac_i/ofm_reg[115][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.805    genblk1[115].mac_i/ofm_reg[115][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.855 r  genblk1[115].mac_i/ofm_reg[115][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.855    genblk1[115].mac_i/ofm_reg[115][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.009 r  genblk1[115].mac_i/ofm_reg[115][15]_i_2/O[3]
                         net (fo=1, unplaced)         0.253     2.262    ofmw2[115][31]
                         LUT2 (Prop_lut2_I0_O)        0.120     2.382 r  fire6_expand1_LUT2_23/O
                         net (fo=15, unplaced)        0.393     2.775    fire6_expand1_net_24
                         FDRE                                         r  ofm_reg[115][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4125, unset)         0.483     5.483    clk
                         FDRE                                         r  ofm_reg[115][0]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         FDRE (Setup_fdre_C_R)       -0.271     5.176    ofm_reg[115][0]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -2.775    
  -------------------------------------------------------------------
                         slack                                  2.401    




place_design 
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2767.676 ; gain = 0.000 ; free physical = 1458 ; free virtual = 5254
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f69dec1c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2767.676 ; gain = 0.000 ; free physical = 1458 ; free virtual = 5254
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.676 ; gain = 0.000 ; free physical = 1455 ; free virtual = 5254

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2cb970b3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2777.770 ; gain = 10.094 ; free physical = 1478 ; free virtual = 5271

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 6c654381

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2777.770 ; gain = 10.094 ; free physical = 1465 ; free virtual = 5258

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 6c654381

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2777.770 ; gain = 10.094 ; free physical = 1459 ; free virtual = 5257
Phase 1 Placer Initialization | Checksum: 6c654381

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2777.770 ; gain = 10.094 ; free physical = 1457 ; free virtual = 5258

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 54daecc7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2792.113 ; gain = 24.438 ; free physical = 1445 ; free virtual = 5246

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 6 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[0]. Replicated 21 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[1]. Replicated 21 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[2]. Replicated 21 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[3]. Replicated 21 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[4]. Replicated 21 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[5]. Replicated 21 times.
INFO: [Physopt 32-232] Optimized 6 nets. Created 126 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 126 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2794.895 ; gain = 0.000 ; free physical = 1316 ; free virtual = 5152
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2794.895 ; gain = 0.000 ; free physical = 1316 ; free virtual = 5152

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |          126  |              0  |                     6  |           0  |           1  |  00:00:27  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |          126  |              0  |                     6  |           0  |           2  |  00:00:27  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1044e1a8a

Time (s): cpu = 00:01:24 ; elapsed = 00:01:02 . Memory (MB): peak = 2794.895 ; gain = 27.219 ; free physical = 1311 ; free virtual = 5152
Phase 2 Global Placement | Checksum: 199716ef9

Time (s): cpu = 00:01:26 ; elapsed = 00:01:03 . Memory (MB): peak = 2794.895 ; gain = 27.219 ; free physical = 1325 ; free virtual = 5165

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 199716ef9

Time (s): cpu = 00:01:26 ; elapsed = 00:01:03 . Memory (MB): peak = 2794.895 ; gain = 27.219 ; free physical = 1325 ; free virtual = 5165

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: eb7e2e9a

Time (s): cpu = 00:01:33 ; elapsed = 00:01:08 . Memory (MB): peak = 2794.895 ; gain = 27.219 ; free physical = 1317 ; free virtual = 5159

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d3e6c844

Time (s): cpu = 00:01:34 ; elapsed = 00:01:08 . Memory (MB): peak = 2794.895 ; gain = 27.219 ; free physical = 1318 ; free virtual = 5159

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 174c41ce9

Time (s): cpu = 00:01:34 ; elapsed = 00:01:08 . Memory (MB): peak = 2794.895 ; gain = 27.219 ; free physical = 1318 ; free virtual = 5159

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1fa293ddb

Time (s): cpu = 00:01:37 ; elapsed = 00:01:11 . Memory (MB): peak = 2825.785 ; gain = 58.109 ; free physical = 1302 ; free virtual = 5143

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f1c89e02

Time (s): cpu = 00:01:38 ; elapsed = 00:01:12 . Memory (MB): peak = 2825.785 ; gain = 58.109 ; free physical = 1303 ; free virtual = 5145

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 190a50965

Time (s): cpu = 00:01:38 ; elapsed = 00:01:12 . Memory (MB): peak = 2825.785 ; gain = 58.109 ; free physical = 1303 ; free virtual = 5145
Phase 3 Detail Placement | Checksum: 190a50965

Time (s): cpu = 00:01:38 ; elapsed = 00:01:12 . Memory (MB): peak = 2825.785 ; gain = 58.109 ; free physical = 1303 ; free virtual = 5145

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f2d6987e

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net fire6_expand1_net_4, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f2d6987e

Time (s): cpu = 00:01:49 ; elapsed = 00:01:17 . Memory (MB): peak = 2862.789 ; gain = 95.113 ; free physical = 1292 ; free virtual = 5139
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.620. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: ceda6548

Time (s): cpu = 00:01:50 ; elapsed = 00:01:18 . Memory (MB): peak = 2862.789 ; gain = 95.113 ; free physical = 1297 ; free virtual = 5140
Phase 4.1 Post Commit Optimization | Checksum: ceda6548

Time (s): cpu = 00:01:50 ; elapsed = 00:01:18 . Memory (MB): peak = 2862.789 ; gain = 95.113 ; free physical = 1297 ; free virtual = 5140

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ceda6548

Time (s): cpu = 00:01:51 ; elapsed = 00:01:18 . Memory (MB): peak = 2862.789 ; gain = 95.113 ; free physical = 1313 ; free virtual = 5156

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ceda6548

Time (s): cpu = 00:01:51 ; elapsed = 00:01:19 . Memory (MB): peak = 2862.789 ; gain = 95.113 ; free physical = 1315 ; free virtual = 5158

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2862.789 ; gain = 0.000 ; free physical = 1315 ; free virtual = 5158
Phase 4.4 Final Placement Cleanup | Checksum: 198bee0b1

Time (s): cpu = 00:01:51 ; elapsed = 00:01:19 . Memory (MB): peak = 2862.789 ; gain = 95.113 ; free physical = 1314 ; free virtual = 5157
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 198bee0b1

Time (s): cpu = 00:01:51 ; elapsed = 00:01:19 . Memory (MB): peak = 2862.789 ; gain = 95.113 ; free physical = 1314 ; free virtual = 5157
Ending Placer Task | Checksum: 195ed62d1

Time (s): cpu = 00:01:51 ; elapsed = 00:01:19 . Memory (MB): peak = 2862.789 ; gain = 95.113 ; free physical = 1389 ; free virtual = 5232
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:56 ; elapsed = 00:01:22 . Memory (MB): peak = 2862.789 ; gain = 98.332 ; free physical = 1389 ; free virtual = 5232
report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Mar  4 06:27:12 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization
| Design       : fire6_expand1
| Device       : 7vx690tffg1157-3
| Design State : Fully Placed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              | 5592 |     0 |    433200 |  1.29 |
|   LUT as Logic          | 5592 |     0 |    433200 |  1.29 |
|   LUT as Memory         |    0 |     0 |    174200 |  0.00 |
| Slice Registers         | 3996 |     0 |    866400 |  0.46 |
|   Register as Flip Flop | 3996 |     0 |    866400 |  0.46 |
|   Register as Latch     |    0 |     0 |    866400 |  0.00 |
| F7 Muxes                |    0 |     0 |    216600 |  0.00 |
| F8 Muxes                |    0 |     0 |    108300 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 3995  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      | 3278 |     0 |    108300 |  3.03 |
|   SLICEL                                   | 1570 |     0 |           |       |
|   SLICEM                                   | 1708 |     0 |           |       |
| LUT as Logic                               | 5592 |     0 |    433200 |  1.29 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     | 5590 |       |           |       |
|   using O5 and O6                          |    2 |       |           |       |
| LUT as Memory                              |    0 |     0 |    174200 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            | 3996 |     0 |    866400 |  0.46 |
|   Register driven from within the Slice    | 3834 |       |           |       |
|   Register driven from outside the Slice   |  162 |       |           |       |
|     LUT in front of the register is unused |  115 |       |           |       |
|     LUT in front of the register is used   |   47 |       |           |       |
| Unique Control Sets                        |  261 |       |    108300 |  0.24 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      1470 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      1470 |  0.00 |
|   RAMB18       |    0 |     0 |      2940 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  256 |     0 |      3600 |  7.11 |
|   DSP48E1 only |  256 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       600 |  0.00 |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 3995 |        Flop & Latch |
| LUT6     | 3237 |                 LUT |
| LUT1     | 2079 |                 LUT |
| CARRY4   | 2028 |          CarryLogic |
| LUT2     |  263 |                 LUT |
| DSP48E1  |  256 |    Block Arithmetic |
| LUT4     |    7 |                 LUT |
| LUT5     |    4 |                 LUT |
| LUT3     |    4 |                 LUT |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


write_checkpoint post_placement.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2862.789 ; gain = 0.000 ; free physical = 1394 ; free virtual = 5206
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2862.789 ; gain = 0.000 ; free physical = 1381 ; free virtual = 5203
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2862.789 ; gain = 0.000 ; free physical = 1363 ; free virtual = 5203
INFO: [Common 17-1381] The checkpoint '/home/gsaied/Desktop/old_rtl/fire6_expand1/post_placement.dcp' has been generated.
/home/gsaied/Desktop/old_rtl/fire6_expand1/post_placement.dcp
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar  4 06:27:53 2020...
