Analysis & Synthesis report for DCOM_01
Tue Mar 21 12:27:18 2006
Version 5.0 Build 171 11/03/2005 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. State Machine - |dcom_ap|DC_Rx_chan_01:inst1|crc_rx:inst20|state
  9. State Machine - |dcom_ap|DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|sreg
 10. State Machine - |dcom_ap|DC_Tx_chan_ap:inst4|crc_tx:inst3|state
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: DC_Tx_chan_ap:inst4|tx_uart_ap:inst7|tx_uart_shr10_sclr:inst1|lpm_shiftreg:lpm_shiftreg_component
 15. Parameter Settings for User Entity Instance: DC_Tx_chan_ap:inst4|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component
 16. Parameter Settings for User Entity Instance: DC_Tx_chan_ap:inst4|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component
 17. Parameter Settings for User Entity Instance: DC_Tx_chan_ap:inst4|dc_tx_mux:inst5|lpm_mux:lpm_mux_component
 18. Parameter Settings for User Entity Instance: DC_Tx_chan_ap:inst4|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component
 19. Parameter Settings for User Entity Instance: DC_Tx_chan_ap:inst4|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component
 20. Parameter Settings for User Entity Instance: DC_Tx_chan_ap:inst4|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component
 21. Parameter Settings for User Entity Instance: DC_Tx_chan_ap:inst4|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component
 22. Parameter Settings for User Entity Instance: DC_Tx_chan_ap:inst4|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component
 23. Parameter Settings for User Entity Instance: DC_Tx_chan_ap:inst4|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component
 24. Parameter Settings for User Entity Instance: DC_Tx_chan_ap:inst4|shift_ct:inst33|lpm_counter:lpm_counter_component
 25. Parameter Settings for User Entity Instance: DC_Tx_chan_ap:inst4|shift_ct:inst32|lpm_counter:lpm_counter_component
 26. Parameter Settings for User Entity Instance: DC_Tx_chan_ap:inst4|my_or16b:inst1|lpm_or:lpm_or_component
 27. Parameter Settings for User Entity Instance: DC_Tx_chan_ap:inst4|tx_packet_ct:inst39|lpm_counter:lpm_counter_component
 28. Parameter Settings for User Entity Instance: DC_Tx_chan_ap:inst4|Tx_dpr_ctrl_PAR_ap:inst10
 29. Parameter Settings for User Entity Instance: DC_Tx_chan_ap:inst4|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component
 30. Parameter Settings for User Entity Instance: DC_Rx_chan_01:inst1|RX_UART:inst6|rxct4:inst4|lpm_counter:lpm_counter_component
 31. Parameter Settings for User Entity Instance: DC_Rx_chan_01:inst1|RX_UART:inst6|rxct5:inst3|lpm_counter:lpm_counter_component
 32. Parameter Settings for User Entity Instance: DC_Rx_chan_01:inst1|RX_UART:inst6|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component
 33. Parameter Settings for User Entity Instance: DC_Rx_chan_01:inst1|dc_adc_diff_to_ser:inst9|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component
 34. Parameter Settings for User Entity Instance: DC_Rx_chan_01:inst1|dc_adc_diff_to_ser:inst9|comp_signed_12bit:comps_lh|lpm_compare:lpm_compare_component
 35. Parameter Settings for User Entity Instance: DC_Rx_chan_01:inst1|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component
 36. Parameter Settings for User Entity Instance: DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component
 37. Parameter Settings for User Entity Instance: DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|tcwf_af_ct:inst1|lpm_counter:lpm_counter_component
 38. Parameter Settings for User Entity Instance: DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|const_47:inst2|lpm_constant:lpm_constant_component
 39. Parameter Settings for User Entity Instance: DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component
 40. Parameter Settings for User Entity Instance: DC_Rx_chan_01:inst1|Rx_dpr_ctrl_PAR_ap:inst1
 41. Parameter Settings for User Entity Instance: DC_Rx_chan_01:inst1|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component
 42. Parameter Settings for User Entity Instance: DC_Rx_chan_01:inst1|my_or16b:inst3|lpm_or:lpm_or_component
 43. Parameter Settings for User Entity Instance: DC_Rx_chan_01:inst1|rx_packet_ct:inst23|lpm_counter:lpm_counter_component
 44. Parameter Settings for User Entity Instance: DC_Rx_chan_01:inst1|and16b:inst16|lpm_and:lpm_and_component
 45. Parameter Settings for User Entity Instance: DC_Rx_chan_01:inst1|crc_error_ct:inst8|lpm_counter:lpm_counter_component
 46. Parameter Settings for User Entity Instance: DCOM_tcal_timer:inst3|tcal_delay_ct:timer|lpm_counter:lpm_counter_component
 47. Parameter Settings for User Entity Instance: DCOM_tcal_timer:inst3|ponres_ct:ponres|lpm_counter:lpm_counter_component
 48. lpm_shiftreg Parameter Settings by Entity Instance
 49. scfifo Parameter Settings by Entity Instance
 50. Analysis & Synthesis Equations
 51. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic       
functions, and any output files any of the foregoing           
(including device programming or simulation files), and any    
associated documentation or information are expressly subject  
to the terms and conditions of the Altera Program License      
Subscription Agreement, Altera MegaCore Function License       
Agreement, or other applicable license agreement, including,   
without limitation, that your use is for the sole purpose of   
programming logic devices manufactured by Altera and sold by   
Altera or its authorized distributors.  Please refer to the    
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                ;
+-----------------------------+-----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Mar 21 12:27:18 2006         ;
; Quartus II Version          ; 5.0 Build 171 11/03/2005 SP 2 SJ Full Version ;
; Revision Name               ; DCOM_01                                       ;
; Top-level Entity Name       ; dcom_ap                                       ;
; Family                      ; Cyclone                                       ;
; Total logic elements        ; 1,467                                         ;
; Total pins                  ; 405                                           ;
; Total virtual pins          ; 0                                             ;
; Total memory bits           ; 640                                           ;
; Total PLLs                  ; 0                                             ;
+-----------------------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                     ;
+--------------------------------------------------------------------+--------------+---------------+
; Option                                                             ; Setting      ; Default Value ;
+--------------------------------------------------------------------+--------------+---------------+
; Top-level entity name                                              ; dcom_ap      ; DCOM_01       ;
; Family name                                                        ; Cyclone      ; Stratix       ;
; Remove Redundant Logic Cells                                       ; On           ; Off           ;
; Use smart compilation                                              ; Off          ; Off           ;
; Restructure Multiplexers                                           ; Auto         ; Auto          ;
; Create Debugging Nodes for IP Cores                                ; off          ; off           ;
; Preserve fewer node names                                          ; On           ; On            ;
; Disable OpenCore Plus hardware evaluation                          ; Off          ; Off           ;
; Verilog Version                                                    ; Verilog_2001 ; Verilog_2001  ;
; VHDL Version                                                       ; VHDL93       ; VHDL93        ;
; State Machine Processing                                           ; Auto         ; Auto          ;
; Extract Verilog State Machines                                     ; On           ; On            ;
; Extract VHDL State Machines                                        ; On           ; On            ;
; Add Pass-Through Logic to Inferred RAMs                            ; On           ; On            ;
; NOT Gate Push-Back                                                 ; On           ; On            ;
; Power-Up Don't Care                                                ; On           ; On            ;
; Remove Duplicate Registers                                         ; On           ; On            ;
; Ignore CARRY Buffers                                               ; Off          ; Off           ;
; Ignore CASCADE Buffers                                             ; Off          ; Off           ;
; Ignore GLOBAL Buffers                                              ; Off          ; Off           ;
; Ignore ROW GLOBAL Buffers                                          ; Off          ; Off           ;
; Ignore LCELL Buffers                                               ; Off          ; Off           ;
; Ignore SOFT Buffers                                                ; On           ; On            ;
; Limit AHDL Integers to 32 Bits                                     ; Off          ; Off           ;
; Optimization Technique -- Cyclone                                  ; Balanced     ; Balanced      ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II ; 70           ; 70            ;
; Auto Carry Chains                                                  ; On           ; On            ;
; Auto Open-Drain Pins                                               ; On           ; On            ;
; Remove Duplicate Logic                                             ; On           ; On            ;
; Perform WYSIWYG Primitive Resynthesis                              ; Off          ; Off           ;
; Perform gate-level register retiming                               ; Off          ; Off           ;
; Allow register retiming to trade off Tsu/Tco with Fmax             ; On           ; On            ;
; Auto ROM Replacement                                               ; On           ; On            ;
; Auto RAM Replacement                                               ; On           ; On            ;
; Auto Shift Register Replacement                                    ; On           ; On            ;
; Auto Clock Enable Replacement                                      ; On           ; On            ;
; Allows Synchronous Control Signal Usage in Normal Mode Logic Cells ; On           ; On            ;
; Auto RAM Block Balancing                                           ; On           ; On            ;
; Auto Resource Sharing                                              ; Off          ; Off           ;
; Allow Any RAM Size For Recognition                                 ; Off          ; Off           ;
; Allow Any ROM Size For Recognition                                 ; Off          ; Off           ;
; Allow Any Shift Register Size For Recognition                      ; Off          ; Off           ;
; Maximum Number of M512 Memory Blocks                               ; -1           ; -1            ;
; Maximum Number of M4K Memory Blocks                                ; -1           ; -1            ;
; Maximum Number of M-RAM Memory Blocks                              ; -1           ; -1            ;
; Ignore translate_off and translate_on Synthesis Directives         ; Off          ; Off           ;
; Show Parameter Settings Tables in Synthesis Report                 ; On           ; On            ;
+--------------------------------------------------------------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------+
; dcom_ap.bdf                      ; yes             ; User Block Diagram/Schematic File  ; C:/Projects/IceCube/DOR_rev1/FPGA/DCOM/dcom_ap.bdf                          ;
; Rx_chan/dc_hdr_dec_01.tdf        ; yes             ; User AHDL File                     ; C:/Projects/IceCube/DOR_rev1/FPGA/DCOM/Rx_chan/dc_hdr_dec_01.tdf            ;
; DC_Tx_chan_ap.bdf                ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/tx_chan/DC_Tx_chan_ap.bdf            ;
; tx_uart_ap.bdf                   ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/tx_chan/tx_uart_ap.bdf               ;
; tx_uart_shr10_sclr.tdf           ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/tx_chan/tx_uart_shr10_sclr.tdf       ;
; lpm_shiftreg.inc                 ; yes             ; Other                              ; c:/altera/quartus50/libraries/megafunctions/lpm_shiftreg.inc                ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                       ; c:/altera/quartus50/libraries/megafunctions/lpm_shiftreg.tdf                ;
; lpm_constant.inc                 ; yes             ; Other                              ; c:/altera/quartus50/libraries/megafunctions/lpm_constant.inc                ;
; dffeea.inc                       ; yes             ; Other                              ; c:/altera/quartus50/libraries/megafunctions/dffeea.inc                      ;
; aglobal50.inc                    ; yes             ; Other                              ; c:/altera/quartus50/libraries/megafunctions/aglobal50.inc                   ;
; TX_UART.tdf                      ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/tx_chan/TX_UART.tdf                  ;
; tx_uart_ct4.tdf                  ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/tx_chan/tx_uart_ct4.tdf              ;
; lpm_counter.inc                  ; yes             ; Other                              ; c:/altera/quartus50/libraries/megafunctions/lpm_counter.inc                 ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; c:/altera/quartus50/libraries/megafunctions/lpm_counter.tdf                 ;
; lpm_decode.inc                   ; yes             ; Other                              ; c:/altera/quartus50/libraries/megafunctions/lpm_decode.inc                  ;
; lpm_add_sub.inc                  ; yes             ; Other                              ; c:/altera/quartus50/libraries/megafunctions/lpm_add_sub.inc                 ;
; cmpconst.inc                     ; yes             ; Other                              ; c:/altera/quartus50/libraries/megafunctions/cmpconst.inc                    ;
; lpm_compare.inc                  ; yes             ; Other                              ; c:/altera/quartus50/libraries/megafunctions/lpm_compare.inc                 ;
; alt_synch_counter.inc            ; yes             ; Other                              ; c:/altera/quartus50/libraries/megafunctions/alt_synch_counter.inc           ;
; alt_synch_counter_f.inc          ; yes             ; Other                              ; c:/altera/quartus50/libraries/megafunctions/alt_synch_counter_f.inc         ;
; alt_counter_f10ke.inc            ; yes             ; Other                              ; c:/altera/quartus50/libraries/megafunctions/alt_counter_f10ke.inc           ;
; alt_counter_stratix.inc          ; yes             ; Other                              ; c:/altera/quartus50/libraries/megafunctions/alt_counter_stratix.inc         ;
; db/cntr_4p9.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Projects/IceCube/DOR_rev1/FPGA/DCOM/db/cntr_4p9.tdf                      ;
; tx_uart_ct5.tdf                  ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/tx_chan/tx_uart_ct5.tdf              ;
; db/cntr_op9.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Projects/IceCube/DOR_rev1/FPGA/DCOM/db/cntr_op9.tdf                      ;
; DC_SNAP.tdf                      ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/tx_chan/DC_SNAP.tdf                  ;
; crc_tx.vhd                       ; yes             ; Other                              ; C:/Projects/IceCube/DOR_rev1/FPGA/DCOM/crc_tx.vhd                           ;
; crc32.vhd                        ; yes             ; Other                              ; C:/Projects/IceCube/DOR_rev1/FPGA/DCOM/crc32.vhd                            ;
; dc_tx_mux.tdf                    ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/tx_chan/dc_tx_mux.tdf                ;
; lpm_mux.inc                      ; yes             ; Other                              ; c:/altera/quartus50/libraries/megafunctions/lpm_mux.inc                     ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; c:/altera/quartus50/libraries/megafunctions/lpm_mux.tdf                     ;
; muxlut.inc                       ; yes             ; Other                              ; c:/altera/quartus50/libraries/megafunctions/muxlut.inc                      ;
; bypassff.inc                     ; yes             ; Other                              ; c:/altera/quartus50/libraries/megafunctions/bypassff.inc                    ;
; altshift.inc                     ; yes             ; Other                              ; c:/altera/quartus50/libraries/megafunctions/altshift.inc                    ;
; db/mux_ugc.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Projects/IceCube/DOR_rev1/FPGA/DCOM/db/mux_ugc.tdf                       ;
; dc_hdr_bytes_01.tdf              ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/tx_chan/dc_hdr_bytes_01.tdf          ;
; send_delay.tdf                   ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/tx_chan/send_delay.tdf               ;
; send_del_ctdn.inc                ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/tx_chan/send_del_ctdn.inc            ;
; send_del_ctdn.tdf                ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/tx_chan/send_del_ctdn.tdf            ;
; db/cntr_pj9.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Projects/IceCube/DOR_rev1/FPGA/DCOM/db/cntr_pj9.tdf                      ;
; dc_com_dac_ctrl_var_sig.tdf      ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/tx_chan/dc_com_dac_ctrl_var_sig.tdf  ;
; dac_levct_sld.inc                ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/tx_chan/dac_levct_sld.inc            ;
; dac_levct_sld.tdf                ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/tx_chan/dac_levct_sld.tdf            ;
; db/cntr_ne7.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Projects/IceCube/DOR_rev1/FPGA/DCOM/db/cntr_ne7.tdf                      ;
; shrg48pld.tdf                    ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/tx_chan/shrg48pld.tdf                ;
; tx_plen_ct_ap.tdf                ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/tx_chan/tx_plen_ct_ap.tdf            ;
; db/cntr_tc8.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Projects/IceCube/DOR_rev1/FPGA/DCOM/db/cntr_tc8.tdf                      ;
; shift_ct.tdf                     ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/tx_chan/shift_ct.tdf                 ;
; db/cntr_eo8.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Projects/IceCube/DOR_rev1/FPGA/DCOM/db/cntr_eo8.tdf                      ;
; my_or16b.vhd                     ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/tx_chan/my_or16b.vhd                 ;
; lpm_or.tdf                       ; yes             ; Megafunction                       ; c:/altera/quartus50/libraries/megafunctions/lpm_or.tdf                      ;
; tx_packet_ct.tdf                 ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/tx_chan/tx_packet_ct.tdf             ;
; db/cntr_ru6.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Projects/IceCube/DOR_rev1/FPGA/DCOM/db/cntr_ru6.tdf                      ;
; Tx_dpr_ctrl_PAR_ap.tdf           ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/tx_chan/Tx_dpr_ctrl_PAR_ap.tdf       ;
; tx_dpr_radr_ct.inc               ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/tx_chan/tx_dpr_radr_ct.inc           ;
; tx_dpr_radr_ct.tdf               ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/tx_chan/tx_dpr_radr_ct.tdf           ;
; db/cntr_le9.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Projects/IceCube/DOR_rev1/FPGA/DCOM/db/cntr_le9.tdf                      ;
; DC_CTR02.tdf                     ; yes             ; Other                              ; C:/Projects/IceCube/DOR_rev1/FPGA/DCOM/DC_CTR02.tdf                         ;
; DC_Rx_chan_01.bdf                ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/rx_chan/DC_Rx_chan_01.bdf            ;
; RX_UART.bdf                      ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/rx_chan/uart/RX_UART.bdf             ;
; UA_RX02.tdf                      ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/rx_chan/uart/UA_RX02.tdf             ;
; rxct4.tdf                        ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/rx_chan/uart/rxct4.tdf               ;
; db/cntr_qu7.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Projects/IceCube/DOR_rev1/FPGA/DCOM/db/cntr_qu7.tdf                      ;
; rxct5.tdf                        ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/rx_chan/uart/rxct5.tdf               ;
; db/cntr_6p9.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Projects/IceCube/DOR_rev1/FPGA/DCOM/db/cntr_6p9.tdf                      ;
; rxshr8.tdf                       ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/rx_chan/uart/rxshr8.tdf              ;
; dc_adc_diff_to_ser.tdf           ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/rx_chan/edges/dc_adc_diff_to_ser.tdf ;
; COMP_SIGNED_12bit.inc            ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/rx_chan/edges/COMP_SIGNED_12bit.inc  ;
; comp_signed_12bit.tdf            ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/rx_chan/edges/comp_signed_12bit.tdf  ;
; lpm_compare.tdf                  ; yes             ; Megafunction                       ; c:/altera/quartus50/libraries/megafunctions/lpm_compare.tdf                 ;
; comptree.inc                     ; yes             ; Other                              ; c:/altera/quartus50/libraries/megafunctions/comptree.inc                    ;
; comptree.tdf                     ; yes             ; Megafunction                       ; c:/altera/quartus50/libraries/megafunctions/comptree.tdf                    ;
; cmpchain.inc                     ; yes             ; Other                              ; c:/altera/quartus50/libraries/megafunctions/cmpchain.inc                    ;
; cmpchain.tdf                     ; yes             ; Megafunction                       ; c:/altera/quartus50/libraries/megafunctions/cmpchain.tdf                    ;
; altshift.tdf                     ; yes             ; Megafunction                       ; c:/altera/quartus50/libraries/megafunctions/altshift.tdf                    ;
; rec_delay.tdf                    ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/rx_chan/rec_delay.tdf                ;
; rec_delay_ctdn.inc               ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/tx_chan/rec_delay_ctdn.inc           ;
; rec_delay_ctdn.tdf               ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/tx_chan/rec_delay_ctdn.tdf           ;
; DC_MRAP.tdf                      ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/rx_chan/DC_MRAP.tdf                  ;
; crc_rx.vhd                       ; yes             ; Other                              ; C:/Projects/IceCube/DOR_rev1/FPGA/DCOM/crc_rx.vhd                           ;
; dc_rapcal_lh.bdf                 ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/tcal/dc_rapcal_lh.bdf                ;
; DCTC_FWR.tdf                     ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/tcal/DCTC_FWR.tdf                    ;
; comp_10.tdf                      ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/tcal/comp_10.tdf                     ;
; tcwf_af_ct.tdf                   ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/tcal/tcwf_af_ct.tdf                  ;
; db/cntr_bv8.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Projects/IceCube/DOR_rev1/FPGA/DCOM/db/cntr_bv8.tdf                      ;
; const_47.tdf                     ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/tcal/const_47.tdf                    ;
; lpm_constant.tdf                 ; yes             ; Megafunction                       ; c:/altera/quartus50/libraries/megafunctions/lpm_constant.tdf                ;
; TCWF_64x10.tdf                   ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/tcal/TCWF_64x10.tdf                  ;
; scfifo.inc                       ; yes             ; Other                              ; c:/altera/quartus50/libraries/megafunctions/scfifo.inc                      ;
; scfifo.tdf                       ; yes             ; Megafunction                       ; c:/altera/quartus50/libraries/megafunctions/scfifo.tdf                      ;
; a_regfifo.inc                    ; yes             ; Other                              ; c:/altera/quartus50/libraries/megafunctions/a_regfifo.inc                   ;
; a_dpfifo.inc                     ; yes             ; Other                              ; c:/altera/quartus50/libraries/megafunctions/a_dpfifo.inc                    ;
; a_i2fifo.inc                     ; yes             ; Other                              ; c:/altera/quartus50/libraries/megafunctions/a_i2fifo.inc                    ;
; a_fffifo.inc                     ; yes             ; Other                              ; c:/altera/quartus50/libraries/megafunctions/a_fffifo.inc                    ;
; a_f2fifo.inc                     ; yes             ; Other                              ; c:/altera/quartus50/libraries/megafunctions/a_f2fifo.inc                    ;
; db/scfifo_l3j.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/Projects/IceCube/DOR_rev1/FPGA/DCOM/db/scfifo_l3j.tdf                    ;
; db/a_dpfifo_nak.tdf              ; yes             ; Auto-Generated Megafunction        ; C:/Projects/IceCube/DOR_rev1/FPGA/DCOM/db/a_dpfifo_nak.tdf                  ;
; db/altsyncram_htu.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Projects/IceCube/DOR_rev1/FPGA/DCOM/db/altsyncram_htu.tdf                ;
; db/cntr_qd8.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Projects/IceCube/DOR_rev1/FPGA/DCOM/db/cntr_qd8.tdf                      ;
; db/cntr_9c7.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Projects/IceCube/DOR_rev1/FPGA/DCOM/db/cntr_9c7.tdf                      ;
; db/cntr_rd8.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Projects/IceCube/DOR_rev1/FPGA/DCOM/db/cntr_rd8.tdf                      ;
; Rx_dpr_ctrl_PAR_ap.tdf           ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/rx_chan/Rx_dpr_ctrl_PAR_ap.tdf       ;
; rx_dpr_wadr_ct.tdf               ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/rx_chan/rx_dpr_wadr_ct.tdf           ;
; db/cntr_qv8.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Projects/IceCube/DOR_rev1/FPGA/DCOM/db/cntr_qv8.tdf                      ;
; rx_packet_ct.tdf                 ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/rx_chan/rx_packet_ct.tdf             ;
; and16b.tdf                       ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/rx_chan/and16b.tdf                   ;
; lpm_and.inc                      ; yes             ; Other                              ; c:/altera/quartus50/libraries/megafunctions/lpm_and.inc                     ;
; lpm_and.tdf                      ; yes             ; Megafunction                       ; c:/altera/quartus50/libraries/megafunctions/lpm_and.tdf                     ;
; crc_error_ct.tdf                 ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/rx_chan/crc_error_ct.tdf             ;
; db/cntr_8f8.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Projects/IceCube/DOR_rev1/FPGA/DCOM/db/cntr_8f8.tdf                      ;
; test_and_tresholds.tdf           ; yes             ; Other                              ; C:/Projects/IceCube/DOR_rev1/FPGA/DCOM/test_and_tresholds.tdf               ;
; DCOM_tcal_timer.tdf              ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/tcal/DCOM_tcal_timer.tdf             ;
; tcal_delay_ct.inc                ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/tcal/tcal_delay_ct.inc               ;
; ponres_ct.inc                    ; yes             ; Other                              ; C:/Projects/IceCube/DOR_rev1/FPGA/DCOM/ponres_ct.inc                        ;
; tcal_delay_ct.tdf                ; yes             ; Other                              ; c:/projects/icecube/dor_rev1/fpga/DCOM/tcal/tcal_delay_ct.tdf               ;
; db/cntr_rb7.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Projects/IceCube/DOR_rev1/FPGA/DCOM/db/cntr_rb7.tdf                      ;
; ponres_ct.vhd                    ; yes             ; Other                              ; C:/Projects/IceCube/DOR_rev1/FPGA/DCOM/ponres_ct.vhd                        ;
; db/cntr_pd8.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Projects/IceCube/DOR_rev1/FPGA/DCOM/db/cntr_pd8.tdf                      ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+-----------------------------------+---------+
; Resource                          ; Usage   ;
+-----------------------------------+---------+
; Total logic elements              ; 1467    ;
; Total combinational functions     ; 1165    ;
;     -- Total 4-input functions    ; 358     ;
;     -- Total 3-input functions    ; 272     ;
;     -- Total 2-input functions    ; 354     ;
;     -- Total 1-input functions    ; 164     ;
;     -- Total 0-input functions    ; 17      ;
; Combinational cells for routing   ; 0       ;
; Total registers                   ; 908     ;
; Total logic cells in carry chains ; 364     ;
; I/O pins                          ; 405     ;
; Total memory bits                 ; 640     ;
; Maximum fan-out node              ; CLK20   ;
; Maximum fan-out                   ; 918     ;
; Total fan-out                     ; 6201    ;
; Average fan-out                   ; 3.29    ;
+-----------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                             ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Full Hierarchy Name                                                                                                                                                                                                                                         ;
+--------------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |dcom_ap                                               ; 1467 (4)    ; 908          ; 640         ; 405  ; 0            ; 559 (4)      ; 302 (0)           ; 606 (0)          ; 364 (0)         ; |dcom_ap                                                                                                                                                                                                                                                    ;
;    |DCOM_tcal_timer:inst3|                             ; 39 (20)     ; 25           ; 0           ; 0    ; 0            ; 14 (13)      ; 1 (1)             ; 24 (6)           ; 19 (0)          ; |dcom_ap|DCOM_tcal_timer:inst3                                                                                                                                                                                                                              ;
;       |ponres_ct:ponres|                               ; 9 (0)       ; 8            ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 8 (0)            ; 9 (0)           ; |dcom_ap|DCOM_tcal_timer:inst3|ponres_ct:ponres                                                                                                                                                                                                             ;
;          |lpm_counter:lpm_counter_component|           ; 9 (0)       ; 8            ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 8 (0)            ; 9 (0)           ; |dcom_ap|DCOM_tcal_timer:inst3|ponres_ct:ponres|lpm_counter:lpm_counter_component                                                                                                                                                                           ;
;             |cntr_pd8:auto_generated|                  ; 9 (9)       ; 8            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; 9 (9)           ; |dcom_ap|DCOM_tcal_timer:inst3|ponres_ct:ponres|lpm_counter:lpm_counter_component|cntr_pd8:auto_generated                                                                                                                                                   ;
;       |tcal_delay_ct:timer|                            ; 10 (0)      ; 10           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; 10 (0)          ; |dcom_ap|DCOM_tcal_timer:inst3|tcal_delay_ct:timer                                                                                                                                                                                                          ;
;          |lpm_counter:lpm_counter_component|           ; 10 (0)      ; 10           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; 10 (0)          ; |dcom_ap|DCOM_tcal_timer:inst3|tcal_delay_ct:timer|lpm_counter:lpm_counter_component                                                                                                                                                                        ;
;             |cntr_rb7:auto_generated|                  ; 10 (10)     ; 10           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; 10 (10)         ; |dcom_ap|DCOM_tcal_timer:inst3|tcal_delay_ct:timer|lpm_counter:lpm_counter_component|cntr_rb7:auto_generated                                                                                                                                                ;
;    |DC_CTR02:inst2|                                    ; 66 (66)     ; 29           ; 0           ; 0    ; 0            ; 37 (37)      ; 0 (0)             ; 29 (29)          ; 0 (0)           ; |dcom_ap|DC_CTR02:inst2                                                                                                                                                                                                                                     ;
;    |DC_Rx_chan_01:inst1|                               ; 662 (72)    ; 429          ; 640         ; 0    ; 0            ; 233 (5)      ; 206 (67)          ; 223 (0)          ; 219 (0)         ; |dcom_ap|DC_Rx_chan_01:inst1                                                                                                                                                                                                                                ;
;       |DC_MRAP:inst10|                                 ; 44 (44)     ; 24           ; 0           ; 0    ; 0            ; 20 (20)      ; 1 (1)             ; 23 (23)          ; 0 (0)           ; |dcom_ap|DC_Rx_chan_01:inst1|DC_MRAP:inst10                                                                                                                                                                                                                 ;
;       |RX_UART:inst6|                                  ; 45 (0)      ; 31           ; 0           ; 0    ; 0            ; 14 (0)       ; 8 (0)             ; 23 (0)           ; 10 (0)          ; |dcom_ap|DC_Rx_chan_01:inst1|RX_UART:inst6                                                                                                                                                                                                                  ;
;          |UA_RX02:inst7|                               ; 27 (27)     ; 14           ; 0           ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 14 (14)          ; 0 (0)           ; |dcom_ap|DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7                                                                                                                                                                                                    ;
;          |rxct4:inst4|                                 ; 4 (0)       ; 4            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; |dcom_ap|DC_Rx_chan_01:inst1|RX_UART:inst6|rxct4:inst4                                                                                                                                                                                                      ;
;             |lpm_counter:lpm_counter_component|        ; 4 (0)       ; 4            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; |dcom_ap|DC_Rx_chan_01:inst1|RX_UART:inst6|rxct4:inst4|lpm_counter:lpm_counter_component                                                                                                                                                                    ;
;                |cntr_qu7:auto_generated|               ; 4 (4)       ; 4            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; |dcom_ap|DC_Rx_chan_01:inst1|RX_UART:inst6|rxct4:inst4|lpm_counter:lpm_counter_component|cntr_qu7:auto_generated                                                                                                                                            ;
;          |rxct5:inst3|                                 ; 6 (0)       ; 5            ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 5 (0)            ; 6 (0)           ; |dcom_ap|DC_Rx_chan_01:inst1|RX_UART:inst6|rxct5:inst3                                                                                                                                                                                                      ;
;             |lpm_counter:lpm_counter_component|        ; 6 (0)       ; 5            ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 5 (0)            ; 6 (0)           ; |dcom_ap|DC_Rx_chan_01:inst1|RX_UART:inst6|rxct5:inst3|lpm_counter:lpm_counter_component                                                                                                                                                                    ;
;                |cntr_6p9:auto_generated|               ; 6 (6)       ; 5            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; 6 (6)           ; |dcom_ap|DC_Rx_chan_01:inst1|RX_UART:inst6|rxct5:inst3|lpm_counter:lpm_counter_component|cntr_6p9:auto_generated                                                                                                                                            ;
;          |rxshr8:inst1|                                ; 8 (0)       ; 8            ; 0           ; 0    ; 0            ; 0 (0)        ; 8 (0)             ; 0 (0)            ; 0 (0)           ; |dcom_ap|DC_Rx_chan_01:inst1|RX_UART:inst6|rxshr8:inst1                                                                                                                                                                                                     ;
;             |lpm_shiftreg:lpm_shiftreg_component|      ; 8 (8)       ; 8            ; 0           ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; |dcom_ap|DC_Rx_chan_01:inst1|RX_UART:inst6|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                                                                                 ;
;       |Rx_dpr_ctrl_PAR_ap:inst1|                       ; 86 (86)     ; 32           ; 0           ; 0    ; 0            ; 54 (54)      ; 32 (32)           ; 0 (0)            ; 41 (41)         ; |dcom_ap|DC_Rx_chan_01:inst1|Rx_dpr_ctrl_PAR_ap:inst1                                                                                                                                                                                                       ;
;       |and16b:inst16|                                  ; 5 (0)       ; 0            ; 0           ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |dcom_ap|DC_Rx_chan_01:inst1|and16b:inst16                                                                                                                                                                                                                  ;
;          |lpm_and:lpm_and_component|                   ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |dcom_ap|DC_Rx_chan_01:inst1|and16b:inst16|lpm_and:lpm_and_component                                                                                                                                                                                        ;
;       |crc_error_ct:inst8|                             ; 17 (0)      ; 16           ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 16 (0)           ; 17 (0)          ; |dcom_ap|DC_Rx_chan_01:inst1|crc_error_ct:inst8                                                                                                                                                                                                             ;
;          |lpm_counter:lpm_counter_component|           ; 17 (0)      ; 16           ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 16 (0)           ; 17 (0)          ; |dcom_ap|DC_Rx_chan_01:inst1|crc_error_ct:inst8|lpm_counter:lpm_counter_component                                                                                                                                                                           ;
;             |cntr_8f8:auto_generated|                  ; 17 (17)     ; 16           ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 17 (17)         ; |dcom_ap|DC_Rx_chan_01:inst1|crc_error_ct:inst8|lpm_counter:lpm_counter_component|cntr_8f8:auto_generated                                                                                                                                                   ;
;       |crc_rx:inst20|                                  ; 67 (34)     ; 49           ; 0           ; 0    ; 0            ; 18 (17)      ; 2 (2)             ; 47 (15)          ; 0 (0)           ; |dcom_ap|DC_Rx_chan_01:inst1|crc_rx:inst20                                                                                                                                                                                                                  ;
;          |crc32:inst_crc32|                            ; 33 (33)     ; 32           ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; 0 (0)           ; |dcom_ap|DC_Rx_chan_01:inst1|crc_rx:inst20|crc32:inst_crc32                                                                                                                                                                                                 ;
;       |dc_adc_diff_to_ser:inst9|                       ; 153 (144)   ; 91           ; 0           ; 0    ; 0            ; 62 (53)      ; 66 (66)           ; 25 (25)          ; 76 (76)         ; |dcom_ap|DC_Rx_chan_01:inst1|dc_adc_diff_to_ser:inst9                                                                                                                                                                                                       ;
;          |comp_signed_12bit:comps_hl|                  ; 9 (0)       ; 0            ; 0           ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |dcom_ap|DC_Rx_chan_01:inst1|dc_adc_diff_to_ser:inst9|comp_signed_12bit:comps_hl                                                                                                                                                                            ;
;             |lpm_compare:lpm_compare_component|        ; 9 (0)       ; 0            ; 0           ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |dcom_ap|DC_Rx_chan_01:inst1|dc_adc_diff_to_ser:inst9|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component                                                                                                                                          ;
;                |comptree:comparator|                   ; 9 (0)       ; 0            ; 0           ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |dcom_ap|DC_Rx_chan_01:inst1|dc_adc_diff_to_ser:inst9|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator                                                                                                                      ;
;                   |cmpchain:cmp_end|                   ; 9 (0)       ; 0            ; 0           ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |dcom_ap|DC_Rx_chan_01:inst1|dc_adc_diff_to_ser:inst9|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end                                                                                                     ;
;                      |comptree:comp|                   ; 9 (0)       ; 0            ; 0           ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |dcom_ap|DC_Rx_chan_01:inst1|dc_adc_diff_to_ser:inst9|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp                                                                                       ;
;                         |comptree:sub_comptree|        ; 9 (0)       ; 0            ; 0           ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |dcom_ap|DC_Rx_chan_01:inst1|dc_adc_diff_to_ser:inst9|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree                                                                 ;
;                            |cmpchain:cmp[0]|           ; 1 (1)       ; 0            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |dcom_ap|DC_Rx_chan_01:inst1|dc_adc_diff_to_ser:inst9|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp[0]                                                 ;
;                            |cmpchain:cmp[1]|           ; 1 (1)       ; 0            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |dcom_ap|DC_Rx_chan_01:inst1|dc_adc_diff_to_ser:inst9|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp[1]                                                 ;
;                            |comptree:sub_comptree|     ; 7 (0)       ; 0            ; 0           ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |dcom_ap|DC_Rx_chan_01:inst1|dc_adc_diff_to_ser:inst9|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree                                           ;
;                               |cmpchain:cmp[0]|        ; 2 (2)       ; 0            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |dcom_ap|DC_Rx_chan_01:inst1|dc_adc_diff_to_ser:inst9|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp[0]                           ;
;                               |comptree:sub_comptree|  ; 5 (0)       ; 0            ; 0           ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |dcom_ap|DC_Rx_chan_01:inst1|dc_adc_diff_to_ser:inst9|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|comptree:sub_comptree                     ;
;                                  |cmpchain:gt_cmp_end| ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |dcom_ap|DC_Rx_chan_01:inst1|dc_adc_diff_to_ser:inst9|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end ;
;       |dc_hdr_dec_01:inst|                             ; 25 (25)     ; 17           ; 0           ; 0    ; 0            ; 8 (8)        ; 7 (7)             ; 10 (10)          ; 0 (0)           ; |dcom_ap|DC_Rx_chan_01:inst1|dc_hdr_dec_01:inst                                                                                                                                                                                                             ;
;       |dc_rapcal_lh:inst30|                            ; 94 (10)     ; 59           ; 640         ; 0    ; 0            ; 35 (0)       ; 21 (10)           ; 38 (0)           ; 34 (0)          ; |dcom_ap|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30                                                                                                                                                                                                            ;
;          |DCTC_FWR:inst7|                              ; 20 (20)     ; 14           ; 0           ; 0    ; 0            ; 6 (6)        ; 2 (2)             ; 12 (12)          ; 0 (0)           ; |dcom_ap|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|DCTC_FWR:inst7                                                                                                                                                                                             ;
;          |TCWF_64x10:inst11|                           ; 47 (0)      ; 29           ; 640         ; 0    ; 0            ; 18 (0)       ; 9 (0)             ; 20 (0)           ; 17 (0)          ; |dcom_ap|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|TCWF_64x10:inst11                                                                                                                                                                                          ;
;             |scfifo:scfifo_component|                  ; 47 (0)      ; 29           ; 640         ; 0    ; 0            ; 18 (0)       ; 9 (0)             ; 20 (0)           ; 17 (0)          ; |dcom_ap|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component                                                                                                                                                                  ;
;                |scfifo_l3j:auto_generated|             ; 47 (0)      ; 29           ; 640         ; 0    ; 0            ; 18 (0)       ; 9 (0)             ; 20 (0)           ; 17 (0)          ; |dcom_ap|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_l3j:auto_generated                                                                                                                                        ;
;                   |a_dpfifo_nak:dpfifo|                ; 47 (30)     ; 29           ; 640         ; 0    ; 0            ; 18 (18)      ; 9 (9)             ; 20 (3)           ; 17 (0)          ; |dcom_ap|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_l3j:auto_generated|a_dpfifo_nak:dpfifo                                                                                                                    ;
;                      |altsyncram_htu:FIFOram|          ; 0 (0)       ; 0            ; 640         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |dcom_ap|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_l3j:auto_generated|a_dpfifo_nak:dpfifo|altsyncram_htu:FIFOram                                                                                             ;
;                      |cntr_9c7:usedw_counter|          ; 6 (6)       ; 6            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 6 (6)           ; |dcom_ap|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_l3j:auto_generated|a_dpfifo_nak:dpfifo|cntr_9c7:usedw_counter                                                                                             ;
;                      |cntr_qd8:rd_ptr_msb|             ; 5 (5)       ; 5            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 5 (5)           ; |dcom_ap|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_l3j:auto_generated|a_dpfifo_nak:dpfifo|cntr_qd8:rd_ptr_msb                                                                                                ;
;                      |cntr_rd8:wr_ptr|                 ; 6 (6)       ; 6            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 6 (6)           ; |dcom_ap|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_l3j:auto_generated|a_dpfifo_nak:dpfifo|cntr_rd8:wr_ptr                                                                                                    ;
;          |comp_10:inst8|                               ; 10 (0)      ; 0            ; 0           ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; 10 (0)          ; |dcom_ap|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|comp_10:inst8                                                                                                                                                                                              ;
;             |lpm_compare:lpm_compare_component|        ; 10 (0)      ; 0            ; 0           ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; 10 (0)          ; |dcom_ap|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component                                                                                                                                                            ;
;                |comptree:comparator|                   ; 10 (0)      ; 0            ; 0           ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; 10 (0)          ; |dcom_ap|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator                                                                                                                                        ;
;                   |cmpchain:cmp_end|                   ; 10 (10)     ; 0            ; 0           ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 10 (10)         ; |dcom_ap|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end                                                                                                                       ;
;          |tcwf_af_ct:inst1|                            ; 7 (0)       ; 6            ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 6 (0)            ; 7 (0)           ; |dcom_ap|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|tcwf_af_ct:inst1                                                                                                                                                                                           ;
;             |lpm_counter:lpm_counter_component|        ; 7 (0)       ; 6            ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 6 (0)            ; 7 (0)           ; |dcom_ap|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|tcwf_af_ct:inst1|lpm_counter:lpm_counter_component                                                                                                                                                         ;
;                |cntr_bv8:auto_generated|               ; 7 (7)       ; 6            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; 7 (7)           ; |dcom_ap|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|tcwf_af_ct:inst1|lpm_counter:lpm_counter_component|cntr_bv8:auto_generated                                                                                                                                 ;
;       |my_or16b:inst3|                                 ; 5 (0)       ; 0            ; 0           ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |dcom_ap|DC_Rx_chan_01:inst1|my_or16b:inst3                                                                                                                                                                                                                 ;
;          |lpm_or:lpm_or_component|                     ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |dcom_ap|DC_Rx_chan_01:inst1|my_or16b:inst3|lpm_or:lpm_or_component                                                                                                                                                                                         ;
;       |rec_delay:inst34|                               ; 17 (8)      ; 11           ; 0           ; 0    ; 0            ; 6 (5)        ; 2 (2)             ; 9 (1)            ; 9 (0)           ; |dcom_ap|DC_Rx_chan_01:inst1|rec_delay:inst34                                                                                                                                                                                                               ;
;          |rec_delay_ctdn:timer|                        ; 9 (0)       ; 8            ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 8 (0)            ; 9 (0)           ; |dcom_ap|DC_Rx_chan_01:inst1|rec_delay:inst34|rec_delay_ctdn:timer                                                                                                                                                                                          ;
;             |lpm_counter:lpm_counter_component|        ; 9 (0)       ; 8            ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 8 (0)            ; 9 (0)           ; |dcom_ap|DC_Rx_chan_01:inst1|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component                                                                                                                                                        ;
;                |cntr_pj9:auto_generated|               ; 9 (9)       ; 8            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; 9 (9)           ; |dcom_ap|DC_Rx_chan_01:inst1|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|cntr_pj9:auto_generated                                                                                                                                ;
;       |rx_dpr_wadr_ct:inst25|                          ; 16 (0)      ; 16           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; 16 (0)          ; |dcom_ap|DC_Rx_chan_01:inst1|rx_dpr_wadr_ct:inst25                                                                                                                                                                                                          ;
;          |lpm_counter:lpm_counter_component|           ; 16 (0)      ; 16           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; 16 (0)          ; |dcom_ap|DC_Rx_chan_01:inst1|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component                                                                                                                                                                        ;
;             |cntr_qv8:auto_generated|                  ; 16 (16)     ; 16           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 16 (16)         ; |dcom_ap|DC_Rx_chan_01:inst1|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|cntr_qv8:auto_generated                                                                                                                                                ;
;       |rx_packet_ct:inst23|                            ; 16 (0)      ; 16           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; 16 (0)          ; |dcom_ap|DC_Rx_chan_01:inst1|rx_packet_ct:inst23                                                                                                                                                                                                            ;
;          |lpm_counter:lpm_counter_component|           ; 16 (0)      ; 16           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; 16 (0)          ; |dcom_ap|DC_Rx_chan_01:inst1|rx_packet_ct:inst23|lpm_counter:lpm_counter_component                                                                                                                                                                          ;
;             |cntr_ru6:auto_generated|                  ; 16 (16)     ; 16           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 16 (16)         ; |dcom_ap|DC_Rx_chan_01:inst1|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|cntr_ru6:auto_generated                                                                                                                                                  ;
;    |DC_Tx_chan_ap:inst4|                               ; 638 (32)    ; 379          ; 0           ; 0    ; 0            ; 259 (6)      ; 49 (18)           ; 330 (8)          ; 126 (0)         ; |dcom_ap|DC_Tx_chan_ap:inst4                                                                                                                                                                                                                                ;
;       |DC_SNAP:inst11|                                 ; 101 (101)   ; 43           ; 0           ; 0    ; 0            ; 58 (58)      ; 12 (12)           ; 31 (31)          ; 0 (0)           ; |dcom_ap|DC_Tx_chan_ap:inst4|DC_SNAP:inst11                                                                                                                                                                                                                 ;
;       |Tx_dpr_ctrl_PAR_ap:inst10|                      ; 83 (67)     ; 32           ; 0           ; 0    ; 0            ; 51 (51)      ; 16 (16)           ; 16 (0)           ; 56 (40)         ; |dcom_ap|DC_Tx_chan_ap:inst4|Tx_dpr_ctrl_PAR_ap:inst10                                                                                                                                                                                                      ;
;          |tx_dpr_radr_ct:tx_dpr_rad|                   ; 16 (0)      ; 16           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; 16 (0)          ; |dcom_ap|DC_Tx_chan_ap:inst4|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad                                                                                                                                                                            ;
;             |lpm_counter:lpm_counter_component|        ; 16 (0)      ; 16           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; 16 (0)          ; |dcom_ap|DC_Tx_chan_ap:inst4|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component                                                                                                                                          ;
;                |cntr_le9:auto_generated|               ; 16 (16)     ; 16           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 16 (16)         ; |dcom_ap|DC_Tx_chan_ap:inst4|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|cntr_le9:auto_generated                                                                                                                  ;
;       |crc_tx:inst3|                                   ; 70 (37)     ; 55           ; 0           ; 0    ; 0            ; 15 (14)      ; 1 (1)             ; 54 (22)          ; 6 (6)           ; |dcom_ap|DC_Tx_chan_ap:inst4|crc_tx:inst3                                                                                                                                                                                                                   ;
;          |crc32:inst_crc32|                            ; 33 (33)     ; 32           ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; 0 (0)           ; |dcom_ap|DC_Tx_chan_ap:inst4|crc_tx:inst3|crc32:inst_crc32                                                                                                                                                                                                  ;
;       |dc_com_dac_ctrl_var_sig:inst2|                  ; 19 (11)     ; 8            ; 0           ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 8 (0)            ; 8 (0)           ; |dcom_ap|DC_Tx_chan_ap:inst4|dc_com_dac_ctrl_var_sig:inst2                                                                                                                                                                                                  ;
;          |dac_levct_sld:daclev|                        ; 8 (0)       ; 8            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; 8 (0)           ; |dcom_ap|DC_Tx_chan_ap:inst4|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev                                                                                                                                                                             ;
;             |lpm_counter:lpm_counter_component|        ; 8 (0)       ; 8            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; 8 (0)           ; |dcom_ap|DC_Tx_chan_ap:inst4|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component                                                                                                                                           ;
;                |cntr_ne7:auto_generated|               ; 8 (8)       ; 8            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; |dcom_ap|DC_Tx_chan_ap:inst4|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|cntr_ne7:auto_generated                                                                                                                   ;
;       |dc_tx_mux:inst5|                                ; 93 (0)      ; 0            ; 0           ; 0    ; 0            ; 93 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |dcom_ap|DC_Tx_chan_ap:inst4|dc_tx_mux:inst5                                                                                                                                                                                                                ;
;          |lpm_mux:lpm_mux_component|                   ; 93 (0)      ; 0            ; 0           ; 0    ; 0            ; 93 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |dcom_ap|DC_Tx_chan_ap:inst4|dc_tx_mux:inst5|lpm_mux:lpm_mux_component                                                                                                                                                                                      ;
;             |mux_ugc:auto_generated|                   ; 93 (93)     ; 0            ; 0           ; 0    ; 0            ; 93 (93)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |dcom_ap|DC_Tx_chan_ap:inst4|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|mux_ugc:auto_generated                                                                                                                                                               ;
;       |my_or16b:inst1|                                 ; 5 (0)       ; 0            ; 0           ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |dcom_ap|DC_Tx_chan_ap:inst4|my_or16b:inst1                                                                                                                                                                                                                 ;
;          |lpm_or:lpm_or_component|                     ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |dcom_ap|DC_Tx_chan_ap:inst4|my_or16b:inst1|lpm_or:lpm_or_component                                                                                                                                                                                         ;
;       |send_delay:inst15|                              ; 18 (9)      ; 12           ; 0           ; 0    ; 0            ; 6 (5)        ; 1 (1)             ; 11 (3)           ; 9 (0)           ; |dcom_ap|DC_Tx_chan_ap:inst4|send_delay:inst15                                                                                                                                                                                                              ;
;          |send_del_ctdn:timer|                         ; 9 (0)       ; 8            ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 8 (0)            ; 9 (0)           ; |dcom_ap|DC_Tx_chan_ap:inst4|send_delay:inst15|send_del_ctdn:timer                                                                                                                                                                                          ;
;             |lpm_counter:lpm_counter_component|        ; 9 (0)       ; 8            ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 8 (0)            ; 9 (0)           ; |dcom_ap|DC_Tx_chan_ap:inst4|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component                                                                                                                                                        ;
;                |cntr_pj9:auto_generated|               ; 9 (9)       ; 8            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; 9 (9)           ; |dcom_ap|DC_Tx_chan_ap:inst4|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|cntr_pj9:auto_generated                                                                                                                                ;
;       |shift_ct:inst32|                                ; 4 (0)       ; 3            ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 3 (0)            ; 4 (0)           ; |dcom_ap|DC_Tx_chan_ap:inst4|shift_ct:inst32                                                                                                                                                                                                                ;
;          |lpm_counter:lpm_counter_component|           ; 4 (0)       ; 3            ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 3 (0)            ; 4 (0)           ; |dcom_ap|DC_Tx_chan_ap:inst4|shift_ct:inst32|lpm_counter:lpm_counter_component                                                                                                                                                                              ;
;             |cntr_eo8:auto_generated|                  ; 4 (4)       ; 3            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 4 (4)           ; |dcom_ap|DC_Tx_chan_ap:inst4|shift_ct:inst32|lpm_counter:lpm_counter_component|cntr_eo8:auto_generated                                                                                                                                                      ;
;       |shift_ct:inst33|                                ; 5 (0)       ; 3            ; 0           ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 3 (0)            ; 5 (0)           ; |dcom_ap|DC_Tx_chan_ap:inst4|shift_ct:inst33                                                                                                                                                                                                                ;
;          |lpm_counter:lpm_counter_component|           ; 5 (0)       ; 3            ; 0           ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 3 (0)            ; 5 (0)           ; |dcom_ap|DC_Tx_chan_ap:inst4|shift_ct:inst33|lpm_counter:lpm_counter_component                                                                                                                                                                              ;
;             |cntr_eo8:auto_generated|                  ; 5 (5)       ; 3            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 3 (3)            ; 5 (5)           ; |dcom_ap|DC_Tx_chan_ap:inst4|shift_ct:inst33|lpm_counter:lpm_counter_component|cntr_eo8:auto_generated                                                                                                                                                      ;
;       |shrg48pld:inst30|                               ; 48 (0)      ; 48           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 48 (0)           ; 0 (0)           ; |dcom_ap|DC_Tx_chan_ap:inst4|shrg48pld:inst30                                                                                                                                                                                                               ;
;          |lpm_shiftreg:lpm_shiftreg_component|         ; 48 (48)     ; 48           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 48 (48)          ; 0 (0)           ; |dcom_ap|DC_Tx_chan_ap:inst4|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component                                                                                                                                                                           ;
;       |shrg48pld:inst4|                                ; 48 (0)      ; 48           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 48 (0)           ; 0 (0)           ; |dcom_ap|DC_Tx_chan_ap:inst4|shrg48pld:inst4                                                                                                                                                                                                                ;
;          |lpm_shiftreg:lpm_shiftreg_component|         ; 48 (48)     ; 48           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 48 (48)          ; 0 (0)           ; |dcom_ap|DC_Tx_chan_ap:inst4|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component                                                                                                                                                                            ;
;       |shrg48pld:inst|                                 ; 48 (0)      ; 48           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 48 (0)           ; 0 (0)           ; |dcom_ap|DC_Tx_chan_ap:inst4|shrg48pld:inst                                                                                                                                                                                                                 ;
;          |lpm_shiftreg:lpm_shiftreg_component|         ; 48 (48)     ; 48           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 48 (48)          ; 0 (0)           ; |dcom_ap|DC_Tx_chan_ap:inst4|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                                                                                             ;
;       |tx_packet_ct:inst39|                            ; 16 (0)      ; 16           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; 16 (0)          ; |dcom_ap|DC_Tx_chan_ap:inst4|tx_packet_ct:inst39                                                                                                                                                                                                            ;
;          |lpm_counter:lpm_counter_component|           ; 16 (0)      ; 16           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; 16 (0)          ; |dcom_ap|DC_Tx_chan_ap:inst4|tx_packet_ct:inst39|lpm_counter:lpm_counter_component                                                                                                                                                                          ;
;             |cntr_ru6:auto_generated|                  ; 16 (16)     ; 16           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 16 (16)         ; |dcom_ap|DC_Tx_chan_ap:inst4|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|cntr_ru6:auto_generated                                                                                                                                                  ;
;       |tx_plen_ct_ap:inst8|                            ; 11 (0)      ; 10           ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 10 (0)           ; 11 (0)          ; |dcom_ap|DC_Tx_chan_ap:inst4|tx_plen_ct_ap:inst8                                                                                                                                                                                                            ;
;          |lpm_counter:lpm_counter_component|           ; 11 (0)      ; 10           ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 10 (0)           ; 11 (0)          ; |dcom_ap|DC_Tx_chan_ap:inst4|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component                                                                                                                                                                          ;
;             |cntr_tc8:auto_generated|                  ; 11 (11)     ; 10           ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 10 (10)          ; 11 (11)         ; |dcom_ap|DC_Tx_chan_ap:inst4|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|cntr_tc8:auto_generated                                                                                                                                                  ;
;       |tx_uart_ap:inst7|                               ; 37 (0)      ; 27           ; 0           ; 0    ; 0            ; 10 (0)       ; 1 (0)             ; 26 (0)           ; 11 (0)          ; |dcom_ap|DC_Tx_chan_ap:inst4|tx_uart_ap:inst7                                                                                                                                                                                                               ;
;          |TX_UART:inst|                                ; 13 (13)     ; 8            ; 0           ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 7 (7)            ; 0 (0)           ; |dcom_ap|DC_Tx_chan_ap:inst4|tx_uart_ap:inst7|TX_UART:inst                                                                                                                                                                                                  ;
;          |tx_uart_ct4:inst6|                           ; 6 (0)       ; 4            ; 0           ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 4 (0)            ; 5 (0)           ; |dcom_ap|DC_Tx_chan_ap:inst4|tx_uart_ap:inst7|tx_uart_ct4:inst6                                                                                                                                                                                             ;
;             |lpm_counter:lpm_counter_component|        ; 6 (0)       ; 4            ; 0           ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 4 (0)            ; 5 (0)           ; |dcom_ap|DC_Tx_chan_ap:inst4|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component                                                                                                                                                           ;
;                |cntr_4p9:auto_generated|               ; 6 (6)       ; 4            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 5 (5)           ; |dcom_ap|DC_Tx_chan_ap:inst4|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|cntr_4p9:auto_generated                                                                                                                                   ;
;          |tx_uart_ct5:inst4|                           ; 8 (0)       ; 5            ; 0           ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 5 (0)            ; 6 (0)           ; |dcom_ap|DC_Tx_chan_ap:inst4|tx_uart_ap:inst7|tx_uart_ct5:inst4                                                                                                                                                                                             ;
;             |lpm_counter:lpm_counter_component|        ; 8 (0)       ; 5            ; 0           ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 5 (0)            ; 6 (0)           ; |dcom_ap|DC_Tx_chan_ap:inst4|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component                                                                                                                                                           ;
;                |cntr_op9:auto_generated|               ; 8 (8)       ; 5            ; 0           ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (5)            ; 6 (6)           ; |dcom_ap|DC_Tx_chan_ap:inst4|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|cntr_op9:auto_generated                                                                                                                                   ;
;          |tx_uart_shr10_sclr:inst1|                    ; 10 (0)      ; 10           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; 0 (0)           ; |dcom_ap|DC_Tx_chan_ap:inst4|tx_uart_ap:inst7|tx_uart_shr10_sclr:inst1                                                                                                                                                                                      ;
;             |lpm_shiftreg:lpm_shiftreg_component|      ; 10 (10)     ; 10           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; 0 (0)           ; |dcom_ap|DC_Tx_chan_ap:inst4|tx_uart_ap:inst7|tx_uart_shr10_sclr:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                                                                  ;
;    |test_and_tresholds:inst5|                          ; 58 (58)     ; 46           ; 0           ; 0    ; 0            ; 12 (12)      ; 46 (46)           ; 0 (0)            ; 0 (0)           ; |dcom_ap|test_and_tresholds:inst5                                                                                                                                                                                                                           ;
+--------------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_l3j:auto_generated|a_dpfifo_nak:dpfifo|altsyncram_htu:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 10           ; 64           ; 10           ; 640  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------------+
; State Machine - |dcom_ap|DC_Rx_chan_01:inst1|crc_rx:inst20|state ;
+-----------------+------------+-----------------+-----------------+
; Name            ; state.uart ; state.wait_byte ; state.idle      ;
+-----------------+------------+-----------------+-----------------+
; state.idle      ; 0          ; 0               ; 0               ;
; state.wait_byte ; 0          ; 1               ; 1               ;
; state.uart      ; 1          ; 0               ; 1               ;
+-----------------+------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |dcom_ap|DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|sreg                                     ;
+---------+-----+---------+-------+-------+--------+---------+-------+--------+-------+-----+-------+------+--------+
; Name    ; STF ; STARTWT ; SHFT1 ; SHFT0 ; RXSTOP ; RXSTART ; RXDAT ; LASTWT ; ERROR ; EOF ; DATWT ; DATA ; RXIDLE ;
+---------+-----+---------+-------+-------+--------+---------+-------+--------+-------+-----+-------+------+--------+
; RXIDLE  ; 0   ; 0       ; 0     ; 0     ; 0      ; 0       ; 0     ; 0      ; 0     ; 0   ; 0     ; 0    ; 0      ;
; DATA    ; 0   ; 0       ; 0     ; 0     ; 0      ; 0       ; 0     ; 0      ; 0     ; 0   ; 0     ; 1    ; 1      ;
; DATWT   ; 0   ; 0       ; 0     ; 0     ; 0      ; 0       ; 0     ; 0      ; 0     ; 0   ; 1     ; 0    ; 1      ;
; EOF     ; 0   ; 0       ; 0     ; 0     ; 0      ; 0       ; 0     ; 0      ; 0     ; 1   ; 0     ; 0    ; 1      ;
; ERROR   ; 0   ; 0       ; 0     ; 0     ; 0      ; 0       ; 0     ; 0      ; 1     ; 0   ; 0     ; 0    ; 1      ;
; LASTWT  ; 0   ; 0       ; 0     ; 0     ; 0      ; 0       ; 0     ; 1      ; 0     ; 0   ; 0     ; 0    ; 1      ;
; RXDAT   ; 0   ; 0       ; 0     ; 0     ; 0      ; 0       ; 1     ; 0      ; 0     ; 0   ; 0     ; 0    ; 1      ;
; RXSTART ; 0   ; 0       ; 0     ; 0     ; 0      ; 1       ; 0     ; 0      ; 0     ; 0   ; 0     ; 0    ; 1      ;
; RXSTOP  ; 0   ; 0       ; 0     ; 0     ; 1      ; 0       ; 0     ; 0      ; 0     ; 0   ; 0     ; 0    ; 1      ;
; SHFT0   ; 0   ; 0       ; 0     ; 1     ; 0      ; 0       ; 0     ; 0      ; 0     ; 0   ; 0     ; 0    ; 1      ;
; SHFT1   ; 0   ; 0       ; 1     ; 0     ; 0      ; 0       ; 0     ; 0      ; 0     ; 0   ; 0     ; 0    ; 1      ;
; STARTWT ; 0   ; 1       ; 0     ; 0     ; 0      ; 0       ; 0     ; 0      ; 0     ; 0   ; 0     ; 0    ; 1      ;
; STF     ; 1   ; 0       ; 0     ; 0     ; 0      ; 0       ; 0     ; 0      ; 0     ; 0   ; 0     ; 0    ; 1      ;
+---------+-----+---------+-------+-------+--------+---------+-------+--------+-------+-----+-------+------+--------+


+------------------------------------------------------------------------------------------------+
; State Machine - |dcom_ap|DC_Tx_chan_ap:inst4|crc_tx:inst3|state                                ;
+-----------------+-----------------+----------------+------------+-----------------+------------+
; Name            ; state.wait_init ; state.do32zero ; state.uart ; state.wait_byte ; state.idle ;
+-----------------+-----------------+----------------+------------+-----------------+------------+
; state.idle      ; 0               ; 0              ; 0          ; 0               ; 0          ;
; state.wait_byte ; 0               ; 0              ; 0          ; 1               ; 1          ;
; state.uart      ; 0               ; 0              ; 1          ; 0               ; 1          ;
; state.do32zero  ; 0               ; 1              ; 0          ; 0               ; 1          ;
; state.wait_init ; 1               ; 0              ; 0          ; 0               ; 1          ;
+-----------------+-----------------+----------------+------------+-----------------+------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 908   ;
; Number of registers using Synchronous Clear  ; 36    ;
; Number of registers using Synchronous Load   ; 106   ;
; Number of registers using Asynchronous Clear ; 455   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 588   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------+
; Inverted Register Statistics                                                 ;
+--------------------------------------------------------------------+---------+
; Inverted Register                                                  ; Fan out ;
+--------------------------------------------------------------------+---------+
; DC_Tx_chan_ap:inst4|tx_uart_ap:inst7|TX_UART:inst|ct_sclr          ; 25      ;
; DC_Rx_chan_01:inst1|rec_delay:inst34|not_receive                   ; 63      ;
; test_and_tresholds:inst5|send_del[0]                               ; 1       ;
; test_and_tresholds:inst5|send_del[1]                               ; 1       ;
; test_and_tresholds:inst5|send_del[4]                               ; 1       ;
; test_and_tresholds:inst5|send_del[5]                               ; 1       ;
; test_and_tresholds:inst5|send_del[6]                               ; 1       ;
; test_and_tresholds:inst5|send_del[7]                               ; 1       ;
; test_and_tresholds:inst5|send_del[2]                               ; 1       ;
; test_and_tresholds:inst5|send_del[3]                               ; 1       ;
; DC_Rx_chan_01:inst1|DC_MRAP:inst10|IDLE                            ; 2       ;
; DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|ctclr              ; 29      ;
; test_and_tresholds:inst5|dac_max[6]                                ; 2       ;
; test_and_tresholds:inst5|dac_max[5]                                ; 2       ;
; DC_Tx_chan_ap:inst4|tx_uart_ap:inst7|TX_UART:inst|ct_clk_en        ; 5       ;
; DC_Tx_chan_ap:inst4|DC_SNAP:inst11|SEND_IDLE                       ; 2       ;
; test_and_tresholds:inst5|rec_del[1]                                ; 1       ;
; test_and_tresholds:inst5|rec_del[3]                                ; 1       ;
; test_and_tresholds:inst5|com_thr[6]                                ; 2       ;
; test_and_tresholds:inst5|com_thr[4]                                ; 1       ;
; DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_aclr   ; 29      ;
; DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|DCTC_FWR:inst7|IDLE        ; 4       ;
; DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|DCTC_FWR:inst7|wfm_ct_aclr ; 6       ;
; DC_Tx_chan_ap:inst4|DC_SNAP:inst11|DATA_HDR                        ; 4       ;
; test_and_tresholds:inst5|clev_min[9]                               ; 1       ;
; test_and_tresholds:inst5|clev_min[8]                               ; 1       ;
; test_and_tresholds:inst5|clev_max[9]                               ; 1       ;
; test_and_tresholds:inst5|clev_min[7]                               ; 1       ;
; test_and_tresholds:inst5|clev_max[8]                               ; 1       ;
; test_and_tresholds:inst5|clev_min[6]                               ; 1       ;
; test_and_tresholds:inst5|clev_max[7]                               ; 1       ;
; test_and_tresholds:inst5|clev_max[6]                               ; 1       ;
; test_and_tresholds:inst5|clev_max[3]                               ; 1       ;
; test_and_tresholds:inst5|clev_max[1]                               ; 1       ;
; Total number of inverted registers = 34                            ;         ;
+--------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dcom_ap|DC_Rx_chan_01:inst1|crc_rx:inst20|crc32:inst_crc32|SRG[29] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dcom_ap|DC_Tx_chan_ap:inst4|crc_tx:inst3|crc32:inst_crc32|SRG[27]  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |dcom_ap|DC_Rx_chan_01:inst1|crc_rx:inst20|srg[3]                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |dcom_ap|DC_Tx_chan_ap:inst4|crc_tx:inst3|srg[7]                    ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; No         ; |dcom_ap|DC_Tx_chan_ap:inst4|crc_tx:inst3|state~24                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DC_Tx_chan_ap:inst4|tx_uart_ap:inst7|tx_uart_shr10_sclr:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+---------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value   ; Type                                                                                                        ;
+------------------------+---------+-------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10      ; Untyped                                                                                                     ;
; LPM_DIRECTION          ; RIGHT   ; Untyped                                                                                                     ;
; LPM_AVALUE             ; UNUSED  ; Untyped                                                                                                     ;
; LPM_SVALUE             ; UNUSED  ; Untyped                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON      ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF     ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON      ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF     ; IGNORE_CASCADE                                                                                              ;
+------------------------+---------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DC_Tx_chan_ap:inst4|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component ;
+------------------------+----------+---------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                                                              ;
+------------------------+----------+---------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON       ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF      ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON       ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF      ; IGNORE_CASCADE                                                                                    ;
; LPM_WIDTH              ; 4        ; Untyped                                                                                           ;
; LPM_DIRECTION          ; UP       ; Untyped                                                                                           ;
; LPM_MODULUS            ; 10       ; Untyped                                                                                           ;
; LPM_AVALUE             ; UNUSED   ; Untyped                                                                                           ;
; LPM_SVALUE             ; UNUSED   ; Untyped                                                                                           ;
; DEVICE_FAMILY          ; Cyclone  ; Untyped                                                                                           ;
; CARRY_CHAIN            ; MANUAL   ; Untyped                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48       ; CARRY_CHAIN_LENGTH                                                                                ;
; NOT_GATE_PUSH_BACK     ; ON       ; NOT_GATE_PUSH_BACK                                                                                ;
; CARRY_CNT_EN           ; SMART    ; Untyped                                                                                           ;
; LABWIDE_SCLR           ; ON       ; Untyped                                                                                           ;
; USE_NEW_VERSION        ; TRUE     ; Untyped                                                                                           ;
; CBXI_PARAMETER         ; cntr_4p9 ; Untyped                                                                                           ;
+------------------------+----------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DC_Tx_chan_ap:inst4|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component ;
+------------------------+----------+---------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                                                              ;
+------------------------+----------+---------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON       ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF      ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON       ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF      ; IGNORE_CASCADE                                                                                    ;
; LPM_WIDTH              ; 5        ; Untyped                                                                                           ;
; LPM_DIRECTION          ; UP       ; Untyped                                                                                           ;
; LPM_MODULUS            ; 20       ; Untyped                                                                                           ;
; LPM_AVALUE             ; UNUSED   ; Untyped                                                                                           ;
; LPM_SVALUE             ; UNUSED   ; Untyped                                                                                           ;
; DEVICE_FAMILY          ; Cyclone  ; Untyped                                                                                           ;
; CARRY_CHAIN            ; MANUAL   ; Untyped                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48       ; CARRY_CHAIN_LENGTH                                                                                ;
; NOT_GATE_PUSH_BACK     ; ON       ; NOT_GATE_PUSH_BACK                                                                                ;
; CARRY_CNT_EN           ; SMART    ; Untyped                                                                                           ;
; LABWIDE_SCLR           ; ON       ; Untyped                                                                                           ;
; USE_NEW_VERSION        ; TRUE     ; Untyped                                                                                           ;
; CBXI_PARAMETER         ; cntr_op9 ; Untyped                                                                                           ;
+------------------------+----------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DC_Tx_chan_ap:inst4|dc_tx_mux:inst5|lpm_mux:lpm_mux_component ;
+------------------------+---------+-------------------------------------------------------------------------+
; Parameter Name         ; Value   ; Type                                                                    ;
+------------------------+---------+-------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON      ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF     ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS    ; ON      ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF     ; IGNORE_CASCADE                                                          ;
; LPM_WIDTH              ; 8       ; Untyped                                                                 ;
; LPM_SIZE               ; 20      ; Untyped                                                                 ;
; LPM_WIDTHS             ; 5       ; Untyped                                                                 ;
; LPM_PIPELINE           ; 0       ; Untyped                                                                 ;
; CBXI_PARAMETER         ; mux_ugc ; Untyped                                                                 ;
; DEVICE_FAMILY          ; Cyclone ; Untyped                                                                 ;
+------------------------+---------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DC_Tx_chan_ap:inst4|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component ;
+------------------------+----------+------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                                                                 ;
+------------------------+----------+------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON       ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF      ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON       ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF      ; IGNORE_CASCADE                                                                                       ;
; LPM_WIDTH              ; 8        ; Untyped                                                                                              ;
; LPM_DIRECTION          ; DOWN     ; Untyped                                                                                              ;
; LPM_MODULUS            ; 0        ; Untyped                                                                                              ;
; LPM_AVALUE             ; UNUSED   ; Untyped                                                                                              ;
; LPM_SVALUE             ; UNUSED   ; Untyped                                                                                              ;
; DEVICE_FAMILY          ; Cyclone  ; Untyped                                                                                              ;
; CARRY_CHAIN            ; MANUAL   ; Untyped                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48       ; CARRY_CHAIN_LENGTH                                                                                   ;
; NOT_GATE_PUSH_BACK     ; ON       ; NOT_GATE_PUSH_BACK                                                                                   ;
; CARRY_CNT_EN           ; SMART    ; Untyped                                                                                              ;
; LABWIDE_SCLR           ; ON       ; Untyped                                                                                              ;
; USE_NEW_VERSION        ; TRUE     ; Untyped                                                                                              ;
; CBXI_PARAMETER         ; cntr_pj9 ; Untyped                                                                                              ;
+------------------------+----------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DC_Tx_chan_ap:inst4|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component ;
+------------------------+----------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                                                                              ;
+------------------------+----------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON       ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF      ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON       ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF      ; IGNORE_CASCADE                                                                                                    ;
; LPM_WIDTH              ; 8        ; Untyped                                                                                                           ;
; LPM_DIRECTION          ; DEFAULT  ; Untyped                                                                                                           ;
; LPM_MODULUS            ; 0        ; Untyped                                                                                                           ;
; LPM_AVALUE             ; UNUSED   ; Untyped                                                                                                           ;
; LPM_SVALUE             ; UNUSED   ; Untyped                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone  ; Untyped                                                                                                           ;
; CARRY_CHAIN            ; MANUAL   ; Untyped                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48       ; CARRY_CHAIN_LENGTH                                                                                                ;
; NOT_GATE_PUSH_BACK     ; ON       ; NOT_GATE_PUSH_BACK                                                                                                ;
; CARRY_CNT_EN           ; SMART    ; Untyped                                                                                                           ;
; LABWIDE_SCLR           ; ON       ; Untyped                                                                                                           ;
; USE_NEW_VERSION        ; TRUE     ; Untyped                                                                                                           ;
; CBXI_PARAMETER         ; cntr_ne7 ; Untyped                                                                                                           ;
+------------------------+----------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DC_Tx_chan_ap:inst4|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+---------+------------------------------------------------------------------------------------+
; Parameter Name         ; Value   ; Type                                                                               ;
+------------------------+---------+------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 48      ; Untyped                                                                            ;
; LPM_DIRECTION          ; RIGHT   ; Untyped                                                                            ;
; LPM_AVALUE             ; UNUSED  ; Untyped                                                                            ;
; LPM_SVALUE             ; UNUSED  ; Untyped                                                                            ;
; DEVICE_FAMILY          ; Cyclone ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS      ; ON      ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF     ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON      ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF     ; IGNORE_CASCADE                                                                     ;
+------------------------+---------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DC_Tx_chan_ap:inst4|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+---------+----------------------------------------------------------------------------------+
; Parameter Name         ; Value   ; Type                                                                             ;
+------------------------+---------+----------------------------------------------------------------------------------+
; LPM_WIDTH              ; 48      ; Untyped                                                                          ;
; LPM_DIRECTION          ; RIGHT   ; Untyped                                                                          ;
; LPM_AVALUE             ; UNUSED  ; Untyped                                                                          ;
; LPM_SVALUE             ; UNUSED  ; Untyped                                                                          ;
; DEVICE_FAMILY          ; Cyclone ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS      ; ON      ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF     ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON      ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF     ; IGNORE_CASCADE                                                                   ;
+------------------------+---------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DC_Tx_chan_ap:inst4|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+---------+-----------------------------------------------------------------------------------+
; Parameter Name         ; Value   ; Type                                                                              ;
+------------------------+---------+-----------------------------------------------------------------------------------+
; LPM_WIDTH              ; 48      ; Untyped                                                                           ;
; LPM_DIRECTION          ; RIGHT   ; Untyped                                                                           ;
; LPM_AVALUE             ; UNUSED  ; Untyped                                                                           ;
; LPM_SVALUE             ; UNUSED  ; Untyped                                                                           ;
; DEVICE_FAMILY          ; Cyclone ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS      ; ON      ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF     ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON      ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF     ; IGNORE_CASCADE                                                                    ;
+------------------------+---------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DC_Tx_chan_ap:inst4|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component ;
+------------------------+----------+------------------------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                                               ;
+------------------------+----------+------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON       ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF      ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON       ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF      ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTH              ; 10       ; Untyped                                                                            ;
; LPM_DIRECTION          ; DEFAULT  ; Untyped                                                                            ;
; LPM_MODULUS            ; 0        ; Untyped                                                                            ;
; LPM_AVALUE             ; UNUSED   ; Untyped                                                                            ;
; LPM_SVALUE             ; UNUSED   ; Untyped                                                                            ;
; DEVICE_FAMILY          ; Cyclone  ; Untyped                                                                            ;
; CARRY_CHAIN            ; MANUAL   ; Untyped                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48       ; CARRY_CHAIN_LENGTH                                                                 ;
; NOT_GATE_PUSH_BACK     ; ON       ; NOT_GATE_PUSH_BACK                                                                 ;
; CARRY_CNT_EN           ; SMART    ; Untyped                                                                            ;
; LABWIDE_SCLR           ; ON       ; Untyped                                                                            ;
; USE_NEW_VERSION        ; TRUE     ; Untyped                                                                            ;
; CBXI_PARAMETER         ; cntr_tc8 ; Untyped                                                                            ;
+------------------------+----------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DC_Tx_chan_ap:inst4|shift_ct:inst33|lpm_counter:lpm_counter_component ;
+------------------------+----------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                                           ;
+------------------------+----------+--------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON       ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF      ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON       ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF      ; IGNORE_CASCADE                                                                 ;
; LPM_WIDTH              ; 3        ; Untyped                                                                        ;
; LPM_DIRECTION          ; UP       ; Untyped                                                                        ;
; LPM_MODULUS            ; 0        ; Untyped                                                                        ;
; LPM_AVALUE             ; UNUSED   ; Untyped                                                                        ;
; LPM_SVALUE             ; UNUSED   ; Untyped                                                                        ;
; DEVICE_FAMILY          ; Cyclone  ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL   ; Untyped                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48       ; CARRY_CHAIN_LENGTH                                                             ;
; NOT_GATE_PUSH_BACK     ; ON       ; NOT_GATE_PUSH_BACK                                                             ;
; CARRY_CNT_EN           ; SMART    ; Untyped                                                                        ;
; LABWIDE_SCLR           ; ON       ; Untyped                                                                        ;
; USE_NEW_VERSION        ; TRUE     ; Untyped                                                                        ;
; CBXI_PARAMETER         ; cntr_eo8 ; Untyped                                                                        ;
+------------------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DC_Tx_chan_ap:inst4|shift_ct:inst32|lpm_counter:lpm_counter_component ;
+------------------------+----------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                                           ;
+------------------------+----------+--------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON       ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF      ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON       ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF      ; IGNORE_CASCADE                                                                 ;
; LPM_WIDTH              ; 3        ; Untyped                                                                        ;
; LPM_DIRECTION          ; UP       ; Untyped                                                                        ;
; LPM_MODULUS            ; 0        ; Untyped                                                                        ;
; LPM_AVALUE             ; UNUSED   ; Untyped                                                                        ;
; LPM_SVALUE             ; UNUSED   ; Untyped                                                                        ;
; DEVICE_FAMILY          ; Cyclone  ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL   ; Untyped                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48       ; CARRY_CHAIN_LENGTH                                                             ;
; NOT_GATE_PUSH_BACK     ; ON       ; NOT_GATE_PUSH_BACK                                                             ;
; CARRY_CNT_EN           ; SMART    ; Untyped                                                                        ;
; LABWIDE_SCLR           ; ON       ; Untyped                                                                        ;
; USE_NEW_VERSION        ; TRUE     ; Untyped                                                                        ;
; CBXI_PARAMETER         ; cntr_eo8 ; Untyped                                                                        ;
+------------------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DC_Tx_chan_ap:inst4|my_or16b:inst1|lpm_or:lpm_or_component ;
+------------------------+---------+----------------------------------------------------------------------+
; Parameter Name         ; Value   ; Type                                                                 ;
+------------------------+---------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON      ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF     ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON      ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF     ; IGNORE_CASCADE                                                       ;
; LPM_WIDTH              ; 1       ; Integer                                                              ;
; LPM_SIZE               ; 16      ; Integer                                                              ;
; CARRY_CHAIN_LENGTH     ; 48      ; CARRY_CHAIN_LENGTH                                                   ;
; CARRY_CHAIN            ; MANUAL  ; Untyped                                                              ;
; CASCADE_CHAIN          ; MANUAL  ; Untyped                                                              ;
; DEVICE_FAMILY          ; Cyclone ; Untyped                                                              ;
+------------------------+---------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DC_Tx_chan_ap:inst4|tx_packet_ct:inst39|lpm_counter:lpm_counter_component ;
+------------------------+----------+------------------------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                                               ;
+------------------------+----------+------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON       ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF      ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON       ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF      ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTH              ; 16       ; Untyped                                                                            ;
; LPM_DIRECTION          ; DEFAULT  ; Untyped                                                                            ;
; LPM_MODULUS            ; 0        ; Untyped                                                                            ;
; LPM_AVALUE             ; UNUSED   ; Untyped                                                                            ;
; LPM_SVALUE             ; UNUSED   ; Untyped                                                                            ;
; DEVICE_FAMILY          ; Cyclone  ; Untyped                                                                            ;
; CARRY_CHAIN            ; MANUAL   ; Untyped                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48       ; CARRY_CHAIN_LENGTH                                                                 ;
; NOT_GATE_PUSH_BACK     ; ON       ; NOT_GATE_PUSH_BACK                                                                 ;
; CARRY_CNT_EN           ; SMART    ; Untyped                                                                            ;
; LABWIDE_SCLR           ; ON       ; Untyped                                                                            ;
; USE_NEW_VERSION        ; TRUE     ; Untyped                                                                            ;
; CBXI_PARAMETER         ; cntr_ru6 ; Untyped                                                                            ;
+------------------------+----------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DC_Tx_chan_ap:inst4|Tx_dpr_ctrl_PAR_ap:inst10 ;
+-----------------+-------+------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                             ;
+-----------------+-------+------------------------------------------------------------------+
; MAX_PACKET_SIZE ; 257   ; Untyped                                                          ;
; DPR_ADR_RANGE   ; 15    ; Untyped                                                          ;
; DPR_ADR_USED    ; 13    ; Untyped                                                          ;
; DPR_SIZE        ; 8192  ; Untyped                                                          ;
+-----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DC_Tx_chan_ap:inst4|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component ;
+------------------------+----------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                                                                               ;
+------------------------+----------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON       ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF      ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON       ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF      ; IGNORE_CASCADE                                                                                                     ;
; LPM_WIDTH              ; 16       ; Untyped                                                                                                            ;
; LPM_DIRECTION          ; UP       ; Untyped                                                                                                            ;
; LPM_MODULUS            ; 0        ; Untyped                                                                                                            ;
; LPM_AVALUE             ; UNUSED   ; Untyped                                                                                                            ;
; LPM_SVALUE             ; UNUSED   ; Untyped                                                                                                            ;
; DEVICE_FAMILY          ; Cyclone  ; Untyped                                                                                                            ;
; CARRY_CHAIN            ; MANUAL   ; Untyped                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48       ; CARRY_CHAIN_LENGTH                                                                                                 ;
; NOT_GATE_PUSH_BACK     ; ON       ; NOT_GATE_PUSH_BACK                                                                                                 ;
; CARRY_CNT_EN           ; SMART    ; Untyped                                                                                                            ;
; LABWIDE_SCLR           ; ON       ; Untyped                                                                                                            ;
; USE_NEW_VERSION        ; TRUE     ; Untyped                                                                                                            ;
; CBXI_PARAMETER         ; cntr_le9 ; Untyped                                                                                                            ;
+------------------------+----------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DC_Rx_chan_01:inst1|RX_UART:inst6|rxct4:inst4|lpm_counter:lpm_counter_component ;
+------------------------+----------+------------------------------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                                                     ;
+------------------------+----------+------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON       ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF      ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON       ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF      ; IGNORE_CASCADE                                                                           ;
; LPM_WIDTH              ; 4        ; Untyped                                                                                  ;
; LPM_DIRECTION          ; UP       ; Untyped                                                                                  ;
; LPM_MODULUS            ; 0        ; Untyped                                                                                  ;
; LPM_AVALUE             ; UNUSED   ; Untyped                                                                                  ;
; LPM_SVALUE             ; UNUSED   ; Untyped                                                                                  ;
; DEVICE_FAMILY          ; Cyclone  ; Untyped                                                                                  ;
; CARRY_CHAIN            ; MANUAL   ; Untyped                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48       ; CARRY_CHAIN_LENGTH                                                                       ;
; NOT_GATE_PUSH_BACK     ; ON       ; NOT_GATE_PUSH_BACK                                                                       ;
; CARRY_CNT_EN           ; SMART    ; Untyped                                                                                  ;
; LABWIDE_SCLR           ; ON       ; Untyped                                                                                  ;
; USE_NEW_VERSION        ; TRUE     ; Untyped                                                                                  ;
; CBXI_PARAMETER         ; cntr_qu7 ; Untyped                                                                                  ;
+------------------------+----------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DC_Rx_chan_01:inst1|RX_UART:inst6|rxct5:inst3|lpm_counter:lpm_counter_component ;
+------------------------+----------+------------------------------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                                                     ;
+------------------------+----------+------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON       ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF      ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON       ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF      ; IGNORE_CASCADE                                                                           ;
; LPM_WIDTH              ; 5        ; Untyped                                                                                  ;
; LPM_DIRECTION          ; UP       ; Untyped                                                                                  ;
; LPM_MODULUS            ; 20       ; Untyped                                                                                  ;
; LPM_AVALUE             ; UNUSED   ; Untyped                                                                                  ;
; LPM_SVALUE             ; UNUSED   ; Untyped                                                                                  ;
; DEVICE_FAMILY          ; Cyclone  ; Untyped                                                                                  ;
; CARRY_CHAIN            ; MANUAL   ; Untyped                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48       ; CARRY_CHAIN_LENGTH                                                                       ;
; NOT_GATE_PUSH_BACK     ; ON       ; NOT_GATE_PUSH_BACK                                                                       ;
; CARRY_CNT_EN           ; SMART    ; Untyped                                                                                  ;
; LABWIDE_SCLR           ; ON       ; Untyped                                                                                  ;
; USE_NEW_VERSION        ; TRUE     ; Untyped                                                                                  ;
; CBXI_PARAMETER         ; cntr_6p9 ; Untyped                                                                                  ;
+------------------------+----------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DC_Rx_chan_01:inst1|RX_UART:inst6|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+---------+----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value   ; Type                                                                                         ;
+------------------------+---------+----------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8       ; Untyped                                                                                      ;
; LPM_DIRECTION          ; RIGHT   ; Untyped                                                                                      ;
; LPM_AVALUE             ; UNUSED  ; Untyped                                                                                      ;
; LPM_SVALUE             ; UNUSED  ; Untyped                                                                                      ;
; DEVICE_FAMILY          ; Cyclone ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON      ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF     ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON      ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF     ; IGNORE_CASCADE                                                                               ;
+------------------------+---------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DC_Rx_chan_01:inst1|dc_adc_diff_to_ser:inst9|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component ;
+------------------------+---------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value   ; Type                                                                                                                ;
+------------------------+---------+---------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 12      ; Untyped                                                                                                             ;
; LPM_REPRESENTATION     ; SIGNED  ; Untyped                                                                                                             ;
; LPM_PIPELINE           ; 0       ; Untyped                                                                                                             ;
; CHAIN_SIZE             ; 8       ; Untyped                                                                                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO      ; Untyped                                                                                                             ;
; CARRY_CHAIN            ; MANUAL  ; Untyped                                                                                                             ;
; CASCADE_CHAIN          ; MANUAL  ; Untyped                                                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48      ; CARRY_CHAIN_LENGTH                                                                                                  ;
; CASCADE_CHAIN_LENGTH   ; 16      ; CASCADE_CHAIN_LENGTH                                                                                                ;
; DEVICE_FAMILY          ; Cyclone ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; NOTHING ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON      ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF     ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON      ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF     ; IGNORE_CASCADE                                                                                                      ;
+------------------------+---------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DC_Rx_chan_01:inst1|dc_adc_diff_to_ser:inst9|comp_signed_12bit:comps_lh|lpm_compare:lpm_compare_component ;
+------------------------+---------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value   ; Type                                                                                                                ;
+------------------------+---------+---------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 12      ; Untyped                                                                                                             ;
; LPM_REPRESENTATION     ; SIGNED  ; Untyped                                                                                                             ;
; LPM_PIPELINE           ; 0       ; Untyped                                                                                                             ;
; CHAIN_SIZE             ; 8       ; Untyped                                                                                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO      ; Untyped                                                                                                             ;
; CARRY_CHAIN            ; MANUAL  ; Untyped                                                                                                             ;
; CASCADE_CHAIN          ; MANUAL  ; Untyped                                                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48      ; CARRY_CHAIN_LENGTH                                                                                                  ;
; CASCADE_CHAIN_LENGTH   ; 16      ; CASCADE_CHAIN_LENGTH                                                                                                ;
; DEVICE_FAMILY          ; Cyclone ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; NOTHING ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON      ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF     ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON      ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF     ; IGNORE_CASCADE                                                                                                      ;
+------------------------+---------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DC_Rx_chan_01:inst1|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component ;
+------------------------+----------+------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                                                                 ;
+------------------------+----------+------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON       ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF      ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON       ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF      ; IGNORE_CASCADE                                                                                       ;
; LPM_WIDTH              ; 8        ; Untyped                                                                                              ;
; LPM_DIRECTION          ; DOWN     ; Untyped                                                                                              ;
; LPM_MODULUS            ; 0        ; Untyped                                                                                              ;
; LPM_AVALUE             ; UNUSED   ; Untyped                                                                                              ;
; LPM_SVALUE             ; UNUSED   ; Untyped                                                                                              ;
; DEVICE_FAMILY          ; Cyclone  ; Untyped                                                                                              ;
; CARRY_CHAIN            ; MANUAL   ; Untyped                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48       ; CARRY_CHAIN_LENGTH                                                                                   ;
; NOT_GATE_PUSH_BACK     ; ON       ; NOT_GATE_PUSH_BACK                                                                                   ;
; CARRY_CNT_EN           ; SMART    ; Untyped                                                                                              ;
; LABWIDE_SCLR           ; ON       ; Untyped                                                                                              ;
; USE_NEW_VERSION        ; TRUE     ; Untyped                                                                                              ;
; CBXI_PARAMETER         ; cntr_pj9 ; Untyped                                                                                              ;
+------------------------+----------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component ;
+------------------------+----------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                                                             ;
+------------------------+----------+--------------------------------------------------------------------------------------------------+
; lpm_width              ; 10       ; Untyped                                                                                          ;
; LPM_REPRESENTATION     ; UNSIGNED ; Untyped                                                                                          ;
; LPM_PIPELINE           ; 0        ; Untyped                                                                                          ;
; CHAIN_SIZE             ; 8        ; Untyped                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO       ; Untyped                                                                                          ;
; CARRY_CHAIN            ; MANUAL   ; Untyped                                                                                          ;
; CASCADE_CHAIN          ; MANUAL   ; Untyped                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48       ; CARRY_CHAIN_LENGTH                                                                               ;
; CASCADE_CHAIN_LENGTH   ; 16       ; CASCADE_CHAIN_LENGTH                                                                             ;
; DEVICE_FAMILY          ; Cyclone  ; Untyped                                                                                          ;
; CBXI_PARAMETER         ; NOTHING  ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON       ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF      ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON       ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF      ; IGNORE_CASCADE                                                                                   ;
+------------------------+----------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|tcwf_af_ct:inst1|lpm_counter:lpm_counter_component ;
+------------------------+----------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                                                                ;
+------------------------+----------+-----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON       ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF      ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON       ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF      ; IGNORE_CASCADE                                                                                      ;
; LPM_WIDTH              ; 6        ; Untyped                                                                                             ;
; LPM_DIRECTION          ; DOWN     ; Untyped                                                                                             ;
; LPM_MODULUS            ; 0        ; Untyped                                                                                             ;
; LPM_AVALUE             ; UNUSED   ; Untyped                                                                                             ;
; LPM_SVALUE             ; UNUSED   ; Untyped                                                                                             ;
; DEVICE_FAMILY          ; Cyclone  ; Untyped                                                                                             ;
; CARRY_CHAIN            ; MANUAL   ; Untyped                                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48       ; CARRY_CHAIN_LENGTH                                                                                  ;
; NOT_GATE_PUSH_BACK     ; ON       ; NOT_GATE_PUSH_BACK                                                                                  ;
; CARRY_CNT_EN           ; SMART    ; Untyped                                                                                             ;
; LABWIDE_SCLR           ; ON       ; Untyped                                                                                             ;
; USE_NEW_VERSION        ; TRUE     ; Untyped                                                                                             ;
; CBXI_PARAMETER         ; cntr_bv8 ; Untyped                                                                                             ;
+------------------------+----------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|const_47:inst2|lpm_constant:lpm_constant_component ;
+----------------+---------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 6       ; Untyped                                                                                                      ;
; LPM_CVALUE     ; 47      ; Untyped                                                                                                      ;
; CBXI_PARAMETER ; NOTHING ; Untyped                                                                                                      ;
+----------------+---------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component ;
+-------------------------+------------+-----------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                    ;
+-------------------------+------------+-----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON         ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF        ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON         ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF        ; IGNORE_CASCADE                                                                          ;
; lpm_width               ; 10         ; Untyped                                                                                 ;
; LPM_NUMWORDS            ; 64         ; Untyped                                                                                 ;
; LPM_WIDTHU              ; 6          ; Untyped                                                                                 ;
; LPM_SHOWAHEAD           ; ON         ; Untyped                                                                                 ;
; UNDERFLOW_CHECKING      ; ON         ; Untyped                                                                                 ;
; OVERFLOW_CHECKING       ; ON         ; Untyped                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF        ; Untyped                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF        ; Untyped                                                                                 ;
; ALMOST_FULL_VALUE       ; 0          ; Untyped                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0          ; Untyped                                                                                 ;
; USE_EAB                 ; ON         ; Untyped                                                                                 ;
; MAXIMIZE_SPEED          ; 5          ; Untyped                                                                                 ;
; DEVICE_FAMILY           ; Cyclone    ; Untyped                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5          ; Untyped                                                                                 ;
; CBXI_PARAMETER          ; scfifo_l3j ; Untyped                                                                                 ;
+-------------------------+------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DC_Rx_chan_01:inst1|Rx_dpr_ctrl_PAR_ap:inst1 ;
+-----------------+-------+-----------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                            ;
+-----------------+-------+-----------------------------------------------------------------+
; MAX_PACKET_SIZE ; 257   ; Untyped                                                         ;
; DPR_ADR_RANGE   ; 15    ; Untyped                                                         ;
; DPR_ADR_USED    ; 13    ; Untyped                                                         ;
; DPR_SIZE        ; 8192  ; Untyped                                                         ;
+-----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DC_Rx_chan_01:inst1|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component ;
+------------------------+----------+--------------------------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                                                 ;
+------------------------+----------+--------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON       ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF      ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON       ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF      ; IGNORE_CASCADE                                                                       ;
; LPM_WIDTH              ; 16       ; Untyped                                                                              ;
; LPM_DIRECTION          ; UP       ; Untyped                                                                              ;
; LPM_MODULUS            ; 0        ; Untyped                                                                              ;
; LPM_AVALUE             ; UNUSED   ; Untyped                                                                              ;
; LPM_SVALUE             ; UNUSED   ; Untyped                                                                              ;
; DEVICE_FAMILY          ; Cyclone  ; Untyped                                                                              ;
; CARRY_CHAIN            ; MANUAL   ; Untyped                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48       ; CARRY_CHAIN_LENGTH                                                                   ;
; NOT_GATE_PUSH_BACK     ; ON       ; NOT_GATE_PUSH_BACK                                                                   ;
; CARRY_CNT_EN           ; SMART    ; Untyped                                                                              ;
; LABWIDE_SCLR           ; ON       ; Untyped                                                                              ;
; USE_NEW_VERSION        ; TRUE     ; Untyped                                                                              ;
; CBXI_PARAMETER         ; cntr_qv8 ; Untyped                                                                              ;
+------------------------+----------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DC_Rx_chan_01:inst1|my_or16b:inst3|lpm_or:lpm_or_component ;
+------------------------+---------+----------------------------------------------------------------------+
; Parameter Name         ; Value   ; Type                                                                 ;
+------------------------+---------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON      ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF     ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON      ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF     ; IGNORE_CASCADE                                                       ;
; LPM_WIDTH              ; 1       ; Integer                                                              ;
; LPM_SIZE               ; 16      ; Integer                                                              ;
; CARRY_CHAIN_LENGTH     ; 48      ; CARRY_CHAIN_LENGTH                                                   ;
; CARRY_CHAIN            ; MANUAL  ; Untyped                                                              ;
; CASCADE_CHAIN          ; MANUAL  ; Untyped                                                              ;
; DEVICE_FAMILY          ; Cyclone ; Untyped                                                              ;
+------------------------+---------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DC_Rx_chan_01:inst1|rx_packet_ct:inst23|lpm_counter:lpm_counter_component ;
+------------------------+----------+------------------------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                                               ;
+------------------------+----------+------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON       ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF      ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON       ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF      ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTH              ; 16       ; Untyped                                                                            ;
; LPM_DIRECTION          ; DEFAULT  ; Untyped                                                                            ;
; LPM_MODULUS            ; 0        ; Untyped                                                                            ;
; LPM_AVALUE             ; UNUSED   ; Untyped                                                                            ;
; LPM_SVALUE             ; UNUSED   ; Untyped                                                                            ;
; DEVICE_FAMILY          ; Cyclone  ; Untyped                                                                            ;
; CARRY_CHAIN            ; MANUAL   ; Untyped                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48       ; CARRY_CHAIN_LENGTH                                                                 ;
; NOT_GATE_PUSH_BACK     ; ON       ; NOT_GATE_PUSH_BACK                                                                 ;
; CARRY_CNT_EN           ; SMART    ; Untyped                                                                            ;
; LABWIDE_SCLR           ; ON       ; Untyped                                                                            ;
; USE_NEW_VERSION        ; TRUE     ; Untyped                                                                            ;
; CBXI_PARAMETER         ; cntr_ru6 ; Untyped                                                                            ;
+------------------------+----------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DC_Rx_chan_01:inst1|and16b:inst16|lpm_and:lpm_and_component ;
+------------------------+---------+-----------------------------------------------------------------------+
; Parameter Name         ; Value   ; Type                                                                  ;
+------------------------+---------+-----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON      ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF     ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS    ; ON      ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF     ; IGNORE_CASCADE                                                        ;
; LPM_WIDTH              ; 1       ; Untyped                                                               ;
; LPM_SIZE               ; 16      ; Untyped                                                               ;
; CARRY_CHAIN_LENGTH     ; 48      ; CARRY_CHAIN_LENGTH                                                    ;
; CARRY_CHAIN            ; MANUAL  ; Untyped                                                               ;
; CASCADE_CHAIN          ; MANUAL  ; Untyped                                                               ;
; DEVICE_FAMILY          ; Cyclone ; Untyped                                                               ;
+------------------------+---------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DC_Rx_chan_01:inst1|crc_error_ct:inst8|lpm_counter:lpm_counter_component ;
+------------------------+----------+-----------------------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                                              ;
+------------------------+----------+-----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON       ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF      ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON       ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF      ; IGNORE_CASCADE                                                                    ;
; LPM_WIDTH              ; 16       ; Untyped                                                                           ;
; LPM_DIRECTION          ; UP       ; Untyped                                                                           ;
; LPM_MODULUS            ; 0        ; Untyped                                                                           ;
; LPM_AVALUE             ; UNUSED   ; Untyped                                                                           ;
; LPM_SVALUE             ; UNUSED   ; Untyped                                                                           ;
; DEVICE_FAMILY          ; Cyclone  ; Untyped                                                                           ;
; CARRY_CHAIN            ; MANUAL   ; Untyped                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48       ; CARRY_CHAIN_LENGTH                                                                ;
; NOT_GATE_PUSH_BACK     ; ON       ; NOT_GATE_PUSH_BACK                                                                ;
; CARRY_CNT_EN           ; SMART    ; Untyped                                                                           ;
; LABWIDE_SCLR           ; ON       ; Untyped                                                                           ;
; USE_NEW_VERSION        ; TRUE     ; Untyped                                                                           ;
; CBXI_PARAMETER         ; cntr_8f8 ; Untyped                                                                           ;
+------------------------+----------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DCOM_tcal_timer:inst3|tcal_delay_ct:timer|lpm_counter:lpm_counter_component ;
+------------------------+----------+--------------------------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                                                 ;
+------------------------+----------+--------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON       ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF      ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON       ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF      ; IGNORE_CASCADE                                                                       ;
; LPM_WIDTH              ; 10       ; Untyped                                                                              ;
; LPM_DIRECTION          ; UP       ; Untyped                                                                              ;
; LPM_MODULUS            ; 0        ; Untyped                                                                              ;
; LPM_AVALUE             ; UNUSED   ; Untyped                                                                              ;
; LPM_SVALUE             ; UNUSED   ; Untyped                                                                              ;
; DEVICE_FAMILY          ; Cyclone  ; Untyped                                                                              ;
; CARRY_CHAIN            ; MANUAL   ; Untyped                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48       ; CARRY_CHAIN_LENGTH                                                                   ;
; NOT_GATE_PUSH_BACK     ; ON       ; NOT_GATE_PUSH_BACK                                                                   ;
; CARRY_CNT_EN           ; SMART    ; Untyped                                                                              ;
; LABWIDE_SCLR           ; ON       ; Untyped                                                                              ;
; USE_NEW_VERSION        ; TRUE     ; Untyped                                                                              ;
; CBXI_PARAMETER         ; cntr_rb7 ; Untyped                                                                              ;
+------------------------+----------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DCOM_tcal_timer:inst3|ponres_ct:ponres|lpm_counter:lpm_counter_component ;
+------------------------+----------+-----------------------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                                              ;
+------------------------+----------+-----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON       ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF      ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON       ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF      ; IGNORE_CASCADE                                                                    ;
; LPM_WIDTH              ; 8        ; Integer                                                                           ;
; LPM_DIRECTION          ; UP       ; Untyped                                                                           ;
; LPM_MODULUS            ; 0        ; Untyped                                                                           ;
; LPM_AVALUE             ; UNUSED   ; Untyped                                                                           ;
; LPM_SVALUE             ; UNUSED   ; Untyped                                                                           ;
; DEVICE_FAMILY          ; Cyclone  ; Untyped                                                                           ;
; CARRY_CHAIN            ; MANUAL   ; Untyped                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48       ; CARRY_CHAIN_LENGTH                                                                ;
; NOT_GATE_PUSH_BACK     ; ON       ; NOT_GATE_PUSH_BACK                                                                ;
; CARRY_CNT_EN           ; SMART    ; Untyped                                                                           ;
; LABWIDE_SCLR           ; ON       ; Untyped                                                                           ;
; USE_NEW_VERSION        ; TRUE     ; Untyped                                                                           ;
; CBXI_PARAMETER         ; cntr_pd8 ; Untyped                                                                           ;
+------------------------+----------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; lpm_shiftreg Parameter Settings by Entity Instance                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------+
; Number of entity instances ; 5                                                                                                 ;
; Entity Instance            ; DC_Tx_chan_ap:inst4|tx_uart_ap:inst7|tx_uart_shr10_sclr:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 10                                                                                                ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                             ;
; Entity Instance            ; DC_Tx_chan_ap:inst4|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component                          ;
;     -- LPM_WIDTH           ; 48                                                                                                ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                             ;
; Entity Instance            ; DC_Tx_chan_ap:inst4|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component                            ;
;     -- LPM_WIDTH           ; 48                                                                                                ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                             ;
; Entity Instance            ; DC_Tx_chan_ap:inst4|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component                           ;
;     -- LPM_WIDTH           ; 48                                                                                                ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                             ;
; Entity Instance            ; DC_Rx_chan_01:inst1|RX_UART:inst6|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component                ;
;     -- LPM_WIDTH           ; 8                                                                                                 ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------+
; Name                       ; Value                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                 ;
; Entity Instance            ; DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                      ;
;     -- lpm_width           ; 10                                                                                ;
;     -- LPM_NUMWORDS        ; 64                                                                                ;
;     -- USE_EAB             ; ON                                                                                ;
+----------------------------+-----------------------------------------------------------------------------------+


+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in C:/Projects/IceCube/DOR_rev1/FPGA/DCOM/DCOM_01.map.eqn.


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 5.0 Build 171 11/03/2005 Service Pack 2 SJ Full Version
    Info: Processing started: Tue Mar 21 12:26:37 2006
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DCOM_01 -c DCOM_01
Info: Found 1 design units, including 1 entities, in source file dcom_ap.bdf
    Info: Found entity 1: dcom_ap
Info: Found 1 design units, including 1 entities, in source file Rx_chan/dc_hdr_dec_01.tdf
    Info: Found entity 1: dc_hdr_dec_01
Info: Elaborating entity "dcom_ap" for the top level hierarchy
Info: Using design file tx_chan/DC_Tx_chan_ap.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: DC_Tx_chan_ap
Info: Elaborating entity "DC_Tx_chan_ap" for hierarchy "DC_Tx_chan_ap:inst4"
Warning: Found multiple base names
Info: Using design file tx_chan/tx_uart_ap.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: tx_uart_ap
Info: Elaborating entity "tx_uart_ap" for hierarchy "DC_Tx_chan_ap:inst4|tx_uart_ap:inst7"
Info: Using design file tx_chan/tx_uart_shr10_sclr.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: tx_uart_shr10_sclr
Info: Elaborating entity "tx_uart_shr10_sclr" for hierarchy "DC_Tx_chan_ap:inst4|tx_uart_ap:inst7|tx_uart_shr10_sclr:inst1"
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus50/libraries/megafunctions/lpm_shiftreg.tdf
    Info: Found entity 1: lpm_shiftreg
Info: Elaborating entity "lpm_shiftreg" for hierarchy "DC_Tx_chan_ap:inst4|tx_uart_ap:inst7|tx_uart_shr10_sclr:inst1|lpm_shiftreg:lpm_shiftreg_component"
Info: Using design file tx_chan/TX_UART.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: TX_UART
Info: Elaborating entity "TX_UART" for hierarchy "DC_Tx_chan_ap:inst4|tx_uart_ap:inst7|TX_UART:inst"
Info: Using design file tx_chan/tx_uart_ct4.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: tx_uart_ct4
Info: Elaborating entity "tx_uart_ct4" for hierarchy "DC_Tx_chan_ap:inst4|tx_uart_ap:inst7|tx_uart_ct4:inst6"
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus50/libraries/megafunctions/lpm_counter.tdf
    Info: Found entity 1: lpm_counter
Info: Elaborating entity "lpm_counter" for hierarchy "DC_Tx_chan_ap:inst4|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component"
Info: Found 1 design units, including 1 entities, in source file db/cntr_4p9.tdf
    Info: Found entity 1: cntr_4p9
Info: Elaborating entity "cntr_4p9" for hierarchy "DC_Tx_chan_ap:inst4|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|cntr_4p9:auto_generated"
Info: Using design file tx_chan/tx_uart_ct5.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: tx_uart_ct5
Info: Elaborating entity "tx_uart_ct5" for hierarchy "DC_Tx_chan_ap:inst4|tx_uart_ap:inst7|tx_uart_ct5:inst4"
Info: Elaborating entity "lpm_counter" for hierarchy "DC_Tx_chan_ap:inst4|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component"
Info: Found 1 design units, including 1 entities, in source file db/cntr_op9.tdf
    Info: Found entity 1: cntr_op9
Info: Elaborating entity "cntr_op9" for hierarchy "DC_Tx_chan_ap:inst4|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|cntr_op9:auto_generated"
Info: Using design file tx_chan/DC_SNAP.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: DC_SNAP
Info: Elaborating entity "DC_SNAP" for hierarchy "DC_Tx_chan_ap:inst4|DC_SNAP:inst11"
Info: Using design file crc_tx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: crc_tx-crc_tx_arch
    Info: Found entity 1: crc_tx
Info: Elaborating entity "crc_tx" for hierarchy "DC_Tx_chan_ap:inst4|crc_tx:inst3"
Info: VHDL Case Statement information at crc_tx.vhd(150): OTHERS choice is never selected
Info: Using design file crc32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: crc32-crc32_arch
    Info: Found entity 1: crc32
Info: Elaborating entity "crc32" for hierarchy "DC_Tx_chan_ap:inst4|crc_tx:inst3|crc32:inst_crc32"
Info: Using design file tx_chan/dc_tx_mux.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: dc_tx_mux
Info: Elaborating entity "dc_tx_mux" for hierarchy "DC_Tx_chan_ap:inst4|dc_tx_mux:inst5"
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus50/libraries/megafunctions/lpm_mux.tdf
    Info: Found entity 1: lpm_mux
Info: Elaborating entity "lpm_mux" for hierarchy "DC_Tx_chan_ap:inst4|dc_tx_mux:inst5|lpm_mux:lpm_mux_component"
Info: Found 1 design units, including 1 entities, in source file db/mux_ugc.tdf
    Info: Found entity 1: mux_ugc
Info: Elaborating entity "mux_ugc" for hierarchy "DC_Tx_chan_ap:inst4|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|mux_ugc:auto_generated"
Info: Using design file tx_chan/dc_hdr_bytes_01.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: dc_hdr_bytes_01
Info: Elaborating entity "dc_hdr_bytes_01" for hierarchy "DC_Tx_chan_ap:inst4|dc_hdr_bytes_01:inst6"
Info: Using design file tx_chan/send_delay.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: send_delay
Info: Elaborating entity "send_delay" for hierarchy "DC_Tx_chan_ap:inst4|send_delay:inst15"
Info: Using design file tx_chan/send_del_ctdn.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: send_del_ctdn
Info: Elaborating entity "send_del_ctdn" for hierarchy "DC_Tx_chan_ap:inst4|send_delay:inst15|send_del_ctdn:timer"
Info: Elaborating entity "lpm_counter" for hierarchy "DC_Tx_chan_ap:inst4|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component"
Info: Found 1 design units, including 1 entities, in source file db/cntr_pj9.tdf
    Info: Found entity 1: cntr_pj9
Info: Elaborating entity "cntr_pj9" for hierarchy "DC_Tx_chan_ap:inst4|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|cntr_pj9:auto_generated"
Info: Using design file tx_chan/dc_com_dac_ctrl_var_sig.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: dc_com_dac_ctrl_var_sig
Info: Elaborating entity "dc_com_dac_ctrl_var_sig" for hierarchy "DC_Tx_chan_ap:inst4|dc_com_dac_ctrl_var_sig:inst2"
Info: Using design file tx_chan/dac_levct_sld.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: dac_levct_sld
Info: Elaborating entity "dac_levct_sld" for hierarchy "DC_Tx_chan_ap:inst4|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev"
Info: Elaborating entity "lpm_counter" for hierarchy "DC_Tx_chan_ap:inst4|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component"
Info: Found 1 design units, including 1 entities, in source file db/cntr_ne7.tdf
    Info: Found entity 1: cntr_ne7
Info: Elaborating entity "cntr_ne7" for hierarchy "DC_Tx_chan_ap:inst4|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|cntr_ne7:auto_generated"
Info: Using design file tx_chan/shrg48pld.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: shrg48pld
Info: Elaborating entity "shrg48pld" for hierarchy "DC_Tx_chan_ap:inst4|shrg48pld:inst30"
Info: Elaborating entity "lpm_shiftreg" for hierarchy "DC_Tx_chan_ap:inst4|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component"
Info: Using design file tx_chan/tx_plen_ct_ap.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: tx_plen_ct_ap
Info: Elaborating entity "tx_plen_ct_ap" for hierarchy "DC_Tx_chan_ap:inst4|tx_plen_ct_ap:inst8"
Info: Elaborating entity "lpm_counter" for hierarchy "DC_Tx_chan_ap:inst4|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component"
Info: Found 1 design units, including 1 entities, in source file db/cntr_tc8.tdf
    Info: Found entity 1: cntr_tc8
Info: Elaborating entity "cntr_tc8" for hierarchy "DC_Tx_chan_ap:inst4|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|cntr_tc8:auto_generated"
Info: Using design file tx_chan/shift_ct.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: shift_ct
Info: Elaborating entity "shift_ct" for hierarchy "DC_Tx_chan_ap:inst4|shift_ct:inst33"
Info: Elaborating entity "lpm_counter" for hierarchy "DC_Tx_chan_ap:inst4|shift_ct:inst33|lpm_counter:lpm_counter_component"
Info: Found 1 design units, including 1 entities, in source file db/cntr_eo8.tdf
    Info: Found entity 1: cntr_eo8
Info: Elaborating entity "cntr_eo8" for hierarchy "DC_Tx_chan_ap:inst4|shift_ct:inst33|lpm_counter:lpm_counter_component|cntr_eo8:auto_generated"
Info: Using design file tx_chan/my_or16b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: my_or16b-SYN
    Info: Found entity 1: my_or16b
Info: Elaborating entity "my_or16b" for hierarchy "DC_Tx_chan_ap:inst4|my_or16b:inst1"
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus50/libraries/megafunctions/lpm_or.tdf
    Info: Found entity 1: lpm_or
Info: Elaborating entity "lpm_or" for hierarchy "DC_Tx_chan_ap:inst4|my_or16b:inst1|lpm_or:lpm_or_component"
Info: Using design file tx_chan/tx_packet_ct.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: tx_packet_ct
Info: Elaborating entity "tx_packet_ct" for hierarchy "DC_Tx_chan_ap:inst4|tx_packet_ct:inst39"
Info: Elaborating entity "lpm_counter" for hierarchy "DC_Tx_chan_ap:inst4|tx_packet_ct:inst39|lpm_counter:lpm_counter_component"
Info: Found 1 design units, including 1 entities, in source file db/cntr_ru6.tdf
    Info: Found entity 1: cntr_ru6
Info: Elaborating entity "cntr_ru6" for hierarchy "DC_Tx_chan_ap:inst4|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|cntr_ru6:auto_generated"
Info: Using design file tx_chan/Tx_dpr_ctrl_PAR_ap.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Tx_dpr_ctrl_PAR_ap
Info: Elaborating entity "Tx_dpr_ctrl_PAR_ap" for hierarchy "DC_Tx_chan_ap:inst4|Tx_dpr_ctrl_PAR_ap:inst10"
Info: Using design file tx_chan/tx_dpr_radr_ct.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: tx_dpr_radr_ct
Info: Elaborating entity "tx_dpr_radr_ct" for hierarchy "DC_Tx_chan_ap:inst4|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad"
Info: Elaborating entity "lpm_counter" for hierarchy "DC_Tx_chan_ap:inst4|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component"
Info: Found 1 design units, including 1 entities, in source file db/cntr_le9.tdf
    Info: Found entity 1: cntr_le9
Info: Elaborating entity "cntr_le9" for hierarchy "DC_Tx_chan_ap:inst4|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|cntr_le9:auto_generated"
Info: Using design file DC_CTR02.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: DC_CTR02
Info: Elaborating entity "DC_CTR02" for hierarchy "DC_CTR02:inst2"
Info: Using design file rx_chan/DC_Rx_chan_01.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: DC_Rx_chan_01
Info: Elaborating entity "DC_Rx_chan_01" for hierarchy "DC_Rx_chan_01:inst1"
Warning: Pin "HVD_Rx" not connected
Info: Using design file rx_chan/uart/RX_UART.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: RX_UART
Info: Elaborating entity "RX_UART" for hierarchy "DC_Rx_chan_01:inst1|RX_UART:inst6"
Info: Using design file rx_chan/uart/UA_RX02.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: UA_RX02
Info: Elaborating entity "UA_RX02" for hierarchy "DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7"
Info: Using design file rx_chan/uart/rxct4.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: rxct4
Info: Elaborating entity "rxct4" for hierarchy "DC_Rx_chan_01:inst1|RX_UART:inst6|rxct4:inst4"
Info: Elaborating entity "lpm_counter" for hierarchy "DC_Rx_chan_01:inst1|RX_UART:inst6|rxct4:inst4|lpm_counter:lpm_counter_component"
Info: Found 1 design units, including 1 entities, in source file db/cntr_qu7.tdf
    Info: Found entity 1: cntr_qu7
Info: Elaborating entity "cntr_qu7" for hierarchy "DC_Rx_chan_01:inst1|RX_UART:inst6|rxct4:inst4|lpm_counter:lpm_counter_component|cntr_qu7:auto_generated"
Info: Using design file rx_chan/uart/rxct5.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: rxct5
Info: Elaborating entity "rxct5" for hierarchy "DC_Rx_chan_01:inst1|RX_UART:inst6|rxct5:inst3"
Info: Elaborating entity "lpm_counter" for hierarchy "DC_Rx_chan_01:inst1|RX_UART:inst6|rxct5:inst3|lpm_counter:lpm_counter_component"
Info: Found 1 design units, including 1 entities, in source file db/cntr_6p9.tdf
    Info: Found entity 1: cntr_6p9
Info: Elaborating entity "cntr_6p9" for hierarchy "DC_Rx_chan_01:inst1|RX_UART:inst6|rxct5:inst3|lpm_counter:lpm_counter_component|cntr_6p9:auto_generated"
Info: Using design file rx_chan/uart/rxshr8.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: rxshr8
Info: Elaborating entity "rxshr8" for hierarchy "DC_Rx_chan_01:inst1|RX_UART:inst6|rxshr8:inst1"
Info: Elaborating entity "lpm_shiftreg" for hierarchy "DC_Rx_chan_01:inst1|RX_UART:inst6|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component"
Info: Using design file rx_chan/edges/dc_adc_diff_to_ser.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: dc_adc_diff_to_ser
Info: Elaborating entity "dc_adc_diff_to_ser" for hierarchy "DC_Rx_chan_01:inst1|dc_adc_diff_to_ser:inst9"
Info: Using design file rx_chan/edges/comp_signed_12bit.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: comp_signed_12bit
Info: Elaborating entity "comp_signed_12bit" for hierarchy "DC_Rx_chan_01:inst1|dc_adc_diff_to_ser:inst9|comp_signed_12bit:comps_hl"
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus50/libraries/megafunctions/lpm_compare.tdf
    Info: Found entity 1: lpm_compare
Info: Elaborating entity "lpm_compare" for hierarchy "DC_Rx_chan_01:inst1|dc_adc_diff_to_ser:inst9|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component"
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus50/libraries/megafunctions/comptree.tdf
    Info: Found entity 1: comptree
Info: Elaborating entity "comptree" for hierarchy "DC_Rx_chan_01:inst1|dc_adc_diff_to_ser:inst9|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator"
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus50/libraries/megafunctions/cmpchain.tdf
    Info: Found entity 1: cmpchain
Info: Elaborating entity "cmpchain" for hierarchy "DC_Rx_chan_01:inst1|dc_adc_diff_to_ser:inst9|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end"
Info: Elaborating entity "comptree" for hierarchy "DC_Rx_chan_01:inst1|dc_adc_diff_to_ser:inst9|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp"
Info: Elaborating entity "cmpchain" for hierarchy "DC_Rx_chan_01:inst1|dc_adc_diff_to_ser:inst9|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[5]"
Info: Elaborating entity "comptree" for hierarchy "DC_Rx_chan_01:inst1|dc_adc_diff_to_ser:inst9|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree"
Info: Elaborating entity "cmpchain" for hierarchy "DC_Rx_chan_01:inst1|dc_adc_diff_to_ser:inst9|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp[2]"
Info: Elaborating entity "comptree" for hierarchy "DC_Rx_chan_01:inst1|dc_adc_diff_to_ser:inst9|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree"
Info: Elaborating entity "cmpchain" for hierarchy "DC_Rx_chan_01:inst1|dc_adc_diff_to_ser:inst9|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end"
Info: Elaborating entity "comptree" for hierarchy "DC_Rx_chan_01:inst1|dc_adc_diff_to_ser:inst9|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|comptree:sub_comptree"
Info: Elaborating entity "cmpchain" for hierarchy "DC_Rx_chan_01:inst1|dc_adc_diff_to_ser:inst9|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|comptree:sub_comptree|cmpchain:eq_cmp_end"
Info: Elaborating entity "cmpchain" for hierarchy "DC_Rx_chan_01:inst1|dc_adc_diff_to_ser:inst9|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end"
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus50/libraries/megafunctions/altshift.tdf
    Info: Found entity 1: altshift
Info: Elaborating entity "altshift" for hierarchy "DC_Rx_chan_01:inst1|dc_adc_diff_to_ser:inst9|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|altshift:aeb_ext_lat_ffs"
Info: Elaborating entity "comp_signed_12bit" for hierarchy "DC_Rx_chan_01:inst1|dc_adc_diff_to_ser:inst9|comp_signed_12bit:comps_lh"
Info: Using design file rx_chan/rec_delay.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: rec_delay
Info: Elaborating entity "rec_delay" for hierarchy "DC_Rx_chan_01:inst1|rec_delay:inst34"
Info: Using design file tx_chan/rec_delay_ctdn.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: rec_delay_ctdn
Info: Elaborating entity "rec_delay_ctdn" for hierarchy "DC_Rx_chan_01:inst1|rec_delay:inst34|rec_delay_ctdn:timer"
Info: Elaborating entity "dc_hdr_dec_01" for hierarchy "DC_Rx_chan_01:inst1|dc_hdr_dec_01:inst"
Info: Using design file rx_chan/DC_MRAP.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: DC_MRAP
Info: Elaborating entity "DC_MRAP" for hierarchy "DC_Rx_chan_01:inst1|DC_MRAP:inst10"
Info: Using design file crc_rx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: crc_rx-crc_rx_arch
    Info: Found entity 1: crc_rx
Info: Elaborating entity "crc_rx" for hierarchy "DC_Rx_chan_01:inst1|crc_rx:inst20"
Info: VHDL Case Statement information at crc_rx.vhd(100): OTHERS choice is never selected
Info: Using design file tcal/dc_rapcal_lh.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: dc_rapcal_lh
Info: Elaborating entity "dc_rapcal_lh" for hierarchy "DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30"
Info: Using design file tcal/DCTC_FWR.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: DCTC_FWR
Info: Elaborating entity "DCTC_FWR" for hierarchy "DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|DCTC_FWR:inst7"
Info: Using design file tcal/comp_10.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: comp_10
Info: Elaborating entity "comp_10" for hierarchy "DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|comp_10:inst8"
Info: Elaborating entity "lpm_compare" for hierarchy "DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component"
Info: Elaborating entity "comptree" for hierarchy "DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator"
Info: Elaborating entity "cmpchain" for hierarchy "DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end"
Info: Using design file tcal/tcwf_af_ct.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: tcwf_af_ct
Info: Elaborating entity "tcwf_af_ct" for hierarchy "DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|tcwf_af_ct:inst1"
Info: Elaborating entity "lpm_counter" for hierarchy "DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|tcwf_af_ct:inst1|lpm_counter:lpm_counter_component"
Info: Found 1 design units, including 1 entities, in source file db/cntr_bv8.tdf
    Info: Found entity 1: cntr_bv8
Info: Elaborating entity "cntr_bv8" for hierarchy "DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|tcwf_af_ct:inst1|lpm_counter:lpm_counter_component|cntr_bv8:auto_generated"
Info: Using design file tcal/const_47.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: const_47
Info: Elaborating entity "const_47" for hierarchy "DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|const_47:inst2"
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus50/libraries/megafunctions/lpm_constant.tdf
    Info: Found entity 1: lpm_constant
Info: Elaborating entity "lpm_constant" for hierarchy "DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|const_47:inst2|lpm_constant:lpm_constant_component"
Info: Using design file tcal/TCWF_64x10.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: TCWF_64x10
Info: Elaborating entity "TCWF_64x10" for hierarchy "DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|TCWF_64x10:inst11"
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus50/libraries/megafunctions/scfifo.tdf
    Info: Found entity 1: scfifo
Info: Elaborating entity "scfifo" for hierarchy "DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_l3j.tdf
    Info: Found entity 1: scfifo_l3j
Info: Elaborating entity "scfifo_l3j" for hierarchy "DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_l3j:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_nak.tdf
    Info: Found entity 1: a_dpfifo_nak
Info: Elaborating entity "a_dpfifo_nak" for hierarchy "DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_l3j:auto_generated|a_dpfifo_nak:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_htu.tdf
    Info: Found entity 1: altsyncram_htu
Info: Elaborating entity "altsyncram_htu" for hierarchy "DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_l3j:auto_generated|a_dpfifo_nak:dpfifo|altsyncram_htu:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/cntr_qd8.tdf
    Info: Found entity 1: cntr_qd8
Info: Elaborating entity "cntr_qd8" for hierarchy "DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_l3j:auto_generated|a_dpfifo_nak:dpfifo|cntr_qd8:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_9c7.tdf
    Info: Found entity 1: cntr_9c7
Info: Elaborating entity "cntr_9c7" for hierarchy "DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_l3j:auto_generated|a_dpfifo_nak:dpfifo|cntr_9c7:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_rd8.tdf
    Info: Found entity 1: cntr_rd8
Info: Elaborating entity "cntr_rd8" for hierarchy "DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_l3j:auto_generated|a_dpfifo_nak:dpfifo|cntr_rd8:wr_ptr"
Info: Using design file rx_chan/Rx_dpr_ctrl_PAR_ap.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Rx_dpr_ctrl_PAR_ap
Info: Elaborating entity "Rx_dpr_ctrl_PAR_ap" for hierarchy "DC_Rx_chan_01:inst1|Rx_dpr_ctrl_PAR_ap:inst1"
Info: Using design file rx_chan/rx_dpr_wadr_ct.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: rx_dpr_wadr_ct
Info: Elaborating entity "rx_dpr_wadr_ct" for hierarchy "DC_Rx_chan_01:inst1|rx_dpr_wadr_ct:inst25"
Info: Elaborating entity "lpm_counter" for hierarchy "DC_Rx_chan_01:inst1|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component"
Info: Found 1 design units, including 1 entities, in source file db/cntr_qv8.tdf
    Info: Found entity 1: cntr_qv8
Info: Elaborating entity "cntr_qv8" for hierarchy "DC_Rx_chan_01:inst1|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|cntr_qv8:auto_generated"
Info: Using design file rx_chan/rx_packet_ct.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: rx_packet_ct
Info: Elaborating entity "rx_packet_ct" for hierarchy "DC_Rx_chan_01:inst1|rx_packet_ct:inst23"
Info: Using design file rx_chan/and16b.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: and16b
Info: Elaborating entity "and16b" for hierarchy "DC_Rx_chan_01:inst1|and16b:inst16"
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus50/libraries/megafunctions/lpm_and.tdf
    Info: Found entity 1: lpm_and
Info: Elaborating entity "lpm_and" for hierarchy "DC_Rx_chan_01:inst1|and16b:inst16|lpm_and:lpm_and_component"
Info: Using design file rx_chan/crc_error_ct.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: crc_error_ct
Info: Elaborating entity "crc_error_ct" for hierarchy "DC_Rx_chan_01:inst1|crc_error_ct:inst8"
Info: Elaborating entity "lpm_counter" for hierarchy "DC_Rx_chan_01:inst1|crc_error_ct:inst8|lpm_counter:lpm_counter_component"
Info: Found 1 design units, including 1 entities, in source file db/cntr_8f8.tdf
    Info: Found entity 1: cntr_8f8
Info: Elaborating entity "cntr_8f8" for hierarchy "DC_Rx_chan_01:inst1|crc_error_ct:inst8|lpm_counter:lpm_counter_component|cntr_8f8:auto_generated"
Info: Using design file test_and_tresholds.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: test_and_tresholds
Info: Elaborating entity "test_and_tresholds" for hierarchy "test_and_tresholds:inst5"
Info: Using design file tcal/DCOM_tcal_timer.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: DCOM_tcal_timer
Info: Elaborating entity "DCOM_tcal_timer" for hierarchy "DCOM_tcal_timer:inst3"
Info: Using design file tcal/tcal_delay_ct.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: tcal_delay_ct
Info: Elaborating entity "tcal_delay_ct" for hierarchy "DCOM_tcal_timer:inst3|tcal_delay_ct:timer"
Info: Elaborating entity "lpm_counter" for hierarchy "DCOM_tcal_timer:inst3|tcal_delay_ct:timer|lpm_counter:lpm_counter_component"
Info: Found 1 design units, including 1 entities, in source file db/cntr_rb7.tdf
    Info: Found entity 1: cntr_rb7
Info: Elaborating entity "cntr_rb7" for hierarchy "DCOM_tcal_timer:inst3|tcal_delay_ct:timer|lpm_counter:lpm_counter_component|cntr_rb7:auto_generated"
Info: Using design file ponres_ct.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: ponres_ct-SYN
    Info: Found entity 1: ponres_ct
Info: Elaborating entity "ponres_ct" for hierarchy "DCOM_tcal_timer:inst3|ponres_ct:ponres"
Info: Elaborating entity "lpm_counter" for hierarchy "DCOM_tcal_timer:inst3|ponres_ct:ponres|lpm_counter:lpm_counter_component"
Info: Found 1 design units, including 1 entities, in source file db/cntr_pd8.tdf
    Info: Found entity 1: cntr_pd8
Info: Elaborating entity "cntr_pd8" for hierarchy "DCOM_tcal_timer:inst3|ponres_ct:ponres|lpm_counter:lpm_counter_component|cntr_pd8:auto_generated"
Info: Power-up level of register "test_and_tresholds:inst5|dac_max[7]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "test_and_tresholds:inst5|dac_max[7]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "test_and_tresholds:inst5|dac_max[4]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "test_and_tresholds:inst5|dac_max[4]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "test_and_tresholds:inst5|dac_max[3]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "test_and_tresholds:inst5|dac_max[3]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "test_and_tresholds:inst5|dac_max[2]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "test_and_tresholds:inst5|dac_max[2]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "test_and_tresholds:inst5|dac_max[1]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "test_and_tresholds:inst5|dac_max[1]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "test_and_tresholds:inst5|dac_max[0]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "test_and_tresholds:inst5|dac_max[0]" with stuck data_in port to stuck value VCC
Info: Duplicate registers merged to single register
    Info: Duplicate register "DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|DCTC_FWR:inst7|rx_time_lat" merged to single register "DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|DCTC_FWR:inst7|EXP_EXTREM"
    Info: Duplicate register "DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|DCTC_FWR:inst7|wfm_ct_sload" merged to single register "DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|DCTC_FWR:inst7|LD_AF_CT"
    Info: Duplicate register "DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|DCTC_FWR:inst7|RxTIME" merged to single register "DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|DCTC_FWR:inst7|pulse_rcvd"
    Info: Duplicate register "DC_Rx_chan_01:inst1|DC_MRAP:inst10|byte_ena1" merged to single register "DC_Rx_chan_01:inst1|DC_MRAP:inst10|byte_ena0b"
    Info: Duplicate register "DC_Rx_chan_01:inst1|DC_MRAP:inst10|DCMD_SEQ1" merged to single register "DC_Rx_chan_01:inst1|DC_MRAP:inst10|cmd_ena"
    Info: Duplicate register "DC_Rx_chan_01:inst1|DC_MRAP:inst10|seq1_byte" merged to single register "DC_Rx_chan_01:inst1|DC_MRAP:inst10|cmd_ena"
    Info: Duplicate register "DC_Rx_chan_01:inst1|DC_MRAP:inst10|first_wadr_ena" merged to single register "DC_Rx_chan_01:inst1|DC_MRAP:inst10|cmd_ena"
    Info: Duplicate register "DC_Rx_chan_01:inst1|DC_MRAP:inst10|ctrl_rcvd" merged to single register "DC_Rx_chan_01:inst1|DC_MRAP:inst10|CTRL_OK"
    Info: Duplicate register "DC_Rx_chan_01:inst1|DC_MRAP:inst10|first_wadr_rld" merged to single register "DC_Rx_chan_01:inst1|DC_MRAP:inst10|data_error"
    Info: Duplicate register "DC_Rx_chan_01:inst1|DC_MRAP:inst10|data_rcvd" merged to single register "DC_Rx_chan_01:inst1|DC_MRAP:inst10|DATA_OK"
    Info: Duplicate register "DC_Rx_chan_01:inst1|DC_MRAP:inst10|rx_we" merged to single register "DC_Rx_chan_01:inst1|DC_MRAP:inst10|DPR_DAT_WR"
    Info: Duplicate register "DC_Rx_chan_01:inst1|DC_MRAP:inst10|MTYPE_LEN1" merged to single register "DC_Rx_chan_01:inst1|DC_MRAP:inst10|msg_type_ena"
    Info: Duplicate register "DC_Rx_chan_01:inst1|DC_MRAP:inst10|seq0_byte" merged to single register "DC_Rx_chan_01:inst1|DC_MRAP:inst10|PTYPE_SEQ0"
    Info: Duplicate register "DC_CTR02:inst2|CLR_BUF" merged to single register "DC_CTR02:inst2|buf_res"
    Info: Duplicate register "DC_CTR02:inst2|cmd_snd2" merged to single register "DC_CTR02:inst2|cmd_snd1"
    Info: Duplicate register "DC_CTR02:inst2|COM_ON" merged to single register "DC_CTR02:inst2|com_avail"
    Info: Duplicate register "DC_CTR02:inst2|SYS_RESET" merged to single register "DC_CTR02:inst2|COMM_RESET"
    Info: Duplicate register "DC_CTR02:inst2|reboot_gnt" merged to single register "DC_CTR02:inst2|DOM_REBOOT"
    Info: Duplicate register "DC_CTR02:inst2|tcal_prec" merged to single register "DC_CTR02:inst2|REC_PULSE"
    Info: Duplicate register "DC_CTR02:inst2|SND_DAT" merged to single register "DC_CTR02:inst2|send_data"
    Info: Duplicate register "DC_CTR02:inst2|SND_ID" merged to single register "DC_CTR02:inst2|send_id"
    Info: Duplicate register "DC_CTR02:inst2|SND_TC_DAT" merged to single register "DC_CTR02:inst2|send_tcal"
    Info: Duplicate register "DC_CTR02:inst2|tcal_psnd" merged to single register "DC_CTR02:inst2|SND_PULSE"
    Info: Duplicate register "DC_Tx_chan_ap:inst4|DC_SNAP:inst11|shift_ct_aclr" merged to single register "DC_Tx_chan_ap:inst4|DC_SNAP:inst11|crc_init"
    Info: Duplicate register "DC_Tx_chan_ap:inst4|DC_SNAP:inst11|plen_sload" merged to single register "DC_Tx_chan_ap:inst4|DC_SNAP:inst11|crc_init"
    Info: Duplicate register "DC_Tx_chan_ap:inst4|DC_SNAP:inst11|CRC_WAIT" merged to single register "DC_Tx_chan_ap:inst4|DC_SNAP:inst11|crc_last"
    Info: Duplicate register "DC_Tx_chan_ap:inst4|DC_SNAP:inst11|dom_adr_en" merged to single register "DC_Tx_chan_ap:inst4|DC_SNAP:inst11|DATA_HDR"
    Info: Duplicate register "DC_Tx_chan_ap:inst4|DC_SNAP:inst11|FRD_CHK" merged to single register "DC_Tx_chan_ap:inst4|DC_SNAP:inst11|dpr_ren"
    Info: Duplicate register "DC_Tx_chan_ap:inst4|DC_SNAP:inst11|msg_sent" merged to single register "DC_Tx_chan_ap:inst4|DC_SNAP:inst11|EOF_SENT"
    Info: Duplicate register "DC_Tx_chan_ap:inst4|DC_SNAP:inst11|id_shr_ld" merged to single register "DC_Tx_chan_ap:inst4|DC_SNAP:inst11|ID_LOAD"
    Info: Duplicate register "DC_Tx_chan_ap:inst4|DC_SNAP:inst11|ID_SHR8" merged to single register "DC_Tx_chan_ap:inst4|DC_SNAP:inst11|id_shr"
    Info: Duplicate register "DC_Tx_chan_ap:inst4|DC_SNAP:inst11|plen_ct_inc" merged to single register "DC_Tx_chan_ap:inst4|DC_SNAP:inst11|PL_INC"
    Info: Duplicate register "DC_Tx_chan_ap:inst4|DC_SNAP:inst11|rxtime_shr" merged to single register "DC_Tx_chan_ap:inst4|DC_SNAP:inst11|RXSHR8"
    Info: Duplicate register "DC_Tx_chan_ap:inst4|DC_SNAP:inst11|TCWFM_FRD" merged to single register "DC_Tx_chan_ap:inst4|DC_SNAP:inst11|tcwf_rd_next"
    Info: Duplicate register "DC_Tx_chan_ap:inst4|DC_SNAP:inst11|txtime_shr" merged to single register "DC_Tx_chan_ap:inst4|DC_SNAP:inst11|TXSHR8"
    Info: Duplicate register "DC_Tx_chan_ap:inst4|tx_uart_ap:inst7|TX_UART:inst|TXIDL" merged to single register "DC_Tx_chan_ap:inst4|tx_uart_ap:inst7|TX_UART:inst|ct_sclr"
    Info: Duplicate register "DC_Tx_chan_ap:inst4|tx_uart_ap:inst7|TX_UART:inst|txidle" merged to single register "DC_Tx_chan_ap:inst4|tx_uart_ap:inst7|TX_UART:inst|ct_sclr"
Info: Duplicate registers merged to single register
    Info: Duplicate register "DC_Tx_chan_ap:inst4|DC_SNAP:inst11|STF" merged to single register "DC_Tx_chan_ap:inst4|DC_SNAP:inst11|crc_init"
Info: State machine "|dcom_ap|DC_Rx_chan_01:inst1|crc_rx:inst20|state" contains 3 states and 0 state bits
Info: State machine "|dcom_ap|DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|sreg" contains 13 states and 4 state bits
Info: State machine "|dcom_ap|DC_Tx_chan_ap:inst4|crc_tx:inst3|state" contains 5 states and 0 state bits
Info: Selected Auto state machine encoding method for state machine "|dcom_ap|DC_Rx_chan_01:inst1|crc_rx:inst20|state"
Info: Encoding result for state machine "|dcom_ap|DC_Rx_chan_01:inst1|crc_rx:inst20|state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "DC_Rx_chan_01:inst1|crc_rx:inst20|state.uart"
        Info: Encoded state bit "DC_Rx_chan_01:inst1|crc_rx:inst20|state.wait_byte"
        Info: Encoded state bit "DC_Rx_chan_01:inst1|crc_rx:inst20|state.idle"
    Info: State "|dcom_ap|DC_Rx_chan_01:inst1|crc_rx:inst20|state.idle" uses code string "000"
    Info: State "|dcom_ap|DC_Rx_chan_01:inst1|crc_rx:inst20|state.wait_byte" uses code string "011"
    Info: State "|dcom_ap|DC_Rx_chan_01:inst1|crc_rx:inst20|state.uart" uses code string "101"
Info: Selected Auto state machine encoding method for state machine "|dcom_ap|DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|sreg"
Info: Encoding result for state machine "|dcom_ap|DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|sreg"
    Info: Completed encoding using 13 state bits
        Info: Encoded state bit "DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|STF"
        Info: Encoded state bit "DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|STARTWT"
        Info: Encoded state bit "DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|SHFT1"
        Info: Encoded state bit "DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|SHFT0"
        Info: Encoded state bit "DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|RXSTOP"
        Info: Encoded state bit "DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|RXSTART"
        Info: Encoded state bit "DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|RXDAT"
        Info: Encoded state bit "DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|LASTWT"
        Info: Encoded state bit "DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|ERROR"
        Info: Encoded state bit "DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|EOF"
        Info: Encoded state bit "DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|DATWT"
        Info: Encoded state bit "DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|DATA"
        Info: Encoded state bit "DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|RXIDLE"
    Info: State "|dcom_ap|DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|RXIDLE" uses code string "0000000000000"
    Info: State "|dcom_ap|DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|DATA" uses code string "0000000000011"
    Info: State "|dcom_ap|DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|DATWT" uses code string "0000000000101"
    Info: State "|dcom_ap|DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|EOF" uses code string "0000000001001"
    Info: State "|dcom_ap|DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|ERROR" uses code string "0000000010001"
    Info: State "|dcom_ap|DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|LASTWT" uses code string "0000000100001"
    Info: State "|dcom_ap|DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|RXDAT" uses code string "0000001000001"
    Info: State "|dcom_ap|DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|RXSTART" uses code string "0000010000001"
    Info: State "|dcom_ap|DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|RXSTOP" uses code string "0000100000001"
    Info: State "|dcom_ap|DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|SHFT0" uses code string "0001000000001"
    Info: State "|dcom_ap|DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|SHFT1" uses code string "0010000000001"
    Info: State "|dcom_ap|DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|STARTWT" uses code string "0100000000001"
    Info: State "|dcom_ap|DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|STF" uses code string "1000000000001"
Info: Selected Auto state machine encoding method for state machine "|dcom_ap|DC_Tx_chan_ap:inst4|crc_tx:inst3|state"
Info: Encoding result for state machine "|dcom_ap|DC_Tx_chan_ap:inst4|crc_tx:inst3|state"
    Info: Completed encoding using 5 state bits
        Info: Encoded state bit "DC_Tx_chan_ap:inst4|crc_tx:inst3|state.wait_init"
        Info: Encoded state bit "DC_Tx_chan_ap:inst4|crc_tx:inst3|state.do32zero"
        Info: Encoded state bit "DC_Tx_chan_ap:inst4|crc_tx:inst3|state.uart"
        Info: Encoded state bit "DC_Tx_chan_ap:inst4|crc_tx:inst3|state.wait_byte"
        Info: Encoded state bit "DC_Tx_chan_ap:inst4|crc_tx:inst3|state.idle"
    Info: State "|dcom_ap|DC_Tx_chan_ap:inst4|crc_tx:inst3|state.idle" uses code string "00000"
    Info: State "|dcom_ap|DC_Tx_chan_ap:inst4|crc_tx:inst3|state.wait_byte" uses code string "00011"
    Info: State "|dcom_ap|DC_Tx_chan_ap:inst4|crc_tx:inst3|state.uart" uses code string "00101"
    Info: State "|dcom_ap|DC_Tx_chan_ap:inst4|crc_tx:inst3|state.do32zero" uses code string "01001"
    Info: State "|dcom_ap|DC_Tx_chan_ap:inst4|crc_tx:inst3|state.wait_init" uses code string "10001"
Info: Duplicate registers merged to single register
    Info: Duplicate register "DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|DATA" merged to single register "DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|data_stb"
    Info: Duplicate register "DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|STF" merged to single register "DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|stf_stb"
    Info: Duplicate register "DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|EOF" merged to single register "DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|eof_stb"
    Info: Duplicate register "DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|ERROR" merged to single register "DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|err_stb"
    Info: Duplicate register "DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|RXIDLE" merged to single register "DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|ctclr", power-up level changed
    Info: Duplicate register "DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|SHFT1" merged to single register "DC_Rx_chan_01:inst1|RX_UART:inst6|UA_RX02:inst7|shd"
Info: Ignored 17 buffer(s)
    Info: Ignored 17 SOFT buffer(s)
Info: Duplicate registers merged to single register
    Info: Duplicate register "DC_Rx_chan_01:inst1|DC_MRAP:inst10|CRC_ERR" merged to single register "DC_Rx_chan_01:inst1|DC_MRAP:inst10|data_error"
Warning: Output pins are stuck at VCC or GND
    Warning: Pin "COM_TX_SLEEP" stuck at GND
    Warning: Pin "HVD_IN" stuck at GND
    Warning: Pin "HVD_RxENA" stuck at VCC
    Warning: Pin "HVD_TxENA" stuck at GND
    Warning: Pin "rev[15]" stuck at GND
    Warning: Pin "rev[14]" stuck at GND
    Warning: Pin "rev[13]" stuck at GND
    Warning: Pin "rev[12]" stuck at GND
    Warning: Pin "rev[11]" stuck at GND
    Warning: Pin "rev[10]" stuck at GND
    Warning: Pin "rev[9]" stuck at GND
    Warning: Pin "rev[8]" stuck at GND
    Warning: Pin "rev[7]" stuck at GND
    Warning: Pin "rev[6]" stuck at GND
    Warning: Pin "rev[5]" stuck at VCC
    Warning: Pin "rev[4]" stuck at GND
    Warning: Pin "rev[3]" stuck at GND
    Warning: Pin "rev[2]" stuck at VCC
    Warning: Pin "rev[1]" stuck at GND
    Warning: Pin "rev[0]" stuck at GND
    Warning: Pin "tx_error[15]" stuck at GND
    Warning: Pin "tx_error[14]" stuck at GND
    Warning: Pin "tx_error[13]" stuck at GND
    Warning: Pin "tx_error[12]" stuck at GND
    Warning: Pin "tx_error[11]" stuck at GND
    Warning: Pin "tx_error[10]" stuck at GND
    Warning: Pin "tx_error[9]" stuck at GND
    Warning: Pin "tx_error[8]" stuck at GND
    Warning: Pin "tx_error[7]" stuck at GND
    Warning: Pin "tx_error[6]" stuck at GND
    Warning: Pin "tx_error[5]" stuck at GND
    Warning: Pin "tx_error[4]" stuck at GND
    Warning: Pin "tx_error[3]" stuck at GND
    Warning: Pin "tx_error[2]" stuck at GND
    Warning: Pin "tx_error[1]" stuck at GND
    Warning: Pin "tx_error[0]" stuck at GND
Info: Registers with preset signals will power-up high
Info: Converted 9 single input CARRY primitives to CARRY_SUM primitives
Warning: Design contains 1 input pin(s) that do not drive logic
    Warning: No output dependent on input pin "HVD_Rx"
Info: Implemented 1882 device resources after synthesis - the final resource count might be different
    Info: Implemented 226 input pins
    Info: Implemented 179 output pins
    Info: Implemented 1467 logic cells
    Info: Implemented 10 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 47 warnings
    Info: Processing ended: Tue Mar 21 12:27:17 2006
    Info: Elapsed time: 00:00:40


