module letterGate(inA, inB, inC, inD, inF, Output);
input inA, inB, inC, inD, inF;
output reg [3:0] Output;
always @ (inA, inB, inC, inD, inF)
  begin 
    case({inA, inB, inC, inD, inF})
	  5'b10000: Output = 4'b1010; // output is A
	  5'b01000: Output = 4'b1011; // output is B
	  5'b00100: Output = 4'b1100; // output is C
	  5'b00010: Output = 4'b1101; // output is D
	  5'b00001: Output = 4'b1111; // output is F
	  default : Output = 4'b1110; // output is E - Error / Empty
	endcase
end
endmodule