//No BDMA for NVDLA Small
/*#ifndef NVDLA_BDMA_HEADER*/
/*#define NVDLA_BDMA_HEADER*/
/*#define BDMA_CFG_SRC_ADDR_LOW 0x4000*/
/*#define BDMA_CFG_SRC_ADDR_HIGH 0x4004*/
/*#define BDMA_CFG_DST_ADDR_LOW 0x4008*/
/*#define BDMA_CFG_DST_ADDR_HIGH 0x400c*/
/*#define BDMA_CFG_LINE 0x4010*/
/*#define BDMA_CFG_CMD 0x4014*/
/*#define BDMA_CFG_LINE_REPEAT 0x4018*/
/*#define BDMA_CFG_SRC_LINE 0x401c*/
/*#define BDMA_CFG_DST_LINE 0x4020*/
/*#define BDMA_CFG_SURF_REPEAT 0x4024*/
/*#define BDMA_CFG_SRC_SURF 0x4028*/
/*#define BDMA_CFG_DST_SURF 0x402c*/
/*#define BDMA_CFG_OP 0x4030*/
/*#define BDMA_CFG_LAUNCH0 0x4034*/
/*#define BDMA_CFG_LAUNCH1 0x4038*/
/*#define BDMA_CFG_STATUS 0x403c*/
/*#define BDMA_STATUS 0x4040*/
/*#define BDMA_STAUS_GRP0_READ_STALL 0x4044*/
/*#define BDMA_STATUS_GRP0_WRITE_STALL 0x4048*/
/*#define BDMA_STAUS_GRP1_READ_STALL 0x404c*/
/*#define BDMA_STATUS_GRP1_WRITE_STALL 0x4050*/
/*#endif*/
