{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 15 01:03:30 2024 " "Info: Processing started: Sat Jun 15 01:03:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dram-controller -c top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dram-controller -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/design/reset_sync.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/design/reset_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_sync-behavioral " "Info: Found design unit 1: reset_sync-behavioral" {  } { { "../src/design/reset_sync.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/reset_sync.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reset_sync " "Info: Found entity 1: reset_sync" {  } { { "../src/design/reset_sync.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/reset_sync.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/design/m68k_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/design/m68k_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m68k_decoder-behavioral " "Info: Found design unit 1: m68k_decoder-behavioral" {  } { { "../src/design/m68k_decoder.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/m68k_decoder.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 m68k_decoder " "Info: Found entity 1: m68k_decoder" {  } { { "../src/design/m68k_decoder.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/m68k_decoder.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/design/top.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/design/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-rtl " "Info: Found design unit 1: top-rtl" {  } { { "../src/design/top.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/top.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 top " "Info: Found entity 1: top" {  } { { "../src/design/top.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/top.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/lib/utils.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file ../src/lib/utils.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 utils " "Info: Found design unit 1: utils" {  } { { "../src/lib/utils.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/lib/utils.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 utils-body " "Info: Found design unit 2: utils-body" {  } { { "../src/lib/utils.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/lib/utils.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/design/ram_controller/ram_controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/design/ram_controller/ram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_controller-behavioral " "Info: Found design unit 1: ram_controller-behavioral" {  } { { "../src/design/ram_controller/ram_controller.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/ram_controller.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram_controller " "Info: Found entity 1: ram_controller" {  } { { "../src/design/ram_controller/ram_controller.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/ram_controller.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/design/ram_controller/types.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file ../src/design/ram_controller/types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_controller_types " "Info: Found design unit 1: ram_controller_types" {  } { { "../src/design/ram_controller/types.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/types.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/design/ram_controller/components/config_regs.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/design/ram_controller/components/config_regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 config_regs-behavioral " "Info: Found design unit 1: config_regs-behavioral" {  } { { "../src/design/ram_controller/components/config_regs.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/config_regs.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 config_regs " "Info: Found entity 1: config_regs" {  } { { "../src/design/ram_controller/components/config_regs.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/config_regs.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/design/ram_controller/components/decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/design/ram_controller/components/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-behavioral " "Info: Found design unit 1: decoder-behavioral" {  } { { "../src/design/ram_controller/components/decoder.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/decoder.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Info: Found entity 1: decoder" {  } { { "../src/design/ram_controller/components/decoder.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/decoder.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/mux.vhd " "Warning: Entity \"mux\" obtained from \"C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/mux.vhd\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/design/ram_controller/components/mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/design/ram_controller/components/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-behavioral " "Info: Found design unit 1: mux-behavioral" {  } { { "../src/design/ram_controller/components/mux.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/mux.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Info: Found entity 1: mux" {  } { { "../src/design/ram_controller/components/mux.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/mux.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/design/ram_controller/components/state_machine.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/design/ram_controller/components/state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_machine-behavioral " "Info: Found design unit 1: state_machine-behavioral" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Info: Found entity 1: state_machine" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Info: Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_sync reset_sync:reset_sync_inst " "Info: Elaborating entity \"reset_sync\" for hierarchy \"reset_sync:reset_sync_inst\"" {  } { { "../src/design/top.vhd" "reset_sync_inst" { Text "C:/users/asimonf/Documents/dram-controller/src/design/top.vhd" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_controller ram_controller:ram_controller_inst " "Info: Elaborating entity \"ram_controller\" for hierarchy \"ram_controller:ram_controller_inst\"" {  } { { "../src/design/top.vhd" "ram_controller_inst" { Text "C:/users/asimonf/Documents/dram-controller/src/design/top.vhd" 64 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_regs ram_controller:ram_controller_inst\|config_regs:config_regs_inst " "Info: Elaborating entity \"config_regs\" for hierarchy \"ram_controller:ram_controller_inst\|config_regs:config_regs_inst\"" {  } { { "../src/design/ram_controller/ram_controller.vhd" "config_regs_inst" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/ram_controller.vhd" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder ram_controller:ram_controller_inst\|decoder:dec_inst " "Info: Elaborating entity \"decoder\" for hierarchy \"ram_controller:ram_controller_inst\|decoder:dec_inst\"" {  } { { "../src/design/ram_controller/ram_controller.vhd" "dec_inst" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/ram_controller.vhd" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst " "Info: Elaborating entity \"state_machine\" for hierarchy \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\"" {  } { { "../src/design/ram_controller/ram_controller.vhd" "\\banks_inst:0:state_machine_inst" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/ram_controller.vhd" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "config state_machine.vhd(171) " "Warning (10492): VHDL Process Statement warning at state_machine.vhd(171): signal \"config\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "config state_machine.vhd(182) " "Warning (10492): VHDL Process Statement warning at state_machine.vhd(182): signal \"config\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "config state_machine.vhd(197) " "Warning (10492): VHDL Process Statement warning at state_machine.vhd(197): signal \"config\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "initialized state_machine.vhd(198) " "Warning (10492): VHDL Process Statement warning at state_machine.vhd(198): signal \"initialized\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_cs_n state_machine.vhd(214) " "Warning (10492): VHDL Process Statement warning at state_machine.vhd(214): signal \"i_cs_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_changed state_machine.vhd(235) " "Warning (10492): VHDL Process Statement warning at state_machine.vhd(235): signal \"row_changed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux ram_controller:ram_controller_inst\|mux:mux_inst " "Info: Elaborating entity \"mux\" for hierarchy \"ram_controller:ram_controller_inst\|mux:mux_inst\"" {  } { { "../src/design/ram_controller/ram_controller.vhd" "mux_inst" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/ram_controller.vhd" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m68k_decoder m68k_decoder:m68k_decoder_inst " "Info: Elaborating entity \"m68k_decoder\" for hierarchy \"m68k_decoder:m68k_decoder_inst\"" {  } { { "../src/design/top.vhd" "m68k_decoder_inst" { Text "C:/users/asimonf/Documents/dram-controller/src/design/top.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|Add2 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|Add2\"" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "Add2" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 100 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|Add2 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|Add2\"" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "Add2" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 100 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|lpm_add_sub:Add2\"" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 100 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|lpm_add_sub:Add2 " "Info: Instantiated megafunction \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|lpm_add_sub:Add2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Info: Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 100 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|lpm_add_sub:Add2\|addcore:adder ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|lpm_add_sub:Add2\|addcore:adder\", which is child of megafunction instantiation \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|lpm_add_sub:Add2\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 100 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:oflow_node ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|lpm_add_sub:Add2\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 100 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|lpm_add_sub:Add2\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 100 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|lpm_add_sub:Add2\|altshift:result_ext_latency_ffs ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|lpm_add_sub:Add2\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|lpm_add_sub:Add2\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 100 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|lpm_add_sub:Add2\|altshift:carry_ext_latency_ffs ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|lpm_add_sub:Add2\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|lpm_add_sub:Add2\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 100 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../src/design/m68k_decoder.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/m68k_decoder.vhd" 94 -1 0 } } { "../src/design/m68k_decoder.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/m68k_decoder.vhd" 160 -1 0 } } { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 55 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "420 " "Info: Implemented 420 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Info: Implemented 37 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Info: Implemented 30 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Info: Implemented 32 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "321 " "Info: Implemented 321 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 15 01:03:33 2024 " "Info: Processing ended: Sat Jun 15 01:03:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
