============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  01:08:01 pm
  Module:                 ms_serial_by2_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk_int1)            launch                                    0 R 
TOP
  genblk1[1].genblk1.sng
    ctr
      countval_reg[2]/CLK                               0             0 R 
      countval_reg[2]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs130/A                                          +0     109   
      drc_bufs130/Y         BUFX2             4 11.7   29   +47     156 R 
    ctr/countval[2] 
    g228/A                                                   +0     156   
    g228/Y                  INVX1             1  2.3   11   +21     177 F 
    g223/A                                                   +0     177   
    g223/Y                  OR2X1             2  4.5   19   +45     222 F 
    g222/B                                                   +0     222   
    g222/Y                  NAND3X1           1  1.5   34   +33     254 R 
    drc_bufs233/A                                            +0     254   
    drc_bufs233/Y           BUFX2             1  2.0    8   +34     289 R 
    g219/C                                                   +0     289   
    g219/Y                  OAI21X1           1  2.7    5   +14     303 F 
    g218/A                                                   +0     303   
    g218/Y                  AOI22X1           1  1.5   44   +43     346 R 
    drc_bufs234/A                                            +0     346   
    drc_bufs234/Y           BUFX2             2  3.6   14   +38     384 R 
    drc_bufs230/A                                            +0     384   
    drc_bufs230/Y           INVX1             2  3.6   16   +20     403 F 
  genblk1[1].genblk1.sng/sn_out[1] 
  g29/B                                                      +0     403   
  g29/Y                     AND2X1            1 10.9   41   +62     465 F 
  genblk2.stoch2bin/data_in[3] 
    par_ctr/a[3] 
      fa0/cin 
        g2/A                                                 +0     465   
        g2/YS               FAX1              1  3.8   25   +87     552 R 
      fa0/s 
      ha0/b 
        g17/B                                                +0     552   
        g17/YS              HAX1              2  5.6   24   +63     615 F 
      ha0/s 
    par_ctr/y[0] 
    ctr/data_in[0] 
      g510/B                                                 +0     615   
      g510/YC               HAX1              1  8.8   35   +62     678 F 
      g507/B                                                 +0     678   
      g507/YC               FAX1              1  7.1   29   +89     766 F 
      g503/C                                                 +0     766   
      g503/YC               FAX1              1  7.1   29   +82     848 F 
      g499/C                                                 +0     848   
      g499/YC               FAX1              1  7.1   26   +82     929 F 
      g495/C                                                 +0     929   
      g495/YC               FAX1              1  7.1   27   +81    1010 F 
      g491/C                                                 +0    1010   
      g491/YC               FAX1              1  7.1   27   +81    1092 F 
      g487/C                                                 +0    1092   
      g487/YC               FAX1              1 10.9   37   +89    1181 F 
      g2/A                                                   +0    1181   
      g2/YS                 FAX1              1  2.8   21   +84    1264 R 
      g481/A                                                 +0    1264   
      g481/Y                MUX2X1            1  1.5   16   +23    1287 F 
      g480/A                                                 +0    1287   
      g480/Y                INVX1             1  2.0    0    +2    1290 R 
      countval_reg[7]/D     DFFSR                            +0    1290   
      countval_reg[7]/CLK   setup                       0   +70    1360 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                5000 R 
                            uncertainty                     -50    4950 R 
--------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3590ps 
Start-point  : TOP/genblk1[1].genblk1.sng/ctr/countval_reg[2]/CLK
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[7]/D
