<stg><name>batch_norm</name>


<trans_list>

<trans id="49" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:0  %bias_V_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %bias_V)

]]></Node>
<StgValue><ssdm name="bias_V_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:1  %weight_V_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weight_V)

]]></Node>
<StgValue><ssdm name="weight_V_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:2  %sum_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %sum_V)

]]></Node>
<StgValue><ssdm name="sum_V_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="19" op_0_bw="8">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:3  %r_V = zext i8 %sum_V_read to i19

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="19" op_0_bw="11">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:4  %sext_ln1118 = sext i11 %weight_V_read to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:5  %r_V_4 = mul i19 %r_V, %sext_ln1118

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:6  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %r_V_4, i32 18)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="13" op_0_bw="19">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:7  %trunc_ln731 = trunc i19 %r_V_4 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln731"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:9  %p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %r_V_4, i32 12)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="14" op_0_bw="14" op_1_bw="13" op_2_bw="1">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:8  %sw_V = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %trunc_ln731, i1 false)

]]></Node>
<StgValue><ssdm name="sw_V"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:10  %p_Result_s_52 = call i6 @_ssdm_op_PartSelect.i6.i19.i32.i32(i19 %r_V_4, i32 13, i32 18)

]]></Node>
<StgValue><ssdm name="p_Result_s_52"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:11  %icmp_ln785 = icmp ne i6 %p_Result_s_52, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:12  %or_ln785 = or i1 %p_Result_7, %icmp_ln785

]]></Node>
<StgValue><ssdm name="or_ln785"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:13  %xor_ln785 = xor i1 %p_Result_s, true

]]></Node>
<StgValue><ssdm name="xor_ln785"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:14  %overflow = and i1 %or_ln785, %xor_ln785

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:15  %xor_ln786 = xor i1 %p_Result_7, true

]]></Node>
<StgValue><ssdm name="xor_ln786"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:16  %icmp_ln786 = icmp ne i6 %p_Result_s_52, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:17  %or_ln786 = or i1 %icmp_ln786, %xor_ln786

]]></Node>
<StgValue><ssdm name="or_ln786"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:18  %underflow = and i1 %or_ln786, %p_Result_s

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:19  %or_ln340 = or i1 %underflow, %overflow

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:20  %xor_ln340 = xor i1 %underflow, true

]]></Node>
<StgValue><ssdm name="xor_ln340"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:21  %or_ln340_35 = or i1 %overflow, %xor_ln340

]]></Node>
<StgValue><ssdm name="or_ln340_35"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:22  %select_ln340 = select i1 %or_ln340, i14 8191, i14 %sw_V

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:23  %select_ln388 = select i1 %underflow, i14 -8192, i14 %sw_V

]]></Node>
<StgValue><ssdm name="select_ln388"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:24  %p_Val2_18 = select i1 %or_ln340_35, i14 %select_ln340, i14 %select_ln388

]]></Node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="15" op_0_bw="14">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:25  %lhs_V = sext i14 %p_Val2_18 to i15

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:26  %rhs_V = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bias_V_read, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="15" op_0_bw="12">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:27  %sext_ln728 = sext i12 %rhs_V to i15

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="12">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:28  %sext_ln1192 = sext i12 %rhs_V to i14

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:29  %ret_V = add nsw i15 %lhs_V, %sext_ln728

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:30  %p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %ret_V, i32 14)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:31  %p_Val2_20 = add i14 %sext_ln1192, %p_Val2_18

]]></Node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:32  %p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_20, i32 13)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:33  %xor_ln786_9 = xor i1 %p_Result_9, true

]]></Node>
<StgValue><ssdm name="xor_ln786_9"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:34  %underflow_3 = and i1 %p_Result_8, %xor_ln786_9

]]></Node>
<StgValue><ssdm name="underflow_3"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:35  %xor_ln340_316 = xor i1 %p_Result_8, %p_Result_9

]]></Node>
<StgValue><ssdm name="xor_ln340_316"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:36  %xor_ln340_174 = xor i1 %p_Result_8, true

]]></Node>
<StgValue><ssdm name="xor_ln340_174"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:37  %or_ln340_444 = or i1 %p_Result_9, %xor_ln340_174

]]></Node>
<StgValue><ssdm name="or_ln340_444"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:38  %select_ln340_492 = select i1 %xor_ln340_316, i14 8191, i14 %p_Val2_20

]]></Node>
<StgValue><ssdm name="select_ln340_492"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:39  %select_ln388_173 = select i1 %underflow_3, i14 -8192, i14 %p_Val2_20

]]></Node>
<StgValue><ssdm name="select_ln388_173"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:40  %select_ln340_525 = select i1 %or_ln340_444, i14 %select_ln340_492, i14 %select_ln388_173

]]></Node>
<StgValue><ssdm name="select_ln340_525"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="14">
<![CDATA[
_ZmlILi11ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:41  ret i14 %select_ln340_525

]]></Node>
<StgValue><ssdm name="ret_ln87"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="51" name="sum_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sum_V"/></StgValue>
</port>
<port id="52" name="weight_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="weight_V"/></StgValue>
</port>
<port id="53" name="bias_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="bias_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="55" from="_ssdm_op_Read.ap_auto.i11" to="bias_V_read" fromId="54" toId="4">
</dataflow>
<dataflow id="56" from="bias_V" to="bias_V_read" fromId="53" toId="4">
</dataflow>
<dataflow id="57" from="_ssdm_op_Read.ap_auto.i11" to="weight_V_read" fromId="54" toId="5">
</dataflow>
<dataflow id="58" from="weight_V" to="weight_V_read" fromId="52" toId="5">
</dataflow>
<dataflow id="60" from="_ssdm_op_Read.ap_auto.i8" to="sum_V_read" fromId="59" toId="6">
</dataflow>
<dataflow id="61" from="sum_V" to="sum_V_read" fromId="51" toId="6">
</dataflow>
<dataflow id="62" from="sum_V_read" to="r_V" fromId="6" toId="7">
</dataflow>
<dataflow id="63" from="weight_V_read" to="sext_ln1118" fromId="5" toId="8">
</dataflow>
<dataflow id="64" from="r_V" to="r_V_4" fromId="7" toId="9">
</dataflow>
<dataflow id="65" from="sext_ln1118" to="r_V_4" fromId="8" toId="9">
</dataflow>
<dataflow id="67" from="_ssdm_op_BitSelect.i1.i19.i32" to="p_Result_s" fromId="66" toId="10">
</dataflow>
<dataflow id="68" from="r_V_4" to="p_Result_s" fromId="9" toId="10">
</dataflow>
<dataflow id="70" from="StgValue_69" to="p_Result_s" fromId="69" toId="10">
</dataflow>
<dataflow id="71" from="r_V_4" to="trunc_ln731" fromId="9" toId="11">
</dataflow>
<dataflow id="72" from="_ssdm_op_BitSelect.i1.i19.i32" to="p_Result_7" fromId="66" toId="12">
</dataflow>
<dataflow id="73" from="r_V_4" to="p_Result_7" fromId="9" toId="12">
</dataflow>
<dataflow id="75" from="StgValue_74" to="p_Result_7" fromId="74" toId="12">
</dataflow>
<dataflow id="77" from="_ssdm_op_BitConcatenate.i14.i13.i1" to="sw_V" fromId="76" toId="13">
</dataflow>
<dataflow id="78" from="trunc_ln731" to="sw_V" fromId="11" toId="13">
</dataflow>
<dataflow id="80" from="StgValue_79" to="sw_V" fromId="79" toId="13">
</dataflow>
<dataflow id="82" from="_ssdm_op_PartSelect.i6.i19.i32.i32" to="p_Result_s_52" fromId="81" toId="14">
</dataflow>
<dataflow id="83" from="r_V_4" to="p_Result_s_52" fromId="9" toId="14">
</dataflow>
<dataflow id="85" from="StgValue_84" to="p_Result_s_52" fromId="84" toId="14">
</dataflow>
<dataflow id="86" from="StgValue_69" to="p_Result_s_52" fromId="69" toId="14">
</dataflow>
<dataflow id="87" from="p_Result_s_52" to="icmp_ln785" fromId="14" toId="15">
</dataflow>
<dataflow id="89" from="StgValue_88" to="icmp_ln785" fromId="88" toId="15">
</dataflow>
<dataflow id="90" from="p_Result_7" to="or_ln785" fromId="12" toId="16">
</dataflow>
<dataflow id="91" from="icmp_ln785" to="or_ln785" fromId="15" toId="16">
</dataflow>
<dataflow id="92" from="p_Result_s" to="xor_ln785" fromId="10" toId="17">
</dataflow>
<dataflow id="94" from="StgValue_93" to="xor_ln785" fromId="93" toId="17">
</dataflow>
<dataflow id="95" from="or_ln785" to="overflow" fromId="16" toId="18">
</dataflow>
<dataflow id="96" from="xor_ln785" to="overflow" fromId="17" toId="18">
</dataflow>
<dataflow id="97" from="p_Result_7" to="xor_ln786" fromId="12" toId="19">
</dataflow>
<dataflow id="98" from="StgValue_93" to="xor_ln786" fromId="93" toId="19">
</dataflow>
<dataflow id="99" from="p_Result_s_52" to="icmp_ln786" fromId="14" toId="20">
</dataflow>
<dataflow id="101" from="StgValue_100" to="icmp_ln786" fromId="100" toId="20">
</dataflow>
<dataflow id="102" from="icmp_ln786" to="or_ln786" fromId="20" toId="21">
</dataflow>
<dataflow id="103" from="xor_ln786" to="or_ln786" fromId="19" toId="21">
</dataflow>
<dataflow id="104" from="or_ln786" to="underflow" fromId="21" toId="22">
</dataflow>
<dataflow id="105" from="p_Result_s" to="underflow" fromId="10" toId="22">
</dataflow>
<dataflow id="106" from="underflow" to="or_ln340" fromId="22" toId="23">
</dataflow>
<dataflow id="107" from="overflow" to="or_ln340" fromId="18" toId="23">
</dataflow>
<dataflow id="108" from="underflow" to="xor_ln340" fromId="22" toId="24">
</dataflow>
<dataflow id="109" from="StgValue_93" to="xor_ln340" fromId="93" toId="24">
</dataflow>
<dataflow id="110" from="overflow" to="or_ln340_35" fromId="18" toId="25">
</dataflow>
<dataflow id="111" from="xor_ln340" to="or_ln340_35" fromId="24" toId="25">
</dataflow>
<dataflow id="112" from="or_ln340" to="select_ln340" fromId="23" toId="26">
</dataflow>
<dataflow id="114" from="StgValue_113" to="select_ln340" fromId="113" toId="26">
</dataflow>
<dataflow id="115" from="sw_V" to="select_ln340" fromId="13" toId="26">
</dataflow>
<dataflow id="116" from="underflow" to="select_ln388" fromId="22" toId="27">
</dataflow>
<dataflow id="118" from="StgValue_117" to="select_ln388" fromId="117" toId="27">
</dataflow>
<dataflow id="119" from="sw_V" to="select_ln388" fromId="13" toId="27">
</dataflow>
<dataflow id="120" from="or_ln340_35" to="p_Val2_18" fromId="25" toId="28">
</dataflow>
<dataflow id="121" from="select_ln340" to="p_Val2_18" fromId="26" toId="28">
</dataflow>
<dataflow id="122" from="select_ln388" to="p_Val2_18" fromId="27" toId="28">
</dataflow>
<dataflow id="123" from="p_Val2_18" to="lhs_V" fromId="28" toId="29">
</dataflow>
<dataflow id="125" from="_ssdm_op_BitConcatenate.i12.i11.i1" to="rhs_V" fromId="124" toId="30">
</dataflow>
<dataflow id="126" from="bias_V_read" to="rhs_V" fromId="4" toId="30">
</dataflow>
<dataflow id="127" from="StgValue_79" to="rhs_V" fromId="79" toId="30">
</dataflow>
<dataflow id="128" from="rhs_V" to="sext_ln728" fromId="30" toId="31">
</dataflow>
<dataflow id="129" from="rhs_V" to="sext_ln1192" fromId="30" toId="32">
</dataflow>
<dataflow id="130" from="lhs_V" to="ret_V" fromId="29" toId="33">
</dataflow>
<dataflow id="131" from="sext_ln728" to="ret_V" fromId="31" toId="33">
</dataflow>
<dataflow id="133" from="_ssdm_op_BitSelect.i1.i15.i32" to="p_Result_8" fromId="132" toId="34">
</dataflow>
<dataflow id="134" from="ret_V" to="p_Result_8" fromId="33" toId="34">
</dataflow>
<dataflow id="136" from="StgValue_135" to="p_Result_8" fromId="135" toId="34">
</dataflow>
<dataflow id="137" from="sext_ln1192" to="p_Val2_20" fromId="32" toId="35">
</dataflow>
<dataflow id="138" from="p_Val2_18" to="p_Val2_20" fromId="28" toId="35">
</dataflow>
<dataflow id="140" from="_ssdm_op_BitSelect.i1.i14.i32" to="p_Result_9" fromId="139" toId="36">
</dataflow>
<dataflow id="141" from="p_Val2_20" to="p_Result_9" fromId="35" toId="36">
</dataflow>
<dataflow id="142" from="StgValue_84" to="p_Result_9" fromId="84" toId="36">
</dataflow>
<dataflow id="143" from="p_Result_9" to="xor_ln786_9" fromId="36" toId="37">
</dataflow>
<dataflow id="144" from="StgValue_93" to="xor_ln786_9" fromId="93" toId="37">
</dataflow>
<dataflow id="145" from="p_Result_8" to="underflow_3" fromId="34" toId="38">
</dataflow>
<dataflow id="146" from="xor_ln786_9" to="underflow_3" fromId="37" toId="38">
</dataflow>
<dataflow id="147" from="p_Result_8" to="xor_ln340_316" fromId="34" toId="39">
</dataflow>
<dataflow id="148" from="p_Result_9" to="xor_ln340_316" fromId="36" toId="39">
</dataflow>
<dataflow id="149" from="p_Result_8" to="xor_ln340_174" fromId="34" toId="40">
</dataflow>
<dataflow id="150" from="StgValue_93" to="xor_ln340_174" fromId="93" toId="40">
</dataflow>
<dataflow id="151" from="p_Result_9" to="or_ln340_444" fromId="36" toId="41">
</dataflow>
<dataflow id="152" from="xor_ln340_174" to="or_ln340_444" fromId="40" toId="41">
</dataflow>
<dataflow id="153" from="xor_ln340_316" to="select_ln340_492" fromId="39" toId="42">
</dataflow>
<dataflow id="154" from="StgValue_113" to="select_ln340_492" fromId="113" toId="42">
</dataflow>
<dataflow id="155" from="p_Val2_20" to="select_ln340_492" fromId="35" toId="42">
</dataflow>
<dataflow id="156" from="underflow_3" to="select_ln388_173" fromId="38" toId="43">
</dataflow>
<dataflow id="157" from="StgValue_117" to="select_ln388_173" fromId="117" toId="43">
</dataflow>
<dataflow id="158" from="p_Val2_20" to="select_ln388_173" fromId="35" toId="43">
</dataflow>
<dataflow id="159" from="or_ln340_444" to="select_ln340_525" fromId="41" toId="44">
</dataflow>
<dataflow id="160" from="select_ln340_492" to="select_ln340_525" fromId="42" toId="44">
</dataflow>
<dataflow id="161" from="select_ln388_173" to="select_ln340_525" fromId="43" toId="44">
</dataflow>
<dataflow id="162" from="select_ln340_525" to="ret_ln87" fromId="44" toId="45">
</dataflow>
</dataflows>


</stg>
