<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>AXI_REG</spirit:name>
  <spirit:version>2.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>s00_axi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s00_axi"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_BUSIF">s00_axi</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.FREQ_HZ">100000000</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s00_axi</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">65536</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>AXI_REG_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0406f22f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>AXI_REG_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0406f22f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>AXI_REG_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>216101cb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7b6ab9ee</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_utilityxitfiles</spirit:name>
        <spirit:displayName>Utility XIT/TTCL</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xit.util</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_utilityxitfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0ba8fa93</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>INPUT_REG</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) * spirit:decode(id(&apos;MODELPARAM_VALUE.DEFAULT_AMOUNT_OF_READ_REGISTERS&apos;))) - 1)">191</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>OUTPUT_REG</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) * spirit:decode(id(&apos;MODELPARAM_VALUE.DEFAULT_AMOUNT_OF_READ_WRITE_REGISTERS&apos;))) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>EXTRA_INPUT_REG</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) * spirit:decode(id(&apos;MODELPARAM_VALUE.AMOUNT_OF_READ_REGISTERS&apos;))) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.EXTRA_INPUT_REG" xilinx:dependency="$DEFAULT_AMOUNT_OF_READ_REGISTERS > 6">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>EXTRA_OUTPUT_REG</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) * spirit:decode(id(&apos;MODELPARAM_VALUE.AMOUNT_OF_READ_WRITE_REGISTERS&apos;))) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.EXTRA_OUTPUT_REG" xilinx:dependency="$DEFAULT_AMOUNT_OF_READ_WRITE_REGISTERS > 4">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>AMOUNT_OF_READ_WRITE_REGISTERS</spirit:name>
        <spirit:displayName>Amount Of Read Write Registers</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.AMOUNT_OF_READ_WRITE_REGISTERS">2</spirit:value>
        <spirit:vendorExtensions>
          <xilinx:parameterInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="MODELPARAM_ENABLEMENT.AMOUNT_OF_READ_WRITE_REGISTERS">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:parameterInfo>
        </spirit:vendorExtensions>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>AMOUNT_OF_READ_REGISTERS</spirit:name>
        <spirit:displayName>Amount Of Read Registers</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.AMOUNT_OF_READ_REGISTERS">2</spirit:value>
        <spirit:vendorExtensions>
          <xilinx:parameterInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="MODELPARAM_ENABLEMENT.AMOUNT_OF_READ_REGISTERS">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:parameterInfo>
        </spirit:vendorExtensions>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DEFAULT_AMOUNT_OF_READ_REGISTERS</spirit:name>
        <spirit:displayName>Default Amount Of Read Registers</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEFAULT_AMOUNT_OF_READ_REGISTERS">6</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DEFAULT_AMOUNT_OF_READ_WRITE_REGISTERS</spirit:name>
        <spirit:displayName>Default Amount Of Read Write Registers</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEFAULT_AMOUNT_OF_READ_WRITE_REGISTERS">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_1949b140</spirit:name>
      <spirit:enumeration>4</spirit:enumeration>
      <spirit:enumeration>7</spirit:enumeration>
      <spirit:enumeration>19</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_c0305521</spirit:name>
      <spirit:enumeration>6</spirit:enumeration>
      <spirit:enumeration>12</spirit:enumeration>
      <spirit:enumeration>28</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sources_1/new/AXI_REG.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/AXI_REG_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_37f1bd99</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sources_1/new/AXI_REG.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/AXI_REG_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim_1/new/AXI_REG_tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/AXI_REG_v2_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_7b6ab9ee</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_utilityxitfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>gui/AXI_REG_wrapper_v2_0.gtcl</spirit:name>
        <spirit:userFileType>GTCL</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AXI_REG_v2_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>AMOUNT_OF_READ_WRITE_REGISTERS</spirit:name>
      <spirit:displayName>Amount Of Read Write Registers</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.AMOUNT_OF_READ_WRITE_REGISTERS">2</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.AMOUNT_OF_READ_WRITE_REGISTERS">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>AMOUNT_OF_READ_REGISTERS</spirit:name>
      <spirit:displayName>Amount Of Read Registers</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.AMOUNT_OF_READ_REGISTERS">2</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.AMOUNT_OF_READ_REGISTERS">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH">16</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DEFAULT_AMOUNT_OF_READ_REGISTERS</spirit:name>
      <spirit:displayName>Default Amount Of Read Registers</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DEFAULT_AMOUNT_OF_READ_REGISTERS" spirit:choiceRef="choice_list_c0305521">6</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DEFAULT_AMOUNT_OF_READ_WRITE_REGISTERS</spirit:name>
      <spirit:displayName>Default Amount Of Read Write Registers</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DEFAULT_AMOUNT_OF_READ_WRITE_REGISTERS" spirit:choiceRef="choice_list_1949b140">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">AXI_REG_wrapper_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AXI_REG_v2_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>11</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2023-12-17T15:41:53Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bcdd1ba_ARCHIVE_LOCATION">c:/users/vince/documents/school/master/randd/km-dfx_rp/axi_reg/axi_reg.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ef0ab78_ARCHIVE_LOCATION">c:/users/vince/documents/school/master/randd/km-dfx_rp/axi_reg/axi_reg.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c22471a_ARCHIVE_LOCATION">c:/users/vince/documents/school/master/randd/km-dfx_rp/axi_reg/axi_reg.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d8a9aad_ARCHIVE_LOCATION">c:/users/vince/documents/school/master/randd/km-dfx_rp/axi_reg/axi_reg.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2488b25_ARCHIVE_LOCATION">c:/users/vince/documents/school/master/randd/km-dfx_rp/axi_reg/axi_reg.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@300c2e26_ARCHIVE_LOCATION">c:/users/vince/documents/school/master/randd/km-dfx_rp/axi_reg/axi_reg.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b07ea1e_ARCHIVE_LOCATION">c:/users/vince/documents/school/master/randd/km-dfx_rp/axi_reg/axi_reg.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68ec5c67_ARCHIVE_LOCATION">c:/users/vince/documents/school/master/randd/km-dfx_rp/axi_reg/axi_reg.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d0d1f05_ARCHIVE_LOCATION">c:/users/vince/documents/school/master/randd/km-dfx_rp/axi_reg/axi_reg.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@482cf494_ARCHIVE_LOCATION">c:/users/vince/documents/school/master/randd/km-dfx_rp/axi_reg/axi_reg.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29400001_ARCHIVE_LOCATION">c:/users/vince/documents/school/master/randd/km-dfx_rp/axi_reg/axi_reg.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7912d09d_ARCHIVE_LOCATION">c:/users/vince/documents/school/master/randd/km-dfx_rp/axi_reg/axi_reg.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2103805d_ARCHIVE_LOCATION">c:/users/vince/documents/school/master/randd/km-dfx_rp/axi_reg/axi_reg.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@536b341a_ARCHIVE_LOCATION">c:/users/vince/documents/school/master/randd/km-dfx_rp/axi_reg/axi_reg.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39d4b696_ARCHIVE_LOCATION">c:/users/vince/documents/school/master/randd/km-dfx_rp/axi_reg/axi_reg.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d896b79_ARCHIVE_LOCATION">c:/users/vince/documents/school/master/randd/km-dfx_rp/axi_reg/axi_reg.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18cabe09_ARCHIVE_LOCATION">c:/users/vince/documents/school/master/randd/km-dfx_rp/axi_reg/axi_reg.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2de14220_ARCHIVE_LOCATION">c:/users/vince/documents/school/master/randd/km-dfx_rp/axi_reg/axi_reg.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@159b798a_ARCHIVE_LOCATION">c:/users/vince/documents/school/master/randd/km-dfx_rp/axi_reg/axi_reg.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fd192f1_ARCHIVE_LOCATION">c:/users/vince/documents/school/master/randd/km-dfx_rp/axi_reg/axi_reg.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4009f08e_ARCHIVE_LOCATION">c:/users/vince/documents/school/master/randd/km-dfx_rp/axi_reg/axi_reg.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@673ce1c5_ARCHIVE_LOCATION">c:/users/vince/documents/school/master/randd/km-dfx_rp/axi_reg/axi_reg.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@128eb599_ARCHIVE_LOCATION">c:/users/vince/documents/school/master/randd/km-dfx_rp/axi_reg/axi_reg.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37ec2f4c_ARCHIVE_LOCATION">c:/users/vince/documents/school/master/randd/km-dfx_rp/axi_reg/axi_reg.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a6d750a_ARCHIVE_LOCATION">c:/users/vince/documents/school/master/randd/km-dfx_rp/axi_reg/axi_reg.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1695e0a7_ARCHIVE_LOCATION">c:/users/vince/documents/school/master/randd/km-dfx_rp/axi_reg/axi_reg.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9932e53_ARCHIVE_LOCATION">c:/users/vince/documents/school/master/randd/km-dfx_rp/axi_reg/axi_reg.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39f8b83b_ARCHIVE_LOCATION">c:/users/vince/documents/school/master/randd/km-dfx_rp/axi_reg/axi_reg.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11eabeee_ARCHIVE_LOCATION">c:/users/vince/documents/school/master/randd/km-dfx_rp/axi_reg/axi_reg.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a69abb0_ARCHIVE_LOCATION">c:/users/vince/documents/school/master/randd/km-dfx_rp/axi_reg/axi_reg.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aeae5ab_ARCHIVE_LOCATION">c:/users/vince/documents/school/master/randd/km-dfx_rp/axi_reg/axi_reg.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37eaf8d0_ARCHIVE_LOCATION">c:/users/vince/documents/school/master/randd/km-dfx_rp/axi_reg/axi_reg.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41eb7411_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5838c454_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bc61e28_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@557bb244_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62d83b41_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29555436_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d779a0_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25ddbce4_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d4d37f8_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32b5a528_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bfa989d_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37ff08bf_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23e5781f_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a19c357_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2585fc06_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7458ae52_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4494d8af_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@603327ed_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b25e46d_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@201df29c_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f64557a_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6552f6e4_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e5b96a1_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19407c3_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b3c45ea_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cb94cbf_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d24ff1e_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68ae5ca9_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f00e884_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a97d835_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66ce1e22_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fcbc40e_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27127b5a_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@313fa783_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4daa818_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4295073_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d57f685_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5649e53e_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ca5e8b_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f928aea_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f48d46a_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34bff16d_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18cc6ca9_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67e83df8_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c0d3d3b_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20ab65ac_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40cf5818_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a77ec86_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79b6b9f8_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1524c601_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68d59053_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b865e9d_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16a996a2_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/KM-DFX_RP/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cd360e8_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/final/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c0827f0_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/final/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41b86935_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/final/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35a770b1_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/final/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@641a965b_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/final/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@740f1509_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/final/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d11f20_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/final/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16839a88_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/final/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3444a37a_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/final/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52dc0cf1_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/final/AXI_REG/AXI_REG.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b8937e_ARCHIVE_LOCATION">c:/Users/vince/Documents/School/Master/RandD/final/AXI_REG/AXI_REG.srcs</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="ca425860"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="5ffe3dbf"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="f951208b"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="084a1756"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="2a160255"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="d14cc7c5"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
