sim_seconds                                  0.000558                       # Number of seconds simulated
sim_ticks                                   557821000                       # Number of ticks simulated
final_tick                               3087462716500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               16036628                       # Simulator instruction rate (inst/s)
host_op_rate                                 18278937                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               89662055                       # Simulator tick rate (ticks/s)
host_mem_usage                                2603936                       # Number of bytes of host memory used
host_seconds                                     6.22                       # Real time elapsed on the host
sim_insts                                    99769541                       # Number of instructions simulated
sim_ops                                     113719911                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.pim_sys6.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys6.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys6.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys6.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys6.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys6.pim_memory.bytes_read::system.pim_sys6.cpu.inst      2099080                       # Number of bytes read from this memory
system.pim_sys6.pim_memory.bytes_read::system.pim_sys6.cpu.data      1103768                       # Number of bytes read from this memory
system.pim_sys6.pim_memory.bytes_read::system.cpu0.data         1568                       # Number of bytes read from this memory
system.pim_sys6.pim_memory.bytes_read::system.cpu1.data         1588                       # Number of bytes read from this memory
system.pim_sys6.pim_memory.bytes_read::system.cpu2.data         1588                       # Number of bytes read from this memory
system.pim_sys6.pim_memory.bytes_read::system.cpu3.data         1592                       # Number of bytes read from this memory
system.pim_sys6.pim_memory.bytes_read::system.cpu4.data         1578                       # Number of bytes read from this memory
system.pim_sys6.pim_memory.bytes_read::system.cpu5.data         1584                       # Number of bytes read from this memory
system.pim_sys6.pim_memory.bytes_read::total      3212346                       # Number of bytes read from this memory
system.pim_sys6.pim_memory.bytes_inst_read::system.pim_sys6.cpu.inst      2099080                       # Number of instructions bytes read from this memory
system.pim_sys6.pim_memory.bytes_inst_read::total      2099080                       # Number of instructions bytes read from this memory
system.pim_sys6.pim_memory.bytes_written::system.pim_sys6.cpu.data        38644                       # Number of bytes written to this memory
system.pim_sys6.pim_memory.bytes_written::system.cpu0.data          346                       # Number of bytes written to this memory
system.pim_sys6.pim_memory.bytes_written::system.cpu1.data          338                       # Number of bytes written to this memory
system.pim_sys6.pim_memory.bytes_written::system.cpu2.data          342                       # Number of bytes written to this memory
system.pim_sys6.pim_memory.bytes_written::system.cpu3.data          342                       # Number of bytes written to this memory
system.pim_sys6.pim_memory.bytes_written::system.cpu4.data          344                       # Number of bytes written to this memory
system.pim_sys6.pim_memory.bytes_written::system.cpu5.data          344                       # Number of bytes written to this memory
system.pim_sys6.pim_memory.bytes_written::total        40700                       # Number of bytes written to this memory
system.pim_sys6.pim_memory.num_reads::system.pim_sys6.cpu.inst       524770                       # Number of read requests responded to by this memory
system.pim_sys6.pim_memory.num_reads::system.pim_sys6.cpu.data       280822                       # Number of read requests responded to by this memory
system.pim_sys6.pim_memory.num_reads::system.cpu0.data          613                       # Number of read requests responded to by this memory
system.pim_sys6.pim_memory.num_reads::system.cpu1.data          625                       # Number of read requests responded to by this memory
system.pim_sys6.pim_memory.num_reads::system.cpu2.data          623                       # Number of read requests responded to by this memory
system.pim_sys6.pim_memory.num_reads::system.cpu3.data          625                       # Number of read requests responded to by this memory
system.pim_sys6.pim_memory.num_reads::system.cpu4.data          619                       # Number of read requests responded to by this memory
system.pim_sys6.pim_memory.num_reads::system.cpu5.data          620                       # Number of read requests responded to by this memory
system.pim_sys6.pim_memory.num_reads::total       809317                       # Number of read requests responded to by this memory
system.pim_sys6.pim_memory.num_writes::system.pim_sys6.cpu.data        12357                       # Number of write requests responded to by this memory
system.pim_sys6.pim_memory.num_writes::system.cpu0.data          173                       # Number of write requests responded to by this memory
system.pim_sys6.pim_memory.num_writes::system.cpu1.data          169                       # Number of write requests responded to by this memory
system.pim_sys6.pim_memory.num_writes::system.cpu2.data          171                       # Number of write requests responded to by this memory
system.pim_sys6.pim_memory.num_writes::system.cpu3.data          171                       # Number of write requests responded to by this memory
system.pim_sys6.pim_memory.num_writes::system.cpu4.data          172                       # Number of write requests responded to by this memory
system.pim_sys6.pim_memory.num_writes::system.cpu5.data          172                       # Number of write requests responded to by this memory
system.pim_sys6.pim_memory.num_writes::total        13385                       # Number of write requests responded to by this memory
system.pim_sys6.pim_memory.bw_read::system.pim_sys6.cpu.inst   3762999242                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_read::system.pim_sys6.cpu.data   1978713602                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_read::system.cpu0.data      2810938                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_read::system.cpu1.data      2846791                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_read::system.cpu2.data      2846791                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_read::system.cpu3.data      2853962                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_read::system.cpu4.data      2828864                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_read::system.cpu5.data      2839621                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_read::total   5758739811                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_inst_read::system.pim_sys6.cpu.inst   3762999242                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_inst_read::total   3762999242                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_write::system.pim_sys6.cpu.data     69276703                       # Write bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_write::system.cpu0.data       620271                       # Write bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_write::system.cpu1.data       605929                       # Write bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_write::system.cpu2.data       613100                       # Write bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_write::system.cpu3.data       613100                       # Write bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_write::system.cpu4.data       616685                       # Write bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_write::system.cpu5.data       616685                       # Write bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_write::total     72962474                       # Write bandwidth from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_total::system.pim_sys6.cpu.inst   3762999242                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_total::system.pim_sys6.cpu.data   2047990305                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_total::system.cpu0.data      3431208                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_total::system.cpu1.data      3452720                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_total::system.cpu2.data      3459891                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_total::system.cpu3.data      3467062                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_total::system.cpu4.data      3445550                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_total::system.cpu5.data      3456306                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys6.pim_memory.bw_total::total   5831702284                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls1.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls1.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls1.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls1.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls1.bytes_written::system.pim_sys1.cpu.data         4096                       # Number of bytes written to this memory
system.pim_vault_ctrls1.bytes_written::total         4096                       # Number of bytes written to this memory
system.pim_vault_ctrls1.num_writes::system.pim_sys1.cpu.data         1024                       # Number of write requests responded to by this memory
system.pim_vault_ctrls1.num_writes::total         1024                       # Number of write requests responded to by this memory
system.pim_vault_ctrls1.bw_write::system.pim_sys1.cpu.data      7342857                       # Write bandwidth from this memory (bytes/s)
system.pim_vault_ctrls1.bw_write::total       7342857                       # Write bandwidth from this memory (bytes/s)
system.pim_vault_ctrls1.bw_total::system.pim_sys1.cpu.data      7342857                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls1.bw_total::total       7342857                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls1.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls1.writeReqs                1024                       # Number of write requests accepted
system.pim_vault_ctrls1.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls1.writeBursts              1024                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls1.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls1.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls1.bytesWritten             4032                       # Total number of bytes written to DRAM
system.pim_vault_ctrls1.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls1.bytesWrittenSys          4096                       # Total written bytes from the system interface side
system.pim_vault_ctrls1.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls1.mergedWrBursts            895                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls1.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::0           16                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::1           21                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::2           16                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::3           16                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::4            9                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::5            8                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::6           24                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::7           16                       # Per bank write bursts
system.pim_vault_ctrls1.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls1.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls1.totGap             5140054500                       # Total gap between requests
system.pim_vault_ctrls1.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls1.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls1.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls1.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls1.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls1.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls1.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls1.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls1.writePktSize::2          1024                       # Write request sizes (log2)
system.pim_vault_ctrls1.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls1.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls1.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls1.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::15               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::16               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::17               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::18               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::19               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::20               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::21               8                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::22               8                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::23               8                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::24               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::25               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::26               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::27               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::28               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::29               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::30               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::31               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::32               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.bytesPerActivate::samples           23                       # Bytes accessed per row activation
system.pim_vault_ctrls1.bytesPerActivate::mean   175.304348                       # Bytes accessed per row activation
system.pim_vault_ctrls1.bytesPerActivate::gmean   136.100569                       # Bytes accessed per row activation
system.pim_vault_ctrls1.bytesPerActivate::stdev    96.902216                       # Bytes accessed per row activation
system.pim_vault_ctrls1.bytesPerActivate::32-63            4     17.39%     17.39% # Bytes accessed per row activation
system.pim_vault_ctrls1.bytesPerActivate::64-95            3     13.04%     30.43% # Bytes accessed per row activation
system.pim_vault_ctrls1.bytesPerActivate::96-127            1      4.35%     34.78% # Bytes accessed per row activation
system.pim_vault_ctrls1.bytesPerActivate::160-191            2      8.70%     43.48% # Bytes accessed per row activation
system.pim_vault_ctrls1.bytesPerActivate::224-255            1      4.35%     47.83% # Bytes accessed per row activation
system.pim_vault_ctrls1.bytesPerActivate::256-287           12     52.17%    100.00% # Bytes accessed per row activation
system.pim_vault_ctrls1.bytesPerActivate::total           23                       # Bytes accessed per row activation
system.pim_vault_ctrls1.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.pim_vault_ctrls1.rdPerTurnAround::mean   122.428571                       # Reads before turning the bus around for writes
system.pim_vault_ctrls1.rdPerTurnAround::stdev   323.915553                       # Reads before turning the bus around for writes
system.pim_vault_ctrls1.rdPerTurnAround::0-15            6     85.71%     85.71% # Reads before turning the bus around for writes
system.pim_vault_ctrls1.rdPerTurnAround::848-863            1     14.29%    100.00% # Reads before turning the bus around for writes
system.pim_vault_ctrls1.rdPerTurnAround::total            7                       # Reads before turning the bus around for writes
system.pim_vault_ctrls1.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.pim_vault_ctrls1.wrPerTurnAround::mean           18                       # Writes before turning the bus around for reads
system.pim_vault_ctrls1.wrPerTurnAround::gmean    18.000000                       # Writes before turning the bus around for reads
system.pim_vault_ctrls1.wrPerTurnAround::18            7    100.00%    100.00% # Writes before turning the bus around for reads
system.pim_vault_ctrls1.wrPerTurnAround::total            7                       # Writes before turning the bus around for reads
system.pim_vault_ctrls1.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls1.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls1.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls1.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls1.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls1.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls1.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls1.avgWrBW                  7.23                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls1.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls1.avgWrBWSys               7.34                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls1.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls1.busUtil                  0.07                       # Data bus utilization in percentage
system.pim_vault_ctrls1.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls1.busUtilWrite             0.07                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls1.avgRdQLen                1.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls1.avgWrQLen               23.22                       # Average write queue length when enqueuing
system.pim_vault_ctrls1.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls1.writeRowHits              103                       # Number of row buffer hits during writes
system.pim_vault_ctrls1.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls1.writeRowHitRate         79.84                       # Row buffer hit rate for writes
system.pim_vault_ctrls1.avgGap             5019584.47                       # Average gap between requests
system.pim_vault_ctrls1.pageHitRate             79.84                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls1.memoryStateTime::IDLE    504095967                       # Time in different power states
system.pim_vault_ctrls1.memoryStateTime::REF     48983400                       # Time in different power states
system.pim_vault_ctrls1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls1.memoryStateTime::ACT      4389360                       # Time in different power states
system.pim_vault_ctrls1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls1.actEnergy::0     73785.600000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls1.actEnergy::1     83462.400000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls1.actEnergy::2     85881.600000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls1.actEnergy::3     45964.800000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls1.preEnergy::0            49776                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls1.preEnergy::1     56304.000000                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls1.preEnergy::2            57936                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls1.preEnergy::3     31008.000000                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls1.readEnergy::0    107827.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls1.readEnergy::1    127795.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls1.readEnergy::2    127795.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls1.readEnergy::3    64396.800000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls1.writeEnergy::0   26542.080000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls1.writeEnergy::1   26956.800000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls1.writeEnergy::2   20321.280000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls1.writeEnergy::3   23224.320000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls1.refreshEnergy::0 2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls1.refreshEnergy::1 2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls1.refreshEnergy::2 2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls1.refreshEnergy::3 2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls1.actBackEnergy::0 734742129.600000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls1.actBackEnergy::1 735993302.400000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls1.actBackEnergy::2 735446321.280000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls1.actBackEnergy::3 732930459.840000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls1.preBackEnergy::0   8112431856                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls1.preBackEnergy::1   8111334336                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls1.preBackEnergy::2   8111814144                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls1.preBackEnergy::3   8114021040                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls1.totalEnergy::0   11361770708.160000                       # Total energy per rank (pJ)
system.pim_vault_ctrls1.totalEnergy::1   11361960948.480000                       # Total energy per rank (pJ)
system.pim_vault_ctrls1.totalEnergy::2   11361891191.040001                       # Total energy per rank (pJ)
system.pim_vault_ctrls1.totalEnergy::3   11361454885.440001                       # Total energy per rank (pJ)
system.pim_vault_ctrls1.averagePower::0     77.847518                       # Core power per rank (mW)
system.pim_vault_ctrls1.averagePower::1     77.848822                       # Core power per rank (mW)
system.pim_vault_ctrls1.averagePower::2     77.848344                       # Core power per rank (mW)
system.pim_vault_ctrls1.averagePower::3     77.845355                       # Core power per rank (mW)
system.mem_ctrls5.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls5.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls5.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls5.atomic_min_count                  0                       # atomic min count
system.mem_ctrls5.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls5.bytes_read::system.cpu1.data          256                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_read::system.cpu2.data          256                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_read::system.cpu3.data          256                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_read::system.cpu5.data          512                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_read::total              1280                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_written::writebacks          768                       # Number of bytes written to this memory
system.mem_ctrls5.bytes_written::total            768                       # Number of bytes written to this memory
system.mem_ctrls5.num_reads::system.cpu1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_reads::system.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_reads::system.cpu3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_reads::system.cpu5.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_reads::total                  5                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_writes::writebacks            3                       # Number of write requests responded to by this memory
system.mem_ctrls5.num_writes::total                 3                       # Number of write requests responded to by this memory
system.mem_ctrls5.bw_read::system.cpu1.data       458929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_read::system.cpu2.data       458929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_read::system.cpu3.data       458929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_read::system.cpu5.data       917857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_read::total              2294643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_write::writebacks        1376786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_write::total             1376786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_total::writebacks        1376786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::system.cpu1.data       458929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::system.cpu2.data       458929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::system.cpu3.data       458929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::system.cpu5.data       917857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::total             3671429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.readReqs                          5                       # Number of read requests accepted
system.mem_ctrls5.writeReqs                         3                       # Number of write requests accepted
system.mem_ctrls5.readBursts                       40                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls5.writeBursts                      24                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls5.bytesReadDRAM                  1280                       # Total number of bytes read from DRAM
system.mem_ctrls5.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls5.bytesWritten                    768                       # Total number of bytes written to DRAM
system.mem_ctrls5.bytesReadSys                   1280                       # Total read bytes from the system interface side
system.mem_ctrls5.bytesWrittenSys                 768                       # Total written bytes from the system interface side
system.mem_ctrls5.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls5.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls5.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls5.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::5               16                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::7               24                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::3               15                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::4                1                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::5                8                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls5.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls5.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls5.totGap                    733932000                       # Total gap between requests
system.mem_ctrls5.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls5.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls5.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls5.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls5.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls5.readPktSize::5                   40                       # Read request sizes (log2)
system.mem_ctrls5.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls5.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls5.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls5.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls5.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls5.writePktSize::5                  24                       # Write request sizes (log2)
system.mem_ctrls5.rdQLenPdf::0                      5                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::1                      5                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::2                      5                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::3                      5                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::4                      5                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::5                      5                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::6                      5                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::7                      5                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.bytesPerActivate::samples           10                       # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::mean   204.800000                       # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::gmean   177.469163                       # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::stdev    81.514552                       # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::32-63            1     10.00%     10.00% # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::96-127            1     10.00%     20.00% # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::160-191            1     10.00%     30.00% # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::224-255            1     10.00%     40.00% # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::256-287            6     60.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::total           10                       # Bytes accessed per row activation
system.mem_ctrls5.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::mean            48                       # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::gmean    48.000000                       # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::stdev          0                       # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::48               1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::total            1                       # Reads before turning the bus around for writes
system.mem_ctrls5.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls5.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls5.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls5.wrPerTurnAround::stdev          0                       # Writes before turning the bus around for reads
system.mem_ctrls5.wrPerTurnAround::24               1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls5.wrPerTurnAround::total            1                       # Writes before turning the bus around for reads
system.mem_ctrls5.totQLat                      998000                       # Total ticks spent queuing
system.mem_ctrls5.totMemAccLat                1676000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls5.totBusLat                    128000                       # Total ticks spent in databus transfers
system.mem_ctrls5.avgQLat                    24950.00                       # Average queueing delay per DRAM burst
system.mem_ctrls5.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls5.avgMemAccLat               41900.00                       # Average memory access latency per DRAM burst
system.mem_ctrls5.avgRdBW                        2.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls5.avgWrBW                        1.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls5.avgRdBWSys                     2.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls5.avgWrBWSys                     1.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls5.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls5.busUtil                        0.04                       # Data bus utilization in percentage
system.mem_ctrls5.busUtilRead                    0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls5.busUtilWrite                   0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls5.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls5.avgWrQLen                     38.52                       # Average write queue length when enqueuing
system.mem_ctrls5.readRowHits                      35                       # Number of row buffer hits during reads
system.mem_ctrls5.writeRowHits                     19                       # Number of row buffer hits during writes
system.mem_ctrls5.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls5.writeRowHitRate               79.17                       # Row buffer hit rate for writes
system.mem_ctrls5.avgGap                  91741500.00                       # Average gap between requests
system.mem_ctrls5.pageHitRate                   84.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls5.memoryStateTime::IDLE     507196806                       # Time in different power states
system.mem_ctrls5.memoryStateTime::REF       48983400                       # Time in different power states
system.mem_ctrls5.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls5.memoryStateTime::ACT        1288521                       # Time in different power states
system.mem_ctrls5.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls5.actEnergy::0           1352937.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls5.actEnergy::1           1417651.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls5.actEnergy::2           1329350.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls5.actEnergy::3           1334188.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls5.preEnergy::0                 912696                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls5.preEnergy::1                 956352                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls5.preEnergy::2           896784.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls5.preEnergy::3                 900048                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls5.readEnergy::0               5169216                       # Energy for read commands per rank (pJ)
system.mem_ctrls5.readEnergy::1          5467737.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls5.readEnergy::2          5060390.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls5.readEnergy::3               4994496                       # Energy for read commands per rank (pJ)
system.mem_ctrls5.writeEnergy::0              2322432                       # Energy for write commands per rank (pJ)
system.mem_ctrls5.writeEnergy::1         2428600.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls5.writeEnergy::2         2259809.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls5.writeEnergy::3         2279301.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls5.refreshEnergy::0       2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls5.refreshEnergy::1       2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls5.refreshEnergy::2       2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls5.refreshEnergy::3       2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls5.actBackEnergy::0       744365626.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls5.actBackEnergy::1       745413076.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls5.actBackEnergy::2       745277863.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls5.actBackEnergy::3       745465881.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls5.preBackEnergy::0       8103990192.000001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls5.preBackEnergy::1         8103071376                       # Energy for precharge background per rank (pJ)
system.mem_ctrls5.preBackEnergy::2         8103189984                       # Energy for precharge background per rank (pJ)
system.mem_ctrls5.preBackEnergy::3         8103025056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls5.totalEnergy::0         11372451891.840000                       # Total energy per rank (pJ)
system.mem_ctrls5.totalEnergy::1         11373093585.599998                       # Total energy per rank (pJ)
system.mem_ctrls5.totalEnergy::2         11372352973.440001                       # Total energy per rank (pJ)
system.mem_ctrls5.totalEnergy::3         11372337763.200001                       # Total energy per rank (pJ)
system.mem_ctrls5.averagePower::0           77.920703                       # Core power per rank (mW)
system.mem_ctrls5.averagePower::1           77.925099                       # Core power per rank (mW)
system.mem_ctrls5.averagePower::2           77.920025                       # Core power per rank (mW)
system.mem_ctrls5.averagePower::3           77.919921                       # Core power per rank (mW)
system.pim_vault_ctrls0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls0.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls0.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls0.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls0.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls0.bytes_read::system.pim_sys0.cpu.data         4092                       # Number of bytes read from this memory
system.pim_vault_ctrls0.bytes_read::total         4092                       # Number of bytes read from this memory
system.pim_vault_ctrls0.bytes_written::system.pim_sys0.cpu.data         4096                       # Number of bytes written to this memory
system.pim_vault_ctrls0.bytes_written::total         4096                       # Number of bytes written to this memory
system.pim_vault_ctrls0.num_reads::system.pim_sys0.cpu.data         1023                       # Number of read requests responded to by this memory
system.pim_vault_ctrls0.num_reads::total         1023                       # Number of read requests responded to by this memory
system.pim_vault_ctrls0.num_writes::system.pim_sys0.cpu.data         1024                       # Number of write requests responded to by this memory
system.pim_vault_ctrls0.num_writes::total         1024                       # Number of write requests responded to by this memory
system.pim_vault_ctrls0.bw_read::system.pim_sys0.cpu.data      7335687                       # Total read bandwidth from this memory (bytes/s)
system.pim_vault_ctrls0.bw_read::total        7335687                       # Total read bandwidth from this memory (bytes/s)
system.pim_vault_ctrls0.bw_write::system.pim_sys0.cpu.data      7342857                       # Write bandwidth from this memory (bytes/s)
system.pim_vault_ctrls0.bw_write::total       7342857                       # Write bandwidth from this memory (bytes/s)
system.pim_vault_ctrls0.bw_total::system.pim_sys0.cpu.data     14678544                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls0.bw_total::total      14678544                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls0.readReqs                 1023                       # Number of read requests accepted
system.pim_vault_ctrls0.writeReqs                1024                       # Number of write requests accepted
system.pim_vault_ctrls0.readBursts               1023                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls0.writeBursts              1024                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls0.bytesReadDRAM           26656                       # Total number of bytes read from DRAM
system.pim_vault_ctrls0.bytesReadWrQ             6080                       # Total number of bytes read from write queue
system.pim_vault_ctrls0.bytesWritten             4032                       # Total number of bytes written to DRAM
system.pim_vault_ctrls0.bytesReadSys             4092                       # Total read bytes from the system interface side
system.pim_vault_ctrls0.bytesWrittenSys          4096                       # Total written bytes from the system interface side
system.pim_vault_ctrls0.servicedByWrQ             190                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls0.mergedWrBursts            895                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls0.perBankRdBursts::0          128                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::1          128                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::2          128                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::3          128                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::4           72                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::5           64                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::6          121                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::7           64                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::0           16                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::1           21                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::2           16                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::3           16                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::4            9                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::5            8                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::6           24                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::7           16                       # Per bank write bursts
system.pim_vault_ctrls0.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls0.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls0.totGap             5800554500                       # Total gap between requests
system.pim_vault_ctrls0.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls0.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls0.readPktSize::2           1023                       # Read request sizes (log2)
system.pim_vault_ctrls0.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls0.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls0.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls0.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls0.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls0.writePktSize::2          1024                       # Write request sizes (log2)
system.pim_vault_ctrls0.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls0.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls0.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls0.rdQLenPdf::0              833                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::15               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::16               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::17               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::18               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::19               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::20               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::21               8                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::22               8                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::23               8                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::24               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::25               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::26               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::27               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::28               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::29               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::30               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::31               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::32               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.bytesPerActivate::samples          179                       # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::mean   171.441341                       # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::gmean   158.302620                       # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::stdev    51.280685                       # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::32-63           10      5.59%      5.59% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::64-95            7      3.91%      9.50% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::96-127            5      2.79%     12.29% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::128-159            9      5.03%     17.32% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::160-191           34     18.99%     36.31% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::192-223           96     53.63%     89.94% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::224-255            6      3.35%     93.30% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::256-287           12      6.70%    100.00% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::total          179                       # Bytes accessed per row activation
system.pim_vault_ctrls0.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::mean   122.428571                       # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::stdev   323.915553                       # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::0-15            6     85.71%     85.71% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::848-863            1     14.29%    100.00% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::total            7                       # Reads before turning the bus around for writes
system.pim_vault_ctrls0.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.pim_vault_ctrls0.wrPerTurnAround::mean           18                       # Writes before turning the bus around for reads
system.pim_vault_ctrls0.wrPerTurnAround::gmean    18.000000                       # Writes before turning the bus around for reads
system.pim_vault_ctrls0.wrPerTurnAround::18            7    100.00%    100.00% # Writes before turning the bus around for reads
system.pim_vault_ctrls0.wrPerTurnAround::total            7                       # Writes before turning the bus around for reads
system.pim_vault_ctrls0.totQLat               4088090                       # Total ticks spent queuing
system.pim_vault_ctrls0.totMemAccLat         18207440                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls0.totBusLat             2665600                       # Total ticks spent in databus transfers
system.pim_vault_ctrls0.avgQLat               4907.67                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls0.avgBusLat             3200.00                       # Average bus latency per DRAM burst
system.pim_vault_ctrls0.avgMemAccLat         21857.67                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls0.avgRdBW                 47.79                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls0.avgWrBW                  7.23                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls0.avgRdBWSys               7.34                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls0.avgWrBWSys               7.34                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls0.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls0.busUtil                  0.55                       # Data bus utilization in percentage
system.pim_vault_ctrls0.busUtilRead              0.48                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls0.busUtilWrite             0.07                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls0.avgRdQLen                1.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls0.avgWrQLen               24.11                       # Average write queue length when enqueuing
system.pim_vault_ctrls0.readRowHits               677                       # Number of row buffer hits during reads
system.pim_vault_ctrls0.writeRowHits              103                       # Number of row buffer hits during writes
system.pim_vault_ctrls0.readRowHitRate          81.27                       # Row buffer hit rate for reads
system.pim_vault_ctrls0.writeRowHitRate         79.84                       # Row buffer hit rate for writes
system.pim_vault_ctrls0.avgGap             2833685.64                       # Average gap between requests
system.pim_vault_ctrls0.pageHitRate             81.08                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls0.memoryStateTime::IDLE    385515609                       # Time in different power states
system.pim_vault_ctrls0.memoryStateTime::REF     48983400                       # Time in different power states
system.pim_vault_ctrls0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls0.memoryStateTime::ACT    122969718                       # Time in different power states
system.pim_vault_ctrls0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls0.actEnergy::0     104630.400000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls0.actEnergy::1     114307.200000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls0.actEnergy::2     101001.600000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls0.actEnergy::3     65923.200000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls0.preEnergy::0            70584                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls0.preEnergy::1            77112                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls0.preEnergy::2            68136                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls0.preEnergy::3            44472                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls0.readEnergy::0    235622.400000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls0.readEnergy::1    255590.400000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls0.readEnergy::2    195686.400000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls0.readEnergy::3    156748.800000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls0.writeEnergy::0   26542.080000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls0.writeEnergy::1   26956.800000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls0.writeEnergy::2   20321.280000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls0.writeEnergy::3   23224.320000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls0.refreshEnergy::0 2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls0.refreshEnergy::1 2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls0.refreshEnergy::2 2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls0.refreshEnergy::3 2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls0.actBackEnergy::0 737902483.200000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls0.actBackEnergy::1 738764542.080000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls0.actBackEnergy::2 737052189.120000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls0.actBackEnergy::3 734952582.720000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls0.preBackEnergy::0   8109659616                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls0.preBackEnergy::1   8108903424                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls0.preBackEnergy::2 8110405488.000001                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls0.preBackEnergy::3 8112247248.000001                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls0.totalEnergy::0   11362338269.760000                       # Total energy per rank (pJ)
system.pim_vault_ctrls0.totalEnergy::1   11362480724.160000                       # Total energy per rank (pJ)
system.pim_vault_ctrls0.totalEnergy::2   11362181614.080002                       # Total energy per rank (pJ)
system.pim_vault_ctrls0.totalEnergy::3   11361828990.720001                       # Total energy per rank (pJ)
system.pim_vault_ctrls0.averagePower::0     77.851407                       # Core power per rank (mW)
system.pim_vault_ctrls0.averagePower::1     77.852383                       # Core power per rank (mW)
system.pim_vault_ctrls0.averagePower::2     77.850334                       # Core power per rank (mW)
system.pim_vault_ctrls0.averagePower::3     77.847918                       # Core power per rank (mW)
system.mem_ctrls7.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls7.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls7.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls7.atomic_min_count                  0                       # atomic min count
system.mem_ctrls7.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls7.bytes_read::system.cpu7.inst          256                       # Number of bytes read from this memory
system.mem_ctrls7.bytes_read::total               256                       # Number of bytes read from this memory
system.mem_ctrls7.bytes_inst_read::system.cpu7.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls7.bytes_inst_read::total          256                       # Number of instructions bytes read from this memory
system.mem_ctrls7.bytes_written::writebacks         1536                       # Number of bytes written to this memory
system.mem_ctrls7.bytes_written::total           1536                       # Number of bytes written to this memory
system.mem_ctrls7.num_reads::system.cpu7.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls7.num_reads::total                  1                       # Number of read requests responded to by this memory
system.mem_ctrls7.num_writes::writebacks            6                       # Number of write requests responded to by this memory
system.mem_ctrls7.num_writes::total                 6                       # Number of write requests responded to by this memory
system.mem_ctrls7.bw_read::system.cpu7.inst       458929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_read::total               458929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_inst_read::system.cpu7.inst       458929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_inst_read::total          458929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_write::writebacks        2753571                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_write::total             2753571                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_total::writebacks        2753571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls7.bw_total::system.cpu7.inst       458929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls7.bw_total::total             3212500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls7.readReqs                          1                       # Number of read requests accepted
system.mem_ctrls7.writeReqs                         6                       # Number of write requests accepted
system.mem_ctrls7.readBursts                        8                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls7.writeBursts                      48                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls7.bytesReadDRAM                   256                       # Total number of bytes read from DRAM
system.mem_ctrls7.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls7.bytesWritten                   1536                       # Total number of bytes written to DRAM
system.mem_ctrls7.bytesReadSys                    256                       # Total read bytes from the system interface side
system.mem_ctrls7.bytesWrittenSys                1536                       # Total written bytes from the system interface side
system.mem_ctrls7.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls7.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls7.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls7.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::3                8                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::0               16                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::1                9                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::3               16                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::7                7                       # Per bank write bursts
system.mem_ctrls7.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls7.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls7.totGap                    717409000                       # Total gap between requests
system.mem_ctrls7.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls7.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls7.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls7.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls7.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls7.readPktSize::5                    8                       # Read request sizes (log2)
system.mem_ctrls7.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls7.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls7.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls7.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls7.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls7.writePktSize::5                  48                       # Write request sizes (log2)
system.mem_ctrls7.rdQLenPdf::0                      1                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::1                      1                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::2                      1                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::3                      1                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::15                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::16                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::17                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::18                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::19                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::20                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::21                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::22                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::23                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::24                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::25                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::26                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::27                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::28                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::29                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::30                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::31                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::32                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::33                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::36                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::37                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::38                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.bytesPerActivate::samples            9                       # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::mean   199.111111                       # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::gmean   156.554733                       # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::stdev    95.703245                       # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::32-63            2     22.22%     22.22% # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::224-255            2     22.22%     44.44% # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::256-287            5     55.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::total            9                       # Bytes accessed per row activation
system.mem_ctrls7.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::0                2    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::total            2                       # Reads before turning the bus around for writes
system.mem_ctrls7.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls7.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls7.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls7.wrPerTurnAround::24               2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls7.wrPerTurnAround::total            2                       # Writes before turning the bus around for reads
system.mem_ctrls7.totQLat                      199600                       # Total ticks spent queuing
system.mem_ctrls7.totMemAccLat                 335200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls7.totBusLat                     25600                       # Total ticks spent in databus transfers
system.mem_ctrls7.avgQLat                    24950.00                       # Average queueing delay per DRAM burst
system.mem_ctrls7.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls7.avgMemAccLat               41900.00                       # Average memory access latency per DRAM burst
system.mem_ctrls7.avgRdBW                        0.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls7.avgWrBW                        2.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls7.avgRdBWSys                     0.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls7.avgWrBWSys                     2.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls7.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls7.busUtil                        0.03                       # Data bus utilization in percentage
system.mem_ctrls7.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls7.busUtilWrite                   0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls7.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls7.avgWrQLen                     38.44                       # Average write queue length when enqueuing
system.mem_ctrls7.readRowHits                       7                       # Number of row buffer hits during reads
system.mem_ctrls7.writeRowHits                     40                       # Number of row buffer hits during writes
system.mem_ctrls7.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls7.writeRowHitRate               83.33                       # Row buffer hit rate for writes
system.mem_ctrls7.avgGap                 102487000.00                       # Average gap between requests
system.mem_ctrls7.pageHitRate                   83.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls7.memoryStateTime::IDLE     507285186                       # Time in different power states
system.mem_ctrls7.memoryStateTime::REF       48983400                       # Time in different power states
system.mem_ctrls7.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls7.memoryStateTime::ACT        1200141                       # Time in different power states
system.mem_ctrls7.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls7.actEnergy::0           1386806.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls7.actEnergy::1           1437004.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls7.actEnergy::2           1325721.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls7.actEnergy::3           1346284.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls7.preEnergy::0           935544.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls7.preEnergy::1                 969408                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls7.preEnergy::2                 894336                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls7.preEnergy::3                 908208                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls7.readEnergy::0               5284032                       # Energy for read commands per rank (pJ)
system.mem_ctrls7.readEnergy::1          5488204.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls7.readEnergy::2          5077363.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls7.readEnergy::3               5096832                       # Energy for read commands per rank (pJ)
system.mem_ctrls7.writeEnergy::0         2412426.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls7.writeEnergy::1         2385469.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls7.writeEnergy::2         2256076.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls7.writeEnergy::3         2279301.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls7.refreshEnergy::0       2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls7.refreshEnergy::1       2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls7.refreshEnergy::2       2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls7.refreshEnergy::3       2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls7.actBackEnergy::0       745427413.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls7.actBackEnergy::1       746613961.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls7.actBackEnergy::2       744375859.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls7.actBackEnergy::3       745105276.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls7.preBackEnergy::0         8103058800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls7.preBackEnergy::1       8102017968.000001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls7.preBackEnergy::2         8103981216                       # Energy for precharge background per rank (pJ)
system.mem_ctrls7.preBackEnergy::3         8103341376                       # Energy for precharge background per rank (pJ)
system.mem_ctrls7.totalEnergy::0         11372843813.760000                       # Total energy per rank (pJ)
system.mem_ctrls7.totalEnergy::1         11373250808.639999                       # Total energy per rank (pJ)
system.mem_ctrls7.totalEnergy::2         11372249364.480000                       # Total energy per rank (pJ)
system.mem_ctrls7.totalEnergy::3         11372416070.400000                       # Total energy per rank (pJ)
system.mem_ctrls7.averagePower::0           77.923388                       # Core power per rank (mW)
system.mem_ctrls7.averagePower::1           77.926177                       # Core power per rank (mW)
system.mem_ctrls7.averagePower::2           77.919315                       # Core power per rank (mW)
system.mem_ctrls7.averagePower::3           77.920457                       # Core power per rank (mW)
system.mem_ctrls0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls0.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls0.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls0.atomic_min_count                  0                       # atomic min count
system.mem_ctrls0.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls0.bytes_read::system.cpu7.inst          256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total               512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::system.cpu7.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total          256                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks         1280                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total           1280                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::system.cpu7.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                  2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks            5                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total                 5                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::system.cpu7.inst       458929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::system.cpu7.data       458929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total               917857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::system.cpu7.inst       458929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total          458929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks        2294643                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             2294643                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks        2294643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::system.cpu7.inst       458929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::system.cpu7.data       458929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             3212500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          2                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         5                       # Number of write requests accepted
system.mem_ctrls0.readBursts                       16                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                      40                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                   512                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                    768                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                    512                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                1280                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs           26                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                8                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                9                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                7                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                    715389000                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                   16                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                  40                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples            6                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   213.333333                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   177.035207                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    89.752252                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::32-63            1     16.67%     16.67% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::224-255            1     16.67%     33.33% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-287            4     66.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total            6                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev          0                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0                1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total            1                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev          0                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total            1                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                      425992                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                 697192                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                     51200                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    26624.50                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               43574.50                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        1.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     2.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.02                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     33.45                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                      14                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                     20                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               50.00                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                 102198428.57                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   60.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.memoryStateTime::IDLE     507659844                       # Time in different power states
system.mem_ctrls0.memoryStateTime::REF       48983400                       # Time in different power states
system.mem_ctrls0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.memoryStateTime::ACT         825483                       # Time in different power states
system.mem_ctrls0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.actEnergy::0           1558569.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.actEnergy::1           1364428.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.actEnergy::2           1559779.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.actEnergy::3           1499299.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.preEnergy::0                1051416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.preEnergy::1                 920448                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.preEnergy::2                1052232                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.preEnergy::3                1011432                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.readEnergy::0          5911526.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.readEnergy::1          5196172.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.readEnergy::2               5923008                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.readEnergy::3          5694374.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.writeEnergy::0         2703974.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.writeEnergy::1         2315796.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.writeEnergy::2         2680750.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.writeEnergy::3         2535183.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.refreshEnergy::0       2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.refreshEnergy::1       2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.refreshEnergy::2       2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.refreshEnergy::3       2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.actBackEnergy::0       747151640.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls0.actBackEnergy::1       745423583.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls0.actBackEnergy::2       747132215.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls0.actBackEnergy::3       746837985.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls0.preBackEnergy::0         8101546320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.preBackEnergy::1         8103062160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.preBackEnergy::2         8101563360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.preBackEnergy::3         8101821456                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.totalEnergy::0         11374262238.719999                       # Total energy per rank (pJ)
system.mem_ctrls0.totalEnergy::1         11372621380.800001                       # Total energy per rank (pJ)
system.mem_ctrls0.totalEnergy::2          11374250136                       # Total energy per rank (pJ)
system.mem_ctrls0.totalEnergy::3         11373738522.240000                       # Total energy per rank (pJ)
system.mem_ctrls0.averagePower::0           77.933107                       # Core power per rank (mW)
system.mem_ctrls0.averagePower::1           77.921864                       # Core power per rank (mW)
system.mem_ctrls0.averagePower::2           77.933024                       # Core power per rank (mW)
system.mem_ctrls0.averagePower::3           77.929518                       # Core power per rank (mW)
system.pim_vault_ctrls4.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls4.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls4.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls4.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls4.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls4.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls4.writeReqs                   0                       # Number of write requests accepted
system.pim_vault_ctrls4.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls4.writeBursts                 0                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls4.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls4.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls4.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls4.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls4.bytesWrittenSys             0                       # Total written bytes from the system interface side
system.pim_vault_ctrls4.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls4.mergedWrBursts              0                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls4.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls4.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls4.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls4.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls4.totGap                      0                       # Total gap between requests
system.pim_vault_ctrls4.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls4.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls4.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls4.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls4.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls4.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls4.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls4.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls4.writePktSize::2             0                       # Write request sizes (log2)
system.pim_vault_ctrls4.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls4.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls4.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls4.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::21               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls4.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls4.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls4.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls4.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls4.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls4.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls4.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls4.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls4.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls4.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls4.busUtil                  0.00                       # Data bus utilization in percentage
system.pim_vault_ctrls4.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls4.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls4.avgRdQLen                1.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls4.avgWrQLen               21.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls4.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls4.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls4.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls4.writeRowHitRate           0                       # Row buffer hit rate for writes
system.pim_vault_ctrls4.avgGap                    0                       # Average gap between requests
system.pim_vault_ctrls4.pageHitRate               0                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls4.memoryStateTime::IDLE    508485327                       # Time in different power states
system.pim_vault_ctrls4.memoryStateTime::REF     48983400                       # Time in different power states
system.pim_vault_ctrls4.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls4.memoryStateTime::ACT            0                       # Time in different power states
system.pim_vault_ctrls4.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls4.actEnergy::0     41126.400000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls4.actEnergy::1     41731.200000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls4.actEnergy::2     43545.600000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls4.actEnergy::3     22377.600000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls4.preEnergy::0            27744                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls4.preEnergy::1     28152.000000                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls4.preEnergy::2            29376                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls4.preEnergy::3     15096.000000                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls4.readEnergy::0    107827.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls4.readEnergy::1    127795.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls4.readEnergy::2    127795.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls4.readEnergy::3    64396.800000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls4.writeEnergy::0   11197.440000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls4.writeEnergy::1   13685.760000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls4.writeEnergy::2   13271.040000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls4.writeEnergy::3    6635.520000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls4.refreshEnergy::0 2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls4.refreshEnergy::1 2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls4.refreshEnergy::2 2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls4.refreshEnergy::3 2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls4.actBackEnergy::0 733004879.040000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls4.actBackEnergy::1 733385511.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls4.actBackEnergy::2    733468248                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls4.actBackEnergy::3 731798959.680000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls4.preBackEnergy::0   8113955760                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls4.preBackEnergy::1 8113621872.000001                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls4.preBackEnergy::2   8113549296                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls4.preBackEnergy::3   8115013584                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls4.totalEnergy::0   11361487325.760000                       # Total energy per rank (pJ)
system.pim_vault_ctrls4.totalEnergy::1   11361557539.200001                       # Total energy per rank (pJ)
system.pim_vault_ctrls4.totalEnergy::2   11361570323.520000                       # Total energy per rank (pJ)
system.pim_vault_ctrls4.totalEnergy::3   11361259841.280001                       # Total energy per rank (pJ)
system.pim_vault_ctrls4.averagePower::0     77.845577                       # Core power per rank (mW)
system.pim_vault_ctrls4.averagePower::1     77.846058                       # Core power per rank (mW)
system.pim_vault_ctrls4.averagePower::2     77.846145                       # Core power per rank (mW)
system.pim_vault_ctrls4.averagePower::3     77.844018                       # Core power per rank (mW)
system.mem_ctrls6.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls6.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls6.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls6.atomic_min_count                  0                       # atomic min count
system.mem_ctrls6.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls6.bytes_read::system.cpu0.data          256                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_read::system.cpu2.data          256                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_read::system.cpu5.data          256                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_read::total               768                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_written::writebacks         1280                       # Number of bytes written to this memory
system.mem_ctrls6.bytes_written::total           1280                       # Number of bytes written to this memory
system.mem_ctrls6.num_reads::system.cpu0.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_reads::system.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_reads::system.cpu5.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_reads::total                  3                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_writes::writebacks            5                       # Number of write requests responded to by this memory
system.mem_ctrls6.num_writes::total                 5                       # Number of write requests responded to by this memory
system.mem_ctrls6.bw_read::system.cpu0.data       458929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_read::system.cpu2.data       458929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_read::system.cpu5.data       458929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_read::total              1376786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_write::writebacks        2294643                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_write::total             2294643                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_total::writebacks        2294643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::system.cpu0.data       458929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::system.cpu2.data       458929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::system.cpu5.data       458929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::total             3671429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.readReqs                          3                       # Number of read requests accepted
system.mem_ctrls6.writeReqs                         5                       # Number of write requests accepted
system.mem_ctrls6.readBursts                       24                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls6.writeBursts                      40                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls6.bytesReadDRAM                   768                       # Total number of bytes read from DRAM
system.mem_ctrls6.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls6.bytesWritten                   1536                       # Total number of bytes written to DRAM
system.mem_ctrls6.bytesReadSys                    768                       # Total read bytes from the system interface side
system.mem_ctrls6.bytesWrittenSys                1280                       # Total written bytes from the system interface side
system.mem_ctrls6.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls6.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls6.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls6.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::3               16                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::7                8                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::0                8                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::2                8                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::4                8                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::5               16                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::6                7                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::7                1                       # Per bank write bursts
system.mem_ctrls6.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls6.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls6.totGap                    734041000                       # Total gap between requests
system.mem_ctrls6.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls6.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls6.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls6.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls6.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls6.readPktSize::5                   24                       # Read request sizes (log2)
system.mem_ctrls6.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls6.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls6.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls6.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls6.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls6.writePktSize::5                  40                       # Write request sizes (log2)
system.mem_ctrls6.rdQLenPdf::0                      3                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::1                      3                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::2                      3                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::3                      3                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::4                      3                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::5                      3                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::6                      3                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::7                      3                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::23                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::24                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::25                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::26                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::27                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::28                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::29                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::30                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::31                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::32                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::33                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::36                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::37                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::38                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.bytesPerActivate::samples           11                       # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::mean   209.454545                       # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::gmean   171.197649                       # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::stdev    88.639002                       # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::32-63            2     18.18%     18.18% # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::224-255            2     18.18%     36.36% # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::256-287            7     63.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::total           11                       # Bytes accessed per row activation
system.mem_ctrls6.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::mean            28                       # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::gmean    27.712813                       # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::stdev     5.656854                       # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::24               1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::32               1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::total            2                       # Reads before turning the bus around for writes
system.mem_ctrls6.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls6.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls6.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls6.wrPerTurnAround::24               2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls6.wrPerTurnAround::total            2                       # Writes before turning the bus around for reads
system.mem_ctrls6.totQLat                      598800                       # Total ticks spent queuing
system.mem_ctrls6.totMemAccLat                1005600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls6.totBusLat                     76800                       # Total ticks spent in databus transfers
system.mem_ctrls6.avgQLat                    24950.00                       # Average queueing delay per DRAM burst
system.mem_ctrls6.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls6.avgMemAccLat               41900.00                       # Average memory access latency per DRAM burst
system.mem_ctrls6.avgRdBW                        1.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls6.avgWrBW                        2.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls6.avgRdBWSys                     1.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls6.avgWrBWSys                     2.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls6.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls6.busUtil                        0.04                       # Data bus utilization in percentage
system.mem_ctrls6.busUtilRead                    0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls6.busUtilWrite                   0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls6.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls6.avgWrQLen                     33.48                       # Average write queue length when enqueuing
system.mem_ctrls6.readRowHits                      21                       # Number of row buffer hits during reads
system.mem_ctrls6.writeRowHits                     40                       # Number of row buffer hits during writes
system.mem_ctrls6.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls6.writeRowHitRate              100.00                       # Row buffer hit rate for writes
system.mem_ctrls6.avgGap                  91755125.00                       # Average gap between requests
system.mem_ctrls6.pageHitRate                   95.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls6.memoryStateTime::IDLE     507089916                       # Time in different power states
system.mem_ctrls6.memoryStateTime::REF       48983400                       # Time in different power states
system.mem_ctrls6.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls6.memoryStateTime::ACT        1395411                       # Time in different power states
system.mem_ctrls6.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls6.actEnergy::0           1361404.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls6.actEnergy::1           1476921.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls6.actEnergy::2           1316044.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls6.actEnergy::3           1339027.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls6.preEnergy::0                 918408                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls6.preEnergy::1           996336.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls6.preEnergy::2                 887808                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls6.preEnergy::3                 903312                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls6.readEnergy::0          5173209.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls6.readEnergy::1          5579558.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls6.readEnergy::2          5048908.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls6.readEnergy::3          5025446.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls6.writeEnergy::0         2358927.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls6.writeEnergy::1         2511544.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls6.writeEnergy::2         2232852.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls6.writeEnergy::3         2289669.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls6.refreshEnergy::0       2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls6.refreshEnergy::1       2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls6.refreshEnergy::2       2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls6.refreshEnergy::3       2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls6.actBackEnergy::0       744482617.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls6.actBackEnergy::1       746754373.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls6.actBackEnergy::2       744798625.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls6.actBackEnergy::3       745327002.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls6.preBackEnergy::0       8103887568.000001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls6.preBackEnergy::1         8101894800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls6.preBackEnergy::2       8103610368.000001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls6.preBackEnergy::3         8103146880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls6.totalEnergy::0         11372520927.360001                       # Total energy per rank (pJ)
system.mem_ctrls6.totalEnergy::1         11373552325.440001                       # Total energy per rank (pJ)
system.mem_ctrls6.totalEnergy::2         11372233399.680000                       # Total energy per rank (pJ)
system.mem_ctrls6.totalEnergy::3         11372370128.639999                       # Total energy per rank (pJ)
system.mem_ctrls6.averagePower::0           77.921176                       # Core power per rank (mW)
system.mem_ctrls6.averagePower::1           77.928243                       # Core power per rank (mW)
system.mem_ctrls6.averagePower::2           77.919206                       # Core power per rank (mW)
system.mem_ctrls6.averagePower::3           77.920143                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.pim_sys1.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys1.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys1.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys1.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys1.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys1.pim_memory.bytes_read::system.pim_sys1.cpu.inst      2178544                       # Number of bytes read from this memory
system.pim_sys1.pim_memory.bytes_read::system.pim_sys1.cpu.data      1115376                       # Number of bytes read from this memory
system.pim_sys1.pim_memory.bytes_read::system.cpu0.data          708                       # Number of bytes read from this memory
system.pim_sys1.pim_memory.bytes_read::system.cpu1.data          698                       # Number of bytes read from this memory
system.pim_sys1.pim_memory.bytes_read::system.cpu2.data          698                       # Number of bytes read from this memory
system.pim_sys1.pim_memory.bytes_read::system.cpu3.data          712                       # Number of bytes read from this memory
system.pim_sys1.pim_memory.bytes_read::system.cpu4.data          698                       # Number of bytes read from this memory
system.pim_sys1.pim_memory.bytes_read::system.cpu5.data          704                       # Number of bytes read from this memory
system.pim_sys1.pim_memory.bytes_read::total      3298138                       # Number of bytes read from this memory
system.pim_sys1.pim_memory.bytes_inst_read::system.pim_sys1.cpu.inst      2178544                       # Number of instructions bytes read from this memory
system.pim_sys1.pim_memory.bytes_inst_read::total      2178544                       # Number of instructions bytes read from this memory
system.pim_sys1.pim_memory.bytes_written::system.pim_sys1.cpu.data        44732                       # Number of bytes written to this memory
system.pim_sys1.pim_memory.bytes_written::system.cpu0.data         1026                       # Number of bytes written to this memory
system.pim_sys1.pim_memory.bytes_written::system.cpu1.data         1032                       # Number of bytes written to this memory
system.pim_sys1.pim_memory.bytes_written::system.cpu2.data         1020                       # Number of bytes written to this memory
system.pim_sys1.pim_memory.bytes_written::system.cpu3.data         1032                       # Number of bytes written to this memory
system.pim_sys1.pim_memory.bytes_written::system.cpu4.data         1026                       # Number of bytes written to this memory
system.pim_sys1.pim_memory.bytes_written::system.cpu5.data         1028                       # Number of bytes written to this memory
system.pim_sys1.pim_memory.bytes_written::total        50896                       # Number of bytes written to this memory
system.pim_sys1.pim_memory.num_reads::system.pim_sys1.cpu.inst       544636                       # Number of read requests responded to by this memory
system.pim_sys1.pim_memory.num_reads::system.pim_sys1.cpu.data       285292                       # Number of read requests responded to by this memory
system.pim_sys1.pim_memory.num_reads::system.cpu0.data          354                       # Number of read requests responded to by this memory
system.pim_sys1.pim_memory.num_reads::system.cpu1.data          349                       # Number of read requests responded to by this memory
system.pim_sys1.pim_memory.num_reads::system.cpu2.data          349                       # Number of read requests responded to by this memory
system.pim_sys1.pim_memory.num_reads::system.cpu3.data          356                       # Number of read requests responded to by this memory
system.pim_sys1.pim_memory.num_reads::system.cpu4.data          349                       # Number of read requests responded to by this memory
system.pim_sys1.pim_memory.num_reads::system.cpu5.data          352                       # Number of read requests responded to by this memory
system.pim_sys1.pim_memory.num_reads::total       832037                       # Number of read requests responded to by this memory
system.pim_sys1.pim_memory.num_writes::system.pim_sys1.cpu.data        14663                       # Number of write requests responded to by this memory
system.pim_sys1.pim_memory.num_writes::system.cpu0.data          342                       # Number of write requests responded to by this memory
system.pim_sys1.pim_memory.num_writes::system.cpu1.data          344                       # Number of write requests responded to by this memory
system.pim_sys1.pim_memory.num_writes::system.cpu2.data          340                       # Number of write requests responded to by this memory
system.pim_sys1.pim_memory.num_writes::system.cpu3.data          344                       # Number of write requests responded to by this memory
system.pim_sys1.pim_memory.num_writes::system.cpu4.data          342                       # Number of write requests responded to by this memory
system.pim_sys1.pim_memory.num_writes::system.cpu5.data          343                       # Number of write requests responded to by this memory
system.pim_sys1.pim_memory.num_writes::total        16718                       # Number of write requests responded to by this memory
system.pim_sys1.pim_memory.bw_read::system.pim_sys1.cpu.inst   3905453542                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_read::system.pim_sys1.cpu.data   1999523145                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_read::system.cpu0.data      1269224                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_read::system.cpu1.data      1251297                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_read::system.cpu2.data      1251297                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_read::system.cpu3.data      1276395                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_read::system.cpu4.data      1251297                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_read::system.cpu5.data      1262054                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_read::total   5912538252                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_inst_read::system.pim_sys1.cpu.inst   3905453542                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_inst_read::total   3905453542                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_write::system.pim_sys1.cpu.data     80190599                       # Write bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_write::system.cpu0.data      1839300                       # Write bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_write::system.cpu1.data      1850056                       # Write bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_write::system.cpu2.data      1828544                       # Write bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_write::system.cpu3.data      1850056                       # Write bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_write::system.cpu4.data      1839300                       # Write bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_write::system.cpu5.data      1842885                       # Write bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_write::total     91240739                       # Write bandwidth from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_total::system.pim_sys1.cpu.inst   3905453542                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_total::system.pim_sys1.cpu.data   2079713743                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_total::system.cpu0.data      3108524                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_total::system.cpu1.data      3101353                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_total::system.cpu2.data      3079841                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_total::system.cpu3.data      3126451                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_total::system.cpu4.data      3090597                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_total::system.cpu5.data      3104939                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys1.pim_memory.bw_total::total   6003778990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls2.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls2.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls2.atomic_min_count                  0                       # atomic min count
system.mem_ctrls2.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls2.bytes_read::system.cpu5.data          256                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::system.cpu7.inst          512                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total               768                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_inst_read::system.cpu7.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls2.bytes_inst_read::total          512                       # Number of instructions bytes read from this memory
system.mem_ctrls2.bytes_written::writebacks          256                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total            256                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::system.cpu5.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::system.cpu7.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total                  3                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::writebacks            1                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total                 1                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::system.cpu5.data       458929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::system.cpu7.inst       917857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total              1376786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_inst_read::system.cpu7.inst       917857                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_inst_read::total          917857                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::writebacks         458929                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total              458929                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::writebacks         458929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::system.cpu5.data       458929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::system.cpu7.inst       917857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total             1835714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                          3                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         1                       # Number of write requests accepted
system.mem_ctrls2.readBursts                       24                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       8                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM                   768                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                    768                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                    768                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                 256                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0                8                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1                8                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7                8                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                7                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                1                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                8                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                8                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                    716307000                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                   24                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   8                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                      3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                      3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples            7                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   219.428571                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   186.613280                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev    83.504206                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::32-63            1     14.29%     14.29% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::224-255            1     14.29%     28.57% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-287            5     71.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total            7                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean            48                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    48.000000                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev          0                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::48               1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total            1                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev          0                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::24               1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total            1                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                      598800                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat                1005600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                     76800                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    24950.00                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               41900.00                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                        1.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        1.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     1.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.03                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     31.48                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                      21                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                     20                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate              250.00                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                 179076750.00                       # Average gap between requests
system.mem_ctrls2.pageHitRate                  128.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.memoryStateTime::IDLE     507506588                       # Time in different power states
system.mem_ctrls2.memoryStateTime::REF       48983400                       # Time in different power states
system.mem_ctrls2.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.memoryStateTime::ACT         978739                       # Time in different power states
system.mem_ctrls2.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.actEnergy::0           1425513.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.actEnergy::1           1345075.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.actEnergy::2           1356566.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.actEnergy::3           1450310.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.preEnergy::0                 961656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.preEnergy::1                 907392                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.preEnergy::2           915144.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.preEnergy::3           978384.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.readEnergy::0               5368896                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.readEnergy::1          5173209.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.readEnergy::2               5131776                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.readEnergy::3          5492697.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.writeEnergy::0         2505323.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.writeEnergy::1         2305843.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.writeEnergy::2         2305843.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.writeEnergy::3         2435235.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.refreshEnergy::0       2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.refreshEnergy::1       2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.refreshEnergy::2       2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.refreshEnergy::3       2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.actBackEnergy::0       745443993.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls2.actBackEnergy::1       744108059.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls2.actBackEnergy::2       745300408.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls2.actBackEnergy::3       746171331.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls2.preBackEnergy::0         8103044256                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.preBackEnergy::1       8104216128.000001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.preBackEnergy::2       8103170208.000001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.preBackEnergy::3         8102406240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.totalEnergy::0         11373088430.400000                       # Total energy per rank (pJ)
system.mem_ctrls2.totalEnergy::1         11372394499.200001                       # Total energy per rank (pJ)
system.mem_ctrls2.totalEnergy::2         11372518737.600002                       # Total energy per rank (pJ)
system.mem_ctrls2.totalEnergy::3         11373272991.360001                       # Total energy per rank (pJ)
system.mem_ctrls2.averagePower::0           77.925064                       # Core power per rank (mW)
system.mem_ctrls2.averagePower::1           77.920310                       # Core power per rank (mW)
system.mem_ctrls2.averagePower::2           77.921161                       # Core power per rank (mW)
system.mem_ctrls2.averagePower::3           77.926329                       # Core power per rank (mW)
system.pim_sys3.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys3.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys3.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys3.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys3.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys3.pim_memory.bytes_read::system.pim_sys3.cpu.inst      2231284                       # Number of bytes read from this memory
system.pim_sys3.pim_memory.bytes_read::system.pim_sys3.cpu.data      1255100                       # Number of bytes read from this memory
system.pim_sys3.pim_memory.bytes_read::total      3486384                       # Number of bytes read from this memory
system.pim_sys3.pim_memory.bytes_inst_read::system.pim_sys3.cpu.inst      2231284                       # Number of instructions bytes read from this memory
system.pim_sys3.pim_memory.bytes_inst_read::total      2231284                       # Number of instructions bytes read from this memory
system.pim_sys3.pim_memory.num_reads::system.pim_sys3.cpu.inst       557821                       # Number of read requests responded to by this memory
system.pim_sys3.pim_memory.num_reads::system.pim_sys3.cpu.data       313775                       # Number of read requests responded to by this memory
system.pim_sys3.pim_memory.num_reads::total       871596                       # Number of read requests responded to by this memory
system.pim_sys3.pim_memory.bw_read::system.pim_sys3.cpu.inst   4000000000                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys3.pim_memory.bw_read::system.pim_sys3.cpu.data   2250004930                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys3.pim_memory.bw_read::total   6250004930                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys3.pim_memory.bw_inst_read::system.pim_sys3.cpu.inst   4000000000                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys3.pim_memory.bw_inst_read::total   4000000000                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys3.pim_memory.bw_total::system.pim_sys3.cpu.inst   4000000000                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys3.pim_memory.bw_total::system.pim_sys3.cpu.data   2250004930                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys3.pim_memory.bw_total::total   6250004930                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls2.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls2.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls2.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls2.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls2.bytes_written::system.pim_sys2.cpu.data         4084                       # Number of bytes written to this memory
system.pim_vault_ctrls2.bytes_written::total         4084                       # Number of bytes written to this memory
system.pim_vault_ctrls2.num_writes::system.pim_sys2.cpu.data         1021                       # Number of write requests responded to by this memory
system.pim_vault_ctrls2.num_writes::total         1021                       # Number of write requests responded to by this memory
system.pim_vault_ctrls2.bw_write::system.pim_sys2.cpu.data      7321345                       # Write bandwidth from this memory (bytes/s)
system.pim_vault_ctrls2.bw_write::total       7321345                       # Write bandwidth from this memory (bytes/s)
system.pim_vault_ctrls2.bw_total::system.pim_sys2.cpu.data      7321345                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls2.bw_total::total       7321345                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls2.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls2.writeReqs                1021                       # Number of write requests accepted
system.pim_vault_ctrls2.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls2.writeBursts              1021                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls2.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls2.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls2.bytesWritten             4032                       # Total number of bytes written to DRAM
system.pim_vault_ctrls2.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls2.bytesWrittenSys          4084                       # Total written bytes from the system interface side
system.pim_vault_ctrls2.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls2.mergedWrBursts            892                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls2.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::0           16                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::1           21                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::2           16                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::3           16                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::4            9                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::5            8                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::6           24                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::7           16                       # Per bank write bursts
system.pim_vault_ctrls2.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls2.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls2.totGap             4812967000                       # Total gap between requests
system.pim_vault_ctrls2.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls2.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls2.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls2.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls2.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls2.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls2.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls2.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls2.writePktSize::2          1021                       # Write request sizes (log2)
system.pim_vault_ctrls2.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls2.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls2.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls2.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::15               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::16               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::17               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::18               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::19               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::20               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::21               8                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::22               8                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::23               8                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::24               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::25               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::26               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::27               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::28               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::29               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::30               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::31               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::32               7                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.bytesPerActivate::samples           23                       # Bytes accessed per row activation
system.pim_vault_ctrls2.bytesPerActivate::mean   175.304348                       # Bytes accessed per row activation
system.pim_vault_ctrls2.bytesPerActivate::gmean   136.100569                       # Bytes accessed per row activation
system.pim_vault_ctrls2.bytesPerActivate::stdev    96.902216                       # Bytes accessed per row activation
system.pim_vault_ctrls2.bytesPerActivate::32-63            4     17.39%     17.39% # Bytes accessed per row activation
system.pim_vault_ctrls2.bytesPerActivate::64-95            3     13.04%     30.43% # Bytes accessed per row activation
system.pim_vault_ctrls2.bytesPerActivate::96-127            1      4.35%     34.78% # Bytes accessed per row activation
system.pim_vault_ctrls2.bytesPerActivate::160-191            2      8.70%     43.48% # Bytes accessed per row activation
system.pim_vault_ctrls2.bytesPerActivate::224-255            1      4.35%     47.83% # Bytes accessed per row activation
system.pim_vault_ctrls2.bytesPerActivate::256-287           12     52.17%    100.00% # Bytes accessed per row activation
system.pim_vault_ctrls2.bytesPerActivate::total           23                       # Bytes accessed per row activation
system.pim_vault_ctrls2.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.pim_vault_ctrls2.rdPerTurnAround::mean   122.428571                       # Reads before turning the bus around for writes
system.pim_vault_ctrls2.rdPerTurnAround::stdev   323.915553                       # Reads before turning the bus around for writes
system.pim_vault_ctrls2.rdPerTurnAround::0-15            6     85.71%     85.71% # Reads before turning the bus around for writes
system.pim_vault_ctrls2.rdPerTurnAround::848-863            1     14.29%    100.00% # Reads before turning the bus around for writes
system.pim_vault_ctrls2.rdPerTurnAround::total            7                       # Reads before turning the bus around for writes
system.pim_vault_ctrls2.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.pim_vault_ctrls2.wrPerTurnAround::mean           18                       # Writes before turning the bus around for reads
system.pim_vault_ctrls2.wrPerTurnAround::gmean    18.000000                       # Writes before turning the bus around for reads
system.pim_vault_ctrls2.wrPerTurnAround::18            7    100.00%    100.00% # Writes before turning the bus around for reads
system.pim_vault_ctrls2.wrPerTurnAround::total            7                       # Writes before turning the bus around for reads
system.pim_vault_ctrls2.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls2.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls2.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls2.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls2.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls2.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls2.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls2.avgWrBW                  7.23                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls2.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls2.avgWrBWSys               7.32                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls2.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls2.busUtil                  0.07                       # Data bus utilization in percentage
system.pim_vault_ctrls2.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls2.busUtilWrite             0.07                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls2.avgRdQLen                1.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls2.avgWrQLen               22.30                       # Average write queue length when enqueuing
system.pim_vault_ctrls2.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls2.writeRowHits              103                       # Number of row buffer hits during writes
system.pim_vault_ctrls2.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls2.writeRowHitRate         79.84                       # Row buffer hit rate for writes
system.pim_vault_ctrls2.avgGap             4713973.56                       # Average gap between requests
system.pim_vault_ctrls2.pageHitRate             79.84                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls2.memoryStateTime::IDLE    504400402                       # Time in different power states
system.pim_vault_ctrls2.memoryStateTime::REF     48983400                       # Time in different power states
system.pim_vault_ctrls2.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls2.memoryStateTime::ACT      4084925                       # Time in different power states
system.pim_vault_ctrls2.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls2.actEnergy::0            75600                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls2.actEnergy::1            84672                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls2.actEnergy::2     86486.400000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls2.actEnergy::3     46569.600000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls2.preEnergy::0            51000                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls2.preEnergy::1            57120                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls2.preEnergy::2     58344.000000                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls2.preEnergy::3            31416                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls2.readEnergy::0    107827.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls2.readEnergy::1    127795.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls2.readEnergy::2    127795.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls2.readEnergy::3    64396.800000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls2.writeEnergy::0   26542.080000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls2.writeEnergy::1   26956.800000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls2.writeEnergy::2   20321.280000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls2.writeEnergy::3   23224.320000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls2.refreshEnergy::0 2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls2.refreshEnergy::1 2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls2.refreshEnergy::2 2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls2.refreshEnergy::3 2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls2.actBackEnergy::0 735086373.120000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls2.actBackEnergy::1 736242223.680000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls2.actBackEnergy::2 736102742.400000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls2.actBackEnergy::3 732825506.880000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls2.preBackEnergy::0 8112129888.000001                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls2.preBackEnergy::1   8111115984                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls2.preBackEnergy::2   8111238336                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls2.preBackEnergy::3   8114113104                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls2.totalEnergy::0   11361816022.080002                       # Total energy per rank (pJ)
system.pim_vault_ctrls2.totalEnergy::1   11361993543.360001                       # Total energy per rank (pJ)
system.pim_vault_ctrls2.totalEnergy::2   11361972816.959999                       # Total energy per rank (pJ)
system.pim_vault_ctrls2.totalEnergy::3   11361443009.280001                       # Total energy per rank (pJ)
system.pim_vault_ctrls2.averagePower::0     77.847829                       # Core power per rank (mW)
system.pim_vault_ctrls2.averagePower::1     77.849045                       # Core power per rank (mW)
system.pim_vault_ctrls2.averagePower::2     77.848903                       # Core power per rank (mW)
system.pim_vault_ctrls2.averagePower::3     77.845273                       # Core power per rank (mW)
system.pim_sys5.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys5.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys5.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys5.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys5.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys5.pim_memory.bytes_read::system.pim_sys5.cpu.inst      2231284                       # Number of bytes read from this memory
system.pim_sys5.pim_memory.bytes_read::system.pim_sys5.cpu.data      1255100                       # Number of bytes read from this memory
system.pim_sys5.pim_memory.bytes_read::total      3486384                       # Number of bytes read from this memory
system.pim_sys5.pim_memory.bytes_inst_read::system.pim_sys5.cpu.inst      2231284                       # Number of instructions bytes read from this memory
system.pim_sys5.pim_memory.bytes_inst_read::total      2231284                       # Number of instructions bytes read from this memory
system.pim_sys5.pim_memory.num_reads::system.pim_sys5.cpu.inst       557821                       # Number of read requests responded to by this memory
system.pim_sys5.pim_memory.num_reads::system.pim_sys5.cpu.data       313775                       # Number of read requests responded to by this memory
system.pim_sys5.pim_memory.num_reads::total       871596                       # Number of read requests responded to by this memory
system.pim_sys5.pim_memory.bw_read::system.pim_sys5.cpu.inst   4000000000                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_read::system.pim_sys5.cpu.data   2250004930                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_read::total   6250004930                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_inst_read::system.pim_sys5.cpu.inst   4000000000                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_inst_read::total   4000000000                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_total::system.pim_sys5.cpu.inst   4000000000                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_total::system.pim_sys5.cpu.data   2250004930                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys5.pim_memory.bw_total::total   6250004930                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys7.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys7.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys7.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys7.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys7.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys7.pim_memory.bytes_read::system.pim_sys7.cpu.inst      2098428                       # Number of bytes read from this memory
system.pim_sys7.pim_memory.bytes_read::system.pim_sys7.cpu.data      1103600                       # Number of bytes read from this memory
system.pim_sys7.pim_memory.bytes_read::system.cpu0.data         1562                       # Number of bytes read from this memory
system.pim_sys7.pim_memory.bytes_read::system.cpu1.data         1572                       # Number of bytes read from this memory
system.pim_sys7.pim_memory.bytes_read::system.cpu2.data         1570                       # Number of bytes read from this memory
system.pim_sys7.pim_memory.bytes_read::system.cpu3.data         1548                       # Number of bytes read from this memory
system.pim_sys7.pim_memory.bytes_read::system.cpu4.data         1570                       # Number of bytes read from this memory
system.pim_sys7.pim_memory.bytes_read::system.cpu5.data         1568                       # Number of bytes read from this memory
system.pim_sys7.pim_memory.bytes_read::total      3211418                       # Number of bytes read from this memory
system.pim_sys7.pim_memory.bytes_inst_read::system.pim_sys7.cpu.inst      2098428                       # Number of instructions bytes read from this memory
system.pim_sys7.pim_memory.bytes_inst_read::total      2098428                       # Number of instructions bytes read from this memory
system.pim_sys7.pim_memory.bytes_written::system.pim_sys7.cpu.data        38632                       # Number of bytes written to this memory
system.pim_sys7.pim_memory.bytes_written::system.cpu0.data          348                       # Number of bytes written to this memory
system.pim_sys7.pim_memory.bytes_written::system.cpu1.data          352                       # Number of bytes written to this memory
system.pim_sys7.pim_memory.bytes_written::system.cpu2.data          350                       # Number of bytes written to this memory
system.pim_sys7.pim_memory.bytes_written::system.cpu3.data          344                       # Number of bytes written to this memory
system.pim_sys7.pim_memory.bytes_written::system.cpu4.data          348                       # Number of bytes written to this memory
system.pim_sys7.pim_memory.bytes_written::system.cpu5.data          342                       # Number of bytes written to this memory
system.pim_sys7.pim_memory.bytes_written::total        40716                       # Number of bytes written to this memory
system.pim_sys7.pim_memory.num_reads::system.pim_sys7.cpu.inst       524607                       # Number of read requests responded to by this memory
system.pim_sys7.pim_memory.num_reads::system.pim_sys7.cpu.data       280772                       # Number of read requests responded to by this memory
system.pim_sys7.pim_memory.num_reads::system.cpu0.data          610                       # Number of read requests responded to by this memory
system.pim_sys7.pim_memory.num_reads::system.cpu1.data          614                       # Number of read requests responded to by this memory
system.pim_sys7.pim_memory.num_reads::system.cpu2.data          615                       # Number of read requests responded to by this memory
system.pim_sys7.pim_memory.num_reads::system.cpu3.data          604                       # Number of read requests responded to by this memory
system.pim_sys7.pim_memory.num_reads::system.cpu4.data          614                       # Number of read requests responded to by this memory
system.pim_sys7.pim_memory.num_reads::system.cpu5.data          613                       # Number of read requests responded to by this memory
system.pim_sys7.pim_memory.num_reads::total       809049                       # Number of read requests responded to by this memory
system.pim_sys7.pim_memory.num_writes::system.pim_sys7.cpu.data        12351                       # Number of write requests responded to by this memory
system.pim_sys7.pim_memory.num_writes::system.cpu0.data          173                       # Number of write requests responded to by this memory
system.pim_sys7.pim_memory.num_writes::system.cpu1.data          175                       # Number of write requests responded to by this memory
system.pim_sys7.pim_memory.num_writes::system.cpu2.data          174                       # Number of write requests responded to by this memory
system.pim_sys7.pim_memory.num_writes::system.cpu3.data          171                       # Number of write requests responded to by this memory
system.pim_sys7.pim_memory.num_writes::system.cpu4.data          173                       # Number of write requests responded to by this memory
system.pim_sys7.pim_memory.num_writes::system.cpu5.data          171                       # Number of write requests responded to by this memory
system.pim_sys7.pim_memory.num_writes::total        13388                       # Number of write requests responded to by this memory
system.pim_sys7.pim_memory.bw_read::system.pim_sys7.cpu.inst   3761830408                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_read::system.pim_sys7.cpu.data   1978412430                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_read::system.cpu0.data      2800181                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_read::system.cpu1.data      2818108                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_read::system.cpu2.data      2814523                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_read::system.cpu3.data      2775084                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_read::system.cpu4.data      2814523                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_read::system.cpu5.data      2810938                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_read::total   5757076195                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_inst_read::system.pim_sys7.cpu.inst   3761830408                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_inst_read::total   3761830408                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_write::system.pim_sys7.cpu.data     69255191                       # Write bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_write::system.cpu0.data       623856                       # Write bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_write::system.cpu1.data       631027                       # Write bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_write::system.cpu2.data       627441                       # Write bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_write::system.cpu3.data       616685                       # Write bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_write::system.cpu4.data       623856                       # Write bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_write::system.cpu5.data       613100                       # Write bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_write::total     72991157                       # Write bandwidth from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_total::system.pim_sys7.cpu.inst   3761830408                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_total::system.pim_sys7.cpu.data   2047667621                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_total::system.cpu0.data      3424037                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_total::system.cpu1.data      3449135                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_total::system.cpu2.data      3441964                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_total::system.cpu3.data      3391769                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_total::system.cpu4.data      3438379                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_total::system.cpu5.data      3424037                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys7.pim_memory.bw_total::total   5830067351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls3.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls3.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls3.atomic_min_count                  0                       # atomic min count
system.mem_ctrls3.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls3.bytes_read::system.cpu7.inst          256                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total               256                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_inst_read::system.cpu7.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::total          256                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_written::writebacks         1024                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total           1024                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::system.cpu7.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total                  1                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::writebacks            4                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total                 4                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::system.cpu7.inst       458929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total               458929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::system.cpu7.inst       458929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::total          458929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::writebacks        1835714                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total             1835714                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::writebacks        1835714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::system.cpu7.inst       458929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total             2294643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                          1                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         4                       # Number of write requests accepted
system.mem_ctrls3.readBursts                        8                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                      32                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM                   256                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                   1536                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                    256                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                1024                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3                8                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                8                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2               15                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                8                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                8                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                8                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                1                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                    731603000                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    8                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                  32                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                      1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                      1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples            9                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   199.111111                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   156.554733                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev    95.703245                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::32-63            2     22.22%     22.22% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::224-255            2     22.22%     44.44% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-287            5     55.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total            9                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean            16                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    13.856406                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev    11.313708                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::8                1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::24               1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total            2                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::24               2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total            2                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                      199600                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat                 335200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                     25600                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    24950.00                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               41900.00                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                        0.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        2.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     0.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     1.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.03                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     31.13                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                       7                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                     40                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate              125.00                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                 146320600.00                       # Average gap between requests
system.mem_ctrls3.pageHitRate                  117.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.memoryStateTime::IDLE     506971414                       # Time in different power states
system.mem_ctrls3.memoryStateTime::REF       48983400                       # Time in different power states
system.mem_ctrls3.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.memoryStateTime::ACT        1513913                       # Time in different power states
system.mem_ctrls3.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.actEnergy::0           1401926.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.actEnergy::1                1318464                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.actEnergy::2                1318464                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.actEnergy::3           1346284.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.preEnergy::0           945744.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.preEnergy::1                 889440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.preEnergy::2                 889440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.preEnergy::3                 908208                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.readEnergy::0          5319475.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.readEnergy::1               5111808                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.readEnergy::2          4988006.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.readEnergy::3          5033433.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.writeEnergy::0         2438553.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.writeEnergy::1         2299207.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.writeEnergy::2         2216263.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.writeEnergy::3         2319528.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.refreshEnergy::0       2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.refreshEnergy::1       2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.refreshEnergy::2       2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.refreshEnergy::3       2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.actBackEnergy::0       745551025.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls3.actBackEnergy::1       744009399.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls3.actBackEnergy::2       745363445.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls3.actBackEnergy::3       745289792.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls3.preBackEnergy::0       8102950368.000001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.preBackEnergy::1       8104302672.000001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.preBackEnergy::2       8103114912.000001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.preBackEnergy::3         8103179520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.totalEnergy::0         11372945884.799999                       # Total energy per rank (pJ)
system.mem_ctrls3.totalEnergy::1         11372269782.720001                       # Total energy per rank (pJ)
system.mem_ctrls3.totalEnergy::2         11372229323.520000                       # Total energy per rank (pJ)
system.mem_ctrls3.totalEnergy::3         11372415559.680000                       # Total energy per rank (pJ)
system.mem_ctrls3.averagePower::0           77.924087                       # Core power per rank (mW)
system.mem_ctrls3.averagePower::1           77.919455                       # Core power per rank (mW)
system.mem_ctrls3.averagePower::2           77.919178                       # Core power per rank (mW)
system.mem_ctrls3.averagePower::3           77.920454                       # Core power per rank (mW)
system.pim_vault_ctrls5.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls5.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls5.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls5.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls5.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls5.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls5.writeReqs                   0                       # Number of write requests accepted
system.pim_vault_ctrls5.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls5.writeBursts                 0                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls5.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls5.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls5.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls5.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls5.bytesWrittenSys             0                       # Total written bytes from the system interface side
system.pim_vault_ctrls5.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls5.mergedWrBursts              0                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls5.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls5.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls5.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls5.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls5.totGap                      0                       # Total gap between requests
system.pim_vault_ctrls5.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls5.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls5.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls5.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls5.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls5.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls5.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls5.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls5.writePktSize::2             0                       # Write request sizes (log2)
system.pim_vault_ctrls5.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls5.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls5.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls5.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::21               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls5.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls5.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls5.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls5.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls5.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls5.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls5.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls5.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls5.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls5.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls5.busUtil                  0.00                       # Data bus utilization in percentage
system.pim_vault_ctrls5.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls5.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls5.avgRdQLen                1.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls5.avgWrQLen               21.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls5.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls5.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls5.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls5.writeRowHitRate           0                       # Row buffer hit rate for writes
system.pim_vault_ctrls5.avgGap                    0                       # Average gap between requests
system.pim_vault_ctrls5.pageHitRate               0                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls5.memoryStateTime::IDLE    508485327                       # Time in different power states
system.pim_vault_ctrls5.memoryStateTime::REF     48983400                       # Time in different power states
system.pim_vault_ctrls5.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls5.memoryStateTime::ACT            0                       # Time in different power states
system.pim_vault_ctrls5.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls5.actEnergy::0     40521.600000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls5.actEnergy::1     44755.200000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls5.actEnergy::2            42336                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls5.actEnergy::3     22377.600000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls5.preEnergy::0            27336                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls5.preEnergy::1     30192.000000                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls5.preEnergy::2            28560                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls5.preEnergy::3     15096.000000                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls5.readEnergy::0    107827.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls5.readEnergy::1    127795.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls5.readEnergy::2    127795.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls5.readEnergy::3           64896                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls5.writeEnergy::0   11197.440000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls5.writeEnergy::1   14100.480000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls5.writeEnergy::2   13271.040000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls5.writeEnergy::3    6635.520000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls5.refreshEnergy::0 2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls5.refreshEnergy::1 2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls5.refreshEnergy::2 2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls5.refreshEnergy::3 2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls5.actBackEnergy::0 733048217.280000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls5.actBackEnergy::1 733376373.120000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls5.actBackEnergy::2 733305565.440000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls5.actBackEnergy::3 731780902.080000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls5.preBackEnergy::0   8113917744                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls5.preBackEnergy::1 8113629888.000001                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls5.preBackEnergy::2   8113692000                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls5.preBackEnergy::3   8115029424                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls5.totalEnergy::0   11361491635.200001                       # Total energy per rank (pJ)
system.pim_vault_ctrls5.totalEnergy::1   11361561895.680000                       # Total energy per rank (pJ)
system.pim_vault_ctrls5.totalEnergy::2   11361548319.360001                       # Total energy per rank (pJ)
system.pim_vault_ctrls5.totalEnergy::3   11361258122.879999                       # Total energy per rank (pJ)
system.pim_vault_ctrls5.averagePower::0     77.845606                       # Core power per rank (mW)
system.pim_vault_ctrls5.averagePower::1     77.846088                       # Core power per rank (mW)
system.pim_vault_ctrls5.averagePower::2     77.845995                       # Core power per rank (mW)
system.pim_vault_ctrls5.averagePower::3     77.844006                       # Core power per rank (mW)
system.mem_ctrls4.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls4.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls4.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls4.atomic_min_count                  0                       # atomic min count
system.mem_ctrls4.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls4.bytes_read::system.cpu0.data          256                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_read::system.cpu1.data          256                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_read::system.cpu2.data          256                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_read::system.cpu5.data          256                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_read::total              1024                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_written::writebacks         1280                       # Number of bytes written to this memory
system.mem_ctrls4.bytes_written::total           1280                       # Number of bytes written to this memory
system.mem_ctrls4.num_reads::system.cpu0.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_reads::system.cpu1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_reads::system.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_reads::system.cpu5.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_reads::total                  4                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_writes::writebacks            5                       # Number of write requests responded to by this memory
system.mem_ctrls4.num_writes::total                 5                       # Number of write requests responded to by this memory
system.mem_ctrls4.bw_read::system.cpu0.data       458929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_read::system.cpu1.data       458929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_read::system.cpu2.data       458929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_read::system.cpu5.data       458929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_read::total              1835714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_write::writebacks        2294643                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_write::total             2294643                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_total::writebacks        2294643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::system.cpu0.data       458929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::system.cpu1.data       458929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::system.cpu2.data       458929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::system.cpu5.data       458929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::total             4130357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.readReqs                          4                       # Number of read requests accepted
system.mem_ctrls4.writeReqs                         5                       # Number of write requests accepted
system.mem_ctrls4.readBursts                       32                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls4.writeBursts                      40                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls4.bytesReadDRAM                  1024                       # Total number of bytes read from DRAM
system.mem_ctrls4.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls4.bytesWritten                   1536                       # Total number of bytes written to DRAM
system.mem_ctrls4.bytesReadSys                   1024                       # Total read bytes from the system interface side
system.mem_ctrls4.bytesWrittenSys                1280                       # Total written bytes from the system interface side
system.mem_ctrls4.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls4.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls4.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls4.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::3               16                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::7               16                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::0                8                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::3               16                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::5               16                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::6                7                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::7                1                       # Per bank write bursts
system.mem_ctrls4.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls4.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls4.totGap                    719388000                       # Total gap between requests
system.mem_ctrls4.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls4.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls4.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls4.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls4.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls4.readPktSize::5                   32                       # Read request sizes (log2)
system.mem_ctrls4.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls4.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls4.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls4.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls4.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls4.writePktSize::5                  40                       # Write request sizes (log2)
system.mem_ctrls4.rdQLenPdf::0                      4                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::1                      4                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::2                      4                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::3                      4                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::4                      4                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::5                      4                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::6                      4                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::7                      4                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::23                     2                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::24                     2                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::25                     2                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::26                     2                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::27                     2                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::28                     2                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::29                     2                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::30                     2                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::31                     2                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::32                     2                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::33                     2                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::36                     2                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::37                     2                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::38                     2                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.bytesPerActivate::samples           12                       # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::mean   213.333333                       # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::gmean   177.035207                       # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::stdev    85.575414                       # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::32-63            2     16.67%     16.67% # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::224-255            2     16.67%     33.33% # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::256-287            8     66.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::total           12                       # Bytes accessed per row activation
system.mem_ctrls4.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::mean            20                       # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::gmean    16.000000                       # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::stdev    16.970563                       # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::8                1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::32               1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::total            2                       # Reads before turning the bus around for writes
system.mem_ctrls4.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls4.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls4.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls4.wrPerTurnAround::24               2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls4.wrPerTurnAround::total            2                       # Writes before turning the bus around for reads
system.mem_ctrls4.totQLat                      798400                       # Total ticks spent queuing
system.mem_ctrls4.totMemAccLat                1340800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls4.totBusLat                    102400                       # Total ticks spent in databus transfers
system.mem_ctrls4.avgQLat                    24950.00                       # Average queueing delay per DRAM burst
system.mem_ctrls4.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls4.avgMemAccLat               41900.00                       # Average memory access latency per DRAM burst
system.mem_ctrls4.avgRdBW                        1.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls4.avgWrBW                        2.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls4.avgRdBWSys                     1.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls4.avgWrBWSys                     2.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls4.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls4.busUtil                        0.05                       # Data bus utilization in percentage
system.mem_ctrls4.busUtilRead                    0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls4.busUtilWrite                   0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls4.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls4.avgWrQLen                     28.24                       # Average write queue length when enqueuing
system.mem_ctrls4.readRowHits                      28                       # Number of row buffer hits during reads
system.mem_ctrls4.writeRowHits                     40                       # Number of row buffer hits during writes
system.mem_ctrls4.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls4.writeRowHitRate              100.00                       # Row buffer hit rate for writes
system.mem_ctrls4.avgGap                  79932000.00                       # Average gap between requests
system.mem_ctrls4.pageHitRate                   94.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls4.memoryStateTime::IDLE     507448028                       # Time in different power states
system.mem_ctrls4.memoryStateTime::REF       48983400                       # Time in different power states
system.mem_ctrls4.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls4.memoryStateTime::ACT        1037299                       # Time in different power states
system.mem_ctrls4.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls4.actEnergy::0           1377129.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls4.actEnergy::1           1437004.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls4.actEnergy::2           1231977.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls4.actEnergy::3                1448496                       # Energy for activate commands per rank (pJ)
system.mem_ctrls4.preEnergy::0                 929016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls4.preEnergy::1                 969408                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls4.preEnergy::2                 831096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls4.preEnergy::3                 977160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls4.readEnergy::0          5128281.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls4.readEnergy::1               5421312                       # Energy for read commands per rank (pJ)
system.mem_ctrls4.readEnergy::2          4732915.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls4.readEnergy::3               5443776                       # Energy for read commands per rank (pJ)
system.mem_ctrls4.writeEnergy::0         2478366.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls4.writeEnergy::1         2468413.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls4.writeEnergy::2         2100142.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls4.writeEnergy::3         2482099.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls4.refreshEnergy::0       2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls4.refreshEnergy::1       2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls4.refreshEnergy::2       2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls4.refreshEnergy::3       2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls4.actBackEnergy::0       745086726.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls4.actBackEnergy::1       746040605.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls4.actBackEnergy::2       743856785.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls4.actBackEnergy::3       746366627.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls4.preBackEnergy::0       8103357648.000001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls4.preBackEnergy::1       8102520912.000001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls4.preBackEnergy::2         8104436544                       # Energy for precharge background per rank (pJ)
system.mem_ctrls4.preBackEnergy::3       8102234928.000001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls4.totalEnergy::0         11372695960.320002                       # Total energy per rank (pJ)
system.mem_ctrls4.totalEnergy::1         11373196447.680000                       # Total energy per rank (pJ)
system.mem_ctrls4.totalEnergy::2         11371528251.840000                       # Total energy per rank (pJ)
system.mem_ctrls4.totalEnergy::3         11373291878.400000                       # Total energy per rank (pJ)
system.mem_ctrls4.averagePower::0           77.922375                       # Core power per rank (mW)
system.mem_ctrls4.averagePower::1           77.925804                       # Core power per rank (mW)
system.mem_ctrls4.averagePower::2           77.914374                       # Core power per rank (mW)
system.mem_ctrls4.averagePower::3           77.926458                       # Core power per rank (mW)
system.pim_vault_ctrls3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls3.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls3.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls3.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls3.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls3.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls3.writeReqs                   0                       # Number of write requests accepted
system.pim_vault_ctrls3.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls3.writeBursts                 0                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls3.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls3.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls3.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls3.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls3.bytesWrittenSys             0                       # Total written bytes from the system interface side
system.pim_vault_ctrls3.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls3.mergedWrBursts              0                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls3.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls3.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls3.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls3.totGap                      0                       # Total gap between requests
system.pim_vault_ctrls3.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls3.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls3.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls3.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls3.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls3.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls3.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls3.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls3.writePktSize::2             0                       # Write request sizes (log2)
system.pim_vault_ctrls3.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls3.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls3.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls3.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::21               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls3.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls3.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls3.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls3.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls3.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls3.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls3.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls3.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls3.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls3.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls3.busUtil                  0.00                       # Data bus utilization in percentage
system.pim_vault_ctrls3.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls3.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls3.avgRdQLen                1.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls3.avgWrQLen               21.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls3.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls3.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls3.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls3.writeRowHitRate           0                       # Row buffer hit rate for writes
system.pim_vault_ctrls3.avgGap                    0                       # Average gap between requests
system.pim_vault_ctrls3.pageHitRate               0                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls3.memoryStateTime::IDLE    508485327                       # Time in different power states
system.pim_vault_ctrls3.memoryStateTime::REF     48983400                       # Time in different power states
system.pim_vault_ctrls3.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls3.memoryStateTime::ACT            0                       # Time in different power states
system.pim_vault_ctrls3.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls3.actEnergy::0     45964.800000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls3.actEnergy::1     42940.800000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls3.actEnergy::2     36892.800000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls3.actEnergy::3            21168                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls3.preEnergy::0     31008.000000                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls3.preEnergy::1            28968                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls3.preEnergy::2            24888                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls3.preEnergy::3            14280                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls3.readEnergy::0    127795.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls3.readEnergy::1    127795.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls3.readEnergy::2    108326.400000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls3.readEnergy::3    63897.600000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls3.writeEnergy::0   13271.040000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls3.writeEnergy::1   13685.760000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls3.writeEnergy::2   11197.440000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls3.writeEnergy::3    6635.520000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls3.refreshEnergy::0 2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls3.refreshEnergy::1 2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls3.refreshEnergy::2 2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls3.refreshEnergy::3 2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls3.actBackEnergy::0 733571887.680000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls3.actBackEnergy::1 733463104.320000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls3.actBackEnergy::2 732842415.360000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls3.actBackEnergy::3 731625387.840000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls3.preBackEnergy::0   8113458384                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls3.preBackEnergy::1 8113553808.000001                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls3.preBackEnergy::2 8114098272.000001                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls3.preBackEnergy::3   8115165840                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls3.totalEnergy::0   11361587102.400000                       # Total energy per rank (pJ)
system.pim_vault_ctrls3.totalEnergy::1   11361569093.760002                       # Total energy per rank (pJ)
system.pim_vault_ctrls3.totalEnergy::2   11361460783.680000                       # Total energy per rank (pJ)
system.pim_vault_ctrls3.totalEnergy::3   11361236000.639999                       # Total energy per rank (pJ)
system.pim_vault_ctrls3.averagePower::0     77.846260                       # Core power per rank (mW)
system.pim_vault_ctrls3.averagePower::1     77.846137                       # Core power per rank (mW)
system.pim_vault_ctrls3.averagePower::2     77.845395                       # Core power per rank (mW)
system.pim_vault_ctrls3.averagePower::3     77.843855                       # Core power per rank (mW)
system.pim_sys0.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys0.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys0.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys0.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys0.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys0.pim_memory.bytes_read::system.pim_sys0.cpu.inst      2038596                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.pim_sys0.cpu.data       912194                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.cpu0.data         2282                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.cpu1.data         2260                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.cpu2.data         2262                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.cpu3.data         2272                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.cpu4.data         2260                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.cpu5.data         2232                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::total      2964358                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_inst_read::system.pim_sys0.cpu.inst      2038596                       # Number of instructions bytes read from this memory
system.pim_sys0.pim_memory.bytes_inst_read::total      2038596                       # Number of instructions bytes read from this memory
system.pim_sys0.pim_memory.bytes_written::system.pim_sys0.cpu.data        99236                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu0.data         1370                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu1.data         1360                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu2.data         1372                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu3.data         1368                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu4.data         1366                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu5.data         1374                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::total       107447                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.num_reads::system.pim_sys0.cpu.inst       509649                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.pim_sys0.cpu.data       241819                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.cpu0.data          971                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.cpu1.data          959                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.cpu2.data          960                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.cpu3.data          965                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.cpu4.data          959                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.cpu5.data          947                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::total       757229                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.pim_sys0.cpu.data        32206                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu0.data          513                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu1.data          510                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu2.data          514                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu3.data          513                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu4.data          512                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu5.data          514                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::total        35283                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.bw_read::system.pim_sys0.cpu.inst   3654570194                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.pim_sys0.cpu.data   1635280852                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.cpu0.data      4090918                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.cpu1.data      4051479                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.cpu2.data      4055064                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.cpu3.data      4072991                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.cpu4.data      4051479                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.cpu5.data      4001284                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::total   5314174260                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_inst_read::system.pim_sys0.cpu.inst   3654570194                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_inst_read::total   3654570194                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.pim_sys0.cpu.data    177899362                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu0.data      2455985                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu1.data      2438058                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu2.data      2459570                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu3.data      2452400                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu4.data      2448814                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu5.data      2463156                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu7.data         1793                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::total    192619138                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.pim_sys0.cpu.inst   3654570194                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.pim_sys0.cpu.data   1813180214                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu0.data      6546903                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu1.data      6489537                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu2.data      6514635                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu3.data      6525391                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu4.data      6500293                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu5.data      6464439                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu7.data         1793                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::total   5506793398                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls6.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls6.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls6.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls6.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls6.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls6.bytes_read::system.pim_sys6.cpu.data         4096                       # Number of bytes read from this memory
system.pim_vault_ctrls6.bytes_read::total         4096                       # Number of bytes read from this memory
system.pim_vault_ctrls6.num_reads::system.pim_sys6.cpu.data         1024                       # Number of read requests responded to by this memory
system.pim_vault_ctrls6.num_reads::total         1024                       # Number of read requests responded to by this memory
system.pim_vault_ctrls6.bw_read::system.pim_sys6.cpu.data      7342857                       # Total read bandwidth from this memory (bytes/s)
system.pim_vault_ctrls6.bw_read::total        7342857                       # Total read bandwidth from this memory (bytes/s)
system.pim_vault_ctrls6.bw_total::system.pim_sys6.cpu.data      7342857                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls6.bw_total::total       7342857                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls6.readReqs                 1024                       # Number of read requests accepted
system.pim_vault_ctrls6.writeReqs                   0                       # Number of write requests accepted
system.pim_vault_ctrls6.readBursts               1024                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls6.writeBursts                 0                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls6.bytesReadDRAM           27424                       # Total number of bytes read from DRAM
system.pim_vault_ctrls6.bytesReadWrQ             5344                       # Total number of bytes read from write queue
system.pim_vault_ctrls6.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls6.bytesReadSys             4096                       # Total read bytes from the system interface side
system.pim_vault_ctrls6.bytesWrittenSys             0                       # Total written bytes from the system interface side
system.pim_vault_ctrls6.servicedByWrQ             167                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls6.mergedWrBursts              0                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls6.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls6.perBankRdBursts::0          128                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::1           88                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::2          128                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::3          128                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::4          128                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::5          128                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::6           65                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::7           64                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls6.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls6.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls6.totGap             2430601500                       # Total gap between requests
system.pim_vault_ctrls6.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls6.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls6.readPktSize::2           1024                       # Read request sizes (log2)
system.pim_vault_ctrls6.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls6.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls6.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls6.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls6.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls6.writePktSize::2             0                       # Write request sizes (log2)
system.pim_vault_ctrls6.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls6.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls6.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls6.rdQLenPdf::0              857                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::21               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.bytesPerActivate::samples          160                       # Bytes accessed per row activation
system.pim_vault_ctrls6.bytesPerActivate::mean   171.400000                       # Bytes accessed per row activation
system.pim_vault_ctrls6.bytesPerActivate::gmean   163.573710                       # Bytes accessed per row activation
system.pim_vault_ctrls6.bytesPerActivate::stdev    39.697472                       # Bytes accessed per row activation
system.pim_vault_ctrls6.bytesPerActivate::32-47            4      2.50%      2.50% # Bytes accessed per row activation
system.pim_vault_ctrls6.bytesPerActivate::64-79            5      3.12%      5.62% # Bytes accessed per row activation
system.pim_vault_ctrls6.bytesPerActivate::96-111            7      4.38%     10.00% # Bytes accessed per row activation
system.pim_vault_ctrls6.bytesPerActivate::128-143            8      5.00%     15.00% # Bytes accessed per row activation
system.pim_vault_ctrls6.bytesPerActivate::160-175           31     19.38%     34.38% # Bytes accessed per row activation
system.pim_vault_ctrls6.bytesPerActivate::192-207          100     62.50%     96.88% # Bytes accessed per row activation
system.pim_vault_ctrls6.bytesPerActivate::224-239            5      3.12%    100.00% # Bytes accessed per row activation
system.pim_vault_ctrls6.bytesPerActivate::total          160                       # Bytes accessed per row activation
system.pim_vault_ctrls6.totQLat               4284121                       # Total ticks spent queuing
system.pim_vault_ctrls6.totMemAccLat         18810271                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls6.totBusLat             2742400                       # Total ticks spent in databus transfers
system.pim_vault_ctrls6.avgQLat               4998.97                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls6.avgBusLat             3200.00                       # Average bus latency per DRAM burst
system.pim_vault_ctrls6.avgMemAccLat         21948.97                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls6.avgRdBW                 49.16                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls6.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls6.avgRdBWSys               7.34                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls6.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls6.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls6.busUtil                  0.49                       # Data bus utilization in percentage
system.pim_vault_ctrls6.busUtilRead              0.49                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls6.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls6.avgRdQLen                1.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls6.avgWrQLen               21.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls6.readRowHits               697                       # Number of row buffer hits during reads
system.pim_vault_ctrls6.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls6.readRowHitRate          81.33                       # Row buffer hit rate for reads
system.pim_vault_ctrls6.writeRowHitRate           0                       # Row buffer hit rate for writes
system.pim_vault_ctrls6.avgGap             2373634.28                       # Average gap between requests
system.pim_vault_ctrls6.pageHitRate             81.33                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls6.memoryStateTime::IDLE    387968102                       # Time in different power states
system.pim_vault_ctrls6.memoryStateTime::REF     48983400                       # Time in different power states
system.pim_vault_ctrls6.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls6.memoryStateTime::ACT    120517225                       # Time in different power states
system.pim_vault_ctrls6.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls6.actEnergy::0            30240                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls6.actEnergy::1     32054.400000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls6.actEnergy::2            30240                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls6.actEnergy::3     16329.600000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls6.preEnergy::0            20400                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls6.preEnergy::1            21624                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls6.preEnergy::2            20400                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls6.preEnergy::3     11016.000000                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls6.readEnergy::0    107827.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls6.readEnergy::1    127795.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls6.readEnergy::2    127795.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls6.readEnergy::3    64396.800000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls6.writeEnergy::0   11197.440000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls6.writeEnergy::1   13685.760000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls6.writeEnergy::2   13271.040000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls6.writeEnergy::3    6635.520000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls6.refreshEnergy::0 2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls6.refreshEnergy::1 2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls6.refreshEnergy::2 2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls6.refreshEnergy::3 2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls6.actBackEnergy::0 732267581.760000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls6.actBackEnergy::1 732485312.640000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls6.actBackEnergy::2 732437323.200000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls6.actBackEnergy::3 731242293.120000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls6.preBackEnergy::0 8114602512.000001                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls6.preBackEnergy::1   8114411520                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls6.preBackEnergy::2   8114453616                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls6.preBackEnergy::3 8115501888.000001                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls6.totalEnergy::0   11361378550.080000                       # Total energy per rank (pJ)
system.pim_vault_ctrls6.totalEnergy::1   11361430783.680000                       # Total energy per rank (pJ)
system.pim_vault_ctrls6.totalEnergy::2   11361421437.120001                       # Total energy per rank (pJ)
system.pim_vault_ctrls6.totalEnergy::3   11361181350.720001                       # Total energy per rank (pJ)
system.pim_vault_ctrls6.averagePower::0     77.844831                       # Core power per rank (mW)
system.pim_vault_ctrls6.averagePower::1     77.845189                       # Core power per rank (mW)
system.pim_vault_ctrls6.averagePower::2     77.845125                       # Core power per rank (mW)
system.pim_vault_ctrls6.averagePower::3     77.843480                       # Core power per rank (mW)
system.mem_ctrls1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls1.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls1.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls1.atomic_min_count                  0                       # atomic min count
system.mem_ctrls1.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls1.bytes_written::writebacks          768                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total            768                       # Number of bytes written to this memory
system.mem_ctrls1.num_writes::writebacks            3                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total                 3                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_write::writebacks        1376786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total             1376786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks        1376786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total             1376786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         3                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                      24                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                    768                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                 768                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                8                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                8                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                8                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                    689558000                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                  24                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples            3                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean          256                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   256.000000                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-287            3    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total            3                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev          0                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0                1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total            1                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev          0                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total            1                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         0                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       0                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    0                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        1.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     1.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.01                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.77                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                     21                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  0                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               87.50                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                 229852666.67                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   87.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.memoryStateTime::IDLE     508349777                       # Time in different power states
system.mem_ctrls1.memoryStateTime::REF       48983400                       # Time in different power states
system.mem_ctrls1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.memoryStateTime::ACT         135550                       # Time in different power states
system.mem_ctrls1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.actEnergy::0           1401926.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.actEnergy::1           1340841.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.actEnergy::2           1419465.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.actEnergy::3                1463616                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.preEnergy::0           945744.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.preEnergy::1                 904536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.preEnergy::2                 957576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.preEnergy::3                 987360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.readEnergy::0          5395852.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.readEnergy::1          5190681.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.readEnergy::2          5339942.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.readEnergy::3          5465740.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.writeEnergy::0         2455557.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.writeEnergy::1         2272665.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.writeEnergy::2         2421964.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.writeEnergy::3         2465095.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.refreshEnergy::0       2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.refreshEnergy::1       2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.refreshEnergy::2       2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.refreshEnergy::3       2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.actBackEnergy::0       744822319.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls1.actBackEnergy::1       744381823.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls1.actBackEnergy::2       746136912.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls1.actBackEnergy::3       746790379.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls1.preBackEnergy::0         8103589584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.preBackEnergy::1         8103975984                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.preBackEnergy::2       8102436432.000001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.preBackEnergy::3         8101863216                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.totalEnergy::0         11372949775.680000                       # Total energy per rank (pJ)
system.mem_ctrls1.totalEnergy::1         11372405324.160000                       # Total energy per rank (pJ)
system.mem_ctrls1.totalEnergy::2         11373051085.440001                       # Total energy per rank (pJ)
system.mem_ctrls1.totalEnergy::3         11373374199.360001                       # Total energy per rank (pJ)
system.mem_ctrls1.averagePower::0           77.924114                       # Core power per rank (mW)
system.mem_ctrls1.averagePower::1           77.920384                       # Core power per rank (mW)
system.mem_ctrls1.averagePower::2           77.924808                       # Core power per rank (mW)
system.mem_ctrls1.averagePower::3           77.927022                       # Core power per rank (mW)
system.pim_sys2.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys2.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys2.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys2.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys2.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys2.pim_memory.bytes_read::system.pim_sys2.cpu.inst      2168068                       # Number of bytes read from this memory
system.pim_sys2.pim_memory.bytes_read::system.pim_sys2.cpu.data      1060938                       # Number of bytes read from this memory
system.pim_sys2.pim_memory.bytes_read::system.cpu0.data          678                       # Number of bytes read from this memory
system.pim_sys2.pim_memory.bytes_read::system.cpu1.data          706                       # Number of bytes read from this memory
system.pim_sys2.pim_memory.bytes_read::system.cpu2.data          696                       # Number of bytes read from this memory
system.pim_sys2.pim_memory.bytes_read::system.cpu3.data          682                       # Number of bytes read from this memory
system.pim_sys2.pim_memory.bytes_read::system.cpu4.data          690                       # Number of bytes read from this memory
system.pim_sys2.pim_memory.bytes_read::system.cpu5.data          692                       # Number of bytes read from this memory
system.pim_sys2.pim_memory.bytes_read::total      3233150                       # Number of bytes read from this memory
system.pim_sys2.pim_memory.bytes_inst_read::system.pim_sys2.cpu.inst      2168068                       # Number of instructions bytes read from this memory
system.pim_sys2.pim_memory.bytes_inst_read::total      2168068                       # Number of instructions bytes read from this memory
system.pim_sys2.pim_memory.bytes_written::system.pim_sys2.cpu.data        60860                       # Number of bytes written to this memory
system.pim_sys2.pim_memory.bytes_written::system.cpu0.data         1014                       # Number of bytes written to this memory
system.pim_sys2.pim_memory.bytes_written::system.cpu1.data         1030                       # Number of bytes written to this memory
system.pim_sys2.pim_memory.bytes_written::system.cpu2.data         1020                       # Number of bytes written to this memory
system.pim_sys2.pim_memory.bytes_written::system.cpu3.data         1026                       # Number of bytes written to this memory
system.pim_sys2.pim_memory.bytes_written::system.cpu4.data         1020                       # Number of bytes written to this memory
system.pim_sys2.pim_memory.bytes_written::system.cpu5.data         1020                       # Number of bytes written to this memory
system.pim_sys2.pim_memory.bytes_written::total        66990                       # Number of bytes written to this memory
system.pim_sys2.pim_memory.num_reads::system.pim_sys2.cpu.inst       542017                       # Number of read requests responded to by this memory
system.pim_sys2.pim_memory.num_reads::system.pim_sys2.cpu.data       274166                       # Number of read requests responded to by this memory
system.pim_sys2.pim_memory.num_reads::system.cpu0.data          339                       # Number of read requests responded to by this memory
system.pim_sys2.pim_memory.num_reads::system.cpu1.data          353                       # Number of read requests responded to by this memory
system.pim_sys2.pim_memory.num_reads::system.cpu2.data          348                       # Number of read requests responded to by this memory
system.pim_sys2.pim_memory.num_reads::system.cpu3.data          341                       # Number of read requests responded to by this memory
system.pim_sys2.pim_memory.num_reads::system.cpu4.data          345                       # Number of read requests responded to by this memory
system.pim_sys2.pim_memory.num_reads::system.cpu5.data          346                       # Number of read requests responded to by this memory
system.pim_sys2.pim_memory.num_reads::total       818255                       # Number of read requests responded to by this memory
system.pim_sys2.pim_memory.num_writes::system.pim_sys2.cpu.data        19936                       # Number of write requests responded to by this memory
system.pim_sys2.pim_memory.num_writes::system.cpu0.data          338                       # Number of write requests responded to by this memory
system.pim_sys2.pim_memory.num_writes::system.cpu1.data          343                       # Number of write requests responded to by this memory
system.pim_sys2.pim_memory.num_writes::system.cpu2.data          340                       # Number of write requests responded to by this memory
system.pim_sys2.pim_memory.num_writes::system.cpu3.data          342                       # Number of write requests responded to by this memory
system.pim_sys2.pim_memory.num_writes::system.cpu4.data          340                       # Number of write requests responded to by this memory
system.pim_sys2.pim_memory.num_writes::system.cpu5.data          340                       # Number of write requests responded to by this memory
system.pim_sys2.pim_memory.num_writes::total        21979                       # Number of write requests responded to by this memory
system.pim_sys2.pim_memory.bw_read::system.pim_sys2.cpu.inst   3886673324                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_read::system.pim_sys2.cpu.data   1901932699                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_read::system.cpu0.data      1215444                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_read::system.cpu1.data      1265639                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_read::system.cpu2.data      1247712                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_read::system.cpu3.data      1222614                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_read::system.cpu4.data      1236956                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_read::system.cpu5.data      1240541                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_read::total   5796034929                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_inst_read::system.pim_sys2.cpu.inst   3886673324                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_inst_read::total   3886673324                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_write::system.pim_sys2.cpu.data    109103099                       # Write bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_write::system.cpu0.data      1817787                       # Write bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_write::system.cpu1.data      1846470                       # Write bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_write::system.cpu2.data      1828544                       # Write bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_write::system.cpu3.data      1839300                       # Write bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_write::system.cpu4.data      1828544                       # Write bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_write::system.cpu5.data      1828544                       # Write bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_write::total    120092288                       # Write bandwidth from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_total::system.pim_sys2.cpu.inst   3886673324                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_total::system.pim_sys2.cpu.data   2011035798                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_total::system.cpu0.data      3033231                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_total::system.cpu1.data      3112109                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_total::system.cpu2.data      3076256                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_total::system.cpu3.data      3061914                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_total::system.cpu4.data      3065500                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_total::system.cpu5.data      3069085                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys2.pim_memory.bw_total::total   5916127216                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys4.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys4.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys4.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys4.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys4.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys4.pim_memory.bytes_read::system.pim_sys4.cpu.inst      2231284                       # Number of bytes read from this memory
system.pim_sys4.pim_memory.bytes_read::system.pim_sys4.cpu.data      1255096                       # Number of bytes read from this memory
system.pim_sys4.pim_memory.bytes_read::total      3486380                       # Number of bytes read from this memory
system.pim_sys4.pim_memory.bytes_inst_read::system.pim_sys4.cpu.inst      2231284                       # Number of instructions bytes read from this memory
system.pim_sys4.pim_memory.bytes_inst_read::total      2231284                       # Number of instructions bytes read from this memory
system.pim_sys4.pim_memory.num_reads::system.pim_sys4.cpu.inst       557821                       # Number of read requests responded to by this memory
system.pim_sys4.pim_memory.num_reads::system.pim_sys4.cpu.data       313774                       # Number of read requests responded to by this memory
system.pim_sys4.pim_memory.num_reads::total       871595                       # Number of read requests responded to by this memory
system.pim_sys4.pim_memory.bw_read::system.pim_sys4.cpu.inst   4000000000                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_read::system.pim_sys4.cpu.data   2249997759                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_read::total   6249997759                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_inst_read::system.pim_sys4.cpu.inst   4000000000                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_inst_read::total   4000000000                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_total::system.pim_sys4.cpu.inst   4000000000                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_total::system.pim_sys4.cpu.data   2249997759                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys4.pim_memory.bw_total::total   6249997759                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls7.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls7.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls7.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls7.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls7.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls7.bytes_read::system.pim_sys7.cpu.data         4100                       # Number of bytes read from this memory
system.pim_vault_ctrls7.bytes_read::total         4100                       # Number of bytes read from this memory
system.pim_vault_ctrls7.bytes_written::system.pim_sys7.cpu.data           12                       # Number of bytes written to this memory
system.pim_vault_ctrls7.bytes_written::total           12                       # Number of bytes written to this memory
system.pim_vault_ctrls7.num_reads::system.pim_sys7.cpu.data         1025                       # Number of read requests responded to by this memory
system.pim_vault_ctrls7.num_reads::total         1025                       # Number of read requests responded to by this memory
system.pim_vault_ctrls7.num_writes::system.pim_sys7.cpu.data            3                       # Number of write requests responded to by this memory
system.pim_vault_ctrls7.num_writes::total            3                       # Number of write requests responded to by this memory
system.pim_vault_ctrls7.bw_read::system.pim_sys7.cpu.data      7350028                       # Total read bandwidth from this memory (bytes/s)
system.pim_vault_ctrls7.bw_read::total        7350028                       # Total read bandwidth from this memory (bytes/s)
system.pim_vault_ctrls7.bw_write::system.pim_sys7.cpu.data        21512                       # Write bandwidth from this memory (bytes/s)
system.pim_vault_ctrls7.bw_write::total         21512                       # Write bandwidth from this memory (bytes/s)
system.pim_vault_ctrls7.bw_total::system.pim_sys7.cpu.data      7371540                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls7.bw_total::total       7371540                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls7.readReqs                 1025                       # Number of read requests accepted
system.pim_vault_ctrls7.writeReqs                   3                       # Number of write requests accepted
system.pim_vault_ctrls7.readBursts               1025                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls7.writeBursts                 3                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls7.bytesReadDRAM           27456                       # Total number of bytes read from DRAM
system.pim_vault_ctrls7.bytesReadWrQ             5344                       # Total number of bytes read from write queue
system.pim_vault_ctrls7.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls7.bytesReadSys             4100                       # Total read bytes from the system interface side
system.pim_vault_ctrls7.bytesWrittenSys            12                       # Total written bytes from the system interface side
system.pim_vault_ctrls7.servicedByWrQ             167                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls7.mergedWrBursts              2                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls7.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls7.perBankRdBursts::0          129                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::1           88                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::2          128                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::3          128                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::4          128                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::5          128                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::6           65                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::7           64                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls7.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls7.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls7.totGap             2352711500                       # Total gap between requests
system.pim_vault_ctrls7.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls7.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls7.readPktSize::2           1025                       # Read request sizes (log2)
system.pim_vault_ctrls7.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls7.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls7.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls7.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls7.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls7.writePktSize::2             3                       # Write request sizes (log2)
system.pim_vault_ctrls7.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls7.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls7.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls7.rdQLenPdf::0              858                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::21               1                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.bytesPerActivate::samples          162                       # Bytes accessed per row activation
system.pim_vault_ctrls7.bytesPerActivate::mean   169.481481                       # Bytes accessed per row activation
system.pim_vault_ctrls7.bytesPerActivate::gmean   158.438760                       # Bytes accessed per row activation
system.pim_vault_ctrls7.bytesPerActivate::stdev    45.798129                       # Bytes accessed per row activation
system.pim_vault_ctrls7.bytesPerActivate::32-47            8      4.94%      4.94% # Bytes accessed per row activation
system.pim_vault_ctrls7.bytesPerActivate::64-79            4      2.47%      7.41% # Bytes accessed per row activation
system.pim_vault_ctrls7.bytesPerActivate::96-111            8      4.94%     12.35% # Bytes accessed per row activation
system.pim_vault_ctrls7.bytesPerActivate::128-143            7      4.32%     16.67% # Bytes accessed per row activation
system.pim_vault_ctrls7.bytesPerActivate::160-175           33     20.37%     37.04% # Bytes accessed per row activation
system.pim_vault_ctrls7.bytesPerActivate::192-207           89     54.94%     91.98% # Bytes accessed per row activation
system.pim_vault_ctrls7.bytesPerActivate::224-239           13      8.02%    100.00% # Bytes accessed per row activation
system.pim_vault_ctrls7.bytesPerActivate::total          162                       # Bytes accessed per row activation
system.pim_vault_ctrls7.totQLat               4384411                       # Total ticks spent queuing
system.pim_vault_ctrls7.totMemAccLat         18927511                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls7.totBusLat             2745600                       # Total ticks spent in databus transfers
system.pim_vault_ctrls7.avgQLat               5110.04                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls7.avgBusLat             3200.00                       # Average bus latency per DRAM burst
system.pim_vault_ctrls7.avgMemAccLat         22060.04                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls7.avgRdBW                 49.22                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls7.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls7.avgRdBWSys               7.35                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls7.avgWrBWSys               0.02                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls7.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls7.busUtil                  0.49                       # Data bus utilization in percentage
system.pim_vault_ctrls7.busUtilRead              0.49                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls7.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls7.avgRdQLen                0.70                       # Average read queue length when enqueuing
system.pim_vault_ctrls7.avgWrQLen               22.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls7.readRowHits               696                       # Number of row buffer hits during reads
system.pim_vault_ctrls7.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls7.readRowHitRate          81.12                       # Row buffer hit rate for reads
system.pim_vault_ctrls7.writeRowHitRate          0.00                       # Row buffer hit rate for writes
system.pim_vault_ctrls7.avgGap             2288629.86                       # Average gap between requests
system.pim_vault_ctrls7.pageHitRate             81.02                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls7.memoryStateTime::IDLE    387591754                       # Time in different power states
system.pim_vault_ctrls7.memoryStateTime::REF     48983400                       # Time in different power states
system.pim_vault_ctrls7.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls7.memoryStateTime::ACT    120893573                       # Time in different power states
system.pim_vault_ctrls7.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls7.actEnergy::0            30240                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls7.actEnergy::1     32054.400000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls7.actEnergy::2     31449.600000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls7.actEnergy::3     16329.600000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls7.preEnergy::0            20400                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls7.preEnergy::1            21624                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls7.preEnergy::2            21216                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls7.preEnergy::3     11016.000000                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls7.readEnergy::0    108326.400000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls7.readEnergy::1    127795.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls7.readEnergy::2    127795.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls7.readEnergy::3    64396.800000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls7.writeEnergy::0   11197.440000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls7.writeEnergy::1   13685.760000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls7.writeEnergy::2   13271.040000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls7.writeEnergy::3    6635.520000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls7.refreshEnergy::0 2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls7.refreshEnergy::1 2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls7.refreshEnergy::2 2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls7.refreshEnergy::3 2514338791.680000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls7.actBackEnergy::0 732264626.880000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls7.actBackEnergy::1 732518472.960000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls7.actBackEnergy::2 732376036.800000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls7.actBackEnergy::3    731209680                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls7.preBackEnergy::0   8114605104                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls7.preBackEnergy::1 8114382432.000001                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls7.preBackEnergy::2   8114507376                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls7.preBackEnergy::3   8115530496                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls7.totalEnergy::0   11361378686.400002                       # Total energy per rank (pJ)
system.pim_vault_ctrls7.totalEnergy::1    11361434856                       # Total energy per rank (pJ)
system.pim_vault_ctrls7.totalEnergy::2   11361415936.320000                       # Total energy per rank (pJ)
system.pim_vault_ctrls7.totalEnergy::3   11361177345.600000                       # Total energy per rank (pJ)
system.pim_vault_ctrls7.averagePower::0     77.844832                       # Core power per rank (mW)
system.pim_vault_ctrls7.averagePower::1     77.845217                       # Core power per rank (mW)
system.pim_vault_ctrls7.averagePower::2     77.845088                       # Core power per rank (mW)
system.pim_vault_ctrls7.averagePower::3     77.843453                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq               17347                       # Transaction distribution
system.membus.trans_dist::ReadResp              17347                       # Transaction distribution
system.membus.trans_dist::WriteReq               9242                       # Transaction distribution
system.membus.trans_dist::WriteResp              9242                       # Transaction distribution
system.membus.trans_dist::Writeback                32                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              149                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            219                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              52                       # Transaction distribution
system.membus.trans_dist::ReadExReq                12                       # Transaction distribution
system.membus.trans_dist::ReadExResp               11                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave        53645                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        53653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  53653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio           16                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave        78519                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        78535                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   78535                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq      8673500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp     17471000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq      9242000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp      4621000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback       528000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq        74999                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq       109999                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp        26000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq         6000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp       181500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq          521                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp          670                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq          176                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp          234                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback            1                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq            1                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp            1                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp         5500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp         1500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                           699                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                          905                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                     26577                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                          697                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                    26577                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                         904                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                 5500                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime                   0                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime               7000                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                              317                       # Total snoops (count)
system.membus.snoop_fanout::samples               420                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                     420    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 420                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                   4                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy            18472000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               3.3                       # Layer utilization (%)
system.membus.reqLayer5.succeeded               26680                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy           22299500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              4.0                       # Layer utilization (%)
system.membus.respLayer3.succeeded              26652                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq              17345                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp             17345                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq              9240                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp             9240                       # Transaction distribution
system.smcxbar.trans_dist::Writeback               32                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq              43                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq             9                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp             52                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq               11                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp              11                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls0.port           12                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls2.port            2                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls3.port            8                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls4.port            3                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls5.port            3                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls6.port            2                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls7.port           10                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys0.s2p.slave         4122                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys1.s2p.slave         2128                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys2.s2p.slave         2336                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys6.s2p.slave         2402                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys7.s2p.slave         2304                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total        13332                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls0.port           19                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls1.port            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls2.port            6                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls4.port            2                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls5.port            6                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls6.port            4                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls7.port            4                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys0.s2p.slave         4720                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys1.s2p.slave         2048                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys2.s2p.slave         1818                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys6.s2p.slave         2318                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys7.s2p.slave         2390                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total        13336                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls0.port           18                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls2.port            4                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls3.port            3                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls4.port            8                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls5.port            7                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls6.port            3                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls7.port            3                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys0.s2p.slave         4042                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys1.s2p.slave         2110                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys2.s2p.slave         2318                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys6.s2p.slave         2486                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys7.s2p.slave         2330                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total        13332                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls0.port           12                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls1.port            4                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls2.port            7                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls3.port            3                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls4.port            4                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls5.port            5                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls6.port            4                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls7.port            7                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys0.s2p.slave         4792                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys1.s2p.slave         2042                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys2.s2p.slave         1758                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys6.s2p.slave         2300                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys7.s2p.slave         2390                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total        13328                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total                 53328                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls0.port          512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls3.port          512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls4.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls5.port          512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls6.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls7.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.pim_sys0.s2p.slave         5092                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.pim_sys1.s2p.slave         2670                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.pim_sys2.s2p.slave         2742                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.pim_sys6.s2p.slave         2950                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.pim_sys7.s2p.slave         2860                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total        19130                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls0.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls1.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls2.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls4.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls5.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls6.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.pim_sys0.s2p.slave         5775                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.pim_sys1.s2p.slave         2522                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.pim_sys2.s2p.slave         2440                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.pim_sys6.s2p.slave         2766                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.pim_sys7.s2p.slave         2854                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total        18917                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls2.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls3.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls4.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls5.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls6.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls7.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.pim_sys0.s2p.slave         4982                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.pim_sys1.s2p.slave         2672                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.pim_sys2.s2p.slave         2714                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.pim_sys6.s2p.slave         3084                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.pim_sys7.s2p.slave         2878                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total        19658                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls0.port          512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls1.port          512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls2.port          512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls3.port          512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls4.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls5.port          512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls6.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls7.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.pim_sys0.s2p.slave         5930                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.pim_sys1.s2p.slave         2518                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.pim_sys2.s2p.slave         2378                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.pim_sys6.s2p.slave         2754                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.pim_sys7.s2p.slave         2882                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total        20814                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total                  78519                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq     18726900                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp     41456851                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq     19083200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp     12695500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback       300800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq        60200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq        12600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp        72748                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq        15400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp       108900                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq          499                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq          148                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq       150800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp          500                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq        54600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                          647                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                           1                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                    26577                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                         647                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime               205400                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                   26577                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          1                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                 500                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             205400                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime               500                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy              86200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded                 33                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy              29600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded                  4                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy              22000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded                 10                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy              44600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded                  9                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy              55400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded                 11                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy              40800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded                 12                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy              52600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded                  9                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy              69000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded                 15                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy           12570000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              2.3                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded               8838                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy            6521800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              1.2                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded               4164                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy           6462100                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             1.2                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded              4115                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy           6141300                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             1.1                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded              4753                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy           6103700                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             1.1                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded              4707                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy          13856887                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             2.5                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded              6662                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy          13376738                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             2.4                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded              6666                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy          13730586                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             2.5                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded              6662                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy          13369788                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             2.4                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded              6658                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq        17345                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp        17345                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq         9240                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp         9240                       # Transaction distribution
system.smccontroller.trans_dist::Writeback           32                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq           43                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq            9                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp           52                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq           11                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp           11                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave        13332                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave        13336                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave        13332                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave        13328                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total        53328                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave        19130                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave        18917                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave        19658                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave        20814                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total        78519                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq     13876000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp     15635300                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq      8316000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp      7392000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback       128000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq        34400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq         7200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp        41600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq         8800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp        44000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp          159                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp           60                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp        68100                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp        27300                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                   219                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess              26577                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess             26577                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                  219                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime         95400                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime        95400                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy      5565600                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          1.0                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded         6670                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy      5601000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          1.0                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded         6670                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy      5575900                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          1.0                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded         6670                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy      5627900                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          1.0                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded         6670                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy     23112900                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          4.1                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded        26648                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq              20609                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             20609                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              9242                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             9242                       # Transaction distribution
system.tol2bus.trans_dist::Writeback              321                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             174                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           223                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            397                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               83                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              83                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          700                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         9306                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          516                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         9256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          592                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         9299                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          474                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         9211                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side          374                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side         9105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side           52                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side          622                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side         9281                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side           48                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          588                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 59876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        89600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        42138                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side            8                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        66048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        38840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        75776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side        42662                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side           32                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        60672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        37798                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side           40                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side        47872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side        27540                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side           28                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side          104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side        79616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side        55688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side           28                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side           96                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side        75264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        40717                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           24                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 780591                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq     10316475                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp     95998362                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq      9242000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp      4623494                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback     10432999                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq        87998                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq       112497                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp        41997                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq          500                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq        41999                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp      1787999                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq         1077                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp          121                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq          157                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback           22                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq           37                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq           46                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp            4                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq           16                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp            4                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq     12089495                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp      1828496                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq       834000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback       560999                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq       749499                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq      1087000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp        55000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq        24000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq       260500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp        38500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                         1363                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                         129                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                    26577                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                         626                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime              2322500                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                   26577                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime           15605493                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime           1921996                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                            1109                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             4072                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47                  4072    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4072                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           30237468                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded              30653                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy          11379488                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded               350                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy          11369490                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded              4741                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy              2000                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded                 2                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy           8387991                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded               258                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy           9950972                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded              4696                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy          9627481                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            1.7                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded              296                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy         10921482                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            2.0                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded             4727                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy             8000                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded                8                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy          7709479                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            1.4                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded              237                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy          9356967                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            1.7                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded             4665                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy            10000                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded               10                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy          6080494                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded              187                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy          8298468                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            1.5                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded             4607                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.occupancy             7998                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer26.succeeded                7                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy            26000                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded               26                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy         10113979                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded              311                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy         10371491                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            1.9                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded             4675                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.occupancy             7000                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer32.succeeded                7                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy            24000                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded               24                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy          9557990                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            1.7                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded              294                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy          5188998                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              198                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy             6000                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded                6                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys0.itlb.tlb_access                509649                       # Number of TLB accesses
system.pim_sys0.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys0.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys0.itlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys0.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys0.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys0.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys0.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys0.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys0.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys0.dtlb.tlb_access                276072                       # Number of TLB accesses
system.pim_sys0.dtlb.tlb_dyn_access              2047                       # Number of TLB accesses
system.pim_sys0.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys0.dtlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys0.dtlb.tlb_dyn_hit_rate          100.00                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys0.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys0.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys0.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys0.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys0.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys0.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys0.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys0.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys0.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys0.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys0.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys0.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys0.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys0.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys0.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys0.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys0.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys0.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys0.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys0.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys0.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys0.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys0.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys0.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys0.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys0.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys0.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys0.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys0.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys0.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys0.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys0.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys0.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys0.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys0.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys0.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys0.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys0.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys0.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys0.cpu.itb.hits                        0                       # DTB hits
system.pim_sys0.cpu.itb.misses                      0                       # DTB misses
system.pim_sys0.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys0.cpu.numCycles                 1115642                       # number of cpu cycles simulated
system.pim_sys0.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys0.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys0.cpu.committedInsts             509649                       # Number of instructions committed
system.pim_sys0.cpu.committedOps               509649                       # Number of ops (including micro ops) committed
system.pim_sys0.cpu.num_int_alu_accesses       419194                       # Number of integer alu accesses
system.pim_sys0.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys0.cpu.num_func_calls                  0                       # number of times a function call or return occured
system.pim_sys0.cpu.num_conditional_control_insts        65974                       # number of instructions that are conditional controls
system.pim_sys0.cpu.num_int_insts              419194                       # number of integer instructions
system.pim_sys0.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys0.cpu.num_int_register_reads       750906                       # number of times the integer registers were read
system.pim_sys0.cpu.num_int_register_writes       319989                       # number of times the integer registers were written
system.pim_sys0.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys0.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys0.cpu.num_cc_register_reads      2241585                       # number of times the CC registers were read
system.pim_sys0.cpu.num_cc_register_writes       291461                       # number of times the CC registers were written
system.pim_sys0.cpu.num_mem_refs               276072                       # number of memory refs
system.pim_sys0.cpu.num_load_insts             242842                       # Number of load instructions
system.pim_sys0.cpu.num_store_insts             33230                       # Number of store instructions
system.pim_sys0.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys0.cpu.num_busy_cycles           1115642                       # Number of busy cycles
system.pim_sys0.cpu.not_idle_fraction               1                       # Percentage of non-idle cycles
system.pim_sys0.cpu.idle_fraction                   0                       # Percentage of idle cycles
system.pim_sys0.cpu.Branches                    85159                       # Number of branches fetched
system.pim_sys0.cpu.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.pim_sys0.cpu.op_class::IntAlu           233577     45.83%     45.83% # Class of executed instruction
system.pim_sys0.cpu.op_class::IntMult               0      0.00%     45.83% # Class of executed instruction
system.pim_sys0.cpu.op_class::IntDiv                0      0.00%     45.83% # Class of executed instruction
system.pim_sys0.cpu.op_class::FloatAdd              0      0.00%     45.83% # Class of executed instruction
system.pim_sys0.cpu.op_class::FloatCmp              0      0.00%     45.83% # Class of executed instruction
system.pim_sys0.cpu.op_class::FloatCvt              0      0.00%     45.83% # Class of executed instruction
system.pim_sys0.cpu.op_class::FloatMult             0      0.00%     45.83% # Class of executed instruction
system.pim_sys0.cpu.op_class::FloatDiv              0      0.00%     45.83% # Class of executed instruction
system.pim_sys0.cpu.op_class::FloatSqrt             0      0.00%     45.83% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdAdd               0      0.00%     45.83% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdAddAcc            0      0.00%     45.83% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdAlu               0      0.00%     45.83% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdCmp               0      0.00%     45.83% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdCvt               0      0.00%     45.83% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdMisc              0      0.00%     45.83% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdMult              0      0.00%     45.83% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdMultAcc            0      0.00%     45.83% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdShift             0      0.00%     45.83% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdShiftAcc            0      0.00%     45.83% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdSqrt              0      0.00%     45.83% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatAdd            0      0.00%     45.83% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatAlu            0      0.00%     45.83% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatCmp            0      0.00%     45.83% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatCvt            0      0.00%     45.83% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatDiv            0      0.00%     45.83% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatMisc            0      0.00%     45.83% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatMult            0      0.00%     45.83% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatMultAcc            0      0.00%     45.83% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatSqrt            0      0.00%     45.83% # Class of executed instruction
system.pim_sys0.cpu.op_class::MemRead          242842     47.65%     93.48% # Class of executed instruction
system.pim_sys0.cpu.op_class::MemWrite          33230      6.52%    100.00% # Class of executed instruction
system.pim_sys0.cpu.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.pim_sys0.cpu.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.pim_sys0.cpu.op_class::total            509649                       # Class of executed instruction
system.pim_sys0.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys0.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys0.Smon.readBurstLengthHist::samples         1023                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::mean            4                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::gmean     4.000000                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::0            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::1            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::2            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::3            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::4         1023    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::5            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::6            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::7            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::8            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::9            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::10            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::11            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::12            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::13            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::14            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::15            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::16            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::17            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::18            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::19            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::total         1023                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::samples         1024                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::mean            4                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::gmean     4.000000                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::0            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::1            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::2            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::3            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::4         1024    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::5            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::6            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::7            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::8            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::9            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::10            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::11            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::12            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::13            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::14            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::15            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::16            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::17            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::18            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::19            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::total         1024                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBandwidthHist::samples           54                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::mean 7577777.777778                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::stdev 11257377.734585                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::0-2.09715e+06           37     68.52%     68.52% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::2.09715e+06-4.1943e+06            0      0.00%     68.52% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::4.1943e+06-6.29146e+06            0      0.00%     68.52% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::6.29146e+06-8.38861e+06            0      0.00%     68.52% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::8.38861e+06-1.04858e+07            0      0.00%     68.52% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.04858e+07-1.25829e+07            0      0.00%     68.52% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.25829e+07-1.46801e+07            0      0.00%     68.52% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.46801e+07-1.67772e+07            0      0.00%     68.52% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.67772e+07-1.88744e+07            0      0.00%     68.52% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.88744e+07-2.09715e+07            0      0.00%     68.52% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::2.09715e+07-2.30687e+07            1      1.85%     70.37% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::2.30687e+07-2.51658e+07           15     27.78%     98.15% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::2.51658e+07-2.7263e+07            1      1.85%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::2.7263e+07-2.93601e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::2.93601e+07-3.14573e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::3.14573e+07-3.35544e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::3.35544e+07-3.56516e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::3.56516e+07-3.77487e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::3.77487e+07-3.98459e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::3.98459e+07-4.1943e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::total           54                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.averageReadBandwidth 7335686.537438      0.00%      0.00% # Average read bandwidth (bytes/s)
system.pim_sys0.Smon.totalReadBytes              4092                       # Number of bytes read
system.pim_sys0.Smon.writeBandwidthHist::samples           54                       # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::mean 7274074.074074                       # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::stdev 11140563.062651                       # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::0-2.09715e+06           37     68.52%     68.52% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::2.09715e+06-4.1943e+06            0      0.00%     68.52% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::4.1943e+06-6.29146e+06            1      1.85%     70.37% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::6.29146e+06-8.38861e+06            0      0.00%     70.37% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::8.38861e+06-1.04858e+07            0      0.00%     70.37% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1.04858e+07-1.25829e+07            0      0.00%     70.37% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1.25829e+07-1.46801e+07            0      0.00%     70.37% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1.46801e+07-1.67772e+07            0      0.00%     70.37% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1.67772e+07-1.88744e+07            0      0.00%     70.37% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1.88744e+07-2.09715e+07            0      0.00%     70.37% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::2.09715e+07-2.30687e+07            0      0.00%     70.37% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::2.30687e+07-2.51658e+07           15     27.78%     98.15% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::2.51658e+07-2.7263e+07            1      1.85%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::2.7263e+07-2.93601e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::2.93601e+07-3.14573e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::3.14573e+07-3.35544e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::3.35544e+07-3.56516e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::3.56516e+07-3.77487e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::3.77487e+07-3.98459e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::3.98459e+07-4.1943e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::total           54                       # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.averageWriteBandwidth 7342857.296516      0.00%      0.00% # Average write bandwidth (bytes/s)
system.pim_sys0.Smon.totalWrittenBytes           4096                       # Number of bytes written
system.pim_sys0.Smon.readLatencyHist::samples         1023                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::mean 24815.738025                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::gmean 19692.359554                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::stdev 17500.657427                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::0-8191          190     18.57%     18.57% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::8192-16383            0      0.00%     18.57% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::16384-24575          677     66.18%     84.75% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::24576-32767            0      0.00%     84.75% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::32768-40959          126     12.32%     97.07% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::40960-49151            0      0.00%     97.07% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::49152-57343            4      0.39%     97.46% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::57344-65535            1      0.10%     97.56% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::65536-73727            2      0.20%     97.75% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::73728-81919            3      0.29%     98.04% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::81920-90111            1      0.10%     98.14% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::90112-98303            0      0.00%     98.14% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::98304-106495            1      0.10%     98.24% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::106496-114687            0      0.00%     98.24% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::114688-122879            7      0.68%     98.92% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::122880-131071            6      0.59%     99.51% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::131072-139263            5      0.49%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::139264-147455            0      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::147456-155647            0      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::155648-163839            0      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::total         1023                       # Read request-response latency
system.pim_sys0.Smon.writeLatencyHist::samples         1024                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::mean         4500                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::gmean  4500.000000                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::stdev            0                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::0-255            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::256-511            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::512-767            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::768-1023            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::1024-1279            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::1280-1535            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::1536-1791            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::1792-2047            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::2048-2303            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::2304-2559            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::2560-2815            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::2816-3071            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::3072-3327            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::3328-3583            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::3584-3839            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::3840-4095            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::4096-4351            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::4352-4607         1024    100.00%    100.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::4608-4863            0      0.00%    100.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::4864-5119            0      0.00%    100.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::total         1024                       # Write request-response latency
system.pim_sys0.Smon.ittReadRead::samples         1023                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::mean   5670141.251222                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::stdev  176035092.302790                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::underflows            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::1-5000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::5001-10000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::10001-15000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::15001-20000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::20001-25000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::25001-30000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::30001-35000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::35001-40000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::40001-45000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::45001-50000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::50001-55000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::55001-60000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::60001-65000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::65001-70000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::70001-75000           44      4.30%      4.30% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::75001-80000            0      0.00%      4.30% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::80001-85000            0      0.00%      4.30% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::85001-90000            0      0.00%      4.30% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::90001-95000          211     20.63%     24.93% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::95001-100000            1      0.10%     25.02% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::overflows          767     74.98%    100.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::min_value        72500                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::max_value   5630537500                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::total          1023                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittWriteWrite::samples         1024                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::mean 7832042.480469                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::stdev 245354929.165292                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::underflows            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::1-5000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::5001-10000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::10001-15000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::15001-20000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::20001-25000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::25001-30000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::30001-35000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::35001-40000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::40001-45000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::45001-50000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::50001-55000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::55001-60000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::60001-65000          270     26.37%     26.37% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::65001-70000          105     10.25%     36.62% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::70001-75000            0      0.00%     36.62% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::75001-80000            0      0.00%     36.62% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::80001-85000           77      7.52%     44.14% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::85001-90000            0      0.00%     44.14% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::90001-95000            0      0.00%     44.14% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::95001-100000            0      0.00%     44.14% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::overflows          572     55.86%    100.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::min_value        64000                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::max_value   7851521500                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::total         1024                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittReqReq::samples          2047                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::mean     2833685.637518                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::stdev    117051360.456276                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::underflows            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::1-5000              0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::5001-10000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::10001-15000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::15001-20000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::20001-25000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::25001-30000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::30001-35000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::35001-40000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::40001-45000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::45001-50000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::50001-55000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::55001-60000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::60001-65000          270     13.19%     13.19% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::65001-70000          105      5.13%     18.32% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::70001-75000           44      2.15%     20.47% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::75001-80000            0      0.00%     20.47% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::80001-85000           77      3.76%     24.23% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::85001-90000            0      0.00%     24.23% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::90001-95000          211     10.31%     34.54% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::95001-100000            1      0.05%     34.59% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::overflows         1339     65.41%    100.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::min_value        64000                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::max_value   5293412000                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::total            2047                       # Request-to-request inter transaction time
system.pim_sys0.Smon.outstandingReadsHist::samples           54                       # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::mean     0.037037                       # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::stdev     0.190626                       # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::0           52     96.30%     96.30% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::1            2      3.70%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::total           54                       # Outstanding read transactions
system.pim_sys0.Smon.outstandingWritesHist::samples           54                       # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::0           54    100.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::total           54                       # Outstanding write transactions
system.pim_sys0.Smon.readTransHist::samples           54                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::mean    18.944444                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::stdev    28.144115                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::0-3            37     68.52%     68.52% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::4-7             0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::8-11            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::12-15            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::16-19            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::20-23            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::24-27            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::28-31            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::32-35            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::36-39            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::40-43            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::44-47            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::48-51            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::52-55            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::56-59            7     12.96%     81.48% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::60-63           10     18.52%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::64-67            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::68-71            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::72-75            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::76-79            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::total           54                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::samples           54                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::mean    18.185185                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::stdev    27.851408                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::0-3           37     68.52%     68.52% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::4-7            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::8-11            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::12-15            1      1.85%     70.37% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::16-19            0      0.00%     70.37% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::20-23            0      0.00%     70.37% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::24-27            0      0.00%     70.37% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::28-31            0      0.00%     70.37% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::32-35            0      0.00%     70.37% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::36-39            0      0.00%     70.37% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::40-43            0      0.00%     70.37% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::44-47            0      0.00%     70.37% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::48-51            0      0.00%     70.37% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::52-55            0      0.00%     70.37% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::56-59            1      1.85%     72.22% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::60-63           15     27.78%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::64-67            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::68-71            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::72-75            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::76-79            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::total           54                       # Histogram of read transactions per sample period
system.pim_sys0.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys0.pimbus.trans_dist::ReadReq       758252                       # Transaction distribution
system.pim_sys0.pimbus.trans_dist::ReadResp       758252                       # Transaction distribution
system.pim_sys0.pimbus.trans_dist::WriteReq        36307                       # Transaction distribution
system.pim_sys0.pimbus.trans_dist::WriteResp        36307                       # Transaction distribution
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.dtlb-master::system.pim_sys0.Smon-slave         4094                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.dtlb-master::system.pim_sys0.pim_memory.port       548050                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.dtlb-master::total       552144                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.itlb-master::system.pim_sys0.pim_memory.port      1019298                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.itlb-master::total      1019298                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.s2p.master::system.pim_sys0.pim_memory.port        17676                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.s2p.master::total        17676                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count::total       1589118                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.dtlb-master::system.pim_sys0.Smon-slave         8188                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.dtlb-master::system.pim_sys0.pim_memory.port      1011430                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.dtlb-master::total      1019618                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.itlb-master::system.pim_sys0.pim_memory.port      2038596                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.itlb-master::total      2038596                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.s2p.master::system.pim_sys0.pim_memory.port        21779                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.s2p.master::total        21779                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size::total        3079993                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::ReadReq    379126000                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::ReadResp    795195600                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::WriteReq     36307000                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::WriteResp     24478700                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::ReadReq       218357                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::ReadResp       571387                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::WriteReq         3120                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::WriteResp         2997                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::ReadReq     21236000                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::ReadResp    229613400                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::WriteReq       793500                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::WriteResp       599400                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.failedReq               221477                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys0.pimbus.failedResp              574384                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys0.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys0.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys0.pimbus.pimReqSuccess             8838                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys0.pimbus.pimReqFail                3363                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys0.pimbus.pimReqDelayedTime      1376000                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys0.pimbus.pimRespSuccess            8838                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys0.pimbus.pimRespFail                124                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys0.pimbus.pimRespDelayedTime        24800                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys0.pimbus.totalReqDelayedTime     22029500                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys0.pimbus.totalRespDelayedTime    230212800                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys0.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys0.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys0.pimbus.reqLayer1.occupancy      1535500                       # Layer occupancy (ticks)
system.pim_sys0.pimbus.reqLayer1.utilization          0.3                       # Layer utilization (%)
system.pim_sys0.pimbus.reqLayer1.succeeded         2047                       # # of times layer succeeds timing
system.pim_sys0.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys0.pimbus.reqLayer2.occupancy    413897500                       # Layer occupancy (ticks)
system.pim_sys0.pimbus.reqLayer2.utilization         74.2                       # Layer utilization (%)
system.pim_sys0.pimbus.reqLayer2.succeeded       792512                       # # of times layer succeeds timing
system.pim_sys0.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys0.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys0.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys0.pimbus.respLayer1.occupancy    293614800                       # Layer occupancy (ticks)
system.pim_sys0.pimbus.respLayer1.utilization         52.6                       # Layer utilization (%)
system.pim_sys0.pimbus.respLayer1.succeeded       276072                       # # of times layer succeeds timing
system.pim_sys0.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys0.pimbus.respLayer2.occupancy    517374000                       # Layer occupancy (ticks)
system.pim_sys0.pimbus.respLayer2.utilization         92.7                       # Layer utilization (%)
system.pim_sys0.pimbus.respLayer2.succeeded       509649                       # # of times layer succeeds timing
system.pim_sys0.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys0.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys0.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys0.pimbus.respLayer4.occupancy      8685500                       # Layer occupancy (ticks)
system.pim_sys0.pimbus.respLayer4.utilization          1.6                       # Layer utilization (%)
system.pim_sys0.pimbus.respLayer4.succeeded         8838                       # # of times layer succeeds timing
system.pim_sys0.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys1.itlb.tlb_access                544636                       # Number of TLB accesses
system.pim_sys1.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys1.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys1.itlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys1.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys1.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys1.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys1.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys1.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys1.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys1.dtlb.tlb_access                300979                       # Number of TLB accesses
system.pim_sys1.dtlb.tlb_dyn_access              1024                       # Number of TLB accesses
system.pim_sys1.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys1.dtlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys1.dtlb.tlb_dyn_hit_rate          100.00                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys1.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys1.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys1.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys1.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys1.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys1.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys1.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys1.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys1.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys1.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys1.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys1.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys1.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys1.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys1.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys1.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys1.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys1.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys1.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys1.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys1.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys1.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys1.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys1.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys1.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys1.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys1.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys1.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys1.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys1.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys1.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys1.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys1.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys1.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys1.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys1.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys1.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys1.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys1.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys1.cpu.itb.hits                        0                       # DTB hits
system.pim_sys1.cpu.itb.misses                      0                       # DTB misses
system.pim_sys1.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys1.cpu.numCycles                 1115642                       # number of cpu cycles simulated
system.pim_sys1.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys1.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys1.cpu.committedInsts             544636                       # Number of instructions committed
system.pim_sys1.cpu.committedOps               544636                       # Number of ops (including micro ops) committed
system.pim_sys1.cpu.num_int_alu_accesses       425837                       # Number of integer alu accesses
system.pim_sys1.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys1.cpu.num_func_calls                  0                       # number of times a function call or return occured
system.pim_sys1.cpu.num_conditional_control_insts        88082                       # number of instructions that are conditional controls
system.pim_sys1.cpu.num_int_insts              425837                       # number of integer instructions
system.pim_sys1.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys1.cpu.num_int_register_reads       752816                       # number of times the integer registers were read
system.pim_sys1.cpu.num_int_register_writes       322067                       # number of times the integer registers were written
system.pim_sys1.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys1.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys1.cpu.num_cc_register_reads      2453304                       # number of times the CC registers were read
system.pim_sys1.cpu.num_cc_register_writes       308727                       # number of times the CC registers were written
system.pim_sys1.cpu.num_mem_refs               300979                       # number of memory refs
system.pim_sys1.cpu.num_load_insts             285292                       # Number of load instructions
system.pim_sys1.cpu.num_store_insts             15687                       # Number of store instructions
system.pim_sys1.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys1.cpu.num_busy_cycles           1115642                       # Number of busy cycles
system.pim_sys1.cpu.not_idle_fraction               1                       # Percentage of non-idle cycles
system.pim_sys1.cpu.idle_fraction                   0                       # Percentage of idle cycles
system.pim_sys1.cpu.Branches                   106639                       # Number of branches fetched
system.pim_sys1.cpu.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.pim_sys1.cpu.op_class::IntAlu           243657     44.74%     44.74% # Class of executed instruction
system.pim_sys1.cpu.op_class::IntMult               0      0.00%     44.74% # Class of executed instruction
system.pim_sys1.cpu.op_class::IntDiv                0      0.00%     44.74% # Class of executed instruction
system.pim_sys1.cpu.op_class::FloatAdd              0      0.00%     44.74% # Class of executed instruction
system.pim_sys1.cpu.op_class::FloatCmp              0      0.00%     44.74% # Class of executed instruction
system.pim_sys1.cpu.op_class::FloatCvt              0      0.00%     44.74% # Class of executed instruction
system.pim_sys1.cpu.op_class::FloatMult             0      0.00%     44.74% # Class of executed instruction
system.pim_sys1.cpu.op_class::FloatDiv              0      0.00%     44.74% # Class of executed instruction
system.pim_sys1.cpu.op_class::FloatSqrt             0      0.00%     44.74% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdAdd               0      0.00%     44.74% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdAddAcc            0      0.00%     44.74% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdAlu               0      0.00%     44.74% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdCmp               0      0.00%     44.74% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdCvt               0      0.00%     44.74% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdMisc              0      0.00%     44.74% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdMult              0      0.00%     44.74% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdMultAcc            0      0.00%     44.74% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdShift             0      0.00%     44.74% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdShiftAcc            0      0.00%     44.74% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdSqrt              0      0.00%     44.74% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatAdd            0      0.00%     44.74% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatAlu            0      0.00%     44.74% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatCmp            0      0.00%     44.74% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatCvt            0      0.00%     44.74% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatDiv            0      0.00%     44.74% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatMisc            0      0.00%     44.74% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatMult            0      0.00%     44.74% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatMultAcc            0      0.00%     44.74% # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatSqrt            0      0.00%     44.74% # Class of executed instruction
system.pim_sys1.cpu.op_class::MemRead          285292     52.38%     97.12% # Class of executed instruction
system.pim_sys1.cpu.op_class::MemWrite          15687      2.88%    100.00% # Class of executed instruction
system.pim_sys1.cpu.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.pim_sys1.cpu.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.pim_sys1.cpu.op_class::total            544636                       # Class of executed instruction
system.pim_sys1.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys1.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys1.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::samples         1024                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::mean            4                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::gmean     4.000000                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::0            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::1            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::2            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::3            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::4         1024    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::5            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::6            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::7            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::8            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::9            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::10            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::11            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::12            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::13            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::14            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::15            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::16            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::17            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::18            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::19            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::total         1024                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBandwidthHist::samples           54                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::0           54    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::total           54                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys1.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys1.Smon.writeBandwidthHist::samples           54                       # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::mean 7585185.185185                       # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::stdev 11259937.454289                       # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::0-2.09715e+06           37     68.52%     68.52% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::2.09715e+06-4.1943e+06            0      0.00%     68.52% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::4.1943e+06-6.29146e+06            0      0.00%     68.52% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::6.29146e+06-8.38861e+06            0      0.00%     68.52% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::8.38861e+06-1.04858e+07            0      0.00%     68.52% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::1.04858e+07-1.25829e+07            0      0.00%     68.52% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::1.25829e+07-1.46801e+07            0      0.00%     68.52% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::1.46801e+07-1.67772e+07            0      0.00%     68.52% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::1.67772e+07-1.88744e+07            0      0.00%     68.52% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::1.88744e+07-2.09715e+07            1      1.85%     70.37% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::2.09715e+07-2.30687e+07            0      0.00%     70.37% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::2.30687e+07-2.51658e+07           13     24.07%     94.44% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::2.51658e+07-2.7263e+07            3      5.56%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::2.7263e+07-2.93601e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::2.93601e+07-3.14573e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::3.14573e+07-3.35544e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::3.35544e+07-3.56516e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::3.56516e+07-3.77487e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::3.77487e+07-3.98459e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::3.98459e+07-4.1943e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::total           54                       # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.averageWriteBandwidth 7342857.296516      0.00%      0.00% # Average write bandwidth (bytes/s)
system.pim_sys1.Smon.totalWrittenBytes           4096                       # Number of bytes written
system.pim_sys1.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys1.Smon.writeLatencyHist::samples         1024                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::mean         4500                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::gmean  4500.000000                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::stdev            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::0-255            0      0.00%      0.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::256-511            0      0.00%      0.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::512-767            0      0.00%      0.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::768-1023            0      0.00%      0.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::1024-1279            0      0.00%      0.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::1280-1535            0      0.00%      0.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::1536-1791            0      0.00%      0.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::1792-2047            0      0.00%      0.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::2048-2303            0      0.00%      0.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::2304-2559            0      0.00%      0.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::2560-2815            0      0.00%      0.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::2816-3071            0      0.00%      0.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::3072-3327            0      0.00%      0.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::3328-3583            0      0.00%      0.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::3584-3839            0      0.00%      0.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::3840-4095            0      0.00%      0.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::4096-4351            0      0.00%      0.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::4352-4607         1024    100.00%    100.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::4608-4863            0      0.00%    100.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::4864-5119            0      0.00%    100.00% # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::total         1024                       # Write request-response latency
system.pim_sys1.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittWriteWrite::samples         1024                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::mean 7450705.078125                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::stdev 233157559.117089                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::underflows            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::1-5000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::5001-10000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::10001-15000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::15001-20000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::20001-25000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::25001-30000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::30001-35000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::35001-40000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::40001-45000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::45001-50000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::50001-55000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::55001-60000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::60001-65000          268     26.17%     26.17% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::65001-70000          106     10.35%     36.52% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::70001-75000            0      0.00%     36.52% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::75001-80000            0      0.00%     36.52% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::80001-85000           40      3.91%     40.43% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::85001-90000            0      0.00%     40.43% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::90001-95000            0      0.00%     40.43% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::95001-100000            1      0.10%     40.53% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::overflows          609     59.47%    100.00% # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::min_value        64000                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::max_value   7461205500                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::total         1024                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittReqReq::samples          1024                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::mean     5019584.472656                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::stdev    155361714.201040                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::underflows            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::1-5000              0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::5001-10000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::10001-15000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::15001-20000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::20001-25000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::25001-30000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::30001-35000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::35001-40000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::40001-45000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::45001-50000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::50001-55000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::55001-60000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::60001-65000          268     26.17%     26.17% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::65001-70000          106     10.35%     36.52% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::70001-75000            0      0.00%     36.52% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::75001-80000            0      0.00%     36.52% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::80001-85000           40      3.91%     40.43% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::85001-90000            0      0.00%     40.43% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::90001-95000            0      0.00%     40.43% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::95001-100000            1      0.10%     40.53% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::overflows          609     59.47%    100.00% # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::min_value        64000                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::max_value   4971738000                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::total            1024                       # Request-to-request inter transaction time
system.pim_sys1.Smon.outstandingReadsHist::samples           54                       # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::0           54    100.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::total           54                       # Outstanding read transactions
system.pim_sys1.Smon.outstandingWritesHist::samples           54                       # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::0           54    100.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::total           54                       # Outstanding write transactions
system.pim_sys1.Smon.readTransHist::samples           54                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::0              54    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::total           54                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::samples           54                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::mean    18.962963                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::stdev    28.149844                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::0-3           36     66.67%     66.67% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::4-7            1      1.85%     68.52% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::8-11            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::12-15            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::16-19            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::20-23            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::24-27            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::28-31            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::32-35            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::36-39            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::40-43            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::44-47            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::48-51            1      1.85%     70.37% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::52-55            0      0.00%     70.37% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::56-59            4      7.41%     77.78% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::60-63           11     20.37%     98.15% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::64-67            1      1.85%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::68-71            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::72-75            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::76-79            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::total           54                       # Histogram of read transactions per sample period
system.pim_sys1.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys1.pimbus.trans_dist::ReadReq       832037                       # Transaction distribution
system.pim_sys1.pimbus.trans_dist::ReadResp       832037                       # Transaction distribution
system.pim_sys1.pimbus.trans_dist::WriteReq        17742                       # Transaction distribution
system.pim_sys1.pimbus.trans_dist::WriteResp        17742                       # Transaction distribution
system.pim_sys1.pimbus.pkt_count_system.pim_sys1.dtlb-master::system.pim_sys1.Smon-slave         2048                       # Packet count per connected master and slave (bytes)
system.pim_sys1.pimbus.pkt_count_system.pim_sys1.dtlb-master::system.pim_sys1.pim_memory.port       599910                       # Packet count per connected master and slave (bytes)
system.pim_sys1.pimbus.pkt_count_system.pim_sys1.dtlb-master::total       601958                       # Packet count per connected master and slave (bytes)
system.pim_sys1.pimbus.pkt_count_system.pim_sys1.itlb-master::system.pim_sys1.pim_memory.port      1089272                       # Packet count per connected master and slave (bytes)
system.pim_sys1.pimbus.pkt_count_system.pim_sys1.itlb-master::total      1089272                       # Packet count per connected master and slave (bytes)
system.pim_sys1.pimbus.pkt_count_system.pim_sys1.s2p.master::system.pim_sys1.pim_memory.port         8328                       # Packet count per connected master and slave (bytes)
system.pim_sys1.pimbus.pkt_count_system.pim_sys1.s2p.master::total         8328                       # Packet count per connected master and slave (bytes)
system.pim_sys1.pimbus.pkt_count::total       1699558                       # Packet count per connected master and slave (bytes)
system.pim_sys1.pimbus.pkt_size_system.pim_sys1.dtlb-master::system.pim_sys1.Smon-slave         4096                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys1.pimbus.pkt_size_system.pim_sys1.dtlb-master::system.pim_sys1.pim_memory.port      1160108                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys1.pimbus.pkt_size_system.pim_sys1.dtlb-master::total      1164204                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys1.pimbus.pkt_size_system.pim_sys1.itlb-master::system.pim_sys1.pim_memory.port      2178544                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys1.pimbus.pkt_size_system.pim_sys1.itlb-master::total      2178544                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys1.pimbus.pkt_size_system.pim_sys1.s2p.master::system.pim_sys1.pim_memory.port        10382                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys1.pimbus.pkt_size_system.pim_sys1.s2p.master::total        10382                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys1.pimbus.pkt_size::total        3353130                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::ReadReq    416018500                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::ReadResp    860896800                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::WriteReq     17742000                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::WriteResp     11924600                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::ReadReq       160478                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::ReadResp       687314                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::WriteReq         1564                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::WriteResp         1002                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::ReadReq     10090000                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::ReadResp    258476800                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::WriteReq       518000                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::WriteResp       200400                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.failedReq               162042                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys1.pimbus.failedResp              688316                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys1.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys1.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys1.pimbus.pimReqSuccess             4164                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys1.pimbus.pimReqFail                1729                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys1.pimbus.pimReqDelayedTime       704500                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys1.pimbus.pimRespSuccess            4164                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys1.pimbus.pimRespFail                 12                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys1.pimbus.pimRespDelayedTime         2400                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys1.pimbus.totalReqDelayedTime     10608000                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys1.pimbus.totalRespDelayedTime    258677200                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys1.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys1.pimbus.reqLayer1.occupancy      1024000                       # Layer occupancy (ticks)
system.pim_sys1.pimbus.reqLayer1.utilization          0.2                       # Layer utilization (%)
system.pim_sys1.pimbus.reqLayer1.succeeded         1024                       # # of times layer succeeds timing
system.pim_sys1.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys1.pimbus.reqLayer2.occupancy    432736500                       # Layer occupancy (ticks)
system.pim_sys1.pimbus.reqLayer2.utilization         77.6                       # Layer utilization (%)
system.pim_sys1.pimbus.reqLayer2.succeeded       848755                       # # of times layer succeeds timing
system.pim_sys1.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys1.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys1.pimbus.respLayer1.occupancy    320776500                       # Layer occupancy (ticks)
system.pim_sys1.pimbus.respLayer1.utilization         57.5                       # Layer utilization (%)
system.pim_sys1.pimbus.respLayer1.succeeded       300979                       # # of times layer succeeds timing
system.pim_sys1.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys1.pimbus.respLayer2.occupancy    548252400                       # Layer occupancy (ticks)
system.pim_sys1.pimbus.respLayer2.utilization         98.3                       # Layer utilization (%)
system.pim_sys1.pimbus.respLayer2.succeeded       544636                       # # of times layer succeeds timing
system.pim_sys1.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys1.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys1.pimbus.respLayer4.occupancy      3792500                       # Layer occupancy (ticks)
system.pim_sys1.pimbus.respLayer4.utilization          0.7                       # Layer utilization (%)
system.pim_sys1.pimbus.respLayer4.succeeded         4164                       # # of times layer succeeds timing
system.pim_sys1.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys2.itlb.tlb_access                542017                       # Number of TLB accesses
system.pim_sys2.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys2.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys2.itlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys2.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys2.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys2.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys2.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys2.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys2.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys2.dtlb.tlb_access                295123                       # Number of TLB accesses
system.pim_sys2.dtlb.tlb_dyn_access              1021                       # Number of TLB accesses
system.pim_sys2.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys2.dtlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys2.dtlb.tlb_dyn_hit_rate          100.00                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys2.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys2.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys2.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys2.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys2.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys2.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys2.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys2.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys2.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys2.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys2.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys2.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys2.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys2.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys2.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys2.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys2.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys2.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys2.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys2.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys2.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys2.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys2.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys2.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys2.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys2.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys2.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys2.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys2.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys2.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys2.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys2.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys2.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys2.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys2.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys2.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys2.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys2.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys2.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys2.cpu.itb.hits                        0                       # DTB hits
system.pim_sys2.cpu.itb.misses                      0                       # DTB misses
system.pim_sys2.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys2.cpu.numCycles                 1115642                       # number of cpu cycles simulated
system.pim_sys2.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys2.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys2.cpu.committedInsts             542017                       # Number of instructions committed
system.pim_sys2.cpu.committedOps               542017                       # Number of ops (including micro ops) committed
system.pim_sys2.cpu.num_int_alu_accesses       426714                       # Number of integer alu accesses
system.pim_sys2.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys2.cpu.num_func_calls                  0                       # number of times a function call or return occured
system.pim_sys2.cpu.num_conditional_control_insts        84603                       # number of instructions that are conditional controls
system.pim_sys2.cpu.num_int_insts              426714                       # number of integer instructions
system.pim_sys2.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys2.cpu.num_int_register_reads       755267                       # number of times the integer registers were read
system.pim_sys2.cpu.num_int_register_writes       321154                       # number of times the integer registers were written
system.pim_sys2.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys2.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys2.cpu.num_cc_register_reads      2416755                       # number of times the CC registers were read
system.pim_sys2.cpu.num_cc_register_writes       311290                       # number of times the CC registers were written
system.pim_sys2.cpu.num_mem_refs               295123                       # number of memory refs
system.pim_sys2.cpu.num_load_insts             274166                       # Number of load instructions
system.pim_sys2.cpu.num_store_insts             20957                       # Number of store instructions
system.pim_sys2.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys2.cpu.num_busy_cycles           1115642                       # Number of busy cycles
system.pim_sys2.cpu.not_idle_fraction               1                       # Percentage of non-idle cycles
system.pim_sys2.cpu.idle_fraction                   0                       # Percentage of idle cycles
system.pim_sys2.cpu.Branches                   104705                       # Number of branches fetched
system.pim_sys2.cpu.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.pim_sys2.cpu.op_class::IntAlu           246894     45.55%     45.55% # Class of executed instruction
system.pim_sys2.cpu.op_class::IntMult               0      0.00%     45.55% # Class of executed instruction
system.pim_sys2.cpu.op_class::IntDiv                0      0.00%     45.55% # Class of executed instruction
system.pim_sys2.cpu.op_class::FloatAdd              0      0.00%     45.55% # Class of executed instruction
system.pim_sys2.cpu.op_class::FloatCmp              0      0.00%     45.55% # Class of executed instruction
system.pim_sys2.cpu.op_class::FloatCvt              0      0.00%     45.55% # Class of executed instruction
system.pim_sys2.cpu.op_class::FloatMult             0      0.00%     45.55% # Class of executed instruction
system.pim_sys2.cpu.op_class::FloatDiv              0      0.00%     45.55% # Class of executed instruction
system.pim_sys2.cpu.op_class::FloatSqrt             0      0.00%     45.55% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdAdd               0      0.00%     45.55% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdAddAcc            0      0.00%     45.55% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdAlu               0      0.00%     45.55% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdCmp               0      0.00%     45.55% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdCvt               0      0.00%     45.55% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdMisc              0      0.00%     45.55% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdMult              0      0.00%     45.55% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdMultAcc            0      0.00%     45.55% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdShift             0      0.00%     45.55% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdShiftAcc            0      0.00%     45.55% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdSqrt              0      0.00%     45.55% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatAdd            0      0.00%     45.55% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatAlu            0      0.00%     45.55% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatCmp            0      0.00%     45.55% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatCvt            0      0.00%     45.55% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatDiv            0      0.00%     45.55% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatMisc            0      0.00%     45.55% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatMult            0      0.00%     45.55% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatMultAcc            0      0.00%     45.55% # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatSqrt            0      0.00%     45.55% # Class of executed instruction
system.pim_sys2.cpu.op_class::MemRead          274166     50.58%     96.13% # Class of executed instruction
system.pim_sys2.cpu.op_class::MemWrite          20957      3.87%    100.00% # Class of executed instruction
system.pim_sys2.cpu.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.pim_sys2.cpu.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.pim_sys2.cpu.op_class::total            542017                       # Class of executed instruction
system.pim_sys2.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys2.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys2.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::samples         1021                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::mean            4                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::gmean     4.000000                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::0            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::1            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::2            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::3            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::4         1021    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::5            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::6            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::7            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::8            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::9            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::10            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::11            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::12            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::13            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::14            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::15            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::16            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::17            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::18            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::19            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::total         1021                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBandwidthHist::samples           54                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::0           54    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::total           54                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys2.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys2.Smon.writeBandwidthHist::samples           54                       # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::mean 7562962.962963                       # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::stdev 11223497.862198                       # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::0-2.09715e+06           37     68.52%     68.52% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::2.09715e+06-4.1943e+06            0      0.00%     68.52% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::4.1943e+06-6.29146e+06            0      0.00%     68.52% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::6.29146e+06-8.38861e+06            0      0.00%     68.52% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::8.38861e+06-1.04858e+07            0      0.00%     68.52% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::1.04858e+07-1.25829e+07            0      0.00%     68.52% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::1.25829e+07-1.46801e+07            0      0.00%     68.52% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::1.46801e+07-1.67772e+07            0      0.00%     68.52% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::1.67772e+07-1.88744e+07            0      0.00%     68.52% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::1.88744e+07-2.09715e+07            0      0.00%     68.52% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::2.09715e+07-2.30687e+07            1      1.85%     70.37% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::2.30687e+07-2.51658e+07           15     27.78%     98.15% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::2.51658e+07-2.7263e+07            1      1.85%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::2.7263e+07-2.93601e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::2.93601e+07-3.14573e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::3.14573e+07-3.35544e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::3.35544e+07-3.56516e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::3.56516e+07-3.77487e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::3.77487e+07-3.98459e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::3.98459e+07-4.1943e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::total           54                       # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.averageWriteBandwidth 7321345.019280      0.00%      0.00% # Average write bandwidth (bytes/s)
system.pim_sys2.Smon.totalWrittenBytes           4084                       # Number of bytes written
system.pim_sys2.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys2.Smon.writeLatencyHist::samples         1021                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::mean         4500                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::gmean  4500.000000                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::stdev            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::0-255            0      0.00%      0.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::256-511            0      0.00%      0.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::512-767            0      0.00%      0.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::768-1023            0      0.00%      0.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::1024-1279            0      0.00%      0.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::1280-1535            0      0.00%      0.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::1536-1791            0      0.00%      0.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::1792-2047            0      0.00%      0.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::2048-2303            0      0.00%      0.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::2304-2559            0      0.00%      0.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::2560-2815            0      0.00%      0.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::2816-3071            0      0.00%      0.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::3072-3327            0      0.00%      0.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::3328-3583            0      0.00%      0.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::3584-3839            0      0.00%      0.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::3840-4095            0      0.00%      0.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::4096-4351            0      0.00%      0.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::4352-4607         1021    100.00%    100.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::4608-4863            0      0.00%    100.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::4864-5119            0      0.00%    100.00% # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::total         1021                       # Write request-response latency
system.pim_sys2.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittWriteWrite::samples         1021                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::mean 5681647.404505                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::stdev 176228791.286310                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::underflows            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::1-5000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::5001-10000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::10001-15000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::15001-20000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::20001-25000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::25001-30000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::30001-35000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::35001-40000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::40001-45000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::45001-50000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::50001-55000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::55001-60000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::60001-65000          144     14.10%     14.10% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::65001-70000           51      5.00%     19.10% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::70001-75000            0      0.00%     19.10% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::75001-80000            0      0.00%     19.10% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::80001-85000          148     14.50%     33.59% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::85001-90000            0      0.00%     33.59% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::90001-95000            0      0.00%     33.59% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::95001-100000            8      0.78%     34.38% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::overflows          670     65.62%    100.00% # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::min_value        64000                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::max_value   5631220000                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::total         1021                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittReqReq::samples          1021                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::mean     4713973.555338                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::stdev    145308627.429498                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::underflows            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::1-5000              0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::5001-10000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::10001-15000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::15001-20000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::20001-25000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::25001-30000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::30001-35000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::35001-40000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::40001-45000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::45001-50000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::50001-55000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::55001-60000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::60001-65000          144     14.10%     14.10% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::65001-70000           51      5.00%     19.10% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::70001-75000            0      0.00%     19.10% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::75001-80000            0      0.00%     19.10% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::80001-85000          148     14.50%     33.59% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::85001-90000            0      0.00%     33.59% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::90001-95000            0      0.00%     33.59% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::95001-100000            8      0.78%     34.38% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::overflows          670     65.62%    100.00% # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::min_value        64000                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::max_value   4643225000                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::total            1021                       # Request-to-request inter transaction time
system.pim_sys2.Smon.outstandingReadsHist::samples           54                       # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::0           54    100.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::total           54                       # Outstanding read transactions
system.pim_sys2.Smon.outstandingWritesHist::samples           54                       # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::0           54    100.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::total           54                       # Outstanding write transactions
system.pim_sys2.Smon.readTransHist::samples           54                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::0              54    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::total           54                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::samples           54                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::mean    18.907407                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::stdev    28.058745                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::0-3           37     68.52%     68.52% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::4-7            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::8-11            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::12-15            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::16-19            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::20-23            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::24-27            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::28-31            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::32-35            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::36-39            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::40-43            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::44-47            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::48-51            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::52-55            1      1.85%     70.37% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::56-59            5      9.26%     79.63% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::60-63           11     20.37%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::64-67            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::68-71            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::72-75            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::76-79            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::total           54                       # Histogram of read transactions per sample period
system.pim_sys2.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys2.pimbus.trans_dist::ReadReq       818255                       # Transaction distribution
system.pim_sys2.pimbus.trans_dist::ReadResp       818255                       # Transaction distribution
system.pim_sys2.pimbus.trans_dist::WriteReq        23000                       # Transaction distribution
system.pim_sys2.pimbus.trans_dist::WriteResp        23000                       # Transaction distribution
system.pim_sys2.pimbus.pkt_count_system.pim_sys2.dtlb-master::system.pim_sys2.Smon-slave         2042                       # Packet count per connected master and slave (bytes)
system.pim_sys2.pimbus.pkt_count_system.pim_sys2.dtlb-master::system.pim_sys2.pim_memory.port       588204                       # Packet count per connected master and slave (bytes)
system.pim_sys2.pimbus.pkt_count_system.pim_sys2.dtlb-master::total       590246                       # Packet count per connected master and slave (bytes)
system.pim_sys2.pimbus.pkt_count_system.pim_sys2.itlb-master::system.pim_sys2.pim_memory.port      1084034                       # Packet count per connected master and slave (bytes)
system.pim_sys2.pimbus.pkt_count_system.pim_sys2.itlb-master::total      1084034                       # Packet count per connected master and slave (bytes)
system.pim_sys2.pimbus.pkt_count_system.pim_sys2.s2p.master::system.pim_sys2.pim_memory.port         8230                       # Packet count per connected master and slave (bytes)
system.pim_sys2.pimbus.pkt_count_system.pim_sys2.s2p.master::total         8230                       # Packet count per connected master and slave (bytes)
system.pim_sys2.pimbus.pkt_count::total       1682510                       # Packet count per connected master and slave (bytes)
system.pim_sys2.pimbus.pkt_size_system.pim_sys2.dtlb-master::system.pim_sys2.Smon-slave         4084                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys2.pimbus.pkt_size_system.pim_sys2.dtlb-master::system.pim_sys2.pim_memory.port      1121798                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys2.pimbus.pkt_size_system.pim_sys2.dtlb-master::total      1125882                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys2.pimbus.pkt_size_system.pim_sys2.itlb-master::system.pim_sys2.pim_memory.port      2168068                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys2.pimbus.pkt_size_system.pim_sys2.itlb-master::total      2168068                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys2.pimbus.pkt_size_system.pim_sys2.s2p.master::system.pim_sys2.pim_memory.port        10274                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys2.pimbus.pkt_size_system.pim_sys2.s2p.master::total        10274                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys2.pimbus.pkt_size::total        3304224                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::ReadReq    409127500                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::ReadResp    849432000                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::WriteReq     23000000                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::WriteResp     15604800                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::ReadReq       177333                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::ReadResp       661893                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::WriteReq         1527                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::WriteResp         1009                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::ReadReq     12655500                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::ReadResp    255047600                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::WriteReq       537500                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::WriteResp       201800                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.failedReq               178860                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys2.pimbus.failedResp              662902                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys2.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys2.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys2.pimbus.pimReqSuccess             4115                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys2.pimbus.pimReqFail                1690                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys2.pimbus.pimReqDelayedTime       694500                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys2.pimbus.pimRespSuccess            4115                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys2.pimbus.pimRespFail                 21                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys2.pimbus.pimRespDelayedTime         4700                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys2.pimbus.totalReqDelayedTime     13193000                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys2.pimbus.totalRespDelayedTime    255249400                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys2.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys2.pimbus.reqLayer1.occupancy      1021000                       # Layer occupancy (ticks)
system.pim_sys2.pimbus.reqLayer1.utilization          0.2                       # Layer utilization (%)
system.pim_sys2.pimbus.reqLayer1.succeeded         1021                       # # of times layer succeeds timing
system.pim_sys2.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys2.pimbus.reqLayer2.occupancy    431106500                       # Layer occupancy (ticks)
system.pim_sys2.pimbus.reqLayer2.utilization         77.3                       # Layer utilization (%)
system.pim_sys2.pimbus.reqLayer2.succeeded       840234                       # # of times layer succeeds timing
system.pim_sys2.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys2.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys2.pimbus.respLayer1.occupancy    314619900                       # Layer occupancy (ticks)
system.pim_sys2.pimbus.respLayer1.utilization         56.4                       # Layer utilization (%)
system.pim_sys2.pimbus.respLayer1.succeeded       295123                       # # of times layer succeeds timing
system.pim_sys2.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys2.pimbus.respLayer2.occupancy    546689200                       # Layer occupancy (ticks)
system.pim_sys2.pimbus.respLayer2.utilization         98.0                       # Layer utilization (%)
system.pim_sys2.pimbus.respLayer2.succeeded       542017                       # # of times layer succeeds timing
system.pim_sys2.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys2.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys2.pimbus.respLayer4.occupancy      3727700                       # Layer occupancy (ticks)
system.pim_sys2.pimbus.respLayer4.utilization          0.7                       # Layer utilization (%)
system.pim_sys2.pimbus.respLayer4.succeeded         4115                       # # of times layer succeeds timing
system.pim_sys2.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys3.itlb.tlb_access                557821                       # Number of TLB accesses
system.pim_sys3.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys3.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys3.itlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys3.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys3.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys3.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys3.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys3.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys3.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys3.dtlb.tlb_access                313775                       # Number of TLB accesses
system.pim_sys3.dtlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys3.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys3.dtlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys3.dtlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys3.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys3.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys3.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys3.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys3.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys3.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys3.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys3.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys3.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys3.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys3.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys3.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys3.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys3.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys3.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys3.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys3.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys3.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys3.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys3.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys3.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys3.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys3.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys3.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys3.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys3.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys3.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys3.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys3.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys3.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys3.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys3.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys3.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys3.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys3.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys3.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys3.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys3.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys3.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys3.cpu.itb.hits                        0                       # DTB hits
system.pim_sys3.cpu.itb.misses                      0                       # DTB misses
system.pim_sys3.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys3.cpu.numCycles                 1115642                       # number of cpu cycles simulated
system.pim_sys3.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys3.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys3.cpu.committedInsts             557821                       # Number of instructions committed
system.pim_sys3.cpu.committedOps               557821                       # Number of ops (including micro ops) committed
system.pim_sys3.cpu.num_int_alu_accesses       418366                       # Number of integer alu accesses
system.pim_sys3.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys3.cpu.num_func_calls                  0                       # number of times a function call or return occured
system.pim_sys3.cpu.num_conditional_control_insts       104591                       # number of instructions that are conditional controls
system.pim_sys3.cpu.num_int_insts              418366                       # number of integer instructions
system.pim_sys3.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys3.cpu.num_int_register_reads       732142                       # number of times the integer registers were read
system.pim_sys3.cpu.num_int_register_writes       313775                       # number of times the integer registers were written
system.pim_sys3.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys3.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys3.cpu.num_cc_register_reads      2562492                       # number of times the CC registers were read
system.pim_sys3.cpu.num_cc_register_writes       313773                       # number of times the CC registers were written
system.pim_sys3.cpu.num_mem_refs               313775                       # number of memory refs
system.pim_sys3.cpu.num_load_insts             313775                       # Number of load instructions
system.pim_sys3.cpu.num_store_insts                 0                       # Number of store instructions
system.pim_sys3.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys3.cpu.num_busy_cycles           1115642                       # Number of busy cycles
system.pim_sys3.cpu.not_idle_fraction               1                       # Percentage of non-idle cycles
system.pim_sys3.cpu.idle_fraction                   0                       # Percentage of idle cycles
system.pim_sys3.cpu.Branches                   122023                       # Number of branches fetched
system.pim_sys3.cpu.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.pim_sys3.cpu.op_class::IntAlu           244046     43.75%     43.75% # Class of executed instruction
system.pim_sys3.cpu.op_class::IntMult               0      0.00%     43.75% # Class of executed instruction
system.pim_sys3.cpu.op_class::IntDiv                0      0.00%     43.75% # Class of executed instruction
system.pim_sys3.cpu.op_class::FloatAdd              0      0.00%     43.75% # Class of executed instruction
system.pim_sys3.cpu.op_class::FloatCmp              0      0.00%     43.75% # Class of executed instruction
system.pim_sys3.cpu.op_class::FloatCvt              0      0.00%     43.75% # Class of executed instruction
system.pim_sys3.cpu.op_class::FloatMult             0      0.00%     43.75% # Class of executed instruction
system.pim_sys3.cpu.op_class::FloatDiv              0      0.00%     43.75% # Class of executed instruction
system.pim_sys3.cpu.op_class::FloatSqrt             0      0.00%     43.75% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdAdd               0      0.00%     43.75% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdAddAcc            0      0.00%     43.75% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdAlu               0      0.00%     43.75% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdCmp               0      0.00%     43.75% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdCvt               0      0.00%     43.75% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdMisc              0      0.00%     43.75% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdMult              0      0.00%     43.75% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdMultAcc            0      0.00%     43.75% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdShift             0      0.00%     43.75% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdShiftAcc            0      0.00%     43.75% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdSqrt              0      0.00%     43.75% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatAdd            0      0.00%     43.75% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatAlu            0      0.00%     43.75% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatCmp            0      0.00%     43.75% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatCvt            0      0.00%     43.75% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatDiv            0      0.00%     43.75% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatMisc            0      0.00%     43.75% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatMult            0      0.00%     43.75% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatMultAcc            0      0.00%     43.75% # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatSqrt            0      0.00%     43.75% # Class of executed instruction
system.pim_sys3.cpu.op_class::MemRead          313775     56.25%    100.00% # Class of executed instruction
system.pim_sys3.cpu.op_class::MemWrite              0      0.00%    100.00% # Class of executed instruction
system.pim_sys3.cpu.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.pim_sys3.cpu.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.pim_sys3.cpu.op_class::total            557821                       # Class of executed instruction
system.pim_sys3.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys3.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys3.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBandwidthHist::samples           54                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::0           54    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::total           54                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys3.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys3.Smon.writeBandwidthHist::samples           54                       # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::0           54    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::total           54                       # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys3.Smon.totalWrittenBytes              0                       # Number of bytes written
system.pim_sys3.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys3.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::0            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::1            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::2            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::3            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::4            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::5            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::6            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::7            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::8            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::9            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys3.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::mean          0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittReqReq::samples             0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::mean              0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::stdev             0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::1-5000              0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::total               0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.outstandingReadsHist::samples           54                       # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::0           54    100.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::total           54                       # Outstanding read transactions
system.pim_sys3.Smon.outstandingWritesHist::samples           54                       # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::0           54    100.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::total           54                       # Outstanding write transactions
system.pim_sys3.Smon.readTransHist::samples           54                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::0              54    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::total           54                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::samples           54                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::0             54    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::total           54                       # Histogram of read transactions per sample period
system.pim_sys3.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys3.pimbus.trans_dist::ReadReq       871596                       # Transaction distribution
system.pim_sys3.pimbus.trans_dist::ReadResp       871596                       # Transaction distribution
system.pim_sys3.pimbus.pkt_count_system.pim_sys3.dtlb-master::system.pim_sys3.pim_memory.port       627550                       # Packet count per connected master and slave (bytes)
system.pim_sys3.pimbus.pkt_count_system.pim_sys3.dtlb-master::total       627550                       # Packet count per connected master and slave (bytes)
system.pim_sys3.pimbus.pkt_count_system.pim_sys3.itlb-master::system.pim_sys3.pim_memory.port      1115642                       # Packet count per connected master and slave (bytes)
system.pim_sys3.pimbus.pkt_count_system.pim_sys3.itlb-master::total      1115642                       # Packet count per connected master and slave (bytes)
system.pim_sys3.pimbus.pkt_count::total       1743192                       # Packet count per connected master and slave (bytes)
system.pim_sys3.pimbus.pkt_size_system.pim_sys3.dtlb-master::system.pim_sys3.pim_memory.port      1255100                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys3.pimbus.pkt_size_system.pim_sys3.dtlb-master::total      1255100                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys3.pimbus.pkt_size_system.pim_sys3.itlb-master::system.pim_sys3.pim_memory.port      2231284                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys3.pimbus.pkt_size_system.pim_sys3.itlb-master::total      2231284                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys3.pimbus.pkt_size::total        3486384                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::ReadReq    435798000                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::ReadResp    892514200                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::ReadReq       104591                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::ReadResp       767005                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::ReadResp    275424000                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.failedReq               104591                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys3.pimbus.failedResp              767005                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys3.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys3.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys3.pimbus.pimReqSuccess                0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys3.pimbus.pimReqFail                   0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys3.pimbus.pimReqDelayedTime            0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys3.pimbus.pimRespSuccess               0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys3.pimbus.pimRespFail                  0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys3.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys3.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys3.pimbus.totalRespDelayedTime    275424000                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys3.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys3.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys3.pimbus.reqLayer2.occupancy    435798000                       # Layer occupancy (ticks)
system.pim_sys3.pimbus.reqLayer2.utilization         78.1                       # Layer utilization (%)
system.pim_sys3.pimbus.reqLayer2.succeeded       871596                       # # of times layer succeeds timing
system.pim_sys3.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys3.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys3.pimbus.respLayer1.occupancy    334693200                       # Layer occupancy (ticks)
system.pim_sys3.pimbus.respLayer1.utilization         60.0                       # Layer utilization (%)
system.pim_sys3.pimbus.respLayer1.succeeded       313775                       # # of times layer succeeds timing
system.pim_sys3.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys3.pimbus.respLayer2.occupancy    557821000                       # Layer occupancy (ticks)
system.pim_sys3.pimbus.respLayer2.utilization        100.0                       # Layer utilization (%)
system.pim_sys3.pimbus.respLayer2.succeeded       557821                       # # of times layer succeeds timing
system.pim_sys3.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys3.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys3.pimbus.respLayer4.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys4.itlb.tlb_access                557821                       # Number of TLB accesses
system.pim_sys4.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys4.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys4.itlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys4.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys4.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys4.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys4.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys4.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys4.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys4.dtlb.tlb_access                313774                       # Number of TLB accesses
system.pim_sys4.dtlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys4.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys4.dtlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys4.dtlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys4.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys4.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys4.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys4.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys4.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys4.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys4.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys4.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys4.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys4.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys4.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys4.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys4.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys4.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys4.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys4.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys4.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys4.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys4.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys4.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys4.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys4.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys4.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys4.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys4.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys4.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys4.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys4.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys4.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys4.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys4.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys4.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys4.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys4.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys4.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys4.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys4.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys4.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys4.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys4.cpu.itb.hits                        0                       # DTB hits
system.pim_sys4.cpu.itb.misses                      0                       # DTB misses
system.pim_sys4.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys4.cpu.numCycles                 1115643                       # number of cpu cycles simulated
system.pim_sys4.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys4.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys4.cpu.committedInsts             557821                       # Number of instructions committed
system.pim_sys4.cpu.committedOps               557821                       # Number of ops (including micro ops) committed
system.pim_sys4.cpu.num_int_alu_accesses       418365                       # Number of integer alu accesses
system.pim_sys4.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys4.cpu.num_func_calls                  0                       # number of times a function call or return occured
system.pim_sys4.cpu.num_conditional_control_insts       104592                       # number of instructions that are conditional controls
system.pim_sys4.cpu.num_int_insts              418365                       # number of integer instructions
system.pim_sys4.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys4.cpu.num_int_register_reads       732138                       # number of times the integer registers were read
system.pim_sys4.cpu.num_int_register_writes       313774                       # number of times the integer registers were written
system.pim_sys4.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys4.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys4.cpu.num_cc_register_reads      2562489                       # number of times the CC registers were read
system.pim_sys4.cpu.num_cc_register_writes       313773                       # number of times the CC registers were written
system.pim_sys4.cpu.num_mem_refs               313774                       # number of memory refs
system.pim_sys4.cpu.num_load_insts             313774                       # Number of load instructions
system.pim_sys4.cpu.num_store_insts                 0                       # Number of store instructions
system.pim_sys4.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys4.cpu.num_busy_cycles           1115643                       # Number of busy cycles
system.pim_sys4.cpu.not_idle_fraction               1                       # Percentage of non-idle cycles
system.pim_sys4.cpu.idle_fraction                   0                       # Percentage of idle cycles
system.pim_sys4.cpu.Branches                   122024                       # Number of branches fetched
system.pim_sys4.cpu.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.pim_sys4.cpu.op_class::IntAlu           244047     43.75%     43.75% # Class of executed instruction
system.pim_sys4.cpu.op_class::IntMult               0      0.00%     43.75% # Class of executed instruction
system.pim_sys4.cpu.op_class::IntDiv                0      0.00%     43.75% # Class of executed instruction
system.pim_sys4.cpu.op_class::FloatAdd              0      0.00%     43.75% # Class of executed instruction
system.pim_sys4.cpu.op_class::FloatCmp              0      0.00%     43.75% # Class of executed instruction
system.pim_sys4.cpu.op_class::FloatCvt              0      0.00%     43.75% # Class of executed instruction
system.pim_sys4.cpu.op_class::FloatMult             0      0.00%     43.75% # Class of executed instruction
system.pim_sys4.cpu.op_class::FloatDiv              0      0.00%     43.75% # Class of executed instruction
system.pim_sys4.cpu.op_class::FloatSqrt             0      0.00%     43.75% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdAdd               0      0.00%     43.75% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdAddAcc            0      0.00%     43.75% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdAlu               0      0.00%     43.75% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdCmp               0      0.00%     43.75% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdCvt               0      0.00%     43.75% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdMisc              0      0.00%     43.75% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdMult              0      0.00%     43.75% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdMultAcc            0      0.00%     43.75% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdShift             0      0.00%     43.75% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdShiftAcc            0      0.00%     43.75% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdSqrt              0      0.00%     43.75% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatAdd            0      0.00%     43.75% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatAlu            0      0.00%     43.75% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatCmp            0      0.00%     43.75% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatCvt            0      0.00%     43.75% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatDiv            0      0.00%     43.75% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatMisc            0      0.00%     43.75% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatMult            0      0.00%     43.75% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatMultAcc            0      0.00%     43.75% # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatSqrt            0      0.00%     43.75% # Class of executed instruction
system.pim_sys4.cpu.op_class::MemRead          313774     56.25%    100.00% # Class of executed instruction
system.pim_sys4.cpu.op_class::MemWrite              0      0.00%    100.00% # Class of executed instruction
system.pim_sys4.cpu.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.pim_sys4.cpu.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.pim_sys4.cpu.op_class::total            557821                       # Class of executed instruction
system.pim_sys4.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys4.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys4.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBandwidthHist::samples           54                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::0           54    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::total           54                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys4.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys4.Smon.writeBandwidthHist::samples           54                       # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::0           54    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::total           54                       # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys4.Smon.totalWrittenBytes              0                       # Number of bytes written
system.pim_sys4.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys4.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::0            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::1            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::2            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::3            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::4            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::5            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::6            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::7            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::8            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::9            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys4.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::mean          0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittReqReq::samples             0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::mean              0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::stdev             0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::1-5000              0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::total               0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.outstandingReadsHist::samples           54                       # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::0           54    100.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::total           54                       # Outstanding read transactions
system.pim_sys4.Smon.outstandingWritesHist::samples           54                       # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::0           54    100.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::total           54                       # Outstanding write transactions
system.pim_sys4.Smon.readTransHist::samples           54                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::0              54    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::total           54                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::samples           54                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::0             54    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::total           54                       # Histogram of read transactions per sample period
system.pim_sys4.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys4.pimbus.trans_dist::ReadReq       871595                       # Transaction distribution
system.pim_sys4.pimbus.trans_dist::ReadResp       871595                       # Transaction distribution
system.pim_sys4.pimbus.pkt_count_system.pim_sys4.dtlb-master::system.pim_sys4.pim_memory.port       627548                       # Packet count per connected master and slave (bytes)
system.pim_sys4.pimbus.pkt_count_system.pim_sys4.dtlb-master::total       627548                       # Packet count per connected master and slave (bytes)
system.pim_sys4.pimbus.pkt_count_system.pim_sys4.itlb-master::system.pim_sys4.pim_memory.port      1115642                       # Packet count per connected master and slave (bytes)
system.pim_sys4.pimbus.pkt_count_system.pim_sys4.itlb-master::total      1115642                       # Packet count per connected master and slave (bytes)
system.pim_sys4.pimbus.pkt_count::total       1743190                       # Packet count per connected master and slave (bytes)
system.pim_sys4.pimbus.pkt_size_system.pim_sys4.dtlb-master::system.pim_sys4.pim_memory.port      1255096                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys4.pimbus.pkt_size_system.pim_sys4.dtlb-master::total      1255096                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys4.pimbus.pkt_size_system.pim_sys4.itlb-master::system.pim_sys4.pim_memory.port      2231284                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys4.pimbus.pkt_size_system.pim_sys4.itlb-master::total      2231284                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys4.pimbus.pkt_size::total        3486380                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::ReadReq    435797500                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::ReadResp    892513400                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::ReadReq       104592                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::ReadResp       767003                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::ReadResp    275424600                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.failedReq               104592                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys4.pimbus.failedResp              767003                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys4.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys4.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys4.pimbus.pimReqSuccess                0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys4.pimbus.pimReqFail                   0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys4.pimbus.pimReqDelayedTime            0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys4.pimbus.pimRespSuccess               0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys4.pimbus.pimRespFail                  0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys4.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys4.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys4.pimbus.totalRespDelayedTime    275424600                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys4.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys4.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys4.pimbus.reqLayer2.occupancy    435797500                       # Layer occupancy (ticks)
system.pim_sys4.pimbus.reqLayer2.utilization         78.1                       # Layer utilization (%)
system.pim_sys4.pimbus.reqLayer2.succeeded       871595                       # # of times layer succeeds timing
system.pim_sys4.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys4.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys4.pimbus.respLayer1.occupancy    334692400                       # Layer occupancy (ticks)
system.pim_sys4.pimbus.respLayer1.utilization         60.0                       # Layer utilization (%)
system.pim_sys4.pimbus.respLayer1.succeeded       313774                       # # of times layer succeeds timing
system.pim_sys4.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys4.pimbus.respLayer2.occupancy    557821000                       # Layer occupancy (ticks)
system.pim_sys4.pimbus.respLayer2.utilization        100.0                       # Layer utilization (%)
system.pim_sys4.pimbus.respLayer2.succeeded       557821                       # # of times layer succeeds timing
system.pim_sys4.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys4.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys4.pimbus.respLayer4.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys5.itlb.tlb_access                557821                       # Number of TLB accesses
system.pim_sys5.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys5.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys5.itlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys5.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys5.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys5.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys5.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys5.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys5.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys5.dtlb.tlb_access                313775                       # Number of TLB accesses
system.pim_sys5.dtlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys5.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys5.dtlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys5.dtlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys5.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys5.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys5.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys5.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys5.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys5.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys5.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys5.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys5.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys5.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys5.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys5.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys5.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys5.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys5.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys5.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys5.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys5.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys5.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys5.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys5.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys5.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys5.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys5.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys5.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys5.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys5.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys5.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys5.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys5.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys5.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys5.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys5.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys5.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys5.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys5.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys5.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys5.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys5.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys5.cpu.itb.hits                        0                       # DTB hits
system.pim_sys5.cpu.itb.misses                      0                       # DTB misses
system.pim_sys5.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys5.cpu.numCycles                 1115643                       # number of cpu cycles simulated
system.pim_sys5.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys5.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys5.cpu.committedInsts             557821                       # Number of instructions committed
system.pim_sys5.cpu.committedOps               557821                       # Number of ops (including micro ops) committed
system.pim_sys5.cpu.num_int_alu_accesses       418366                       # Number of integer alu accesses
system.pim_sys5.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys5.cpu.num_func_calls                  0                       # number of times a function call or return occured
system.pim_sys5.cpu.num_conditional_control_insts       104591                       # number of instructions that are conditional controls
system.pim_sys5.cpu.num_int_insts              418366                       # number of integer instructions
system.pim_sys5.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys5.cpu.num_int_register_reads       732141                       # number of times the integer registers were read
system.pim_sys5.cpu.num_int_register_writes       313775                       # number of times the integer registers were written
system.pim_sys5.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys5.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys5.cpu.num_cc_register_reads      2562492                       # number of times the CC registers were read
system.pim_sys5.cpu.num_cc_register_writes       313773                       # number of times the CC registers were written
system.pim_sys5.cpu.num_mem_refs               313775                       # number of memory refs
system.pim_sys5.cpu.num_load_insts             313775                       # Number of load instructions
system.pim_sys5.cpu.num_store_insts                 0                       # Number of store instructions
system.pim_sys5.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys5.cpu.num_busy_cycles           1115643                       # Number of busy cycles
system.pim_sys5.cpu.not_idle_fraction               1                       # Percentage of non-idle cycles
system.pim_sys5.cpu.idle_fraction                   0                       # Percentage of idle cycles
system.pim_sys5.cpu.Branches                   122023                       # Number of branches fetched
system.pim_sys5.cpu.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.pim_sys5.cpu.op_class::IntAlu           244046     43.75%     43.75% # Class of executed instruction
system.pim_sys5.cpu.op_class::IntMult               0      0.00%     43.75% # Class of executed instruction
system.pim_sys5.cpu.op_class::IntDiv                0      0.00%     43.75% # Class of executed instruction
system.pim_sys5.cpu.op_class::FloatAdd              0      0.00%     43.75% # Class of executed instruction
system.pim_sys5.cpu.op_class::FloatCmp              0      0.00%     43.75% # Class of executed instruction
system.pim_sys5.cpu.op_class::FloatCvt              0      0.00%     43.75% # Class of executed instruction
system.pim_sys5.cpu.op_class::FloatMult             0      0.00%     43.75% # Class of executed instruction
system.pim_sys5.cpu.op_class::FloatDiv              0      0.00%     43.75% # Class of executed instruction
system.pim_sys5.cpu.op_class::FloatSqrt             0      0.00%     43.75% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdAdd               0      0.00%     43.75% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdAddAcc            0      0.00%     43.75% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdAlu               0      0.00%     43.75% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdCmp               0      0.00%     43.75% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdCvt               0      0.00%     43.75% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdMisc              0      0.00%     43.75% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdMult              0      0.00%     43.75% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdMultAcc            0      0.00%     43.75% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdShift             0      0.00%     43.75% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdShiftAcc            0      0.00%     43.75% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdSqrt              0      0.00%     43.75% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatAdd            0      0.00%     43.75% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatAlu            0      0.00%     43.75% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatCmp            0      0.00%     43.75% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatCvt            0      0.00%     43.75% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatDiv            0      0.00%     43.75% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatMisc            0      0.00%     43.75% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatMult            0      0.00%     43.75% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatMultAcc            0      0.00%     43.75% # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatSqrt            0      0.00%     43.75% # Class of executed instruction
system.pim_sys5.cpu.op_class::MemRead          313775     56.25%    100.00% # Class of executed instruction
system.pim_sys5.cpu.op_class::MemWrite              0      0.00%    100.00% # Class of executed instruction
system.pim_sys5.cpu.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.pim_sys5.cpu.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.pim_sys5.cpu.op_class::total            557821                       # Class of executed instruction
system.pim_sys5.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys5.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys5.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBandwidthHist::samples           54                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::0           54    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::total           54                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys5.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys5.Smon.writeBandwidthHist::samples           54                       # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::0           54    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::total           54                       # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys5.Smon.totalWrittenBytes              0                       # Number of bytes written
system.pim_sys5.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys5.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::0            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::1            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::2            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::3            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::4            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::5            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::6            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::7            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::8            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::9            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys5.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::mean          0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittReqReq::samples             0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::mean              0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::stdev             0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::1-5000              0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::total               0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.outstandingReadsHist::samples           54                       # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::0           54    100.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::total           54                       # Outstanding read transactions
system.pim_sys5.Smon.outstandingWritesHist::samples           54                       # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::0           54    100.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::total           54                       # Outstanding write transactions
system.pim_sys5.Smon.readTransHist::samples           54                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::0              54    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::total           54                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::samples           54                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::0             54    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::total           54                       # Histogram of read transactions per sample period
system.pim_sys5.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys5.pimbus.trans_dist::ReadReq       871596                       # Transaction distribution
system.pim_sys5.pimbus.trans_dist::ReadResp       871596                       # Transaction distribution
system.pim_sys5.pimbus.pkt_count_system.pim_sys5.dtlb-master::system.pim_sys5.pim_memory.port       627550                       # Packet count per connected master and slave (bytes)
system.pim_sys5.pimbus.pkt_count_system.pim_sys5.dtlb-master::total       627550                       # Packet count per connected master and slave (bytes)
system.pim_sys5.pimbus.pkt_count_system.pim_sys5.itlb-master::system.pim_sys5.pim_memory.port      1115642                       # Packet count per connected master and slave (bytes)
system.pim_sys5.pimbus.pkt_count_system.pim_sys5.itlb-master::total      1115642                       # Packet count per connected master and slave (bytes)
system.pim_sys5.pimbus.pkt_count::total       1743192                       # Packet count per connected master and slave (bytes)
system.pim_sys5.pimbus.pkt_size_system.pim_sys5.dtlb-master::system.pim_sys5.pim_memory.port      1255100                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys5.pimbus.pkt_size_system.pim_sys5.dtlb-master::total      1255100                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys5.pimbus.pkt_size_system.pim_sys5.itlb-master::system.pim_sys5.pim_memory.port      2231284                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys5.pimbus.pkt_size_system.pim_sys5.itlb-master::total      2231284                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys5.pimbus.pkt_size::total        3486384                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::ReadReq    435798000                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::ReadResp    892514400                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::ReadReq       104592                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::ReadResp       767004                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::ReadResp    275424300                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.failedReq               104592                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys5.pimbus.failedResp              767004                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys5.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys5.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys5.pimbus.pimReqSuccess                0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys5.pimbus.pimReqFail                   0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys5.pimbus.pimReqDelayedTime            0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys5.pimbus.pimRespSuccess               0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys5.pimbus.pimRespFail                  0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys5.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys5.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys5.pimbus.totalRespDelayedTime    275424300                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys5.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys5.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys5.pimbus.reqLayer2.occupancy    435798000                       # Layer occupancy (ticks)
system.pim_sys5.pimbus.reqLayer2.utilization         78.1                       # Layer utilization (%)
system.pim_sys5.pimbus.reqLayer2.succeeded       871596                       # # of times layer succeeds timing
system.pim_sys5.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys5.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys5.pimbus.respLayer1.occupancy    334693400                       # Layer occupancy (ticks)
system.pim_sys5.pimbus.respLayer1.utilization         60.0                       # Layer utilization (%)
system.pim_sys5.pimbus.respLayer1.succeeded       313775                       # # of times layer succeeds timing
system.pim_sys5.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys5.pimbus.respLayer2.occupancy    557821000                       # Layer occupancy (ticks)
system.pim_sys5.pimbus.respLayer2.utilization        100.0                       # Layer utilization (%)
system.pim_sys5.pimbus.respLayer2.succeeded       557821                       # # of times layer succeeds timing
system.pim_sys5.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys5.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys5.pimbus.respLayer4.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys6.itlb.tlb_access                524770                       # Number of TLB accesses
system.pim_sys6.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys6.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys6.itlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys6.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys6.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys6.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys6.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys6.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys6.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys6.dtlb.tlb_access                294203                       # Number of TLB accesses
system.pim_sys6.dtlb.tlb_dyn_access              1024                       # Number of TLB accesses
system.pim_sys6.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys6.dtlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys6.dtlb.tlb_dyn_hit_rate          100.00                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys6.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys6.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys6.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys6.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys6.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys6.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys6.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys6.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys6.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys6.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys6.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys6.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys6.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys6.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys6.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys6.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys6.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys6.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys6.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys6.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys6.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys6.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys6.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys6.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys6.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys6.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys6.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys6.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys6.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys6.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys6.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys6.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys6.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys6.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys6.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys6.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys6.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys6.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys6.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys6.cpu.itb.hits                        0                       # DTB hits
system.pim_sys6.cpu.itb.misses                      0                       # DTB misses
system.pim_sys6.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys6.cpu.numCycles                 1115642                       # number of cpu cycles simulated
system.pim_sys6.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys6.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys6.cpu.committedInsts             524770                       # Number of instructions committed
system.pim_sys6.cpu.committedOps               524770                       # Number of ops (including micro ops) committed
system.pim_sys6.cpu.num_int_alu_accesses       410288                       # Number of integer alu accesses
system.pim_sys6.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys6.cpu.num_func_calls                  0                       # number of times a function call or return occured
system.pim_sys6.cpu.num_conditional_control_insts        85777                       # number of instructions that are conditional controls
system.pim_sys6.cpu.num_int_insts              410288                       # number of integer instructions
system.pim_sys6.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys6.cpu.num_int_register_reads       726811                       # number of times the integer registers were read
system.pim_sys6.cpu.num_int_register_writes       312154                       # number of times the integer registers were written
system.pim_sys6.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys6.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys6.cpu.num_cc_register_reads      2383446                       # number of times the CC registers were read
system.pim_sys6.cpu.num_cc_register_writes       293581                       # number of times the CC registers were written
system.pim_sys6.cpu.num_mem_refs               294202                       # number of memory refs
system.pim_sys6.cpu.num_load_insts             281845                       # Number of load instructions
system.pim_sys6.cpu.num_store_insts             12357                       # Number of store instructions
system.pim_sys6.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys6.cpu.num_busy_cycles           1115642                       # Number of busy cycles
system.pim_sys6.cpu.not_idle_fraction               1                       # Percentage of non-idle cycles
system.pim_sys6.cpu.idle_fraction                   0                       # Percentage of idle cycles
system.pim_sys6.cpu.Branches                   102348                       # Number of branches fetched
system.pim_sys6.cpu.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.pim_sys6.cpu.op_class::IntAlu           230568     43.94%     43.94% # Class of executed instruction
system.pim_sys6.cpu.op_class::IntMult               0      0.00%     43.94% # Class of executed instruction
system.pim_sys6.cpu.op_class::IntDiv                0      0.00%     43.94% # Class of executed instruction
system.pim_sys6.cpu.op_class::FloatAdd              0      0.00%     43.94% # Class of executed instruction
system.pim_sys6.cpu.op_class::FloatCmp              0      0.00%     43.94% # Class of executed instruction
system.pim_sys6.cpu.op_class::FloatCvt              0      0.00%     43.94% # Class of executed instruction
system.pim_sys6.cpu.op_class::FloatMult             0      0.00%     43.94% # Class of executed instruction
system.pim_sys6.cpu.op_class::FloatDiv              0      0.00%     43.94% # Class of executed instruction
system.pim_sys6.cpu.op_class::FloatSqrt             0      0.00%     43.94% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdAdd               0      0.00%     43.94% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdAddAcc            0      0.00%     43.94% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdAlu               0      0.00%     43.94% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdCmp               0      0.00%     43.94% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdCvt               0      0.00%     43.94% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdMisc              0      0.00%     43.94% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdMult              0      0.00%     43.94% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdMultAcc            0      0.00%     43.94% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdShift             0      0.00%     43.94% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdShiftAcc            0      0.00%     43.94% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdSqrt              0      0.00%     43.94% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatAdd            0      0.00%     43.94% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatAlu            0      0.00%     43.94% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatCmp            0      0.00%     43.94% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatCvt            0      0.00%     43.94% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatDiv            0      0.00%     43.94% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatMisc            0      0.00%     43.94% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatMult            0      0.00%     43.94% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatMultAcc            0      0.00%     43.94% # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatSqrt            0      0.00%     43.94% # Class of executed instruction
system.pim_sys6.cpu.op_class::MemRead          281845     53.71%     97.65% # Class of executed instruction
system.pim_sys6.cpu.op_class::MemWrite          12357      2.35%    100.00% # Class of executed instruction
system.pim_sys6.cpu.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.pim_sys6.cpu.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.pim_sys6.cpu.op_class::total            524770                       # Class of executed instruction
system.pim_sys6.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys6.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys6.Smon.readBurstLengthHist::samples         1024                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::mean            4                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::gmean     4.000000                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::0            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::1            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::2            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::3            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::4         1024    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::5            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::6            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::7            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::8            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::9            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::10            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::11            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::12            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::13            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::14            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::15            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::16            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::17            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::18            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::19            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::total         1024                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBandwidthHist::samples           54                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::mean 7251851.851852                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::stdev 11150577.288393                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::0-2.09715e+06           37     68.52%     68.52% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::2.09715e+06-4.1943e+06            1      1.85%     70.37% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::4.1943e+06-6.29146e+06            0      0.00%     70.37% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::6.29146e+06-8.38861e+06            0      0.00%     70.37% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::8.38861e+06-1.04858e+07            0      0.00%     70.37% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::1.04858e+07-1.25829e+07            0      0.00%     70.37% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::1.25829e+07-1.46801e+07            0      0.00%     70.37% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::1.46801e+07-1.67772e+07            0      0.00%     70.37% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::1.67772e+07-1.88744e+07            0      0.00%     70.37% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::1.88744e+07-2.09715e+07            0      0.00%     70.37% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::2.09715e+07-2.30687e+07            1      1.85%     72.22% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::2.30687e+07-2.51658e+07           11     20.37%     92.59% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::2.51658e+07-2.7263e+07            4      7.41%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::2.7263e+07-2.93601e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::2.93601e+07-3.14573e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::3.14573e+07-3.35544e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::3.35544e+07-3.56516e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::3.56516e+07-3.77487e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::3.77487e+07-3.98459e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::3.98459e+07-4.1943e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::total           54                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.averageReadBandwidth 7342857.296516      0.00%      0.00% # Average read bandwidth (bytes/s)
system.pim_sys6.Smon.totalReadBytes              4096                       # Number of bytes read
system.pim_sys6.Smon.writeBandwidthHist::samples           54                       # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::0           54    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::total           54                       # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys6.Smon.totalWrittenBytes              0                       # Number of bytes written
system.pim_sys6.Smon.readLatencyHist::samples         1024                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::mean 25457.031250                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::gmean 20548.038462                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::stdev 17420.959876                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::0-8191          167     16.31%     16.31% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::8192-16383            0      0.00%     16.31% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::16384-24575          697     68.07%     84.38% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::24576-32767            0      0.00%     84.38% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::32768-40959          128     12.50%     96.88% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::40960-49151            0      0.00%     96.88% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::49152-57343            2      0.20%     97.07% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::57344-65535            0      0.00%     97.07% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::65536-73727            4      0.39%     97.46% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::73728-81919            1      0.10%     97.56% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::81920-90111            4      0.39%     97.95% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::90112-98303            3      0.29%     98.24% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::98304-106495            0      0.00%     98.24% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::106496-114687            4      0.39%     98.63% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::114688-122879            2      0.20%     98.83% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::122880-131071           11      1.07%     99.90% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::131072-139263            1      0.10%    100.00% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::139264-147455            0      0.00%    100.00% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::147456-155647            0      0.00%    100.00% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::155648-163839            0      0.00%    100.00% # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::total         1024                       # Read request-response latency
system.pim_sys6.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::0            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::1            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::2            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::3            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::4            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::5            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::6            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::7            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::8            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::9            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys6.Smon.ittReadRead::samples         1023                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::mean   165007.331378                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::stdev  97660.476570                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::underflows            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::1-5000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::5001-10000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::10001-15000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::15001-20000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::20001-25000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::25001-30000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::30001-35000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::35001-40000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::40001-45000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::45001-50000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::50001-55000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::55001-60000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::60001-65000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::65001-70000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::70001-75000           67      6.55%      6.55% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::75001-80000            0      0.00%      6.55% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::80001-85000            0      0.00%      6.55% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::85001-90000            0      0.00%      6.55% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::90001-95000          310     30.30%     36.85% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::95001-100000            6      0.59%     37.44% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::overflows          640     62.56%    100.00% # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::min_value        72500                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::max_value       595000                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::total          1023                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::mean          0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittReqReq::samples          1024                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::mean     2373634.277344                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::stdev    70676129.678732                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::underflows            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::1-5000              0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::5001-10000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::10001-15000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::15001-20000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::20001-25000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::25001-30000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::30001-35000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::35001-40000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::40001-45000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::45001-50000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::50001-55000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::55001-60000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::60001-65000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::65001-70000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::70001-75000           67      6.54%      6.54% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::75001-80000            0      0.00%      6.54% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::80001-85000            0      0.00%      6.54% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::85001-90000            0      0.00%      6.54% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::90001-95000          310     30.27%     36.82% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::95001-100000            6      0.59%     37.40% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::overflows          641     62.60%    100.00% # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::min_value        72500                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::max_value   2261799000                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::total            1024                       # Request-to-request inter transaction time
system.pim_sys6.Smon.outstandingReadsHist::samples           54                       # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::mean     0.055556                       # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::stdev     0.231212                       # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::0           51     94.44%     94.44% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::1            3      5.56%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::total           54                       # Outstanding read transactions
system.pim_sys6.Smon.outstandingWritesHist::samples           54                       # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::0           54    100.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::total           54                       # Outstanding write transactions
system.pim_sys6.Smon.readTransHist::samples           54                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::mean    18.129630                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::stdev    27.877797                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::0-3            37     68.52%     68.52% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::4-7             0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::8-11            1      1.85%     70.37% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::12-15            0      0.00%     70.37% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::16-19            0      0.00%     70.37% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::20-23            0      0.00%     70.37% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::24-27            0      0.00%     70.37% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::28-31            0      0.00%     70.37% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::32-35            0      0.00%     70.37% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::36-39            0      0.00%     70.37% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::40-43            0      0.00%     70.37% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::44-47            0      0.00%     70.37% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::48-51            0      0.00%     70.37% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::52-55            0      0.00%     70.37% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::56-59            5      9.26%     79.63% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::60-63           10     18.52%     98.15% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::64-67            1      1.85%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::68-71            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::72-75            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::76-79            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::total           54                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::samples           54                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::0             54    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::total           54                       # Histogram of read transactions per sample period
system.pim_sys6.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys6.pimbus.trans_dist::ReadReq       810341                       # Transaction distribution
system.pim_sys6.pimbus.trans_dist::ReadResp       810341                       # Transaction distribution
system.pim_sys6.pimbus.trans_dist::WriteReq        13385                       # Transaction distribution
system.pim_sys6.pimbus.trans_dist::WriteResp        13385                       # Transaction distribution
system.pim_sys6.pimbus.pkt_count_system.pim_sys6.dtlb-master::system.pim_sys6.Smon-slave         2048                       # Packet count per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_count_system.pim_sys6.dtlb-master::system.pim_sys6.pim_memory.port       586357                       # Packet count per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_count_system.pim_sys6.dtlb-master::total       588405                       # Packet count per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_count_system.pim_sys6.itlb-master::system.pim_sys6.pim_memory.port      1049541                       # Packet count per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_count_system.pim_sys6.itlb-master::total      1049541                       # Packet count per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_count_system.pim_sys6.s2p.master::system.pim_sys6.pim_memory.port         9506                       # Packet count per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_count_system.pim_sys6.s2p.master::total         9506                       # Packet count per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_count::total       1647452                       # Packet count per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_size_system.pim_sys6.dtlb-master::system.pim_sys6.Smon-slave         4096                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_size_system.pim_sys6.dtlb-master::system.pim_sys6.pim_memory.port      1142408                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_size_system.pim_sys6.dtlb-master::total      1146504                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_size_system.pim_sys6.itlb-master::system.pim_sys6.pim_memory.port      2099084                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_size_system.pim_sys6.itlb-master::total      2099084                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_size_system.pim_sys6.s2p.master::system.pim_sys6.pim_memory.port        11554                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_size_system.pim_sys6.s2p.master::total        11554                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys6.pimbus.pkt_size::total        3257142                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::ReadReq    405170500                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::ReadResp    837040000                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::WriteReq     13385000                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::WriteResp      8936700                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::ReadReq       145602                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::ReadResp       675146                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::WriteReq         1629                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::WriteResp         1995                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::ReadReq      8560000                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::ReadResp    249646200                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::WriteReq       281000                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::WriteResp       399000                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.failedReq               147231                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys6.pimbus.failedResp              677141                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys6.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys6.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys6.pimbus.pimReqSuccess             4753                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys6.pimbus.pimReqFail                1657                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys6.pimbus.pimReqDelayedTime       679500                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys6.pimbus.pimRespSuccess            4753                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys6.pimbus.pimRespFail                 64                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys6.pimbus.pimRespDelayedTime        12800                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys6.pimbus.totalReqDelayedTime      8841000                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys6.pimbus.totalRespDelayedTime    250045200                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys6.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys6.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys6.pimbus.reqLayer1.occupancy       512000                       # Layer occupancy (ticks)
system.pim_sys6.pimbus.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.pim_sys6.pimbus.reqLayer1.succeeded         1024                       # # of times layer succeeds timing
system.pim_sys6.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys6.pimbus.reqLayer2.occupancy    418043500                       # Layer occupancy (ticks)
system.pim_sys6.pimbus.reqLayer2.utilization         74.9                       # Layer utilization (%)
system.pim_sys6.pimbus.reqLayer2.succeeded       822702                       # # of times layer succeeds timing
system.pim_sys6.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys6.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys6.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys6.pimbus.respLayer1.occupancy    313128700                       # Layer occupancy (ticks)
system.pim_sys6.pimbus.respLayer1.utilization         56.1                       # Layer utilization (%)
system.pim_sys6.pimbus.respLayer1.succeeded       294202                       # # of times layer succeeds timing
system.pim_sys6.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys6.pimbus.respLayer2.occupancy    527840200                       # Layer occupancy (ticks)
system.pim_sys6.pimbus.respLayer2.utilization         94.6                       # Layer utilization (%)
system.pim_sys6.pimbus.respLayer2.succeeded       524771                       # # of times layer succeeds timing
system.pim_sys6.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys6.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys6.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys6.pimbus.respLayer4.occupancy      5007800                       # Layer occupancy (ticks)
system.pim_sys6.pimbus.respLayer4.utilization          0.9                       # Layer utilization (%)
system.pim_sys6.pimbus.respLayer4.succeeded         4753                       # # of times layer succeeds timing
system.pim_sys6.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys7.itlb.tlb_access                524607                       # Number of TLB accesses
system.pim_sys7.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys7.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys7.itlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys7.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys7.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys7.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys7.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys7.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys7.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys7.dtlb.tlb_access                294151                       # Number of TLB accesses
system.pim_sys7.dtlb.tlb_dyn_access              1028                       # Number of TLB accesses
system.pim_sys7.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys7.dtlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys7.dtlb.tlb_dyn_hit_rate          100.00                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys7.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys7.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys7.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys7.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys7.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys7.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys7.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys7.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys7.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys7.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys7.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys7.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys7.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys7.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys7.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys7.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys7.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys7.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys7.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys7.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys7.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys7.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys7.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys7.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys7.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys7.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys7.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys7.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys7.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys7.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys7.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys7.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys7.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys7.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys7.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys7.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys7.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys7.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys7.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys7.cpu.itb.hits                        0                       # DTB hits
system.pim_sys7.cpu.itb.misses                      0                       # DTB misses
system.pim_sys7.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys7.cpu.numCycles                 1115643                       # number of cpu cycles simulated
system.pim_sys7.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys7.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys7.cpu.committedInsts             524607                       # Number of instructions committed
system.pim_sys7.cpu.committedOps               524607                       # Number of ops (including micro ops) committed
system.pim_sys7.cpu.num_int_alu_accesses       410197                       # Number of integer alu accesses
system.pim_sys7.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys7.cpu.num_func_calls                  0                       # number of times a function call or return occured
system.pim_sys7.cpu.num_conditional_control_insts        85726                       # number of instructions that are conditional controls
system.pim_sys7.cpu.num_int_insts              410197                       # number of integer instructions
system.pim_sys7.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys7.cpu.num_int_register_reads       726671                       # number of times the integer registers were read
system.pim_sys7.cpu.num_int_register_writes       312117                       # number of times the integer registers were written
system.pim_sys7.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys7.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys7.cpu.num_cc_register_reads      2382825                       # number of times the CC registers were read
system.pim_sys7.cpu.num_cc_register_writes       293439                       # number of times the CC registers were written
system.pim_sys7.cpu.num_mem_refs               294150                       # number of memory refs
system.pim_sys7.cpu.num_load_insts             281796                       # Number of load instructions
system.pim_sys7.cpu.num_store_insts             12354                       # Number of store instructions
system.pim_sys7.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys7.cpu.num_busy_cycles           1115643                       # Number of busy cycles
system.pim_sys7.cpu.not_idle_fraction               1                       # Percentage of non-idle cycles
system.pim_sys7.cpu.idle_fraction                   0                       # Percentage of idle cycles
system.pim_sys7.cpu.Branches                   102281                       # Number of branches fetched
system.pim_sys7.cpu.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.pim_sys7.cpu.op_class::IntAlu           230457     43.93%     43.93% # Class of executed instruction
system.pim_sys7.cpu.op_class::IntMult               0      0.00%     43.93% # Class of executed instruction
system.pim_sys7.cpu.op_class::IntDiv                0      0.00%     43.93% # Class of executed instruction
system.pim_sys7.cpu.op_class::FloatAdd              0      0.00%     43.93% # Class of executed instruction
system.pim_sys7.cpu.op_class::FloatCmp              0      0.00%     43.93% # Class of executed instruction
system.pim_sys7.cpu.op_class::FloatCvt              0      0.00%     43.93% # Class of executed instruction
system.pim_sys7.cpu.op_class::FloatMult             0      0.00%     43.93% # Class of executed instruction
system.pim_sys7.cpu.op_class::FloatDiv              0      0.00%     43.93% # Class of executed instruction
system.pim_sys7.cpu.op_class::FloatSqrt             0      0.00%     43.93% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdAdd               0      0.00%     43.93% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdAddAcc            0      0.00%     43.93% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdAlu               0      0.00%     43.93% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdCmp               0      0.00%     43.93% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdCvt               0      0.00%     43.93% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdMisc              0      0.00%     43.93% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdMult              0      0.00%     43.93% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdMultAcc            0      0.00%     43.93% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdShift             0      0.00%     43.93% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdShiftAcc            0      0.00%     43.93% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdSqrt              0      0.00%     43.93% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatAdd            0      0.00%     43.93% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatAlu            0      0.00%     43.93% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatCmp            0      0.00%     43.93% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatCvt            0      0.00%     43.93% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatDiv            0      0.00%     43.93% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatMisc            0      0.00%     43.93% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatMult            0      0.00%     43.93% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatMultAcc            0      0.00%     43.93% # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatSqrt            0      0.00%     43.93% # Class of executed instruction
system.pim_sys7.cpu.op_class::MemRead          281796     53.72%     97.65% # Class of executed instruction
system.pim_sys7.cpu.op_class::MemWrite          12354      2.35%    100.00% # Class of executed instruction
system.pim_sys7.cpu.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.pim_sys7.cpu.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.pim_sys7.cpu.op_class::total            524607                       # Class of executed instruction
system.pim_sys7.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys7.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys7.Smon.readBurstLengthHist::samples         1025                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::mean            4                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::gmean     4.000000                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::0            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::1            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::2            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::3            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::4         1025    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::5            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::6            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::7            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::8            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::9            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::10            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::11            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::12            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::13            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::14            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::15            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::16            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::17            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::18            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::19            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::total         1025                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::samples            3                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::mean            4                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::gmean            4                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::0            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::1            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::2            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::3            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::4            3    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::5            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::6            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::7            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::8            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::9            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::10            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::11            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::12            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::13            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::14            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::15            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::16            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::17            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::18            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::19            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::total            3                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBandwidthHist::samples           54                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::mean 7592592.592593                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::stdev 11291670.863406                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::0-2.09715e+06           37     68.52%     68.52% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::2.09715e+06-4.1943e+06            0      0.00%     68.52% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::4.1943e+06-6.29146e+06            0      0.00%     68.52% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::6.29146e+06-8.38861e+06            0      0.00%     68.52% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::8.38861e+06-1.04858e+07            0      0.00%     68.52% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::1.04858e+07-1.25829e+07            0      0.00%     68.52% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::1.25829e+07-1.46801e+07            0      0.00%     68.52% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::1.46801e+07-1.67772e+07            0      0.00%     68.52% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::1.67772e+07-1.88744e+07            0      0.00%     68.52% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::1.88744e+07-2.09715e+07            1      1.85%     70.37% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::2.09715e+07-2.30687e+07            0      0.00%     70.37% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::2.30687e+07-2.51658e+07           14     25.93%     96.30% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::2.51658e+07-2.7263e+07            2      3.70%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::2.7263e+07-2.93601e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::2.93601e+07-3.14573e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::3.14573e+07-3.35544e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::3.35544e+07-3.56516e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::3.56516e+07-3.77487e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::3.77487e+07-3.98459e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::3.98459e+07-4.1943e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::total           54                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.averageReadBandwidth 7350028.055595      0.00%      0.00% # Average read bandwidth (bytes/s)
system.pim_sys7.Smon.totalReadBytes              4100                       # Number of bytes read
system.pim_sys7.Smon.writeBandwidthHist::samples           54                       # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::0           54    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::total           54                       # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.averageWriteBandwidth 21512.277236      0.00%      0.00% # Average write bandwidth (bytes/s)
system.pim_sys7.Smon.totalWrittenBytes             12                       # Number of bytes written
system.pim_sys7.Smon.readLatencyHist::samples         1025                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::mean 25553.658537                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::gmean 20585.462639                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::stdev 17724.688951                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::0-8191          167     16.29%     16.29% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::8192-16383            0      0.00%     16.29% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::16384-24575          696     67.90%     84.20% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::24576-32767            0      0.00%     84.20% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::32768-40959          129     12.59%     96.78% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::40960-49151            1      0.10%     96.88% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::49152-57343            2      0.20%     97.07% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::57344-65535            0      0.00%     97.07% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::65536-73727            2      0.20%     97.27% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::73728-81919            3      0.29%     97.56% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::81920-90111            3      0.29%     97.85% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::90112-98303            3      0.29%     98.15% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::98304-106495            1      0.10%     98.24% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::106496-114687            2      0.20%     98.44% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::114688-122879            1      0.10%     98.54% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::122880-131071           12      1.17%     99.71% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::131072-139263            3      0.29%    100.00% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::139264-147455            0      0.00%    100.00% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::147456-155647            0      0.00%    100.00% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::155648-163839            0      0.00%    100.00% # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::total         1025                       # Read request-response latency
system.pim_sys7.Smon.writeLatencyHist::samples            3                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::mean         4500                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::gmean  4500.000000                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::stdev            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::0-255            0      0.00%      0.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::256-511            0      0.00%      0.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::512-767            0      0.00%      0.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::768-1023            0      0.00%      0.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::1024-1279            0      0.00%      0.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::1280-1535            0      0.00%      0.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::1536-1791            0      0.00%      0.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::1792-2047            0      0.00%      0.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::2048-2303            0      0.00%      0.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::2304-2559            0      0.00%      0.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::2560-2815            0      0.00%      0.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::2816-3071            0      0.00%      0.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::3072-3327            0      0.00%      0.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::3328-3583            0      0.00%      0.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::3584-3839            0      0.00%      0.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::3840-4095            0      0.00%      0.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::4096-4351            0      0.00%      0.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::4352-4607            3    100.00%    100.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::4608-4863            0      0.00%    100.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::4864-5119            0      0.00%    100.00% # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::total            3                       # Write request-response latency
system.pim_sys7.Smon.ittReadRead::samples         1024                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::mean   164567.382812                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::stdev  94715.560962                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::underflows            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::1-5000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::5001-10000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::10001-15000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::15001-20000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::20001-25000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::25001-30000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::30001-35000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::35001-40000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::40001-45000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::45001-50000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::50001-55000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::55001-60000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::60001-65000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::65001-70000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::70001-75000           54      5.27%      5.27% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::75001-80000            0      0.00%      5.27% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::80001-85000            0      0.00%      5.27% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::85001-90000            0      0.00%      5.27% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::90001-95000          313     30.57%     35.84% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::95001-100000            0      0.00%     35.84% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::overflows          657     64.16%    100.00% # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::min_value        72500                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::max_value       742000                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::total          1024                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittWriteWrite::samples            3                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::mean    671732000                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::stdev 1163321965.611520                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::underflows            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::1-5000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::5001-10000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::10001-15000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::15001-20000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::20001-25000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::25001-30000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::30001-35000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::35001-40000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::40001-45000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::45001-50000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::50001-55000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::55001-60000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::60001-65000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::65001-70000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::70001-75000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::75001-80000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::80001-85000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::85001-90000            2     66.67%     66.67% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::90001-95000            0      0.00%     66.67% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::95001-100000            0      0.00%     66.67% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::overflows            1     33.33%    100.00% # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::min_value        87500                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::max_value   2015020500                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::total            3                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittReqReq::samples          1028                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::mean     2288629.863813                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::stdev    63056832.434293                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::underflows            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::1-5000              0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::5001-10000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::10001-15000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::15001-20000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::20001-25000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::25001-30000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::30001-35000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::35001-40000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::40001-45000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::45001-50000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::50001-55000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::55001-60000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::60001-65000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::65001-70000            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::70001-75000           54      5.25%      5.25% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::75001-80000            0      0.00%      5.25% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::80001-85000            0      0.00%      5.25% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::85001-90000            2      0.19%      5.45% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::90001-95000          313     30.45%     35.89% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::95001-100000            0      0.00%     35.89% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::overflows          659     64.11%    100.00% # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::min_value        72500                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::max_value   2015020500                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::total            1028                       # Request-to-request inter transaction time
system.pim_sys7.Smon.outstandingReadsHist::samples           54                       # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::mean     0.074074                       # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::stdev     0.264351                       # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::0           50     92.59%     92.59% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::1            4      7.41%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::total           54                       # Outstanding read transactions
system.pim_sys7.Smon.outstandingWritesHist::samples           54                       # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::0           54    100.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::total           54                       # Outstanding write transactions
system.pim_sys7.Smon.readTransHist::samples           54                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::mean    18.981481                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::stdev    28.229846                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::0-3            37     68.52%     68.52% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::4-7             0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::8-11            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::12-15            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::16-19            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::20-23            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::24-27            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::28-31            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::32-35            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::36-39            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::40-43            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::44-47            0      0.00%     68.52% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::48-51            1      1.85%     70.37% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::52-55            0      0.00%     70.37% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::56-59            3      5.56%     75.93% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::60-63           11     20.37%     96.30% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::64-67            2      3.70%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::68-71            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::72-75            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::76-79            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::total           54                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::samples           54                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::0             54    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::total           54                       # Histogram of read transactions per sample period
system.pim_sys7.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys7.pimbus.trans_dist::ReadReq       810074                       # Transaction distribution
system.pim_sys7.pimbus.trans_dist::ReadResp       810074                       # Transaction distribution
system.pim_sys7.pimbus.trans_dist::WriteReq        13391                       # Transaction distribution
system.pim_sys7.pimbus.trans_dist::WriteResp        13391                       # Transaction distribution
system.pim_sys7.pimbus.pkt_count_system.pim_sys7.dtlb-master::system.pim_sys7.Smon-slave         2056                       # Packet count per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_count_system.pim_sys7.dtlb-master::system.pim_sys7.pim_memory.port       586245                       # Packet count per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_count_system.pim_sys7.dtlb-master::total       588301                       # Packet count per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_count_system.pim_sys7.itlb-master::system.pim_sys7.pim_memory.port      1049215                       # Packet count per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_count_system.pim_sys7.itlb-master::total      1049215                       # Packet count per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_count_system.pim_sys7.s2p.master::system.pim_sys7.pim_memory.port         9414                       # Packet count per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_count_system.pim_sys7.s2p.master::total         9414                       # Packet count per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_count::total       1646930                       # Packet count per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_size_system.pim_sys7.dtlb-master::system.pim_sys7.Smon-slave         4112                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_size_system.pim_sys7.dtlb-master::system.pim_sys7.pim_memory.port      1142228                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_size_system.pim_sys7.dtlb-master::total      1146340                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_size_system.pim_sys7.itlb-master::system.pim_sys7.pim_memory.port      2098432                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_size_system.pim_sys7.itlb-master::total      2098432                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_size_system.pim_sys7.s2p.master::system.pim_sys7.pim_memory.port        11474                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_size_system.pim_sys7.s2p.master::total        11474                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys7.pimbus.pkt_size::total        3256246                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::ReadReq    405037000                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::ReadResp    836791600                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::WriteReq     13391000                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::WriteResp      8939900                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::ReadReq       145579                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::ReadResp       674832                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::WriteReq         1643                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::WriteResp         2010                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::ReadReq      8544500                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::ReadResp    249542400                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::WriteReq       281500                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::WriteResp       402000                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.failedReq               147222                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys7.pimbus.failedResp              676842                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys7.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys7.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys7.pimbus.pimReqSuccess             4707                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys7.pimbus.pimReqFail                1594                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys7.pimbus.pimReqDelayedTime       651500                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys7.pimbus.pimRespSuccess            4707                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys7.pimbus.pimRespFail                 27                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys7.pimbus.pimRespDelayedTime         5400                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys7.pimbus.totalReqDelayedTime      8826000                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys7.pimbus.totalRespDelayedTime    249944400                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys7.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys7.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys7.pimbus.reqLayer1.occupancy       515500                       # Layer occupancy (ticks)
system.pim_sys7.pimbus.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.pim_sys7.pimbus.reqLayer1.succeeded         1028                       # # of times layer succeeds timing
system.pim_sys7.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys7.pimbus.reqLayer2.occupancy    417912500                       # Layer occupancy (ticks)
system.pim_sys7.pimbus.reqLayer2.utilization         74.9                       # Layer utilization (%)
system.pim_sys7.pimbus.reqLayer2.succeeded       822437                       # # of times layer succeeds timing
system.pim_sys7.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys7.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys7.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys7.pimbus.respLayer1.occupancy    313080200                       # Layer occupancy (ticks)
system.pim_sys7.pimbus.respLayer1.utilization         56.1                       # Layer utilization (%)
system.pim_sys7.pimbus.respLayer1.succeeded       294150                       # # of times layer succeeds timing
system.pim_sys7.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys7.pimbus.respLayer2.occupancy    527683800                       # Layer occupancy (ticks)
system.pim_sys7.pimbus.respLayer2.utilization         94.6                       # Layer utilization (%)
system.pim_sys7.pimbus.respLayer2.succeeded       524608                       # # of times layer succeeds timing
system.pim_sys7.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys7.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys7.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys7.pimbus.respLayer4.occupancy      4967500                       # Layer occupancy (ticks)
system.pim_sys7.pimbus.respLayer4.utilization          0.9                       # Layer utilization (%)
system.pim_sys7.pimbus.respLayer4.succeeded         4707                       # # of times layer succeeds timing
system.pim_sys7.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                        55                       # number of replacements
system.l2.tags.tagsinuse                  7987.807910                       # Cycle average of tags in use
system.l2.tags.total_refs                         597                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        55                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.854545                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3471.757273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.itb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst   866.951311                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data   599.890166                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.itb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst   249.732212                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data   243.865360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker            3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.itb.walker            2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst   580.528094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data   776.266136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst           30                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data           38                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.itb.walker            3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst           68                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data    20.915866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker            2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.itb.walker            3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst           47                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data    65.107438                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.dtb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.inst           33                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.data           44                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker            2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst   495.164765                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data   338.629288                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.423798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.itb.walker     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.105829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.073229                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.itb.walker     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.030485                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.029769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.itb.walker     0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.070865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.094759                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.003662                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.004639                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.itb.walker     0.000366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.008301                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.002553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.itb.walker     0.000366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.005737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.007948                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.dtb.walker     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.inst     0.004028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.data     0.005371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.060445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.041337                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975074                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7970                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          507                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7174                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.002319                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.972900                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     23859                       # Number of tag accesses
system.l2.tags.data_accesses                    23859                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker            2                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst          350                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data           67                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst          258                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data           61                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker            8                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst          296                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data           69                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker           10                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst          237                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data           61                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker           26                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.itb.walker            7                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst          187                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data           46                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker           24                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.itb.walker            7                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst          311                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data          100                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker            6                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          289                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data           76                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    2498                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks              321                       # number of Writeback hits
system.l2.Writeback_hits::total                   321                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data            8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   28                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data            5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data            4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data            1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data           13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    41                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker            2                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst           350                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data            72                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst           258                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data            65                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker            8                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst           296                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data            75                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker           10                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst           237                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data            67                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker           26                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.itb.walker            7                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst           187                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data            47                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker           24                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.itb.walker            7                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst           311                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data           106                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker            6                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           289                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data            89                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2539                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker            2                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst          350                       # number of overall hits
system.l2.overall_hits::system.cpu0.data           72                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst          258                       # number of overall hits
system.l2.overall_hits::system.cpu1.data           65                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker            8                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst          296                       # number of overall hits
system.l2.overall_hits::system.cpu2.data           75                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker           10                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst          237                       # number of overall hits
system.l2.overall_hits::system.cpu3.data           67                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker           26                       # number of overall hits
system.l2.overall_hits::system.cpu4.itb.walker            7                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst          187                       # number of overall hits
system.l2.overall_hits::system.cpu4.data           47                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker           24                       # number of overall hits
system.l2.overall_hits::system.cpu5.itb.walker            7                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst          311                       # number of overall hits
system.l2.overall_hits::system.cpu5.data          106                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker            6                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          289                       # number of overall hits
system.l2.overall_hits::system.cpu7.data           89                       # number of overall hits
system.l2.overall_hits::total                    2539                       # number of overall hits
system.l2.ReadReq_misses::system.cpu2.data            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data            2                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst            5                       # number of ReadReq misses
system.l2.ReadReq_misses::total                     8                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 40                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                9                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  14                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.data            3                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data            2                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data            3                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data            5                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst            5                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data            3                       # number of demand (read+write) misses
system.l2.demand_misses::total                     22                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.data            3                       # number of overall misses
system.l2.overall_misses::system.cpu1.data            2                       # number of overall misses
system.l2.overall_misses::system.cpu2.data            3                       # number of overall misses
system.l2.overall_misses::system.cpu3.data            1                       # number of overall misses
system.l2.overall_misses::system.cpu5.data            5                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst            5                       # number of overall misses
system.l2.overall_misses::system.cpu7.data            3                       # number of overall misses
system.l2.overall_misses::total                    22                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu2.data       124500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data       248500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst       625000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total          998000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data       195500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data        65000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data        65000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       325500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data        65500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        65500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data       313500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data       248500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data       248500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data       124500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data       372500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data       255000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1562500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.data       313500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data       248500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data       373000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data       124500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data       621000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst       625000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data       255000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          2560500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.data       313500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data       248500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data       373000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data       124500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data       621000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst       625000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data       255000                       # number of overall miss cycles
system.l2.overall_miss_latency::total         2560500                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker            2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst          350                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data           67                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst          258                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data           61                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker            8                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst          296                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data           70                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst          237                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data           61                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker           26                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.itb.walker            7                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst          187                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker           24                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.itb.walker            7                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst          311                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data          102                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker            6                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst          294                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data           76                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                2506                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks          321                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total               321                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               68                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data            8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data            8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                55                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst          350                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data           75                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst          258                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data           67                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker            8                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst          296                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data           78                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst          237                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data           68                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker           26                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.itb.walker            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst          187                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker           24                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.itb.walker            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst          311                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data          111                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst          294                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data           92                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2561                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst          350                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data           75                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst          258                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data           67                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker            8                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst          296                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data           78                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst          237                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data           68                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker           26                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.itb.walker            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst          187                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker           24                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.itb.walker            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst          311                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data          111                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst          294                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data           92                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2561                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.014286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.019608                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.017007                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.003192                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.916667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.555556                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.384615                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.571429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.583333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.555556                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.588235                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.692308                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.375000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.333333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.250000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.142857                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.333333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.187500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.254545                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.data     0.040000                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.029851                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.038462                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.014706                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.045045                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.017007                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.032609                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.008590                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.data     0.040000                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.029851                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.038462                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.014706                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.045045                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.017007                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.032609                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.008590                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu2.data       124500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data       124250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst       125000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total       124750                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data 17772.727273                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data        13000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data  9285.714286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8137.500000                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data 21833.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  7277.777778                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data       104500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data       124250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data       124250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data       124500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 124166.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data        85000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111607.142857                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data       104500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data       124250                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 124333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data       124500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data       124200                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst       125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data        85000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 116386.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data       104500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data       124250                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 124333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data       124500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data       124200                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst       125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data        85000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 116386.363636                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                   32                       # number of writebacks
system.l2.writebacks::total                        32                       # number of writebacks
system.l2.ReadReq_mshr_misses::system.cpu2.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total                8                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            40                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            9                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             14                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                22                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total               22                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data       113500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data       226500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst       570000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total       910000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data       596500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data       272000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data       271500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data       216000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data       163500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data       379499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data       270500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2169499                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data       163000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data        54000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data        54000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data        54500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data       109498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data        54500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       489498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data       280500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data       226500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data       226500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data       113500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data       339500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data       222000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1408500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data       280500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data       226500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data       340000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data       113500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data       566000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst       570000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data       222000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      2318500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data       280500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data       226500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data       340000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data       113500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data       566000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst       570000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data       222000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      2318500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data     86746000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data     87127500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data     86996500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data     86884000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data     86717000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data     86471500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data        40000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    520982500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data     46277000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data     46317500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data     46251000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data     46314500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data     46254500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data     46271000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data        50500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    277736000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data    133023000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data    133445000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data    133247500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data    133198500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data    132971500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data    132742500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data        90500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    798718500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.014286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.019608                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.017007                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.003192                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.916667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.555556                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.384615                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.571429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.583333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.555556                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.588235                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.692308                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.375000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.333333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.250000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.142857                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.333333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.187500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.254545                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.040000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.029851                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.038462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.014706                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.045045                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.017007                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.032609                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.008590                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.040000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.029851                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.038462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.014706                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.045045                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.017007                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.032609                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.008590                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data       113500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data       113250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst       114000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total       113750                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54227.272727                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data        54400                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data        54300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data        54000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data        54500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54214.142857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data        54100                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54237.475000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data        54000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data        54000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data        54500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data        54749                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data        54500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54388.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data        93500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data       113250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data       113250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data       113500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 113166.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data        74000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100607.142857                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data        93500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data       113250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 113333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data       113500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data       113200                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst       114000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data        74000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105386.363636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data        93500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data       113250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 113333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data       113500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data       113200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst       114000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data        74000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105386.363636                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                        699                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples         4609                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean       2.517683                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean      2.266920                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev      6.514554                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15           4606     99.93%     99.93% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%     99.93% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%     99.93% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%     99.93% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%     99.93% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%     99.93% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%     99.93% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%     99.93% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%     99.93% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%     99.93% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%     99.93% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%     99.93% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%     99.93% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%     99.93% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%     99.93% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%     99.93% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271            3      0.07%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total          4609                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         2048                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean      3.674805                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean     2.582292                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev    15.833455                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15          2040     99.61%     99.61% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%     99.61% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%     99.61% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%     99.61% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%     99.61% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%     99.61% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%     99.61% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%     99.61% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%     99.61% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%     99.61% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%     99.61% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%     99.61% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%     99.61% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%     99.61% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%     99.61% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%     99.61% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271            8      0.39%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         2048                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples            54                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     21188888.888889                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    3630149.779470                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-2.09715e+06            1      1.85%      1.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.09715e+06-4.1943e+06            0      0.00%      1.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.1943e+06-6.29146e+06            0      0.00%      1.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.29146e+06-8.38861e+06            0      0.00%      1.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.38861e+06-1.04858e+07            0      0.00%      1.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.04858e+07-1.25829e+07            0      0.00%      1.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.25829e+07-1.46801e+07            0      0.00%      1.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.46801e+07-1.67772e+07            0      0.00%      1.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.67772e+07-1.88744e+07            4      7.41%      9.26% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.88744e+07-2.09715e+07           17     31.48%     40.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.09715e+07-2.30687e+07           19     35.19%     75.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.30687e+07-2.51658e+07            9     16.67%     92.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.51658e+07-2.7263e+07            4      7.41%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.7263e+07-2.93601e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.93601e+07-3.14573e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.14573e+07-3.35544e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+07-3.56516e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.56516e+07-3.77487e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.77487e+07-3.98459e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.98459e+07-4.1943e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total              54                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        20802372.087103      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                     11604                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples           54                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    13318518.518519                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean   11618004.361021                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   10982422.904721                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-4.1943e+06            0      0.00%      0.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.1943e+06-8.38861e+06           10     18.52%     18.52% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+06-1.25829e+07           27     50.00%     68.52% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.25829e+07-1.67772e+07           13     24.07%     92.59% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+07-2.09715e+07            0      0.00%     92.59% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.09715e+07-2.51658e+07            0      0.00%     92.59% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.51658e+07-2.93601e+07            2      3.70%     96.30% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.93601e+07-3.35544e+07            0      0.00%     96.30% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-3.77487e+07            0      0.00%     96.30% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.77487e+07-4.1943e+07            0      0.00%     96.30% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.1943e+07-4.61373e+07            0      0.00%     96.30% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.61373e+07-5.03316e+07            0      0.00%     96.30% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+07-5.4526e+07            1      1.85%     98.15% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.4526e+07-5.87203e+07            0      0.00%     98.15% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.87203e+07-6.29146e+07            0      0.00%     98.15% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.29146e+07-6.71089e+07            0      0.00%     98.15% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-7.13032e+07            0      0.00%     98.15% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::7.13032e+07-7.54975e+07            0      0.00%     98.15% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::7.54975e+07-7.96918e+07            1      1.85%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::7.96918e+07-8.38861e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total             54                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       13491783.206441      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                   7526                       # Number of bytes written
system.Lmon0.readLatencyHist::samples            4609                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       11630.744196                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      11588.958082                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev       2139.965356                       # Read request-response latency
system.Lmon0.readLatencyHist::0-8191                0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::8192-16383         4606     99.93%     99.93% # Read request-response latency
system.Lmon0.readLatencyHist::16384-24575            0      0.00%     99.93% # Read request-response latency
system.Lmon0.readLatencyHist::24576-32767            0      0.00%     99.93% # Read request-response latency
system.Lmon0.readLatencyHist::32768-40959            0      0.00%     99.93% # Read request-response latency
system.Lmon0.readLatencyHist::40960-49151            0      0.00%     99.93% # Read request-response latency
system.Lmon0.readLatencyHist::49152-57343            0      0.00%     99.93% # Read request-response latency
system.Lmon0.readLatencyHist::57344-65535            0      0.00%     99.93% # Read request-response latency
system.Lmon0.readLatencyHist::65536-73727            0      0.00%     99.93% # Read request-response latency
system.Lmon0.readLatencyHist::73728-81919            0      0.00%     99.93% # Read request-response latency
system.Lmon0.readLatencyHist::81920-90111            0      0.00%     99.93% # Read request-response latency
system.Lmon0.readLatencyHist::90112-98303            3      0.07%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::98304-106495            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::106496-114687            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::114688-122879            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::122880-131071            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::131072-139263            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::139264-147455            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::147456-155647            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::155648-163839            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total              4609                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples           2040                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean      11604.460784                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean     11600.887279                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev       291.660621                       # Write request-response latency
system.Lmon0.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::11264-12287         1947     95.44%     95.44% # Write request-response latency
system.Lmon0.writeLatencyHist::12288-13311           93      4.56%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::total             2040                       # Write request-response latency
system.Lmon0.ittReadRead::samples                4609                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           155659.579084                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          2651573.921638                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                4      0.09%      0.09% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               8      0.17%      0.26% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000              17      0.37%      0.63% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000              20      0.43%      1.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000              37      0.80%      1.87% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000              43      0.93%      2.80% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000              82      1.78%      4.58% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000             100      2.17%      6.75% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000             154      3.34%     10.09% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000             141      3.06%     13.15% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000             133      2.89%     16.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000             157      3.41%     19.44% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000             208      4.51%     23.95% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000             237      5.14%     29.10% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000             294      6.38%     35.47% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000             186      4.04%     39.51% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000             216      4.69%     44.20% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000             229      4.97%     49.16% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000            232      5.03%     54.20% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows              2111     45.80%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value              6000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value         178450000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                  4609                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              2048                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         348549.804688                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        3552683.198871                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             2      0.10%      0.10% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.10% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             4      0.20%      0.29% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             1      0.05%      0.34% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000            15      0.73%      1.07% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             7      0.34%      1.42% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000            13      0.63%      2.05% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000            16      0.78%      2.83% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000            14      0.68%      3.52% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000            26      1.27%      4.79% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000            27      1.32%      6.10% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000            32      1.56%      7.67% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000            46      2.25%      9.91% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000            47      2.29%     12.21% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000            31      1.51%     13.72% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000            29      1.42%     15.14% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000           184      8.98%     24.12% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000           18      0.88%     25.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            1536     75.00%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value           11000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       159492000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                2048                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                  6657                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             107229.983476                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            1969264.251171                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  5      0.08%      0.08% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                17      0.26%      0.33% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                27      0.41%      0.74% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                45      0.68%      1.41% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                82      1.23%      2.64% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000               115      1.73%      4.37% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000               151      2.27%      6.64% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000               203      3.05%      9.69% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000               285      4.28%     13.97% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000               269      4.04%     18.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000               320      4.81%     22.82% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000               363      5.45%     28.27% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000               461      6.93%     35.20% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000               539      8.10%     43.29% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000               609      9.15%     52.44% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000               887     13.32%     65.77% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000               426      6.40%     72.16% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000               586      8.80%     80.97% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000              380      5.71%     86.68% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows                 887     13.32%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value                6000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value           159492000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                    6657                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples           54                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.111111                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.317221                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0               48     88.89%     88.89% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1                6     11.11%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total           54                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples           54                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean     0.055556                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev     0.231212                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0              51     94.44%     94.44% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               3      5.56%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total           54                       # Outstanding write transactions
system.Lmon0.readTransHist::samples                54                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean            84.092593                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev           24.958281                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-7                     4      7.41%      7.41% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-15                    0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-23                   0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-31                   0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-39                   0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::40-47                   0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::48-55                   0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::56-63                   0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::64-71                   1      1.85%      9.26% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::72-79                   5      9.26%     18.52% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::80-87                  12     22.22%     40.74% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::88-95                  17     31.48%     72.22% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::96-103                 13     24.07%     96.30% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::104-111                 2      3.70%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::112-119                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::120-127                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::128-135                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::136-143                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::144-151                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::152-159                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total                  54                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples               54                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean           37.333333                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean          31.184436                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev          12.932335                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0-3                    4      7.41%      7.41% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4-7                    0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8-11                   0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12-15                  0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16-19                  0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::20-23                  0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::24-27                  2      3.70%     11.11% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::28-31                  9     16.67%     27.78% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::32-35                  4      7.41%     35.19% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::36-39                  8     14.81%     50.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::40-43                 11     20.37%     70.37% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::44-47                  9     16.67%     87.04% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::48-51                  0      0.00%     87.04% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::52-55                  5      9.26%     96.30% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::56-59                  1      1.85%     98.15% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::60-63                  1      1.85%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::64-67                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::68-71                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::72-75                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::76-79                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total                 54                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples         4131                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean       2.710724                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean      2.267449                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev      9.690530                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15           4125     99.85%     99.85% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%     99.85% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%     99.85% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%     99.85% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%     99.85% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%     99.85% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%     99.85% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%     99.85% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%     99.85% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%     99.85% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%     99.85% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%     99.85% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%     99.85% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%     99.85% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%     99.85% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%     99.85% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271            6      0.15%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total          4131                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         2526                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean      3.055819                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean     2.527460                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev    10.119154                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15          2522     99.84%     99.84% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%     99.84% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%     99.84% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%     99.84% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%     99.84% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%     99.84% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%     99.84% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%     99.84% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%     99.84% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%     99.84% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%     99.84% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%     99.84% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%     99.84% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%     99.84% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%     99.84% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%     99.84% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271            4      0.16%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         2526                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples            54                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean         20000000                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    9924089.236288                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-4.1943e+06            2      3.70%      3.70% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.1943e+06-8.38861e+06            0      0.00%      3.70% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.38861e+06-1.25829e+07            0      0.00%      3.70% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.25829e+07-1.67772e+07            4      7.41%     11.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.67772e+07-2.09715e+07           41     75.93%     87.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.09715e+07-2.51658e+07            5      9.26%     96.30% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.51658e+07-2.93601e+07            0      0.00%     96.30% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.93601e+07-3.35544e+07            0      0.00%     96.30% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+07-3.77487e+07            0      0.00%     96.30% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.77487e+07-4.1943e+07            0      0.00%     96.30% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.1943e+07-4.61373e+07            0      0.00%     96.30% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.61373e+07-5.03316e+07            0      0.00%     96.30% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.03316e+07-5.4526e+07            1      1.85%     98.15% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.4526e+07-5.87203e+07            0      0.00%     98.15% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.87203e+07-6.29146e+07            0      0.00%     98.15% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.29146e+07-6.71089e+07            0      0.00%     98.15% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-7.13032e+07            0      0.00%     98.15% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::7.13032e+07-7.54975e+07            0      0.00%     98.15% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::7.54975e+07-7.96918e+07            1      1.85%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::7.96918e+07-8.38861e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total              54                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        20074540.040622      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                     11198                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples           54                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    14122222.222222                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   6378787.566427                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-4.1943e+06            1      1.85%      1.85% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.1943e+06-8.38861e+06            3      5.56%      7.41% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+06-1.25829e+07           13     24.07%     31.48% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.25829e+07-1.67772e+07           30     55.56%     87.04% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+07-2.09715e+07            4      7.41%     94.44% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.09715e+07-2.51658e+07            0      0.00%     94.44% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.51658e+07-2.93601e+07            2      3.70%     98.15% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.93601e+07-3.35544e+07            0      0.00%     98.15% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-3.77487e+07            0      0.00%     98.15% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.77487e+07-4.1943e+07            0      0.00%     98.15% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.1943e+07-4.61373e+07            0      0.00%     98.15% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.61373e+07-5.03316e+07            0      0.00%     98.15% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+07-5.4526e+07            1      1.85%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.4526e+07-5.87203e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.87203e+07-6.29146e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.29146e+07-6.71089e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-7.13032e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::7.13032e+07-7.54975e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::7.54975e+07-7.96918e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::7.96918e+07-8.38861e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total             54                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       13837772.331985      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                   7719                       # Number of bytes written
system.Lmon1.readLatencyHist::samples            4131                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       11695.061728                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      11605.509300                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev       3201.042478                       # Read request-response latency
system.Lmon1.readLatencyHist::0-8191                0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::8192-16383         4125     99.85%     99.85% # Read request-response latency
system.Lmon1.readLatencyHist::16384-24575            0      0.00%     99.85% # Read request-response latency
system.Lmon1.readLatencyHist::24576-32767            0      0.00%     99.85% # Read request-response latency
system.Lmon1.readLatencyHist::32768-40959            0      0.00%     99.85% # Read request-response latency
system.Lmon1.readLatencyHist::40960-49151            0      0.00%     99.85% # Read request-response latency
system.Lmon1.readLatencyHist::49152-57343            0      0.00%     99.85% # Read request-response latency
system.Lmon1.readLatencyHist::57344-65535            0      0.00%     99.85% # Read request-response latency
system.Lmon1.readLatencyHist::65536-73727            0      0.00%     99.85% # Read request-response latency
system.Lmon1.readLatencyHist::73728-81919            0      0.00%     99.85% # Read request-response latency
system.Lmon1.readLatencyHist::81920-90111            0      0.00%     99.85% # Read request-response latency
system.Lmon1.readLatencyHist::90112-98303            6      0.15%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::98304-106495            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::106496-114687            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::114688-122879            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::122880-131071            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::131072-139263            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::139264-147455            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::147456-155647            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::155648-163839            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total              4131                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples           2522                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean      11612.926249                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean     11609.164668                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev       299.569044                       # Write request-response latency
system.Lmon1.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::11264-12287         2402     95.24%     95.24% # Write request-response latency
system.Lmon1.writeLatencyHist::12288-13311          119      4.72%     99.96% # Write request-response latency
system.Lmon1.writeLatencyHist::13312-14335            1      0.04%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::total             2522                       # Write request-response latency
system.Lmon1.ittReadRead::samples                4131                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           176438.150569                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          2807065.562710                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    1      0.02%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                2      0.05%      0.07% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               5      0.12%      0.19% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               7      0.17%      0.36% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000              11      0.27%      0.63% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000              20      0.48%      1.11% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000              34      0.82%      1.94% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000              60      1.45%      3.39% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000              82      1.98%      5.37% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000              88      2.13%      7.50% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000             104      2.52%     10.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000             129      3.12%     13.14% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000             138      3.34%     16.49% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000             153      3.70%     20.19% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000             152      3.68%     23.87% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000             178      4.31%     28.18% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000             168      4.07%     32.24% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000             206      4.99%     37.23% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000             185      4.48%     41.71% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000            189      4.58%     46.28% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows              2219     53.72%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value              4000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value         178294000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                  4131                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              2526                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         220831.749802                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        587054.867641                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             3      0.12%      0.12% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             6      0.24%      0.36% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             7      0.28%      0.63% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000            20      0.79%      1.43% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000            17      0.67%      2.10% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000            18      0.71%      2.81% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000            28      1.11%      3.92% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000            27      1.07%      4.99% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000            41      1.62%      6.61% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000            41      1.62%      8.23% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000            57      2.26%     10.49% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000            75      2.97%     13.46% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000            73      2.89%     16.35% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000            35      1.39%     17.74% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000            58      2.30%     20.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000           194      7.68%     27.71% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000           21      0.83%     28.54% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            1805     71.46%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value           17000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value        25113000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                2526                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                  6657                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             83794.652246                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            214143.911488                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      1      0.02%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  3      0.05%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 8      0.12%      0.18% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                16      0.24%      0.42% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                38      0.57%      0.99% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                63      0.95%      1.94% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000               139      2.09%      4.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000               177      2.66%      6.68% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000               214      3.21%      9.90% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000               279      4.19%     14.09% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000               266      4.00%     18.09% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000               328      4.93%     23.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000               395      5.93%     28.95% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000               451      6.77%     35.72% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000               482      7.24%     42.96% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000               512      7.69%     50.65% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000               990     14.87%     65.53% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000               496      7.45%     72.98% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000               589      8.85%     81.82% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000              360      5.41%     87.23% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows                 850     12.77%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value                4000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value             8804000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                    6657                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples           54                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.111111                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.317221                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0               48     88.89%     88.89% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1                6     11.11%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total           54                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples           54                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean     0.037037                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev     0.190626                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0              52     96.30%     96.30% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               2      3.70%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total           54                       # Outstanding write transactions
system.Lmon1.readTransHist::samples                54                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean            75.370370                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev           22.283166                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-7                     4      7.41%      7.41% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-15                    0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-23                   0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-31                   0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-39                   0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::40-47                   0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::48-55                   0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::56-63                   0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::64-71                   3      5.56%     12.96% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::72-79                  17     31.48%     44.44% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::80-87                  21     38.89%     83.33% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::88-95                   5      9.26%     92.59% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::96-103                  4      7.41%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::104-111                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::112-119                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::120-127                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::128-135                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::136-143                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::144-151                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::152-159                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total                  54                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples               54                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean           46.037037                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev          14.744315                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0-3                    4      7.41%      7.41% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4-7                    0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8-11                   0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12-15                  0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16-19                  0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::20-23                  0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::24-27                  0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::28-31                  1      1.85%      9.26% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::32-35                  3      5.56%     14.81% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::36-39                  0      0.00%     14.81% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::40-43                  5      9.26%     24.07% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::44-47                  5      9.26%     33.33% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::48-51                 15     27.78%     61.11% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::52-55                 12     22.22%     83.33% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::56-59                  6     11.11%     94.44% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::60-63                  0      0.00%     94.44% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::64-67                  3      5.56%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::68-71                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::72-75                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::76-79                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total                 54                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples         4505                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean       2.633074                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean      2.271038                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev      8.480707                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15           4500     99.89%     99.89% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%     99.89% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%     99.89% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%     99.89% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%     99.89% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%     99.89% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%     99.89% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%     99.89% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%     99.89% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%     99.89% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%     99.89% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%     99.89% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%     99.89% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%     99.89% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%     99.89% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%     99.89% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271            5      0.11%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total          4505                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         2151                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean      3.624361                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean     2.577328                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev    15.452500                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15          2143     99.63%     99.63% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%     99.63% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%     99.63% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%     99.63% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%     99.63% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%     99.63% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%     99.63% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%     99.63% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%     99.63% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%     99.63% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%     99.63% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%     99.63% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%     99.63% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%     99.63% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%     99.63% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%     99.63% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271            8      0.37%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         2151                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples            54                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     21222222.222222                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean    21117744.564990                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    2125378.249725                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-2.09715e+06            0      0.00%      0.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.09715e+06-4.1943e+06            0      0.00%      0.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.1943e+06-6.29146e+06            0      0.00%      0.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.29146e+06-8.38861e+06            0      0.00%      0.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.38861e+06-1.04858e+07            0      0.00%      0.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.04858e+07-1.25829e+07            0      0.00%      0.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.25829e+07-1.46801e+07            0      0.00%      0.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.46801e+07-1.67772e+07            1      1.85%      1.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.67772e+07-1.88744e+07            5      9.26%     11.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.88744e+07-2.09715e+07           16     29.63%     40.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.09715e+07-2.30687e+07           24     44.44%     85.19% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.30687e+07-2.51658e+07            4      7.41%     92.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.51658e+07-2.7263e+07            4      7.41%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.7263e+07-2.93601e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.93601e+07-3.14573e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.14573e+07-3.35544e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+07-3.56516e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.56516e+07-3.77487e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.77487e+07-3.98459e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.98459e+07-4.1943e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total              54                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        21264886.047675      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                     11862                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples           54                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    14237037.037037                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean   12711800.017892                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   8741924.495521                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-4.1943e+06            0      0.00%      0.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.1943e+06-8.38861e+06            4      7.41%      7.41% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+06-1.25829e+07           31     57.41%     64.81% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.25829e+07-1.67772e+07           10     18.52%     83.33% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+07-2.09715e+07            2      3.70%     87.04% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.09715e+07-2.51658e+07            0      0.00%     87.04% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.51658e+07-2.93601e+07            3      5.56%     92.59% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.93601e+07-3.35544e+07            0      0.00%     92.59% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-3.77487e+07            1      1.85%     94.44% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.77487e+07-4.1943e+07            2      3.70%     98.15% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.1943e+07-4.61373e+07            0      0.00%     98.15% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.61373e+07-5.03316e+07            0      0.00%     98.15% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+07-5.4526e+07            1      1.85%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.4526e+07-5.87203e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.87203e+07-6.29146e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.29146e+07-6.71089e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-7.13032e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::7.13032e+07-7.54975e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::7.54975e+07-7.96918e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::7.96918e+07-8.38861e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total             54                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       13975809.444248      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                   7796                       # Number of bytes written
system.Lmon2.readLatencyHist::samples            4505                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       11671.276360                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      11602.566730                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev       2782.897973                       # Read request-response latency
system.Lmon2.readLatencyHist::0-8191                0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::8192-16383         4500     99.89%     99.89% # Read request-response latency
system.Lmon2.readLatencyHist::16384-24575            0      0.00%     99.89% # Read request-response latency
system.Lmon2.readLatencyHist::24576-32767            0      0.00%     99.89% # Read request-response latency
system.Lmon2.readLatencyHist::32768-40959            0      0.00%     99.89% # Read request-response latency
system.Lmon2.readLatencyHist::40960-49151            0      0.00%     99.89% # Read request-response latency
system.Lmon2.readLatencyHist::49152-57343            0      0.00%     99.89% # Read request-response latency
system.Lmon2.readLatencyHist::57344-65535            0      0.00%     99.89% # Read request-response latency
system.Lmon2.readLatencyHist::65536-73727            0      0.00%     99.89% # Read request-response latency
system.Lmon2.readLatencyHist::73728-81919            0      0.00%     99.89% # Read request-response latency
system.Lmon2.readLatencyHist::81920-90111            0      0.00%     99.89% # Read request-response latency
system.Lmon2.readLatencyHist::90112-98303            5      0.11%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::98304-106495            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::106496-114687            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::114688-122879            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::122880-131071            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::131072-139263            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::139264-147455            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::147456-155647            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::155648-163839            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total              4505                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples           2143                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean      11611.945870                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean     11608.191301                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev       299.450310                       # Write request-response latency
system.Lmon2.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::11264-12287         2049     95.61%     95.61% # Write request-response latency
system.Lmon2.writeLatencyHist::12288-13311           92      4.29%     99.91% # Write request-response latency
system.Lmon2.writeLatencyHist::13312-14335            2      0.09%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::total             2143                       # Write request-response latency
system.Lmon2.ittReadRead::samples                4505                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           160516.315205                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          2605154.537127                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000              10      0.22%      0.22% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000              16      0.36%      0.58% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000              12      0.27%      0.84% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000              19      0.42%      1.27% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000              42      0.93%      2.20% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000              74      1.64%      3.84% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000              86      1.91%      5.75% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000             121      2.69%      8.44% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000             120      2.66%     11.10% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000             142      3.15%     14.25% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000             160      3.55%     17.80% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000             199      4.42%     22.22% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000             226      5.02%     27.24% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000             274      6.08%     33.32% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000             197      4.37%     37.69% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000             211      4.68%     42.38% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000             227      5.04%     47.41% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000            225      4.99%     52.41% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows              2144     47.59%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value             12000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value         173493000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                  4505                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              2151                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         325442.119944                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        3468918.066470                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             3      0.14%      0.14% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             7      0.33%      0.46% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             1      0.05%      0.51% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000            11      0.51%      1.02% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000            15      0.70%      1.72% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000            16      0.74%      2.46% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000            13      0.60%      3.07% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000            24      1.12%      4.18% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000            28      1.30%      5.49% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000            32      1.49%      6.97% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000            54      2.51%      9.48% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000            35      1.63%     11.11% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000            59      2.74%     13.85% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000            23      1.07%     14.92% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000            29      1.35%     16.27% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000           185      8.60%     24.87% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000           24      1.12%     25.99% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            1592     74.01%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value           16000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       160166000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                2151                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                  6656                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             106662.710337                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            1970646.967252                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  1      0.02%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                12      0.18%      0.20% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                27      0.41%      0.60% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                44      0.66%      1.26% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                54      0.81%      2.07% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000               119      1.79%      3.86% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000               152      2.28%      6.14% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000               194      2.91%      9.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000               248      3.73%     12.79% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000               266      4.00%     16.78% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000               353      5.30%     22.09% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000               410      6.16%     28.25% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000               516      7.75%     36.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000               549      8.25%     44.25% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000               574      8.62%     52.87% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000               911     13.69%     66.56% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000               429      6.45%     73.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000               575      8.64%     81.64% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000              373      5.60%     87.24% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows                 849     12.76%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value                8000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value           160166000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                    6656                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples           54                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.129630                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.339050                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0               47     87.04%     87.04% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1                7     12.96%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total           54                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples           54                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0              54    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total           54                       # Outstanding write transactions
system.Lmon2.readTransHist::samples                54                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean            82.240741                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean           64.702441                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev           24.198031                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-7                     4      7.41%      7.41% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-15                    0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-23                   0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-31                   0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-39                   0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::40-47                   0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::48-55                   0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::56-63                   0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::64-71                   2      3.70%     11.11% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::72-79                   4      7.41%     18.52% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::80-87                  14     25.93%     44.44% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::88-95                  20     37.04%     81.48% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::96-103                 10     18.52%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::104-111                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::112-119                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::120-127                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::128-135                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::136-143                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::144-151                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::152-159                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total                  54                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples               54                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean           39.185185                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean          32.579526                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev          12.997930                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0-3                    4      7.41%      7.41% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4-7                    0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8-11                   0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12-15                  0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16-19                  0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::20-23                  0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::24-27                  0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::28-31                  1      1.85%      9.26% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::32-35                 10     18.52%     27.78% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::36-39                 11     20.37%     48.15% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::40-43                 10     18.52%     66.67% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::44-47                  7     12.96%     79.63% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::48-51                  5      9.26%     88.89% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::52-55                  3      5.56%     94.44% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::56-59                  1      1.85%     96.30% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::60-63                  2      3.70%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::64-67                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::68-71                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::72-75                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::76-79                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total                 54                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples         4111                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean       2.680126                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean      2.288042                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev      8.875050                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15           4106     99.88%     99.88% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271            5      0.12%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total          4111                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         2547                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean      3.846093                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean     2.562720                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev    17.377330                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15          2535     99.53%     99.53% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%     99.53% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%     99.53% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%     99.53% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%     99.53% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%     99.53% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%     99.53% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%     99.53% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%     99.53% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%     99.53% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%     99.53% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%     99.53% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%     99.53% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%     99.53% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%     99.53% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%     99.53% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271           12      0.47%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         2547                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples            54                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     19666666.666667                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    6939196.843309                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-4.1943e+06            2      3.70%      3.70% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.1943e+06-8.38861e+06            0      0.00%      3.70% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.38861e+06-1.25829e+07            0      0.00%      3.70% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.25829e+07-1.67772e+07            6     11.11%     14.81% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.67772e+07-2.09715e+07           34     62.96%     77.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.09715e+07-2.51658e+07            9     16.67%     94.44% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.51658e+07-2.93601e+07            1      1.85%     96.30% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.93601e+07-3.35544e+07            0      0.00%     96.30% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+07-3.77487e+07            0      0.00%     96.30% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.77487e+07-4.1943e+07            0      0.00%     96.30% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.1943e+07-4.61373e+07            1      1.85%     98.15% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.61373e+07-5.03316e+07            0      0.00%     98.15% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.03316e+07-5.4526e+07            1      1.85%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.4526e+07-5.87203e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.87203e+07-6.29146e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.29146e+07-6.71089e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-7.13032e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.13032e+07-7.54975e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.54975e+07-7.96918e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.96918e+07-8.38861e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total              54                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        19751855.882084      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                     11018                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples           54                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    17940740.740741                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   16307036.547159                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-8.38861e+06            5      9.26%      9.26% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+06-1.67772e+07           41     75.93%     85.19% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+07-2.51658e+07            1      1.85%     87.04% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.51658e+07-3.35544e+07            1      1.85%     88.89% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-4.1943e+07            4      7.41%     96.30% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.1943e+07-5.03316e+07            0      0.00%     96.30% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+07-5.87203e+07            0      0.00%     96.30% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.87203e+07-6.71089e+07            0      0.00%     96.30% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-7.54975e+07            0      0.00%     96.30% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::7.54975e+07-8.38861e+07            1      1.85%     98.15% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+07-9.22747e+07            0      0.00%     98.15% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::9.22747e+07-1.00663e+08            0      0.00%     98.15% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.09052e+08            1      1.85%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.25829e+08-1.34218e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.50995e+08-1.59384e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total             54                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       17561188.983563      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                   9796                       # Number of bytes written
system.Lmon3.readLatencyHist::samples            4111                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       11671.807346                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      11597.004625                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev       2911.301181                       # Read request-response latency
system.Lmon3.readLatencyHist::0-8191                0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::8192-16383         4106     99.88%     99.88% # Read request-response latency
system.Lmon3.readLatencyHist::16384-24575            0      0.00%     99.88% # Read request-response latency
system.Lmon3.readLatencyHist::24576-32767            0      0.00%     99.88% # Read request-response latency
system.Lmon3.readLatencyHist::32768-40959            0      0.00%     99.88% # Read request-response latency
system.Lmon3.readLatencyHist::40960-49151            0      0.00%     99.88% # Read request-response latency
system.Lmon3.readLatencyHist::49152-57343            0      0.00%     99.88% # Read request-response latency
system.Lmon3.readLatencyHist::57344-65535            0      0.00%     99.88% # Read request-response latency
system.Lmon3.readLatencyHist::65536-73727            0      0.00%     99.88% # Read request-response latency
system.Lmon3.readLatencyHist::73728-81919            0      0.00%     99.88% # Read request-response latency
system.Lmon3.readLatencyHist::81920-90111            0      0.00%     99.88% # Read request-response latency
system.Lmon3.readLatencyHist::90112-98303            5      0.12%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::98304-106495            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::106496-114687            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::114688-122879            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::122880-131071            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::131072-139263            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::139264-147455            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::147456-155647            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::155648-163839            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total              4111                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples           2535                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean      11604.615385                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean     11600.840981                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev       300.194622                       # Write request-response latency
system.Lmon3.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::11264-12287         2407     94.95%     94.95% # Write request-response latency
system.Lmon3.writeLatencyHist::12288-13311          126      4.97%     99.92% # Write request-response latency
system.Lmon3.writeLatencyHist::13312-14335            2      0.08%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::total             2535                       # Write request-response latency
system.Lmon3.ittReadRead::samples                4111                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           178332.036001                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          2832559.394445                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                3      0.07%      0.07% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               5      0.12%      0.19% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000              10      0.24%      0.44% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               9      0.22%      0.66% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000              17      0.41%      1.07% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000              31      0.75%      1.82% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000              50      1.22%      3.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000              80      1.95%      4.99% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000              78      1.90%      6.88% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000             124      3.02%      9.90% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000             120      2.92%     12.82% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000             130      3.16%     15.98% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000             148      3.60%     19.58% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000             166      4.04%     23.62% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000             185      4.50%     28.12% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000             166      4.04%     32.16% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000             178      4.33%     36.49% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000             188      4.57%     41.06% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000            177      4.31%     45.37% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows              2246     54.63%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value              7000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value         179117000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                  4111                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              2547                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         271065.567334                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        3196413.870143                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             7      0.27%      0.27% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             5      0.20%      0.47% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             5      0.20%      0.67% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000            16      0.63%      1.30% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000            14      0.55%      1.85% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000            26      1.02%      2.87% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000            39      1.53%      4.40% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000            53      2.08%      6.48% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000            52      2.04%      8.52% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000            47      1.85%     10.37% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000            63      2.47%     12.84% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000            65      2.55%     15.39% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000            64      2.51%     17.90% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000            56      2.20%     20.10% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000            43      1.69%     21.79% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000           182      7.15%     28.94% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000           23      0.90%     29.84% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            1787     70.16%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value           18000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       161096000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                2547                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                  6658                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             107438.419946                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            1988971.235997                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      2      0.03%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  4      0.06%      0.09% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 7      0.11%      0.20% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                24      0.36%      0.56% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                27      0.41%      0.96% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                54      0.81%      1.77% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000               124      1.86%      3.63% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000               161      2.42%      6.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000               216      3.24%      9.30% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000               254      3.81%     13.11% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000               355      5.33%     18.44% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000               330      4.96%     23.40% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000               426      6.40%     29.80% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000               472      7.09%     36.89% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000               492      7.39%     44.28% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000               480      7.21%     51.49% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000               938     14.09%     65.58% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000               455      6.83%     72.41% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000               562      8.44%     80.85% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000              362      5.44%     86.29% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows                 913     13.71%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value                3000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value           161096000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                    6658                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples           54                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.092593                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.292582                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0               49     90.74%     90.74% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1                5      9.26%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total           54                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples           54                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean     0.055556                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev     0.231212                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0              51     94.44%     94.44% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               3      5.56%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total           54                       # Outstanding write transactions
system.Lmon3.readTransHist::samples                54                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean            74.981481                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev           22.534243                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-7                     4      7.41%      7.41% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-15                    0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-23                   0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-31                   0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-39                   0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::40-47                   0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::48-55                   0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::56-63                   0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::64-71                   4      7.41%     14.81% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::72-79                  25     46.30%     61.11% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::80-87                  11     20.37%     81.48% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::88-95                   5      9.26%     90.74% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::96-103                  5      9.26%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::104-111                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::112-119                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::120-127                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::128-135                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::136-143                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::144-151                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::152-159                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total                  54                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples               54                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean           46.462963                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev          15.021636                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0-3                    2      3.70%      3.70% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4-7                    2      3.70%      7.41% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8-11                   0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12-15                  0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16-19                  0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::20-23                  0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::24-27                  0      0.00%      7.41% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::28-31                  2      3.70%     11.11% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::32-35                  3      5.56%     16.67% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::36-39                  1      1.85%     18.52% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::40-43                  5      9.26%     27.78% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::44-47                  4      7.41%     35.19% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::48-51                  5      9.26%     44.44% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::52-55                 17     31.48%     75.93% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::56-59                  9     16.67%     92.59% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::60-63                  3      5.56%     98.15% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::64-67                  1      1.85%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::68-71                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::72-75                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::76-79                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total                 54                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples        17357                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean        2.646656                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean       2.273721                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev       8.639105                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15           17337     99.88%     99.88% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%     99.88% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271           20      0.12%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total          17357                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples         9272                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean       3.541523                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean      2.560734                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev     14.887534                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15           9240     99.65%     99.65% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%     99.65% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%     99.65% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%     99.65% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%     99.65% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%     99.65% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%     99.65% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%     99.65% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%     99.65% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%     99.65% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%     99.65% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%     99.65% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%     99.65% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%     99.65% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%     99.65% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%     99.65% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271           32      0.35%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total          9272                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples             54                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      82081481.481481                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean     80900943.369535                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     12749636.681084                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-8.38861e+06            0      0.00%      0.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.38861e+06-1.67772e+07            0      0.00%      0.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.67772e+07-2.51658e+07            0      0.00%      0.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.51658e+07-3.35544e+07            1      1.85%      1.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.35544e+07-4.1943e+07            0      0.00%      1.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.1943e+07-5.03316e+07            0      0.00%      1.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.03316e+07-5.87203e+07            0      0.00%      1.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.87203e+07-6.71089e+07            0      0.00%      1.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.71089e+07-7.54975e+07            0      0.00%      1.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::7.54975e+07-8.38861e+07           49     90.74%     92.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.38861e+07-9.22747e+07            0      0.00%     92.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::9.22747e+07-1.00663e+08            0      0.00%     92.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.00663e+08-1.09052e+08            2      3.70%     96.30% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%     96.30% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%     96.30% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.25829e+08-1.34218e+08            2      3.70%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.50995e+08-1.59384e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total               54                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         81893654.057484      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                      45682                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples            54                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     59618518.518519                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean    55127553.314331                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    33169507.900594                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-1.67772e+07            0      0.00%      0.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.67772e+07-3.35544e+07            0      0.00%      0.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+07-5.03316e+07           44     81.48%     81.48% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.03316e+07-6.71089e+07            1      1.85%     83.33% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-8.38861e+07            5      9.26%     92.59% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.38861e+07-1.00663e+08            1      1.85%     94.44% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+08-1.17441e+08            0      0.00%     94.44% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.17441e+08-1.34218e+08            0      0.00%     94.44% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     94.44% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.50995e+08-1.67772e+08            0      0.00%     94.44% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.67772e+08-1.84549e+08            2      3.70%     98.15% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     98.15% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.18104e+08            1      1.85%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total              54                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        58866553.966236      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                   32837                       # Number of bytes written
system.Hmon.readLatencyHist::samples            17356                       # Read request-response latency
system.Hmon.readLatencyHist::mean        20139.317815                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       20082.914066                       # Read request-response latency
system.Hmon.readLatencyHist::stdev        2766.736916                       # Read request-response latency
system.Hmon.readLatencyHist::0-8191                 0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::8192-16383             0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::16384-24575        17337     99.89%     99.89% # Read request-response latency
system.Hmon.readLatencyHist::24576-32767            0      0.00%     99.89% # Read request-response latency
system.Hmon.readLatencyHist::32768-40959            0      0.00%     99.89% # Read request-response latency
system.Hmon.readLatencyHist::40960-49151            0      0.00%     99.89% # Read request-response latency
system.Hmon.readLatencyHist::49152-57343            0      0.00%     99.89% # Read request-response latency
system.Hmon.readLatencyHist::57344-65535            0      0.00%     99.89% # Read request-response latency
system.Hmon.readLatencyHist::65536-73727            0      0.00%     99.89% # Read request-response latency
system.Hmon.readLatencyHist::73728-81919            0      0.00%     99.89% # Read request-response latency
system.Hmon.readLatencyHist::81920-90111            0      0.00%     99.89% # Read request-response latency
system.Hmon.readLatencyHist::90112-98303            0      0.00%     99.89% # Read request-response latency
system.Hmon.readLatencyHist::98304-106495           18      0.10%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::106496-114687            1      0.01%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::114688-122879            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::122880-131071            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::131072-139263            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::139264-147455            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::147456-155647            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::155648-163839            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total              17356                       # Read request-response latency
system.Hmon.writeLatencyHist::samples            9240                       # Write request-response latency
system.Hmon.writeLatencyHist::mean       20053.679654                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20052.365379                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev        233.880680                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479         8733     94.51%     94.51% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527          506      5.48%     99.99% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            1      0.01%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total              9240                       # Write request-response latency
system.Hmon.ittReadRead::samples                17357                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            41931.699026                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           1322403.992307                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 0      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                  2706     15.59%     15.59% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000              2251     12.97%     28.56% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000             1905     10.98%     39.53% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000             1616      9.31%     48.84% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000             1211      6.98%     55.82% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000             1124      6.48%     62.30% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000              909      5.24%     67.53% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000              864      4.98%     72.51% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000              711      4.10%     76.61% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000              628      3.62%     80.23% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000              598      3.45%     83.67% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000              464      2.67%     86.35% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000              416      2.40%     88.74% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000              336      1.94%     90.68% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000              309      1.78%     92.46% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000              254      1.46%     93.92% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000              220      1.27%     95.19% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000              223      1.28%     96.47% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000              188      1.08%     97.56% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000             160      0.92%     98.48% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows                264      1.52%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value          173407500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                  17357                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples               9272                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          60161.885246                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         157442.303067                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                 607      6.55%      6.55% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000             590      6.36%     12.91% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000            534      5.76%     18.67% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000            613      6.61%     25.28% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000            499      5.38%     30.66% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000            473      5.10%     35.76% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000            486      5.24%     41.01% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000            414      4.47%     45.47% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000            409      4.41%     49.88% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000            383      4.13%     54.01% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000            336      3.62%     57.64% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000            307      3.31%     60.95% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000            310      3.34%     64.29% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000            258      2.78%     67.07% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000            232      2.50%     69.58% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000            237      2.56%     72.13% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000            202      2.18%     74.31% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000            267      2.88%     77.19% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000           1062     11.45%     88.64% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000           122      1.32%     89.96% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows              931     10.04%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value             1000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value         11310500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                 9272                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                  26629                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              20947.876375                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             65397.827999                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   0      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                    5696     21.39%     21.39% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                4473     16.80%     38.19% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000               3677     13.81%     52.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000               3012     11.31%     63.31% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000               2348      8.82%     72.12% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000               1849      6.94%     79.07% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000               1410      5.29%     84.36% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000               1111      4.17%     88.54% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000                830      3.12%     91.65% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000                694      2.61%     94.26% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000                431      1.62%     95.88% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000                328      1.23%     97.11% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000                229      0.86%     97.97% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000                192      0.72%     98.69% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000                117      0.44%     99.13% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000                 76      0.29%     99.41% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000                 64      0.24%     99.65% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000                 14      0.05%     99.71% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000                 23      0.09%     99.79% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000                 6      0.02%     99.82% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows                   49      0.18%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                  500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value              4018000                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                    26629                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples           54                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.796296                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.997726                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0                26     48.15%     48.15% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1                18     33.33%     81.48% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2                 7     12.96%     94.44% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                 1      1.85%     96.30% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 2      3.70%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total            54                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples           54                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean      0.222222                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev     0.462425                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0               43     79.63%     79.63% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1               10     18.52%     98.15% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                1      1.85%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total           54                       # Outstanding write transactions
system.Hmon.readTransHist::samples                 54                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean            316.685185                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean           246.372648                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev            88.749983                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-31                     4      7.41%      7.41% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-63                    0      0.00%      7.41% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-95                    0      0.00%      7.41% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-127                   0      0.00%      7.41% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-159                  0      0.00%      7.41% # Histogram of read transactions per sample period
system.Hmon.readTransHist::160-191                  0      0.00%      7.41% # Histogram of read transactions per sample period
system.Hmon.readTransHist::192-223                  0      0.00%      7.41% # Histogram of read transactions per sample period
system.Hmon.readTransHist::224-255                  0      0.00%      7.41% # Histogram of read transactions per sample period
system.Hmon.readTransHist::256-287                  0      0.00%      7.41% # Histogram of read transactions per sample period
system.Hmon.readTransHist::288-319                  0      0.00%      7.41% # Histogram of read transactions per sample period
system.Hmon.readTransHist::320-351                 50     92.59%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::352-383                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::384-415                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::416-447                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::448-479                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::480-511                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::512-543                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::544-575                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::576-607                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::608-639                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                   54                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples                54                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean           169.018519                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean          141.388016                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev           46.348349                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-15                    4      7.41%      7.41% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-31                   0      0.00%      7.41% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-47                   0      0.00%      7.41% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::48-63                   0      0.00%      7.41% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::64-79                   0      0.00%      7.41% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::80-95                   0      0.00%      7.41% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::96-111                  0      0.00%      7.41% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::112-127                 0      0.00%      7.41% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::128-143                 0      0.00%      7.41% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::144-159                 0      0.00%      7.41% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::160-175                 1      1.85%      9.26% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::176-191                48     88.89%     98.15% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::192-207                 1      1.85%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::208-223                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::224-239                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::240-255                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::256-271                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::272-287                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::288-303                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::304-319                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total                  54                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                       69418                       # DTB read hits
system.cpu0.dtb.read_misses                         1                       # DTB read misses
system.cpu0.dtb.write_hits                      28125                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                   69419                       # DTB read accesses
system.cpu0.dtb.write_accesses                  28125                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                            97543                       # DTB hits
system.cpu0.dtb.misses                              1                       # DTB misses
system.cpu0.dtb.accesses                        97544                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                      244266                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                  244266                       # ITB inst accesses
system.cpu0.itb.hits                           244266                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                       244266                       # DTB accesses
system.cpu0.numCycles                         1115573                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                     221590                       # Number of instructions committed
system.cpu0.committedOps                       233273                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses               221058                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                       9701                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts        11395                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                      221058                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads             359488                       # number of times the integer registers were read
system.cpu0.num_int_register_writes            176479                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads              909799                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes              84535                       # number of times the CC registers were written
system.cpu0.num_mem_refs                        97992                       # number of memory refs
system.cpu0.num_load_insts                      69528                       # Number of load instructions
system.cpu0.num_store_insts                     28464                       # Number of store instructions
system.cpu0.num_idle_cycles               8724.490360                       # Number of idle cycles
system.cpu0.num_busy_cycles              1106848.509640                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.992179                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.007821                       # Percentage of idle cycles
system.cpu0.Branches                            22169                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                   133363     57.05%     57.05% # Class of executed instruction
system.cpu0.op_class::IntMult                    2413      1.03%     58.08% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     58.08% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     58.08% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     58.08% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     58.08% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     58.08% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     58.08% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     58.08% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     58.08% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     58.08% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     58.08% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     58.08% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     58.08% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     58.08% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     58.08% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     58.08% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     58.08% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     58.08% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     58.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     58.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     58.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     58.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     58.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     58.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 2      0.00%     58.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     58.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     58.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     58.08% # Class of executed instruction
system.cpu0.op_class::MemRead                   69528     29.74%     87.82% # Class of executed instruction
system.cpu0.op_class::MemWrite                  28464     12.18%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                    233770                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      27                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements              350                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             535305                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              350                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1529.442857                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           488882                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          488882                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst       243916                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         243916                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst       243916                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          243916                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst       243916                       # number of overall hits
system.cpu0.icache.overall_hits::total         243916                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst          350                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          350                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst          350                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           350                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst          350                       # number of overall misses
system.cpu0.icache.overall_misses::total          350                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst      5981488                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5981488                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst      5981488                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5981488                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst      5981488                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5981488                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst       244266                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       244266                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst       244266                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       244266                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst       244266                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       244266                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.001433                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001433                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.001433                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001433                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.001433                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001433                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 17089.965714                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17089.965714                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 17089.965714                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17089.965714                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 17089.965714                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17089.965714                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst          350                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          350                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst          350                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          350                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst          350                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          350                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst      5272512                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5272512                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst      5272512                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5272512                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst      5272512                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5272512                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.001433                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001433                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.001433                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001433                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.001433                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001433                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 15064.320000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 15064.320000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 15064.320000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 15064.320000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 15064.320000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 15064.320000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry                54                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements              121                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          201.265115                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              10439                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              121                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            86.272727                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   201.265115                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.786192                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.786192                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          204                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           186468                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          186468                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data        66204                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          66204                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data        26466                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         26466                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data           21                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           21                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data           59                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           59                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data           24                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data        92670                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           92670                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data        92691                       # number of overall hits
system.cpu0.dcache.overall_hits::total          92691                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data          183                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          183                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data           47                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           47                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data           27                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           27                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data           37                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           37                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data           48                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           48                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data          230                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           230                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data          257                       # number of overall misses
system.cpu0.dcache.overall_misses::total          257                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data      2738995                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      2738995                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data      1592498                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1592498                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data       492999                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       492999                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data      1255500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1255500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data      4331493                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total      4331493                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data      4331493                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total      4331493                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data        66387                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        66387                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data        26513                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        26513                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data           48                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total           48                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data           96                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           96                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data           72                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           72                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data        92900                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        92900                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data        92948                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        92948                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.002757                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.002757                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.001773                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001773                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.562500                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.562500                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.385417                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.385417                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.002476                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.002476                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.002765                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.002765                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 14967.185792                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14967.185792                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 33882.936170                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33882.936170                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 13324.297297                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13324.297297                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 26156.250000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 26156.250000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 18832.578261                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 18832.578261                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 16854.058366                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 16854.058366                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           47                       # number of writebacks
system.cpu0.dcache.writebacks::total               47                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data           24                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           24                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data          183                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          183                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data           27                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           27                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data           45                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           45                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data          230                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          230                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data          257                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          257                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data      2372005                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      2372005                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data      1496502                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1496502                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data       182000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       182000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data       292001                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       292001                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data      1165500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1165500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data      3868507                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total      3868507                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data      4050507                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total      4050507                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data    121583002                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    121583002                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data     64196500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     64196500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data    185779502                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    185779502                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.002757                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002757                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.001773                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.001773                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.562500                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.562500                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.135417                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.135417                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.625000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.625000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.002476                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002476                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.002765                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002765                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 12961.775956                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12961.775956                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 31840.468085                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31840.468085                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data  6740.740741                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  6740.740741                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 22461.615385                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22461.615385                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data        25900                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total        25900                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 16819.595652                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16819.595652                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 15760.727626                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15760.727626                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry               147                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                       68946                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                      27734                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                   68946                       # DTB read accesses
system.cpu1.dtb.write_accesses                  27734                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                            96680                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                        96680                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                      242300                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                  242300                       # ITB inst accesses
system.cpu1.itb.hits                           242300                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                       242300                       # DTB accesses
system.cpu1.numCycles                         1115641                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                     219559                       # Number of instructions committed
system.cpu1.committedOps                       230808                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses               218753                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                       9537                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts        11146                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                      218753                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads             355555                       # number of times the integer registers were read
system.cpu1.num_int_register_writes            174902                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads              900678                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes              83700                       # number of times the CC registers were written
system.cpu1.num_mem_refs                        97048                       # number of memory refs
system.cpu1.num_load_insts                      69015                       # Number of load instructions
system.cpu1.num_store_insts                     28033                       # Number of store instructions
system.cpu1.num_idle_cycles              23191.051171                       # Number of idle cycles
system.cpu1.num_busy_cycles              1092449.948829                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.979213                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.020787                       # Percentage of idle cycles
system.cpu1.Branches                            21757                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                   131761     56.99%     56.99% # Class of executed instruction
system.cpu1.op_class::IntMult                    2404      1.04%     58.03% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     58.03% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     58.03% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     58.03% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     58.03% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     58.03% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     58.03% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     58.03% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     58.03% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     58.03% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     58.03% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     58.03% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     58.03% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     58.03% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     58.03% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     58.03% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     58.03% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     58.03% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     58.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     58.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     58.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     58.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     58.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     58.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     58.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     58.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     58.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     58.03% # Class of executed instruction
system.cpu1.op_class::MemRead                   69015     29.85%     87.88% # Class of executed instruction
system.cpu1.op_class::MemWrite                  28033     12.12%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                    231213                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      64                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements              258                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             513192                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              258                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1989.116279                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           484858                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          484858                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst       242042                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         242042                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst       242042                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          242042                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst       242042                       # number of overall hits
system.cpu1.icache.overall_hits::total         242042                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst          258                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          258                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst          258                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           258                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst          258                       # number of overall misses
system.cpu1.icache.overall_misses::total          258                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst      4506991                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4506991                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst      4506991                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4506991                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst      4506991                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4506991                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst       242300                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       242300                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst       242300                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       242300                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst       242300                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       242300                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.001065                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001065                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.001065                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001065                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.001065                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001065                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 17468.957364                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17468.957364                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 17468.957364                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17468.957364                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 17468.957364                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17468.957364                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst          258                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          258                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst          258                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          258                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst          258                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          258                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst      3985009                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3985009                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst      3985009                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3985009                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst      3985009                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3985009                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.001065                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001065                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.001065                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001065                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.001065                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001065                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 15445.771318                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15445.771318                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 15445.771318                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15445.771318                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 15445.771318                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15445.771318                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry                52                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements               83                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          183.870198                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              80364                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               83                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           968.240964                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   183.870198                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.718243                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.718243                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          191                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           66                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.746094                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           184662                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          184662                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data        65750                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          65750                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data        26095                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         26095                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data           16                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           16                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data           77                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           77                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data           19                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data        91845                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           91845                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data        91861                       # number of overall hits
system.cpu1.dcache.overall_hits::total          91861                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data          142                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          142                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data           35                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           35                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data           22                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           22                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data           39                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data           40                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           40                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data          177                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           177                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data          199                       # number of overall misses
system.cpu1.dcache.overall_misses::total          199                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data      2104986                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      2104986                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data      1019000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1019000                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data       895490                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       895490                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data       995000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       995000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data      3123986                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      3123986                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data      3123986                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      3123986                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data        65892                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        65892                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data        26130                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        26130                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data           38                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total           38                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data          116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data           59                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           59                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data        92022                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        92022                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data        92060                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        92060                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.002155                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.002155                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.001339                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001339                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.578947                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.578947                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.336207                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.336207                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.677966                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.677966                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.001923                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.001923                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.002162                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.002162                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 14823.845070                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14823.845070                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 29114.285714                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 29114.285714                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 22961.282051                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 22961.282051                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data        24875                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        24875                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 17649.638418                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 17649.638418                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 15698.422111                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 15698.422111                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           42                       # number of writebacks
system.cpu1.dcache.writebacks::total               42                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data           20                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           20                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data          142                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          142                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data           35                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           35                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data           22                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           22                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data           19                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data           37                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           37                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data          177                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          177                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data          199                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          199                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data      1812014                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      1812014                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data       949000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       949000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data       227502                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       227502                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data       629008                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       629008                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data       921000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       921000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data      2761014                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      2761014                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data      2988516                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      2988516                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data    122160002                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total    122160002                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data     64236502                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     64236502                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data    186396504                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    186396504                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.002155                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002155                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.001339                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001339                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.578947                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.578947                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.163793                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.163793                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.627119                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.627119                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.001923                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001923                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.002162                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002162                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 12760.661972                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12760.661972                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 27114.285714                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27114.285714                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data        10341                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        10341                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 33105.684211                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33105.684211                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 24891.891892                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 24891.891892                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 15598.949153                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15598.949153                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 15017.668342                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15017.668342                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry               167                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                       69268                       # DTB read hits
system.cpu2.dtb.read_misses                         1                       # DTB read misses
system.cpu2.dtb.write_hits                      27999                       # DTB write hits
system.cpu2.dtb.write_misses                        3                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                   69269                       # DTB read accesses
system.cpu2.dtb.write_accesses                  28002                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                            97267                       # DTB hits
system.cpu2.dtb.misses                              4                       # DTB misses
system.cpu2.dtb.accesses                        97271                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                      243561                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                  243561                       # ITB inst accesses
system.cpu2.itb.hits                           243561                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                       243561                       # DTB accesses
system.cpu2.numCycles                         1108802                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                     220855                       # Number of instructions committed
system.cpu2.committedOps                       232421                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses               220277                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                       9672                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts        11300                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                      220277                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads             358121                       # number of times the integer registers were read
system.cpu2.num_int_register_writes            175941                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads              906692                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes              84153                       # number of times the CC registers were written
system.cpu2.num_mem_refs                        97692                       # number of memory refs
system.cpu2.num_load_insts                      69357                       # Number of load instructions
system.cpu2.num_store_insts                     28335                       # Number of store instructions
system.cpu2.num_idle_cycles              15195.314810                       # Number of idle cycles
system.cpu2.num_busy_cycles              1093606.685190                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.986296                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.013704                       # Percentage of idle cycles
system.cpu2.Branches                            22041                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                   132791     57.02%     57.02% # Class of executed instruction
system.cpu2.op_class::IntMult                    2405      1.03%     58.05% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     58.05% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     58.05% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     58.05% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     58.05% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     58.05% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     58.05% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     58.05% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     58.05% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     58.05% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     58.05% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     58.05% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     58.05% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     58.05% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     58.05% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     58.05% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     58.05% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     58.05% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     58.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     58.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     58.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     58.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     58.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     58.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 2      0.00%     58.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     58.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     58.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     58.05% # Class of executed instruction
system.cpu2.op_class::MemRead                   69357     29.78%     87.83% # Class of executed instruction
system.cpu2.op_class::MemWrite                  28335     12.17%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                    232890                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      39                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements              296                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             495983                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              296                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1675.618243                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           487418                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          487418                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst       243265                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         243265                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst       243265                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          243265                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst       243265                       # number of overall hits
system.cpu2.icache.overall_hits::total         243265                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst          296                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          296                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst          296                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           296                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst          296                       # number of overall misses
system.cpu2.icache.overall_misses::total          296                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst      5160481                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5160481                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst      5160481                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5160481                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst      5160481                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5160481                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst       243561                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       243561                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst       243561                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       243561                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst       243561                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       243561                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.001215                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001215                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.001215                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001215                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.001215                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001215                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 17434.057432                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 17434.057432                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 17434.057432                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 17434.057432                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 17434.057432                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 17434.057432                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst          296                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          296                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst          296                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          296                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst          296                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          296                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst      4553519                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4553519                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst      4553519                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4553519                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst      4553519                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4553519                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.001215                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001215                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.001215                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001215                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.001215                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001215                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 15383.510135                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 15383.510135                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 15383.510135                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 15383.510135                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 15383.510135                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 15383.510135                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry                51                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements              119                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          203.927314                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              12175                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              119                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           102.310924                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   203.927314                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.796591                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.796591                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          204                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           67                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           185880                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          185880                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data        66066                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          66066                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data        26348                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         26348                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data           17                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total           17                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data           58                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           58                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data           24                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data        92414                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           92414                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data        92431                       # number of overall hits
system.cpu2.dcache.overall_hits::total          92431                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data          167                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          167                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data           45                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data           26                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total           26                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data           39                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data           39                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           39                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data          212                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           212                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data          238                       # number of overall misses
system.cpu2.dcache.overall_misses::total          238                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data      2401500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      2401500                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data      1282499                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1282499                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data       771987                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       771987                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data      1074500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1074500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data      3683999                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      3683999                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data      3683999                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      3683999                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data        66233                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        66233                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data        26393                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        26393                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data           43                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total           43                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data           97                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           97                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data           63                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           63                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data        92626                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        92626                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data        92669                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        92669                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.002521                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.002521                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.001705                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.001705                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.604651                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.604651                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.402062                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.402062                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.619048                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.619048                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.002289                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.002289                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.002568                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.002568                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 14380.239521                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 14380.239521                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 28499.977778                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 28499.977778                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 19794.538462                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 19794.538462                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 27551.282051                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 27551.282051                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 17377.353774                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 17377.353774                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 15478.987395                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 15478.987395                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           46                       # number of writebacks
system.cpu2.dcache.writebacks::total               46                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data           23                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           23                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data          167                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          167                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data           45                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           45                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data           26                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total           26                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data           16                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data           39                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           39                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data          212                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          212                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data          238                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          238                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data      2067500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      2067500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data      1191501                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1191501                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data       259000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       259000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data       480013                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       480013                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data       996500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       996500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data      3259001                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      3259001                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data      3518001                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      3518001                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data    122068002                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    122068002                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data     64026002                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     64026002                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data    186094004                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    186094004                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.002521                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002521                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.001705                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.001705                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.604651                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.604651                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.164948                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.164948                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.619048                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.619048                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.002289                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002289                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.002568                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002568                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 12380.239521                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 12380.239521                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 26477.800000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 26477.800000                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data  9961.538462                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total  9961.538462                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 30000.812500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30000.812500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 25551.282051                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 25551.282051                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 15372.646226                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15372.646226                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 14781.516807                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14781.516807                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry               151                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                       68455                       # DTB read hits
system.cpu3.dtb.read_misses                         2                       # DTB read misses
system.cpu3.dtb.write_hits                      27319                       # DTB write hits
system.cpu3.dtb.write_misses                        3                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                   68457                       # DTB read accesses
system.cpu3.dtb.write_accesses                  27322                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                            95774                       # DTB hits
system.cpu3.dtb.misses                              5                       # DTB misses
system.cpu3.dtb.accesses                        95779                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                      240157                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                  240157                       # ITB inst accesses
system.cpu3.itb.hits                           240157                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                       240157                       # DTB accesses
system.cpu3.numCycles                         1115642                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                     217429                       # Number of instructions committed
system.cpu3.committedOps                       228377                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses               216328                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                       9381                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts        10943                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                      216328                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads             351639                       # number of times the integer registers were read
system.cpu3.num_int_register_writes            173350                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads              891471                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes              82943                       # number of times the CC registers were written
system.cpu3.num_mem_refs                        95997                       # number of memory refs
system.cpu3.num_load_insts                      68512                       # Number of load instructions
system.cpu3.num_store_insts                     27485                       # Number of store instructions
system.cpu3.num_idle_cycles              32854.131941                       # Number of idle cycles
system.cpu3.num_busy_cycles              1082787.868059                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.970551                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.029449                       # Percentage of idle cycles
system.cpu3.Branches                            21402                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                   130247     56.97%     56.97% # Class of executed instruction
system.cpu3.op_class::IntMult                    2391      1.05%     58.01% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     58.01% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     58.01% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     58.01% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     58.01% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     58.01% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     58.01% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     58.01% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     58.01% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     58.01% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     58.01% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     58.01% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     58.01% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     58.01% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     58.01% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     58.01% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     58.01% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     58.01% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     58.01% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     58.01% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     58.01% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     58.01% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     58.01% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     58.01% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     58.01% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     58.01% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     58.01% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     58.01% # Class of executed instruction
system.cpu3.op_class::MemRead                   68512     29.97%     87.98% # Class of executed instruction
system.cpu3.op_class::MemWrite                  27485     12.02%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                    228635                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     117                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements              237                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             474955                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              237                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2004.029536                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           480551                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          480551                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst       239920                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         239920                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst       239920                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          239920                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst       239920                       # number of overall hits
system.cpu3.icache.overall_hits::total         239920                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst          237                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          237                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst          237                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           237                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst          237                       # number of overall misses
system.cpu3.icache.overall_misses::total          237                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst      4072479                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4072479                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst      4072479                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4072479                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst      4072479                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4072479                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst       240157                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       240157                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst       240157                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       240157                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst       240157                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       240157                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000987                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000987                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000987                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000987                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000987                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000987                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 17183.455696                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 17183.455696                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 17183.455696                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 17183.455696                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 17183.455696                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 17183.455696                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst          237                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          237                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst          237                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          237                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst          237                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          237                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst      3584521                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3584521                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst      3584521                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3584521                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst      3584521                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3584521                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000987                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000987                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000987                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000987                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000987                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000987                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 15124.561181                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 15124.561181                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 15124.561181                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 15124.561181                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 15124.561181                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 15124.561181                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry                38                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements               75                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          187.576705                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              10633                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               75                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           141.773333                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   187.576705                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.732722                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.732722                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          200                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           68                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           182844                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          182844                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data        65239                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          65239                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data        25681                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         25681                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data           14                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           14                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data          128                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          128                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data           20                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data        90920                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           90920                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data        90934                       # number of overall hits
system.cpu3.dcache.overall_hits::total          90934                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data          119                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          119                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data           34                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           34                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data           24                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           24                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data           40                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           40                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data           36                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           36                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data          153                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           153                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data          177                       # number of overall misses
system.cpu3.dcache.overall_misses::total          177                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data      1778490                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      1778490                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data       956500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total       956500                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data       924980                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       924980                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data       903000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       903000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data      2734990                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      2734990                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data      2734990                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      2734990                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data        65358                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        65358                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data        25715                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        25715                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data           38                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total           38                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data           56                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           56                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data        91073                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        91073                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data        91111                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        91111                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.001821                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.001821                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.001322                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001322                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.631579                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.631579                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.238095                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.238095                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.642857                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.642857                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.001680                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.001680                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.001943                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.001943                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 14945.294118                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 14945.294118                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 28132.352941                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 28132.352941                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 23124.500000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 23124.500000                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 25083.333333                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 25083.333333                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 17875.751634                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 17875.751634                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 15451.920904                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 15451.920904                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           37                       # number of writebacks
system.cpu3.dcache.writebacks::total               37                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data           20                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           20                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data          119                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          119                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data           34                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           34                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data           24                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           24                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data           20                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data           36                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           36                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data          153                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          153                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data          177                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          177                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data      1535510                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      1535510                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data       888500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       888500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data       197500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total       197500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data       682520                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       682520                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data       831000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       831000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data      2424010                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      2424010                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data      2621510                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      2621510                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data    121808002                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total    121808002                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data     64144501                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     64144501                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data    185952503                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    185952503                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.001821                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.001821                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.001322                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.001322                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.631579                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.631579                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.119048                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.119048                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.642857                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.642857                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.001680                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001680                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.001943                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001943                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 12903.445378                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12903.445378                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 26132.352941                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 26132.352941                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data  8229.166667                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total  8229.166667                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data        34126                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total        34126                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 23083.333333                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 23083.333333                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 15843.202614                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 15843.202614                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 14810.790960                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 14810.790960                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry               153                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                       67510                       # DTB read hits
system.cpu4.dtb.read_misses                        10                       # DTB read misses
system.cpu4.dtb.write_hits                      26806                       # DTB write hits
system.cpu4.dtb.write_misses                        5                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                   67520                       # DTB read accesses
system.cpu4.dtb.write_accesses                  26811                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                            94316                       # DTB hits
system.cpu4.dtb.misses                             15                       # DTB misses
system.cpu4.dtb.accesses                        94331                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                      236769                       # ITB inst hits
system.cpu4.itb.inst_misses                         4                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                  236773                       # ITB inst accesses
system.cpu4.itb.hits                           236769                       # DTB hits
system.cpu4.itb.misses                              4                       # DTB misses
system.cpu4.itb.accesses                       236773                       # DTB accesses
system.cpu4.numCycles                         1115591                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                     214080                       # Number of instructions committed
system.cpu4.committedOps                       224561                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses               212730                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                       9224                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts        10731                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                      212730                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads             345252                       # number of times the integer registers were read
system.cpu4.num_int_register_writes            170535                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads              877101                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes              82020                       # number of times the CC registers were written
system.cpu4.num_mem_refs                        94533                       # number of memory refs
system.cpu4.num_load_insts                      67550                       # Number of load instructions
system.cpu4.num_store_insts                     26983                       # Number of store instructions
system.cpu4.num_idle_cycles              48884.933104                       # Number of idle cycles
system.cpu4.num_busy_cycles              1066706.066896                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.956180                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.043820                       # Percentage of idle cycles
system.cpu4.Branches                            21028                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                   127895     56.89%     56.89% # Class of executed instruction
system.cpu4.op_class::IntMult                    2376      1.06%     57.95% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     57.95% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     57.95% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     57.95% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     57.95% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     57.95% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     57.95% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     57.95% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     57.95% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     57.95% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     57.95% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     57.95% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     57.95% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     57.95% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     57.95% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     57.95% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     57.95% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     57.95% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     57.95% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     57.95% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     57.95% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     57.95% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     57.95% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     57.95% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0      0.00%     57.95% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     57.95% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     57.95% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     57.95% # Class of executed instruction
system.cpu4.op_class::MemRead                   67550     30.05%     88.00% # Class of executed instruction
system.cpu4.op_class::MemWrite                  26983     12.00%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                    224804                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     154                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements              187                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs             373289                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs              187                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          1996.197861                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           473725                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          473725                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst       236581                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         236581                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst       236581                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          236581                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst       236581                       # number of overall hits
system.cpu4.icache.overall_hits::total         236581                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst          188                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total          188                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst          188                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total           188                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst          188                       # number of overall misses
system.cpu4.icache.overall_misses::total          188                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst      3391993                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      3391993                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst      3391993                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      3391993                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst      3391993                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      3391993                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst       236769                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       236769                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst       236769                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       236769                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst       236769                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       236769                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000794                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000794                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000794                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000794                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000794                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000794                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 18042.515957                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 18042.515957                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 18042.515957                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 18042.515957                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 18042.515957                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 18042.515957                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst          188                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total          188                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst          188                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total          188                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst          188                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total          188                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst      3012005                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      3012005                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst      3012005                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      3012005                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst      3012005                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      3012005                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000794                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000794                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000794                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000794                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000794                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000794                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 16021.303191                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 16021.303191                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 16021.303191                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 16021.303191                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 16021.303191                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 16021.303191                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry                43                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements               58                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          206.840304                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs               9926                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs               58                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           171.137931                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   206.840304                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.807970                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.807970                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          215                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4           97                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           179910                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          179910                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data        64306                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          64306                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data        25197                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         25197                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data           14                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total           14                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data          153                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          153                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data           20                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data        89503                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           89503                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data        89517                       # number of overall hits
system.cpu4.dcache.overall_hits::total          89517                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data          106                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          106                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data           18                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           18                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data           12                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data           33                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data           25                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data          124                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           124                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data          136                       # number of overall misses
system.cpu4.dcache.overall_misses::total          136                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data      1338995                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total      1338995                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data       470999                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total       470999                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data       836979                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total       836979                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data       709000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total       709000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::system.cpu4.data        29000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total        29000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data      1809994                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total      1809994                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data      1809994                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total      1809994                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data        64412                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        64412                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data        25215                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        25215                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data           26                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total           26                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data          186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data           45                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           45                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data        89627                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        89627                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data        89653                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        89653                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.001646                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.001646                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.000714                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000714                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.461538                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.461538                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.177419                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.177419                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.001384                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.001384                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.001517                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.001517                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 12632.028302                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 12632.028302                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 26166.611111                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 26166.611111                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data        25363                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total        25363                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data        28360                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total        28360                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 14596.725806                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 14596.725806                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 13308.779412                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 13308.779412                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           18                       # number of writebacks
system.cpu4.dcache.writebacks::total               18                       # number of writebacks
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data           12                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data          106                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          106                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data           12                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total           12                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data           21                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data           25                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total           25                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data          124                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          124                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data          136                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          136                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data      1123005                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total      1123005                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data       434001                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       434001                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data       103500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total       103500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data       684521                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total       684521                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data       661000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total       661000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu4.data        27000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total        27000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data      1557006                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total      1557006                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data      1660506                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total      1660506                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data    121736504                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total    121736504                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data     64025001                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total     64025001                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data    185761505                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total    185761505                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.001646                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.001646                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.000714                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000714                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.461538                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.461538                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.112903                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.112903                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.555556                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.555556                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.001384                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001384                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.001517                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001517                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 10594.386792                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 10594.386792                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 24111.166667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 24111.166667                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data         8625                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total         8625                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data 32596.238095                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32596.238095                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data        26440                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total        26440                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 12556.500000                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 12556.500000                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 12209.602941                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 12209.602941                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry               157                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                       69012                       # DTB read hits
system.cpu5.dtb.read_misses                         8                       # DTB read misses
system.cpu5.dtb.write_hits                      27940                       # DTB write hits
system.cpu5.dtb.write_misses                        5                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                   69020                       # DTB read accesses
system.cpu5.dtb.write_accesses                  27945                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                            96952                       # DTB hits
system.cpu5.dtb.misses                             13                       # DTB misses
system.cpu5.dtb.accesses                        96965                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                      242486                       # ITB inst hits
system.cpu5.itb.inst_misses                         4                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                  242490                       # ITB inst accesses
system.cpu5.itb.hits                           242486                       # DTB hits
system.cpu5.itb.misses                              4                       # DTB misses
system.cpu5.itb.accesses                       242490                       # DTB accesses
system.cpu5.numCycles                         1096797                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                     219907                       # Number of instructions committed
system.cpu5.committedOps                       231477                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses               219420                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                       9643                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts        11227                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                      219420                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads             356633                       # number of times the integer registers were read
system.cpu5.num_int_register_writes            175267                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads              903004                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes              83739                       # number of times the CC registers were written
system.cpu5.num_mem_refs                        97350                       # number of memory refs
system.cpu5.num_load_insts                      69104                       # Number of load instructions
system.cpu5.num_store_insts                     28246                       # Number of store instructions
system.cpu5.num_idle_cycles              18593.540567                       # Number of idle cycles
system.cpu5.num_busy_cycles              1078203.459433                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.983047                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.016953                       # Percentage of idle cycles
system.cpu5.Branches                            21930                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                   132181     56.99%     56.99% # Class of executed instruction
system.cpu5.op_class::IntMult                    2385      1.03%     58.02% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     58.02% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     58.02% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     58.02% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     58.02% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     58.02% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     58.02% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     58.02% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     58.02% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     58.02% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     58.02% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     58.02% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     58.02% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     58.02% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     58.02% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     58.02% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     58.02% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     58.02% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     58.02% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     58.02% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     58.02% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     58.02% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     58.02% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     58.02% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 2      0.00%     58.02% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     58.02% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     58.02% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     58.02% # Class of executed instruction
system.cpu5.op_class::MemRead                   69104     29.80%     87.82% # Class of executed instruction
system.cpu5.op_class::MemWrite                  28246     12.18%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                    231918                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements              311                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             381559                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              311                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          1226.877814                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           485283                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          485283                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst       242175                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         242175                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst       242175                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          242175                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst       242175                       # number of overall hits
system.cpu5.icache.overall_hits::total         242175                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst          311                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total          311                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst          311                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total           311                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst          311                       # number of overall misses
system.cpu5.icache.overall_misses::total          311                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst      5420979                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5420979                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst      5420979                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5420979                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst      5420979                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5420979                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst       242486                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       242486                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst       242486                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       242486                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst       242486                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       242486                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.001283                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.001283                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.001283                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.001283                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.001283                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.001283                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 17430.800643                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 17430.800643                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 17430.800643                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 17430.800643                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 17430.800643                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 17430.800643                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst          311                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total          311                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst          311                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total          311                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst          311                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total          311                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst      4786021                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4786021                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst      4786021                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4786021                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst      4786021                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4786021                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.001283                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.001283                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.001283                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.001283                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.001283                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.001283                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 15389.135048                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 15389.135048                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 15389.135048                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 15389.135048                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 15389.135048                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 15389.135048                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry                56                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements              134                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          212.107309                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              14305                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs              134                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           106.753731                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   212.107309                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.828544                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.828544                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          210                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4           75                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses           185274                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses          185274                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data        65856                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          65856                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data        26299                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         26299                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data           21                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total           21                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data           41                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           41                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data           39                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           39                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data        92155                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           92155                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data        92176                       # number of overall hits
system.cpu5.dcache.overall_hits::total          92176                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data          168                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          168                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data           36                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           36                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data           23                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total           23                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data           25                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           25                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data           26                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           26                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data          204                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           204                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data          227                       # number of overall misses
system.cpu5.dcache.overall_misses::total          227                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data      2613492                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total      2613492                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data      1242000                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1242000                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data       412999                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total       412999                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data       596000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total       596000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data      3855492                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total      3855492                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data      3855492                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total      3855492                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data        66024                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        66024                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data        26335                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        26335                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data           44                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total           44                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data           66                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           66                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data           65                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           65                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data        92359                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        92359                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data        92403                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        92403                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.002545                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.002545                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.001367                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.001367                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.522727                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.522727                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.378788                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.378788                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.400000                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.400000                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.002209                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.002209                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.002457                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.002457                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 15556.500000                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 15556.500000                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data        34500                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total        34500                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 16519.960000                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 16519.960000                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 22923.076923                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 22923.076923                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 18899.470588                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 18899.470588                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 16984.546256                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 16984.546256                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           64                       # number of writebacks
system.cpu5.dcache.writebacks::total               64                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data           21                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total           21                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data          168                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          168                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data           36                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           36                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data           23                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total           23                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data            4                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data           26                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total           26                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data          204                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          204                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data          227                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          227                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data      2272508                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total      2272508                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data      1170000                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1170000                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data       379000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total       379000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data        30001                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total        30001                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data       544000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total       544000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data      3442508                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total      3442508                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data      3821508                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total      3821508                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data    121186500                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total    121186500                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data     64169500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total     64169500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data    185356000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total    185356000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.001367                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.001367                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.522727                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.522727                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.060606                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.060606                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.002209                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002209                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.002457                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002457                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 13526.833333                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 13526.833333                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data        32500                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        32500                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 16478.260870                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 16478.260870                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data  7500.250000                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7500.250000                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 20923.076923                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 20923.076923                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 16875.039216                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 16875.039216                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 16834.837004                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 16834.837004                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry               177                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse                 180                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data          180                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.703125                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.703125                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          180                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          178                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                        4019                       # DTB read hits
system.cpu7.dtb.read_misses                         3                       # DTB read misses
system.cpu7.dtb.write_hits                       2896                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                    4022                       # DTB read accesses
system.cpu7.dtb.write_accesses                   2896                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                             6915                       # DTB hits
system.cpu7.dtb.misses                              3                       # DTB misses
system.cpu7.dtb.accesses                         6918                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       19108                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   19108                       # ITB inst accesses
system.cpu7.itb.hits                            19108                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                        19108                       # DTB accesses
system.cpu7.numCycles                         1115686                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      18606                       # Number of instructions committed
system.cpu7.committedOps                        22011                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                19556                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                        971                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         2728                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       19556                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              33415                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             13305                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads               79794                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes               8924                       # number of times the CC registers were written
system.cpu7.num_mem_refs                         7403                       # number of memory refs
system.cpu7.num_load_insts                       4178                       # Number of load instructions
system.cpu7.num_store_insts                      3225                       # Number of store instructions
system.cpu7.num_idle_cycles              1028549.561703                       # Number of idle cycles
system.cpu7.num_busy_cycles              87136.438297                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.078101                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.921899                       # Percentage of idle cycles
system.cpu7.Branches                             3748                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                    15108     67.04%     67.04% # Class of executed instruction
system.cpu7.op_class::IntMult                      20      0.09%     67.13% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     67.13% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     67.13% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     67.13% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     67.13% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     67.13% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     67.13% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     67.13% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     67.13% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     67.13% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     67.13% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     67.13% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     67.13% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     67.13% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     67.13% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     67.13% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     67.13% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     67.13% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     67.13% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     67.13% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     67.13% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     67.13% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     67.13% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     67.13% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 6      0.03%     67.15% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     67.15% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     67.15% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     67.15% # Class of executed instruction
system.cpu7.op_class::MemRead                    4178     18.54%     85.69% # Class of executed instruction
system.cpu7.op_class::MemWrite                   3225     14.31%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     22537                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements              294                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs             149460                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              294                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           508.367347                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            38510                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           38510                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst        18814                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          18814                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst        18814                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           18814                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst        18814                       # number of overall hits
system.cpu7.icache.overall_hits::total          18814                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst          294                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          294                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst          294                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           294                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst          294                       # number of overall misses
system.cpu7.icache.overall_misses::total          294                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst      5619490                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      5619490                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst      5619490                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      5619490                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst      5619490                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      5619490                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst        19108                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        19108                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst        19108                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        19108                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst        19108                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        19108                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.015386                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.015386                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.015386                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.015386                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.015386                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.015386                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 19113.911565                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 19113.911565                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 19113.911565                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 19113.911565                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 19113.911565                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 19113.911565                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst          294                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total          294                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst          294                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total          294                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst          294                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total          294                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst      5025510                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      5025510                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst      5025510                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      5025510                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst      5025510                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      5025510                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.015386                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.015386                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.015386                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.015386                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.015386                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.015386                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 17093.571429                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 17093.571429                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 17093.571429                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 17093.571429                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 17093.571429                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 17093.571429                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry                51                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements              113                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          242.396250                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               9244                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              113                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            81.805310                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   242.396250                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.946860                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.946860                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          231                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            13981                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           13981                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data         3732                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           3732                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         2741                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          2741                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data           40                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           40                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data          101                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          101                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data           95                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           95                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data         6473                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            6473                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data         6513                       # number of overall hits
system.cpu7.dcache.overall_hits::total           6513                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          125                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          125                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data           42                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           42                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data            8                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            8                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data           11                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           16                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          167                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           167                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          175                       # number of overall misses
system.cpu7.dcache.overall_misses::total          175                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data      1753498                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      1753498                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      1169500                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1169500                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data       121500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       121500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data       277000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total       277000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data      2922998                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      2922998                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data      2922998                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      2922998                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data         3857                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         3857                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         2783                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         2783                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data           48                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total           48                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data          112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data          111                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          111                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data         6640                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         6640                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data         6688                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         6688                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.032409                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.032409                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.015092                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.015092                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.098214                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.098214                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.144144                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.144144                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.025151                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.025151                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.026166                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.026166                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 14027.984000                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 14027.984000                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 27845.238095                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 27845.238095                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 11045.454545                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 11045.454545                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 17312.500000                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 17312.500000                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 17502.982036                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 17502.982036                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 16702.845714                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 16702.845714                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           67                       # number of writebacks
system.cpu7.dcache.writebacks::total               67                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data            8                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          125                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          125                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data           42                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           42                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data            8                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           16                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           16                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          167                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          167                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          175                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          175                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data      1501502                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      1501502                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      1085500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1085500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data        84500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total        84500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data        31000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        31000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data       245000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       245000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data      2587002                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      2587002                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data      2671502                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      2671502                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data        64000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total        64000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data        73500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total        73500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       137500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       137500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.032409                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.032409                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.015092                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.015092                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.026786                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.026786                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.144144                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.144144                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.025151                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.025151                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.026166                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.026166                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 12012.016000                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 12012.016000                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 25845.238095                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 25845.238095                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 10562.500000                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 10562.500000                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data 10333.333333                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10333.333333                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 15312.500000                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 15312.500000                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 15491.029940                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 15491.029940                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 15265.725714                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 15265.725714                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry                45                       # Number of times sendTimingReq failed
sim_ticks.pim 557821000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -44447961.600000
system.mem_ctrls.total_actEnergy                       44488483.200000
system.pim_vault_ctrls.total_actEnergy                       -1302134.400000
system.pim_vault_ctrls.total_actEnergy                       1632960.000000
system.mem_ctrls.total_preEnergy                       -29984736.000000
system.mem_ctrls.total_preEnergy                       30012072.000000
system.pim_vault_ctrls.total_preEnergy                       -878424.000000
system.pim_vault_ctrls.total_preEnergy                       1101600.000000
system.mem_ctrls.total_readEnergy                       -168852403.200000
system.mem_ctrls.total_readEnergy                       168928281.600000
system.pim_vault_ctrls.total_readEnergy                       -2567385.600000
system.pim_vault_ctrls.total_readEnergy                       3839347.200000
system.mem_ctrls.total_writeEnergy                       -76102778.880000
system.mem_ctrls.total_writeEnergy                       76222218.240000
system.pim_vault_ctrls.total_writeEnergy                       -358732.800000
system.pim_vault_ctrls.total_writeEnergy                       515496.960000
system.mem_ctrls.total_refreshEnergy                       -80151519621.120056
system.mem_ctrls.total_refreshEnergy                       80458841333.759964
system.pim_vault_ctrls.total_refreshEnergy                       -80151519621.120056
system.pim_vault_ctrls.total_refreshEnergy                       80458841333.759964
system.mem_ctrls.total_actBackEnergy                       -23764821580.799999
system.mem_ctrls.total_actBackEnergy                       23854672641.600002
system.pim_vault_ctrls.total_actBackEnergy                       -23363912710.079998
system.pim_vault_ctrls.total_actBackEnergy                       23479513634.879997
system.mem_ctrls.total_preBackEnergy                       -258305485056.000000
system.mem_ctrls.total_preBackEnergy                       259297008432.000000
system.pim_vault_ctrls.total_preBackEnergy                       -258657159504.000000
system.pim_vault_ctrls.total_preBackEnergy                       259626095280.000000
total_sim_seconds                       0.000558
system.cpu.totalNumCycles                       7783732.000000
system.pim.totalNumCycles                       8925139.000000
system.cpu.totalIdleCycles                       1175993.023656
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       1328122.000000
system.pim.int_instructions                       3347327.000000
system.cpu.fp_instructions                       64.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       134075.000000
system.pim.branch_instructions                       867202.000000
system.cpu.load_instructions                       417244.000000
system.pim.load_instructions                       2307265.000000
system.cpu.store_instructions                       170771.000000
system.pim.store_instructions                       94585.000000
system.cpu.committed_instructions                       1332026.000000
system.pim.committed_instructions                       4319142.000000
system.cpu.int_regfile_reads                       2160103.000000
system.pim.int_regfile_reads                       5908892.000000
system.cpu.int_regfile_writes                       1059779.000000
system.pim.int_regfile_writes                       2528805.000000
system.cpu.float_regfile_reads                       64.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       0.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       58129.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       1328122.000000
system.pim.ialu_accesses                       3347327.000000
system.cpu.fpu_accesses                       64.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       1468655.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       8.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       1468647.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       1934.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       398163.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       159084.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       585488.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       41.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       1010.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       257.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       110697
system.mem_ctrls.total_reads                       19.000000
system.pim_vault_ctrls.total_reads                       3072.000000
system.mem_ctrls.total_writes                       32.000000
system.pim_vault_ctrls.total_writes                       3072.000000
system.mem_ctrls.activations                       67.000000
system.pim_vault_ctrls.activations                       547.000000
system.mem_ctrls.total_readRowHits                       133.000000
system.pim_vault_ctrls.total_readRowHits                       2070.000000
system.mem_ctrls.total_writeRowHits                       240.000000
system.pim_vault_ctrls.total_writeRowHits                       309.000000
system.smcxbar.reads_from_pim                       17345.000000
                       0.000000
system.smcxbar.writes_to_pim                       9240.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       17676.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       8328.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       8230.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       9506.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       9414.000000
