# Top level design name
TARGET ?= dsbpm_vcxo_117_zcu208
FPGA_APPLICATION ?= dsbpm_vcxo_117

include ../common_zcu208/Makefile
