#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Apr 25 17:29:35 2020
# Process ID: 12004
# Current directory: C:/Users/Lucifer.dark/Desktop/Lab01
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1580 C:\Users\Lucifer.dark\Desktop\Lab01\Lab01.xpr
# Log file: C:/Users/Lucifer.dark/Desktop/Lab01/vivado.log
# Journal file: C:/Users/Lucifer.dark/Desktop/Lab01\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Lucifer.dark/Desktop/Lab01/Lab01.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab01/Lab01.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sort_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer.dark/Desktop/Lab01/Lab01.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sort_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab01/Lab01.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab01/Lab01.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab01/Lab01.srcs/sources_1/new/SORT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SORT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab01/Lab01.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab01/Lab01.srcs/sim_1/new/sort_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab01/Lab01.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer.dark/Desktop/Lab01/Lab01.sim/sim_1/behav/xsim'
"xelab -wto 1b89a44f6e2a468696ddae932570218d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sort_test_behav xil_defaultlib.sort_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1b89a44f6e2a468696ddae932570218d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sort_test_behav xil_defaultlib.sort_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SORT
Compiling module xil_defaultlib.sort_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot sort_test_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Lucifer.dark/Desktop/Lab01/Lab01.sim/sim_1/behav/xsim/xsim.dir/sort_test_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 109.379 ; gain = 23.055
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 25 17:30:06 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 767.703 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Lucifer.dark/Desktop/Lab01/Lab01.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sort_test_behav -key {Behavioral:sim_1:Functional:sort_test} -tclbatch {sort_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sort_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 330 ns : File "C:/Users/Lucifer.dark/Desktop/Lab01/Lab01.srcs/sim_1/new/sort_test.v" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sort_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 773.438 ; gain = 5.734
set_property top alu_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/Lucifer.dark/Desktop/Lab01/Lab01.sim/sim_1/behav/xsim/simulate.log"
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Lucifer.dark/Desktop/Lab01/Lab01.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Lucifer.dark/Desktop/Lab01/Lab01.sim/sim_1/behav/xsim/sort_test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Lucifer.dark/Desktop/Lab01/Lab01.sim/sim_1/behav/xsim/xelab.pb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Lucifer.dark/Desktop/Lab01/Lab01.sim/sim_1/behav/xsim/xsim.dir/sort_test_behav/xsim.type
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Lucifer.dark/Desktop/Lab01/Lab01.sim/sim_1/behav/xsim/xsim.dir/sort_test_behav/xsim.xdbg
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Lucifer.dark/Desktop/Lab01/Lab01.sim/sim_1/behav/xsim/xsim.dir/sort_test_behav/xsimcrash.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Lucifer.dark/Desktop/Lab01/Lab01.sim/sim_1/behav/xsim/xsim.dir/sort_test_behav/xsimk.exe
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Lucifer.dark/Desktop/Lab01/Lab01.sim/sim_1/behav/xsim/xsim.dir/sort_test_behav/xsimkernel.log
WARNING: [Vivado 12-4421] Failed to remove directory:C:/Users/Lucifer.dark/Desktop/Lab01/Lab01.sim/sim_1/behav/xsim/xsim.dir/sort_test_behav
WARNING: [Vivado 12-4421] Failed to remove directory:C:/Users/Lucifer.dark/Desktop/Lab01/Lab01.sim/sim_1/behav/xsim/xsim.dir
INFO: [Vivado 12-2267] Reset complete
launch_simulation
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/Lucifer.dark/Desktop/Lab01/Lab01.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
ERROR: unknown error occurred
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: unknown error occurred
