// Seed: 3884806933
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd14,
    parameter id_6 = 32'd87
) (
    output tri1 id_0,
    output tri1 id_1,
    output uwire id_2,
    input uwire _id_3,
    output uwire id_4,
    input wor id_5,
    input tri1 _id_6,
    input supply0 id_7
    , id_9
);
  int id_10;
  ;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10
  );
  logic [1 : id_3] id_11;
  wire [1 'b0 : id_6] id_12;
  wire id_13;
endmodule
