
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v
# synth_design -part xc7z020clg484-3 -top logunit -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top logunit -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 223526 
WARNING: [Synth 8-2306] macro EXPONENT redefined [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:12]
WARNING: [Synth 8-2306] macro MANTISSA redefined [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:13]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1510.500 ; gain = 80.395 ; free physical = 248163 ; free virtual = 311035
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'logunit' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:22]
INFO: [Synth 8-6157] synthesizing module 'int_to_float_fp16' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:1297]
INFO: [Synth 8-6157] synthesizing module 'align' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:1429]
INFO: [Synth 8-6155] done synthesizing module 'align' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:1429]
INFO: [Synth 8-6157] synthesizing module 'lzc' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:1399]
INFO: [Synth 8-6155] done synthesizing module 'lzc' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:1399]
INFO: [Synth 8-6157] synthesizing module 'sub' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:1392]
INFO: [Synth 8-6155] done synthesizing module 'sub' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:1392]
INFO: [Synth 8-6157] synthesizing module 'sub2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:1385]
INFO: [Synth 8-6155] done synthesizing module 'sub2' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:1385]
INFO: [Synth 8-6157] synthesizing module 'am_shift' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:1378]
INFO: [Synth 8-6155] done synthesizing module 'am_shift' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:1378]
INFO: [Synth 8-6157] synthesizing module 'exception' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:1345]
INFO: [Synth 8-6155] done synthesizing module 'exception' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:1345]
INFO: [Synth 8-6157] synthesizing module 'final_out' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:1326]
INFO: [Synth 8-6155] done synthesizing module 'final_out' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:1326]
INFO: [Synth 8-6155] done synthesizing module 'int_to_float_fp16' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:1297]
INFO: [Synth 8-6157] synthesizing module 'FPLUT1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:1256]
INFO: [Synth 8-6155] done synthesizing module 'FPLUT1' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:1256]
INFO: [Synth 8-6157] synthesizing module 'FP8LUT2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:991]
INFO: [Synth 8-6155] done synthesizing module 'FP8LUT2' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:991]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:175]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_PrealignModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:935]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_PrealignModule' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:935]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_AlignModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:889]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_AlignModule' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:889]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_AlignShift1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:816]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_AlignShift1' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:816]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_AlignShift2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:779]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_AlignShift2' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:779]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_ExecutionModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:741]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_ExecutionModule' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:741]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_NormalizeModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:687]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_NormalizeModule' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:687]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_NormalizeShift1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:634]
WARNING: [Synth 8-324] index -1 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:660]
WARNING: [Synth 8-324] index -2 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:660]
WARNING: [Synth 8-324] index -3 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:660]
WARNING: [Synth 8-324] index -4 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:660]
WARNING: [Synth 8-324] index -5 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:660]
WARNING: [Synth 8-324] index -6 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:660]
WARNING: [Synth 8-324] index -7 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:660]
WARNING: [Synth 8-324] index -8 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:660]
WARNING: [Synth 8-324] index -9 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:660]
WARNING: [Synth 8-324] index -10 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:660]
WARNING: [Synth 8-324] index -11 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:660]
WARNING: [Synth 8-324] index -12 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:660]
WARNING: [Synth 8-324] index -13 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:660]
WARNING: [Synth 8-324] index -14 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:660]
WARNING: [Synth 8-324] index -15 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:660]
WARNING: [Synth 8-324] index -16 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:660]
WARNING: [Synth 8-324] index -1 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:662]
WARNING: [Synth 8-324] index -2 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:662]
WARNING: [Synth 8-324] index -3 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:662]
WARNING: [Synth 8-324] index -4 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:662]
WARNING: [Synth 8-324] index -5 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:662]
WARNING: [Synth 8-324] index -6 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:662]
WARNING: [Synth 8-324] index -7 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:662]
WARNING: [Synth 8-324] index -8 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:662]
WARNING: [Synth 8-324] index -9 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:662]
WARNING: [Synth 8-324] index -10 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:662]
WARNING: [Synth 8-324] index -11 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:662]
WARNING: [Synth 8-324] index -12 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:662]
WARNING: [Synth 8-324] index -13 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:662]
WARNING: [Synth 8-324] index -14 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:662]
WARNING: [Synth 8-324] index -15 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:662]
WARNING: [Synth 8-324] index -16 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:662]
WARNING: [Synth 8-324] index -1 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:664]
WARNING: [Synth 8-324] index -2 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:664]
WARNING: [Synth 8-324] index -3 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:664]
WARNING: [Synth 8-324] index -4 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:664]
WARNING: [Synth 8-324] index -5 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:664]
WARNING: [Synth 8-324] index -6 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:664]
WARNING: [Synth 8-324] index -7 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:664]
WARNING: [Synth 8-324] index -8 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:664]
WARNING: [Synth 8-324] index -9 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:664]
WARNING: [Synth 8-324] index -10 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:664]
WARNING: [Synth 8-324] index -11 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:664]
WARNING: [Synth 8-324] index -12 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:664]
WARNING: [Synth 8-324] index -13 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:664]
WARNING: [Synth 8-324] index -14 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:664]
WARNING: [Synth 8-324] index -15 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:664]
WARNING: [Synth 8-324] index -16 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:664]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_NormalizeShift1' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:634]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_NormalizeShift2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:587]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_NormalizeShift2' (18#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:587]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_RoundModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:523]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_RoundModule' (19#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:523]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_ExceptionModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:469]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_ExceptionModule' (20#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:469]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub' (21#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:175]
INFO: [Synth 8-6157] synthesizing module 'float_to_int_fp16' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:87]
INFO: [Synth 8-6157] synthesizing module 'align_t' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:160]
INFO: [Synth 8-6155] done synthesizing module 'align_t' (22#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:160]
INFO: [Synth 8-6157] synthesizing module 'sub_t' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:153]
INFO: [Synth 8-6155] done synthesizing module 'sub_t' (23#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:153]
INFO: [Synth 8-6157] synthesizing module 'am_shift_t' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:137]
INFO: [Synth 8-6155] done synthesizing module 'am_shift_t' (24#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:137]
INFO: [Synth 8-6157] synthesizing module 'two_comp_t' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:129]
INFO: [Synth 8-6155] done synthesizing module 'two_comp_t' (25#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:129]
INFO: [Synth 8-6157] synthesizing module 'final_out_t' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:109]
INFO: [Synth 8-6155] done synthesizing module 'final_out_t' (26#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:109]
INFO: [Synth 8-6155] done synthesizing module 'float_to_int_fp16' (27#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:87]
WARNING: [Synth 8-3848] Net status in module/entity logunit does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:26]
INFO: [Synth 8-6155] done synthesizing module 'logunit' (28#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:22]
WARNING: [Synth 8-3331] design final_out has unconnected port z_m[10]
WARNING: [Synth 8-3331] design logunit has unconnected port status[7]
WARNING: [Synth 8-3331] design logunit has unconnected port status[6]
WARNING: [Synth 8-3331] design logunit has unconnected port status[5]
WARNING: [Synth 8-3331] design logunit has unconnected port status[4]
WARNING: [Synth 8-3331] design logunit has unconnected port status[3]
WARNING: [Synth 8-3331] design logunit has unconnected port status[2]
WARNING: [Synth 8-3331] design logunit has unconnected port status[1]
WARNING: [Synth 8-3331] design logunit has unconnected port status[0]
WARNING: [Synth 8-3331] design logunit has unconnected port reset
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1542.641 ; gain = 112.535 ; free physical = 247861 ; free virtual = 310734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1542.641 ; gain = 112.535 ; free physical = 247793 ; free virtual = 310666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1550.641 ; gain = 120.535 ; free physical = 247791 ; free virtual = 310664
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5546] ROM "p_0_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:773]
WARNING: [Synth 8-3936] Found unconnected internal register 'fpin_f_reg_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'Lvl2_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v:658]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1582.660 ; gain = 152.555 ; free physical = 247686 ; free virtual = 310559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module logunit 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 1     
Module align 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lzc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sub2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module exception 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module final_out 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module FPAddSub_PrealignModule 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module align_t 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
Module sub_t 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
Module am_shift_t 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module two_comp_t 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module final_out_t 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "int_float/dut_exception/p_0_in" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design logunit has unconnected port status[7]
WARNING: [Synth 8-3331] design logunit has unconnected port status[6]
WARNING: [Synth 8-3331] design logunit has unconnected port status[5]
WARNING: [Synth 8-3331] design logunit has unconnected port status[4]
WARNING: [Synth 8-3331] design logunit has unconnected port status[3]
WARNING: [Synth 8-3331] design logunit has unconnected port status[2]
WARNING: [Synth 8-3331] design logunit has unconnected port status[1]
WARNING: [Synth 8-3331] design logunit has unconnected port status[0]
WARNING: [Synth 8-3331] design logunit has unconnected port reset
INFO: [Synth 8-3886] merging instance 'fpin_f_reg_reg[2]' (FDE) to 'i_8'
INFO: [Synth 8-3886] merging instance 'fpin_f_reg_reg[3]' (FDE) to 'i_6'
INFO: [Synth 8-3886] merging instance 'fpin_f_reg_reg[4]' (FDE) to 'i_5'
INFO: [Synth 8-3886] merging instance 'fpin_f_reg_reg[5]' (FDE) to 'i_4'
INFO: [Synth 8-3886] merging instance 'fpin_f_reg_reg[6]' (FDE) to 'i_3'
INFO: [Synth 8-3886] merging instance 'fpin_f_reg_reg[7]' (FDE) to 'i_2'
INFO: [Synth 8-3886] merging instance 'fpin_f_reg_reg[8]' (FDE) to 'i_1'
INFO: [Synth 8-3886] merging instance 'fpin_f_reg_reg[9]' (FDE) to 'i_0'
INFO: [Synth 8-3886] merging instance 'fxout1_reg_reg[12]' (FDE) to 'fxout1_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_FPAddSub/pipe_1_reg[44]' (FDR) to 'u_FPAddSub/pipe_1_reg[45]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3886] merging instance 'u_FPAddSub/pipe_3_reg[39]' (FDR) to 'u_FPAddSub/pipe_1_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_FPAddSub/pipe_5_reg[1]' (FDR) to 'u_FPAddSub/pipe_5_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_FPAddSub/pipe_5_reg[2]' (FDR) to 'u_FPAddSub/pipe_5_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_FPAddSub/pipe_5_reg[3]' (FDR) to 'u_FPAddSub/pipe_5_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3886] merging instance 'u_FPAddSub/pipe_5_reg[32]' (FDR) to 'u_FPAddSub/pipe_1_reg[47]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3886] merging instance 'u_FPAddSub/pipe_8_reg[34]' (FDR) to 'u_FPAddSub/pipe_1_reg[47]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_FPAddSub/pipe_5_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1717.301 ; gain = 287.195 ; free physical = 247363 ; free virtual = 310215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+----------------+---------------+----------------+
|Module Name | RTL Object     | Depth x Width | Implemented As | 
+------------+----------------+---------------+----------------+
|FPLUT1      | log            | 32x16         | LUT            | 
|FP8LUT2     | log            | 256x14        | LUT            | 
|logunit     | fxout2_reg_reg | 256x16        | Block RAM      | 
|logunit     | lut1/log       | 32x16         | LUT            | 
+------------+----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_7/fxout2_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1717.301 ; gain = 287.195 ; free physical = 247358 ; free virtual = 310210
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance fxout2_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1717.301 ; gain = 287.195 ; free physical = 247357 ; free virtual = 310208
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1717.301 ; gain = 287.195 ; free physical = 247347 ; free virtual = 310199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1717.301 ; gain = 287.195 ; free physical = 247347 ; free virtual = 310199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1717.301 ; gain = 287.195 ; free physical = 247347 ; free virtual = 310199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1717.301 ; gain = 287.195 ; free physical = 247347 ; free virtual = 310199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1717.301 ; gain = 287.195 ; free physical = 247345 ; free virtual = 310197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1717.301 ; gain = 287.195 ; free physical = 247345 ; free virtual = 310196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|logunit     | u_FPAddSub/pipe_8_reg[30] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    14|
|2     |LUT1     |    16|
|3     |LUT2     |    36|
|4     |LUT3     |    51|
|5     |LUT4     |    51|
|6     |LUT5     |    69|
|7     |LUT6     |   154|
|8     |MUXF7    |    10|
|9     |RAMB18E1 |     1|
|10    |SRL16E   |     1|
|11    |FDRE     |   157|
|12    |LD       |    13|
+------+---------+------+

Report Instance Areas: 
+------+--------------------+-------------------------+------+
|      |Instance            |Module                   |Cells |
+------+--------------------+-------------------------+------+
|1     |top                 |                         |   573|
|2     |  u_FPAddSub        |FPAddSub                 |   302|
|3     |    AlignModule     |FPAddSub_AlignModule     |     2|
|4     |    ExecutionModule |FPAddSub_ExecutionModule |     4|
|5     |    NormalizeShift1 |FPAddSub_NormalizeShift1 |    50|
+------+--------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1717.301 ; gain = 287.195 ; free physical = 247345 ; free virtual = 310196
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 72 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1717.301 ; gain = 287.195 ; free physical = 247346 ; free virtual = 310198
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1717.301 ; gain = 287.195 ; free physical = 247353 ; free virtual = 310205
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1849.457 ; gain = 0.000 ; free physical = 247157 ; free virtual = 310009
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  LD => LDCE: 13 instances

INFO: [Common 17-83] Releasing license: Synthesis
91 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1849.457 ; gain = 419.449 ; free physical = 247186 ; free virtual = 310037
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2405.113 ; gain = 555.656 ; free physical = 246007 ; free virtual = 308859
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2405.113 ; gain = 0.000 ; free physical = 246004 ; free virtual = 308857
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2429.125 ; gain = 0.000 ; free physical = 246049 ; free virtual = 308902
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2538.402 ; gain = 0.004 ; free physical = 247163 ; free virtual = 310057

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 60f6682a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.402 ; gain = 0.000 ; free physical = 247163 ; free virtual = 310057

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 60f6682a

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2538.402 ; gain = 0.000 ; free physical = 247119 ; free virtual = 310014
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 42b632b3

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2538.402 ; gain = 0.000 ; free physical = 247117 ; free virtual = 310012
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 17 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 8956a20c

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2538.402 ; gain = 0.000 ; free physical = 247100 ; free virtual = 309995
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 8956a20c

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2538.402 ; gain = 0.000 ; free physical = 247093 ; free virtual = 309988
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: ea1b1939

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2538.402 ; gain = 0.000 ; free physical = 247085 ; free virtual = 309980
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ea1b1939

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2538.402 ; gain = 0.000 ; free physical = 247088 ; free virtual = 309983
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               8  |              17  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.402 ; gain = 0.000 ; free physical = 247084 ; free virtual = 309979
Ending Logic Optimization Task | Checksum: ea1b1939

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2538.402 ; gain = 0.000 ; free physical = 247084 ; free virtual = 309979

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.374 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: aec4b0ef

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247056 ; free virtual = 309953
Ending Power Optimization Task | Checksum: aec4b0ef

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2779.562 ; gain = 241.160 ; free physical = 247060 ; free virtual = 309954

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: aec4b0ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247060 ; free virtual = 309954

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247059 ; free virtual = 309954
Ending Netlist Obfuscation Task | Checksum: da8de1c9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247059 ; free virtual = 309954
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2779.562 ; gain = 241.164 ; free physical = 247058 ; free virtual = 309953
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: da8de1c9
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module logunit ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Found 56 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247016 ; free virtual = 309911
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247010 ; free virtual = 309905
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.374 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 246998 ; free virtual = 309893
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 31 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 246986 ; free virtual = 309881
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 246984 ; free virtual = 309879

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247063 ; free virtual = 309958


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design logunit ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 1 accepted clusters 1
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 18 accepted clusters 18

Number of Slice Registers augmented: 0 newly gated: 19 Total: 156
Number of SRLs augmented: 0  newly gated: 0 Total: 1
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Number of Flops added for Enable Generation: 2

Flops dropped: 0/27 RAMS dropped: 0/1 Clusters dropped: 0/19 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: f2decb91

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 246990 ; free virtual = 309885
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: f2decb91
Power optimization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247060 ; free virtual = 309955
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 1116400 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b3e7cffd

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247050 ; free virtual = 309945
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 1b3e7cffd

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247049 ; free virtual = 309944
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 1b3e7cffd

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247044 ; free virtual = 309939
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 1b3e7cffd

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247043 ; free virtual = 309938
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b3e7cffd

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247042 ; free virtual = 309937

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247042 ; free virtual = 309937
Ending Netlist Obfuscation Task | Checksum: 1b3e7cffd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247041 ; free virtual = 309936
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247998 ; free virtual = 310858
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ca843f0f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247998 ; free virtual = 310858
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247998 ; free virtual = 310858

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2f301ae4

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247983 ; free virtual = 310843

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ce417fd4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247925 ; free virtual = 310785

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ce417fd4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247928 ; free virtual = 310788
Phase 1 Placer Initialization | Checksum: ce417fd4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247929 ; free virtual = 310789

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 102327a4f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247887 ; free virtual = 310747

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247840 ; free virtual = 310700

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 160a8af0d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247838 ; free virtual = 310698
Phase 2 Global Placement | Checksum: 11c4d84a5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247819 ; free virtual = 310679

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11c4d84a5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247818 ; free virtual = 310678

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1536731e8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247802 ; free virtual = 310662

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 8d1271d6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247798 ; free virtual = 310659

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 83ccc037

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247798 ; free virtual = 310659

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 15670afa4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247736 ; free virtual = 310597

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1824b45da

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247732 ; free virtual = 310592

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b001b7f1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247732 ; free virtual = 310592
Phase 3 Detail Placement | Checksum: 1b001b7f1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247731 ; free virtual = 310591

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e7768585

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e7768585

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247726 ; free virtual = 310586
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.196. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 235050897

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247725 ; free virtual = 310586
Phase 4.1 Post Commit Optimization | Checksum: 235050897

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247725 ; free virtual = 310585

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 235050897

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247701 ; free virtual = 310561

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 235050897

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247658 ; free virtual = 310519

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247657 ; free virtual = 310518
Phase 4.4 Final Placement Cleanup | Checksum: 185b12f5c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247657 ; free virtual = 310518
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 185b12f5c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247653 ; free virtual = 310513
Ending Placer Task | Checksum: b0728eda

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247662 ; free virtual = 310522
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247662 ; free virtual = 310522
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247702 ; free virtual = 310562
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247697 ; free virtual = 310558
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 247672 ; free virtual = 310534
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 8a56a142 ConstDB: 0 ShapeSum: 261bed98 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "fpin[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fpin[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fpin[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fpin[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fpin[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fpin[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fpin[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fpin[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fpin[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fpin[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fpin[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fpin[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fpin[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fpin[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fpin[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fpin[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fpin[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fpin[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fpin[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fpin[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fpin[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fpin[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mode5_stage1_run" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mode5_stage1_run". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fpin[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fpin[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fpin[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fpin[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fpin[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fpin[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fpin[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fpin[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fpin[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fpin[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mode5_stage2_run" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mode5_stage2_run". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mode5_stage3_run" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mode5_stage3_run". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: f7067d91

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 248582 ; free virtual = 311407
Post Restoration Checksum: NetGraph: b54e4028 NumContArr: 41b83d69 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f7067d91

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 248578 ; free virtual = 311403

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f7067d91

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 248540 ; free virtual = 311365

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f7067d91

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 248540 ; free virtual = 311365
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 14dc6ee58

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 248524 ; free virtual = 311349
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.288  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1211810d7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 248518 ; free virtual = 311342

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 165d6780e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 248488 ; free virtual = 311313

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.268  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1dd35cb08

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 248514 ; free virtual = 311340
Phase 4 Rip-up And Reroute | Checksum: 1dd35cb08

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 248514 ; free virtual = 311340

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1dd35cb08

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 248515 ; free virtual = 311340

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1dd35cb08

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 248514 ; free virtual = 311340
Phase 5 Delay and Skew Optimization | Checksum: 1dd35cb08

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 248514 ; free virtual = 311340

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11569ad92

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 248512 ; free virtual = 311338
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.268  | TNS=0.000  | WHS=0.132  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11569ad92

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 248512 ; free virtual = 311338
Phase 6 Post Hold Fix | Checksum: 11569ad92

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 248512 ; free virtual = 311337

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0483587 %
  Global Horizontal Routing Utilization  = 0.0548513 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13981539d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 248509 ; free virtual = 311334

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13981539d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 248505 ; free virtual = 311331

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b5d49f3d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 248501 ; free virtual = 311326

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.268  | TNS=0.000  | WHS=0.132  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b5d49f3d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 248501 ; free virtual = 311326
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 248532 ; free virtual = 311358

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 248531 ; free virtual = 311357
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 248530 ; free virtual = 311356
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 248499 ; free virtual = 311327
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.562 ; gain = 0.000 ; free physical = 248479 ; free virtual = 311306
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2884.648 ; gain = 0.000 ; free physical = 250886 ; free virtual = 313667
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 23:09:44 2022...
