<!DOCTYPE html>
<html lang="en-US">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>Understanding GPGPU-SIM 5  Memory Interface | CPU &amp; GPU Microarch. Qi Shao</title>
    <meta name="generator" content="VuePress 1.8.0">
    <link rel="stylesheet" href="custom.css">
    <script language="javascript" type="text/javascript" src="/qishao-notes/js/pgmanor-self.js"></script>
    <meta name="description" content="Computer System">
    <meta name="google-site-verification" content="66w5U9NY5gJWu7iBtHKMbhpXkV94jy31L_RHbvrZZzY">
    <meta name="keywords" content="Hitqishao,golang,vue,go-web,go-admin,go-ldap-admin">
    <meta name="theme-color" content="#11a8cd">
    <meta name="referrer" content="no-referrer-when-downgrade">
    
    <link rel="preload" href="/qishao-notes/assets/css/0.styles.922e50b3.css" as="style"><link rel="preload" href="/qishao-notes/assets/js/app.aed13424.js" as="script"><link rel="preload" href="/qishao-notes/assets/js/2.75973713.js" as="script"><link rel="preload" href="/qishao-notes/assets/js/46.af8159bd.js" as="script"><link rel="prefetch" href="/qishao-notes/assets/js/10.ff60f5f4.js"><link rel="prefetch" href="/qishao-notes/assets/js/11.35356818.js"><link rel="prefetch" href="/qishao-notes/assets/js/12.97db4364.js"><link rel="prefetch" href="/qishao-notes/assets/js/13.8c05a261.js"><link rel="prefetch" href="/qishao-notes/assets/js/14.a3fe5ba3.js"><link rel="prefetch" href="/qishao-notes/assets/js/15.74839805.js"><link rel="prefetch" href="/qishao-notes/assets/js/16.273c8e9e.js"><link rel="prefetch" href="/qishao-notes/assets/js/17.be625961.js"><link rel="prefetch" href="/qishao-notes/assets/js/18.f17b3e92.js"><link rel="prefetch" href="/qishao-notes/assets/js/19.6f5bbf6a.js"><link rel="prefetch" href="/qishao-notes/assets/js/20.51f7fa25.js"><link rel="prefetch" href="/qishao-notes/assets/js/21.b5ba1720.js"><link rel="prefetch" href="/qishao-notes/assets/js/22.24e23aee.js"><link rel="prefetch" href="/qishao-notes/assets/js/23.00322b09.js"><link rel="prefetch" href="/qishao-notes/assets/js/24.ae95a93e.js"><link rel="prefetch" href="/qishao-notes/assets/js/25.017bb7ac.js"><link rel="prefetch" href="/qishao-notes/assets/js/26.9a920fc3.js"><link rel="prefetch" href="/qishao-notes/assets/js/27.e8d36ebd.js"><link rel="prefetch" href="/qishao-notes/assets/js/28.e3478362.js"><link rel="prefetch" href="/qishao-notes/assets/js/29.761f6df6.js"><link rel="prefetch" href="/qishao-notes/assets/js/3.4a0dc4e2.js"><link rel="prefetch" href="/qishao-notes/assets/js/30.7ebc6539.js"><link rel="prefetch" href="/qishao-notes/assets/js/31.cf0fcf7c.js"><link rel="prefetch" href="/qishao-notes/assets/js/32.d525b9e3.js"><link rel="prefetch" href="/qishao-notes/assets/js/33.d5bcbc9c.js"><link rel="prefetch" href="/qishao-notes/assets/js/34.f0379461.js"><link rel="prefetch" href="/qishao-notes/assets/js/35.92874369.js"><link rel="prefetch" href="/qishao-notes/assets/js/36.53fa01a5.js"><link rel="prefetch" href="/qishao-notes/assets/js/37.c757368f.js"><link rel="prefetch" href="/qishao-notes/assets/js/38.2f88a515.js"><link rel="prefetch" href="/qishao-notes/assets/js/39.7bbaa008.js"><link rel="prefetch" href="/qishao-notes/assets/js/4.424759af.js"><link rel="prefetch" href="/qishao-notes/assets/js/40.4157c083.js"><link rel="prefetch" href="/qishao-notes/assets/js/41.218e197a.js"><link rel="prefetch" href="/qishao-notes/assets/js/42.add63d64.js"><link rel="prefetch" href="/qishao-notes/assets/js/43.7b76fbd7.js"><link rel="prefetch" href="/qishao-notes/assets/js/44.4289179a.js"><link rel="prefetch" href="/qishao-notes/assets/js/45.7cb908e7.js"><link rel="prefetch" href="/qishao-notes/assets/js/47.413613b6.js"><link rel="prefetch" href="/qishao-notes/assets/js/48.88dba557.js"><link rel="prefetch" href="/qishao-notes/assets/js/49.cd563784.js"><link rel="prefetch" href="/qishao-notes/assets/js/5.d619f2db.js"><link rel="prefetch" href="/qishao-notes/assets/js/50.fcc7611c.js"><link rel="prefetch" href="/qishao-notes/assets/js/51.6095fa16.js"><link rel="prefetch" href="/qishao-notes/assets/js/52.781dc793.js"><link rel="prefetch" href="/qishao-notes/assets/js/53.a9694550.js"><link rel="prefetch" href="/qishao-notes/assets/js/54.8736e2b3.js"><link rel="prefetch" href="/qishao-notes/assets/js/55.8dc80082.js"><link rel="prefetch" href="/qishao-notes/assets/js/56.229696df.js"><link rel="prefetch" href="/qishao-notes/assets/js/57.b4b0a8ff.js"><link rel="prefetch" href="/qishao-notes/assets/js/58.678f565c.js"><link rel="prefetch" href="/qishao-notes/assets/js/59.7aa97faf.js"><link rel="prefetch" href="/qishao-notes/assets/js/6.c982ad78.js"><link rel="prefetch" href="/qishao-notes/assets/js/60.1c7928ca.js"><link rel="prefetch" href="/qishao-notes/assets/js/61.4750466b.js"><link rel="prefetch" href="/qishao-notes/assets/js/62.3cd65ea4.js"><link rel="prefetch" href="/qishao-notes/assets/js/63.e80938e4.js"><link rel="prefetch" href="/qishao-notes/assets/js/64.bd9fce37.js"><link rel="prefetch" href="/qishao-notes/assets/js/65.ab150561.js"><link rel="prefetch" href="/qishao-notes/assets/js/66.205ec3a7.js"><link rel="prefetch" href="/qishao-notes/assets/js/67.fec1bfc3.js"><link rel="prefetch" href="/qishao-notes/assets/js/68.14c0ebec.js"><link rel="prefetch" href="/qishao-notes/assets/js/69.1efc41ea.js"><link rel="prefetch" href="/qishao-notes/assets/js/7.8a29f90e.js"><link rel="prefetch" href="/qishao-notes/assets/js/70.57db6db5.js"><link rel="prefetch" href="/qishao-notes/assets/js/71.f441ab7f.js"><link rel="prefetch" href="/qishao-notes/assets/js/72.12fc2a42.js"><link rel="prefetch" href="/qishao-notes/assets/js/73.b1477b09.js"><link rel="prefetch" href="/qishao-notes/assets/js/74.e7e1a8db.js"><link rel="prefetch" href="/qishao-notes/assets/js/75.b23a20e1.js"><link rel="prefetch" href="/qishao-notes/assets/js/76.5b27e2ac.js"><link rel="prefetch" href="/qishao-notes/assets/js/77.ad4277d1.js"><link rel="prefetch" href="/qishao-notes/assets/js/78.93757fc1.js"><link rel="prefetch" href="/qishao-notes/assets/js/79.e53d761c.js"><link rel="prefetch" href="/qishao-notes/assets/js/8.316deedd.js"><link rel="prefetch" href="/qishao-notes/assets/js/80.e4ceb363.js"><link rel="prefetch" href="/qishao-notes/assets/js/9.3863430d.js">
    <link rel="stylesheet" href="/qishao-notes/assets/css/0.styles.922e50b3.css">
  </head>
  <body class="theme-mode-light">
    <div id="app" data-server-rendered="true"><div class="theme-container sidebar-open have-rightmenu"><header class="navbar blur"><div title="目录" class="sidebar-button"><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" role="img" viewBox="0 0 448 512" class="icon"><path fill="currentColor" d="M436 124H12c-6.627 0-12-5.373-12-12V80c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12z"></path></svg></div> <a href="/qishao-notes/" class="home-link router-link-active"><!----> <span class="site-name">CPU &amp; GPU Microarch. Qi Shao</span></a> <div class="links"><div class="search-box"><input aria-label="Search" autocomplete="off" spellcheck="false" value=""> <!----></div> <nav class="nav-links can-hide"><div class="nav-item"><a href="/qishao-notes/" class="nav-link">Home</a></div><div class="nav-item"><a href="/qishao-notes/gpu/" class="nav-link">gpu</a></div><div class="nav-item"><a href="/qishao-notes/cpu/" class="nav-link">cpu</a></div><div class="nav-item"><a href="/qishao-notes/llm/" class="nav-link">ml&amp;llm</a></div><div class="nav-item"><a href="/qishao-notes/compiler/" class="nav-link">compiler</a></div><div class="nav-item"><a href="/qishao-notes/hbm/" class="nav-link">hbm</a></div><div class="nav-item"><a href="/qishao-notes/unix/" class="nav-link">unix</a></div><div class="nav-item"><a href="https://blog.csdn.net/hit_shaoqi" target="_blank" rel="noopener noreferrer" class="nav-link external">
  CSDN
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <a href="https://github.com/hitqshao/qishao-notes" target="_blank" rel="noopener noreferrer" class="repo-link">
    GitHub
    <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></nav></div></header> <div class="sidebar-mask"></div> <div class="sidebar-hover-trigger"></div> <aside class="sidebar" style="display:none;"><!----> <nav class="nav-links"><div class="nav-item"><a href="/qishao-notes/" class="nav-link">Home</a></div><div class="nav-item"><a href="/qishao-notes/gpu/" class="nav-link">gpu</a></div><div class="nav-item"><a href="/qishao-notes/cpu/" class="nav-link">cpu</a></div><div class="nav-item"><a href="/qishao-notes/llm/" class="nav-link">ml&amp;llm</a></div><div class="nav-item"><a href="/qishao-notes/compiler/" class="nav-link">compiler</a></div><div class="nav-item"><a href="/qishao-notes/hbm/" class="nav-link">hbm</a></div><div class="nav-item"><a href="/qishao-notes/unix/" class="nav-link">unix</a></div><div class="nav-item"><a href="https://blog.csdn.net/hit_shaoqi" target="_blank" rel="noopener noreferrer" class="nav-link external">
  CSDN
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <a href="https://github.com/hitqshao/qishao-notes" target="_blank" rel="noopener noreferrer" class="repo-link">
    GitHub
    <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></nav>  <ul class="sidebar-links"><li><a href="/qishao-notes/pages/cc7034/" class="sidebar-link">Operand Collector</a></li><li><a href="/qishao-notes/pages/2476ae/" class="sidebar-link">GPU WARP Scheduler</a></li><li><a href="/qishao-notes/pages/14769f/" class="sidebar-link">Precision Exception</a></li><li><a href="/qishao-notes/pages/44771e/" class="sidebar-link">Unified Memory Paper List</a></li><li><a href="/qishao-notes/pages/44871e/" class="sidebar-link">TensorCore Paper List</a></li><li><a href="/qishao-notes/pages/45871e/" class="sidebar-link">Memory Behaviour Paper List</a></li><li><a href="/qishao-notes/pages/45871f/" class="sidebar-link">GPU Virtualization Paper List</a></li><li><a href="/qishao-notes/pages/458720/" class="sidebar-link">Large Language Model Paper List</a></li><li><a href="/qishao-notes/pages/458721/" class="sidebar-link">GPU Simulator</a></li><li><a href="/qishao-notes/pages/458722/" class="sidebar-link">Architectural Survey</a></li><li><a href="/qishao-notes/pages/458724/" class="sidebar-link">Harnessing Integrated CPU-GPU System Memory for HPC a first look into Grace Hopper</a></li><li><a href="/qishao-notes/pages/458725/" class="sidebar-link">Understanding GPGPU-SIM 1 How to get Instruction</a></li><li><a href="/qishao-notes/pages/458726/" class="sidebar-link">Understanding GPGPU-SIM 2 Instruction Execution</a></li><li><a href="/qishao-notes/pages/458727/" class="sidebar-link">Understanding GPGPU-SIM 3 How is the simulation started</a></li><li><a href="/qishao-notes/pages/45872/" class="sidebar-link">Understanding GPGPU-SIM 4 Microarchitecture</a></li><li><a href="/qishao-notes/pages/45874/" aria-current="page" class="active sidebar-link">Understanding GPGPU-SIM 5  Memory Interface</a><ul class="sidebar-sub-headers"></ul></li><li><a href="/qishao-notes/pages/45873/" class="sidebar-link">Warp Related Memory Optimization</a></li><li><a href="/qishao-notes/pages/45875/" class="sidebar-link">GPU Cache Coherency</a></li><li><a href="/qishao-notes/pages/45876/" class="sidebar-link">GPU Cache &amp; Memory Hirerarchy</a></li><li><a href="/qishao-notes/pages/45877/" class="sidebar-link">GPU TLB</a></li><li><a href="/qishao-notes/pages/45878/" class="sidebar-link">GPU Page Table Walk</a></li><li><a href="/qishao-notes/pages/45879/" class="sidebar-link">GPU Cache's Papers</a></li><li><a href="/qishao-notes/pages/45880/" class="sidebar-link">GPU WARP Mangement Papers</a></li><li><a href="/qishao-notes/pages/45882/" class="sidebar-link">GPU Unified Memory Innovations</a></li><li><a href="/qishao-notes/pages/45883/" class="sidebar-link">GPU MultiTask</a></li><li><a href="/qishao-notes/pages/45884/" class="sidebar-link">GPU Training Notes</a></li><li><a href="/qishao-notes/pages/45885/" class="sidebar-link">GPU Paper with Code</a></li><li><a href="/qishao-notes/pages/45886/" class="sidebar-link">GPU Workload Characteristics</a></li><li><a href="/qishao-notes/pages/47871e/" class="sidebar-link">TO READ</a></li></ul> </aside> <div><main class="page"><div class="theme-vdoing-wrapper "><div class="articleInfo-wrap" data-v-06225672><div class="articleInfo" data-v-06225672><ul class="breadcrumbs" data-v-06225672><li data-v-06225672><a href="/qishao-notes/" title="首页" class="iconfont icon-home router-link-active" data-v-06225672></a></li> <li data-v-06225672><a href="/qishao-notes/gpu/#gpu" data-v-06225672>gpu</a></li></ul> <div class="info" data-v-06225672><div title="作者" class="author iconfont icon-touxiang" data-v-06225672><a href="https://github.com/hitqshao" target="_blank" title="作者" class="beLink" data-v-06225672>hitqishao</a></div> <div title="创建时间" class="date iconfont icon-riqi" data-v-06225672><a href="javascript:;" data-v-06225672>2024-08-15</a></div> <!----></div></div></div> <!----> <div class="content-wrapper"><div class="right-menu-wrapper"><div class="right-menu-margin"><div class="right-menu-title">目录</div> <div class="right-menu-content"></div></div></div> <h1><img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAB4AAAAeCAYAAAA7MK6iAAAAAXNSR0IArs4c6QAABKFJREFUSA3tVl1oFVcQnrMbrak3QUgkya1akpJYcrUtIqW1JvFBE9LiQ5v6JmJpolbMg32rVrhgoYK0QiMY6i9Y6EMaW5D+xFJaTYItIuK2Kr3+BJNwkxBj05sQY3b3nM6cs2dv9t7NT/vQJw/sndk5M/PNzJkzewGerP+pAmy+ON8lLzUJgA8ZYxYIYZmGYRnctDaWvJJAmTtfP1pvXsBCCPP8QFcCaRkZYACgDZFO4stNIcBCajEOlmmC9XpJ9bAGCaPaPmzPl32dvLSVu3BWCTQs0XQQ6g0DYgwLIoAZbBCdW/i+781o1VVlm/410mw4h06Y7bIPHNyWDyL4FHkX03Q8SrzNhZTZriieckWt7cL6MM85YcLpsi/7O9/iXFT6MswI0DmmpkSaJ0qLxFIm3+i1THHB3zmBH3PYx9CcykcLOeQVVa7QtdxTgQgEleX2AjHYfwA+2ddV77ruGoJUbhGDI09YSNXyMpUt5ylOzxgbUmtOp7NmbNt8v3arjTBfYELmLUV+M+nSawNNAUqpT3ClJWg5I3BLT+cGW/DXNGCa6tx1aakCGEigArTn4TDIPdrXXYKCZNrHLMCOEPvHBlLQ99s9eHB7EB6NTki73CVPQ2F5MSx/uRQixfmq7rK0wYD8w8E905bnPDfwoWs/rfv93NWN/ZfvwsLIU7A09gxECyISeGJkHAau98L97tuw7NXnoPyNF8FcYGLGKsOs0mN3OEyec9esGW/ZEl945dTP34wlR2FZVQWU1q0Cw8Tr7p+hgLLNL0FPxx/Q35mA8aEUrH6nCgwEl0tn7wUiZYJnNRh6DK4UH/k0lfyrsBKdPVv/AriGIQcEDQZ65LBAGe2Rzui9Ybjz7XUppz1/uKBbyVPGkN3ZAeC6hr0x7Nr38N5+EqkoOm17xpoqR9ohQF55ERSvr4Dkr3chNfC3DMzGJlNBElW8w9nsGQvhNGIzDkXzCg8cLK951xHsFBlTJspJNi3ZFIMF2AeDV3q8DNOB+YHi6QTrChDIWDBRi5U5f+ZMfJLu3ccrqxtdxk4SKH336LFxSmkqefwU5T8fhdSdQf9IVKD6aNiwI/hnmcAZ91isYMJIaCUCx9W098+LgruikeTqzqqxKPUwqJyCPJiyemVVZBOijDGjD38Os0jOiSPL1z3SPjXNANbiNPXAdzTfukjjuknNBbyz3nwgTd3AVFqUJ5hpHlq9MveLnWwttUfoygBmvVjuikxND3znrhsELnZk7k+OjIGxeNEkomyLVta0xxn+HZhjBc4YZ/AFjHjz9u3xRZl2BN4aq9nFwWh16IrQ1aHHEd3j1+4/dB9OtH4e29A2H1DyHQRmOSfQZ1Fy7MHBTGB6J/Djq6p3OxyO2cB+4Car7v/o3GXgfAkj23+x9ID1Teoamo/SXcbvSf2PX7Vc8DdCmE1vN9di+32P9/5YR3vLnhCVGUWBjEkr3yh4H8v9CzmsbdhzOKzsJKM90iFdaTMjRPhGVsakRvOaRidljo6H6G7j+ctrJpsP+4COhDIl0La2+FS4+5mlocBaXY5QnGZysIBYoeSsl5qQzrSj/cgNrfuEzlWBfwA+EjrZyWUvpAAAAABJRU5ErkJggg==">Understanding GPGPU-SIM 5  Memory Interface<!----></h1> <!----> <div class="theme-vdoing-content content__default"><h3 id="gpgpu-sim-memory-interface"><a href="#gpgpu-sim-memory-interface" class="header-anchor">#</a> GPGPU-sim Memory Interface</h3> <h4 id="response-phase-from-interconnect-to-sm"><a href="#response-phase-from-interconnect-to-sm" class="header-anchor">#</a> Response Phase from Interconnect to SM</h4> <p>simt_core_cluster is at GPU level, it can fetch response into m_response_fifo.</p> <p><strong>icnt_pop</strong>, if return non null ptr, it is a memory fetch repsonse, push it into m_response_fifo.</p> <details><summary>Code</summary> <div class="language- line-numbers-mode"><pre class="language-text"><code>// @@@@@@ shader.cc

void simt_core_cluster::icnt_cycle()
{
    // pop from upward queue (GMMU to CU) of cluster and push it to the one in core (SM/CU)
    if ( !m_gmmu_cu_queue.empty() ) {
      mem_fetch *mf = m_gmmu_cu_queue.front();
      ...
      m_core[cid]-&gt;accept_access_response(mf);
    } 
    
    // pop it from the downward queue (CU to GMMU) of the core (SM/CU) and push it to the one in cluster (TPC)
    for (unsigned i=0; i &lt; m_config-&gt;n_simt_cores_per_cluster; i++) {
       if (!m_core[i]-&gt;empty_cu_gmmu_queue()){
          mem_fetch *mf = m_core[i]-&gt;front_cu_gmmu_queue();
          ...
          m_cu_gmmu_queue.push_front(mf);
       }
    }

    // Forward response from GPU response fifo into shader core (SM) response fifo
    if( !m_response_fifo.empty() ) {
        mem_fetch *mf = m_response_fifo.front();
        unsigned cid = m_config-&gt;sid_to_cid(mf-&gt;get_sid());
        ...
            // data response
            if( !m_core[cid]-&gt;ldst_unit_response_buffer_full() ) {
                m_response_fifo.pop_front();
                // GPU ---&gt; SM
                m_core[cid]-&gt;accept_ldst_unit_response(mf);
            }
        }
    }

    // Accept Response from Interconnect Network
    if( m_response_fifo.size() &lt; m_config-&gt;n_simt_ejection_buffer_size ) {
        mem_fetch *mf = (mem_fetch*) ::icnt_pop(m_cluster_id);
        if (!mf) 
            return;

        // The packet size varies depending on the type of request: 
        // - For read request and atomic request, the packet contains the data 
        // - For write-ack, the packet only has control metadata
        ...
        m_stats-&gt;m_incoming_traffic_stats-&gt;record_traffic(mf, packet_size); 
        mf-&gt;set_status(IN_CLUSTER_TO_SHADER_QUEUE,gpu_sim_cycle+gpu_tot_sim_cycle);
        ...
        // Interconnect to GPU
        m_response_fifo.push_back(mf);
        m_stats-&gt;n_mem_to_simt[m_cluster_id] += mf-&gt;get_num_flits(false);
    } 
}
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br><span class="line-number">14</span><br><span class="line-number">15</span><br><span class="line-number">16</span><br><span class="line-number">17</span><br><span class="line-number">18</span><br><span class="line-number">19</span><br><span class="line-number">20</span><br><span class="line-number">21</span><br><span class="line-number">22</span><br><span class="line-number">23</span><br><span class="line-number">24</span><br><span class="line-number">25</span><br><span class="line-number">26</span><br><span class="line-number">27</span><br><span class="line-number">28</span><br><span class="line-number">29</span><br><span class="line-number">30</span><br><span class="line-number">31</span><br><span class="line-number">32</span><br><span class="line-number">33</span><br><span class="line-number">34</span><br><span class="line-number">35</span><br><span class="line-number">36</span><br><span class="line-number">37</span><br><span class="line-number">38</span><br><span class="line-number">39</span><br><span class="line-number">40</span><br><span class="line-number">41</span><br><span class="line-number">42</span><br><span class="line-number">43</span><br><span class="line-number">44</span><br><span class="line-number">45</span><br><span class="line-number">46</span><br><span class="line-number">47</span><br><span class="line-number">48</span><br><span class="line-number">49</span><br><span class="line-number">50</span><br><span class="line-number">51</span><br><span class="line-number">52</span><br></div></div></details> <p>The flow below is from SM to ldst unit and then to L1 cache.</p> <p>The L1 cache is included in ldst unit.</p> <details><summary>Code</summary> <div class="language- line-numbers-mode"><pre class="language-text"><code>
void shader_core_ctx::accept_ldst_unit_response(mem_fetch * mf) 
{
   m_ldst_unit-&gt;fill(mf);
}

void ldst_unit::fill( mem_fetch *mf )
{
    mf-&gt;set_status(IN_SHADER_LDST_RESPONSE_FIFO,gpu_sim_cycle+gpu_tot_sim_cycle);
    m_response_fifo.push_back(mf);
}

void ldst_unit::cycle()
{
   writeback();
   ...
   if( !m_response_fifo.empty() ) {
       mem_fetch *mf = m_response_fifo.front();
       ...
    	   if( mf-&gt;get_type() == WRITE_ACK || ( m_config-&gt;gpgpu_perfect_mem &amp;&amp; mf-&gt;get_is_write() )) {
               m_core-&gt;store_ack(mf);
               m_response_fifo.pop_front();

               if ( m_gpu-&gt;get_global_memory()-&gt;is_page_managed(mf-&gt;get_mem_access().get_addr(), mf-&gt;get_mem_access().get_size()) ) {
                    m_gpu-&gt;getGmmu()-&gt;reserve_pages_remove(mf-&gt;get_mem_access().get_addr(), mf-&gt;get_mem_access().get_uid());
               }
               ...
           } else {
              ...
              if (m_L1D-&gt;fill_port_free()) {
                   m_L1D-&gt;fill(mf,gpu_sim_cycle+gpu_tot_sim_cycle);
                   m_response_fifo.pop_front();
              }
           }
       }
   }
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br><span class="line-number">14</span><br><span class="line-number">15</span><br><span class="line-number">16</span><br><span class="line-number">17</span><br><span class="line-number">18</span><br><span class="line-number">19</span><br><span class="line-number">20</span><br><span class="line-number">21</span><br><span class="line-number">22</span><br><span class="line-number">23</span><br><span class="line-number">24</span><br><span class="line-number">25</span><br><span class="line-number">26</span><br><span class="line-number">27</span><br><span class="line-number">28</span><br><span class="line-number">29</span><br><span class="line-number">30</span><br><span class="line-number">31</span><br><span class="line-number">32</span><br><span class="line-number">33</span><br><span class="line-number">34</span><br><span class="line-number">35</span><br><span class="line-number">36</span><br></div></div></details> <p>At this time the response is fed into L1 Cache, which is shared in SM.</p> <p>But how is it responsed to core?</p> <h4 id="response-phase-from-l1-cache-to-wrap-execution"><a href="#response-phase-from-l1-cache-to-wrap-execution" class="header-anchor">#</a> Response Phase From L1 Cache to Wrap execution</h4> <details><summary>Code</summary> <div class="language- line-numbers-mode"><pre class="language-text"><code>/// @@@@@@ gpu-cache.cc
/// Interface for response from lower memory level (model bandwidth restictions in caller)
void baseline_cache::fill(mem_fetch *mf, unsigned time){
    ...
    if ( m_config.m_alloc_policy == ON_MISS )
        m_tag_array-&gt;fill(e-&gt;second.m_cache_index,time);
    else if ( m_config.m_alloc_policy == ON_FILL )
        m_tag_array-&gt;fill(e-&gt;second.m_block_addr,time);

    m_mshrs.mark_ready(e-&gt;second.m_block_addr, has_atomic);
    ...
}

/// Accept a new cache fill response: mark entry ready for processing
void mshr_table::mark_ready( new_addr_type block_addr, bool &amp;has_atomic ){
    ...
    m_current_response.push_back( block_addr );
    ...
}

/// Returns next ready access
mem_fetch *mshr_table::next_access(){
    ...
    new_addr_type block_addr = m_current_response.front();
    ...
    mem_fetch *result = m_data[block_addr].m_list.front();
    return result;
}
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br><span class="line-number">14</span><br><span class="line-number">15</span><br><span class="line-number">16</span><br><span class="line-number">17</span><br><span class="line-number">18</span><br><span class="line-number">19</span><br><span class="line-number">20</span><br><span class="line-number">21</span><br><span class="line-number">22</span><br><span class="line-number">23</span><br><span class="line-number">24</span><br><span class="line-number">25</span><br><span class="line-number">26</span><br><span class="line-number">27</span><br><span class="line-number">28</span><br></div></div></details> <p>cache wrapped the next_access, when cache-&gt;next_access() is called, it will call mshr next_access().</p> <p>writeback() function()</p> <ol><li>m_next_wb store next_writeback_function, it could be hit in cache or just get response from interconnect\
<ul><li>scoreboard relase register</li> <li>m_core-&gt;warp_inst_complete</li></ul></li> <li>update m_next_wb from MSHR in L1Cache</li></ol> <details><summary>Code</summary> <div class="language- line-numbers-mode"><pre class="language-text"><code>void ldst_unit::writeback()
{
    // process next instruction that is going to writeback
    if( !m_next_wb.empty() ) {
        if( m_operand_collector-&gt;writeback(m_next_wb) ) {
            bool insn_completed = false; 
            for( unsigned r=0; r &lt; 4; r++ ) {
                if( m_next_wb.out[r] &gt; 0 ) {
		    ...
		    else { // shared 
                        m_scoreboard-&gt;releaseRegister( m_next_wb.warp_id(), m_next_wb.out[r] );
                        insn_completed = true; 
                    }
                }
            }
            if( insn_completed ) {
                m_core-&gt;warp_inst_complete(m_next_wb);
            }
            m_next_wb.clear();
            m_last_inst_gpu_sim_cycle = gpu_sim_cycle;
            m_last_inst_gpu_tot_sim_cycle = gpu_tot_sim_cycle;
        }
    }


    for( unsigned c = 0; m_next_wb.empty() &amp;&amp; (c &lt; m_num_writeback_clients); c++ ) {
        case 4: 
            if( m_L1D &amp;&amp; m_L1D-&gt;access_ready() ) {
                mem_fetch *mf = m_L1D-&gt;next_access();
                m_next_wb = mf-&gt;get_inst();

                if ( m_gpu-&gt;get_global_memory()-&gt;is_page_managed(mf-&gt;get_mem_access().get_addr(), mf-&gt;get_mem_access().get_size()) ) { 
                    m_gpu-&gt;getGmmu()-&gt;reserve_pages_remove(mf-&gt;get_mem_access().get_addr(), mf-&gt;get_mem_access().get_uid());
                }
		 
                delete mf;
                serviced_client = next_client; 
            }
    }
}
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br><span class="line-number">14</span><br><span class="line-number">15</span><br><span class="line-number">16</span><br><span class="line-number">17</span><br><span class="line-number">18</span><br><span class="line-number">19</span><br><span class="line-number">20</span><br><span class="line-number">21</span><br><span class="line-number">22</span><br><span class="line-number">23</span><br><span class="line-number">24</span><br><span class="line-number">25</span><br><span class="line-number">26</span><br><span class="line-number">27</span><br><span class="line-number">28</span><br><span class="line-number">29</span><br><span class="line-number">30</span><br><span class="line-number">31</span><br><span class="line-number">32</span><br><span class="line-number">33</span><br><span class="line-number">34</span><br><span class="line-number">35</span><br><span class="line-number">36</span><br><span class="line-number">37</span><br><span class="line-number">38</span><br><span class="line-number">39</span><br><span class="line-number">40</span><br></div></div></details> <p>m_core-&gt;warp_inst_complete is simple:</p> <details><summary>Code</summary> <div class="language- line-numbers-mode"><pre class="language-text"><code>void shader_core_ctx::warp_inst_complete(const warp_inst_t &amp;inst)
{
  ...
  m_gpu-&gt;gpu_sim_insn += inst.active_count();
  inst.completed(gpu_tot_sim_cycle + gpu_sim_cycle);
  ...
}
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br></div></div></details> <h4 id="how-is-memory-request-generated-from-warp-inst"><a href="#how-is-memory-request-generated-from-warp-inst" class="header-anchor">#</a> How is memory request generated from warp inst?</h4> <ol><li>warp_inst will generate memory access, for address of each thread in the warp, it will be push into access_q.<br>
When the warp is issued, it will call generate_mem_access to generate this m_access_q.</li></ol> <details><summary>Code</summary> <div class="language- line-numbers-mode"><pre class="language-text"><code>// @@@@@@ abstract_hardware_mode.cc
void warp_inst_t::generate_mem_accesses()
{
    if( cache_block_size ) {
	...
        for( unsigned thread=0; thread &lt; m_config-&gt;warp_size; thread++ ) {
            new_addr_type addr = m_per_scalar_thread[thread].memreqaddr[0];
            unsigned block_address = line_size_based_tag_func(addr,cache_block_size);
            accesses[block_address].set(thread);
        }
        for( a=accesses.begin(); a != accesses.end(); ++a ) 
            m_accessq.push_back( mem_access_t(access_type,a-&gt;first,cache_block_size,is_write,a-&gt;second,byte_mask) );
}

// The above function is called by:
void shader_core_ctx::func_exec_inst( warp_inst_t &amp;inst )
{
    execute_warp_inst_t(inst);
    if( inst.is_load() || inst.is_store() )
        inst.generate_mem_accesses();
}

void shader_core_ctx::issue_warp( register_set&amp; pipe_reg_set, const warp_inst_t* next_inst, const active_mask_t &amp;active_mask, unsigned warp_id )
{
    warp_inst_t** pipe_reg = pipe_reg_set.get_free();
    ...
    m_warp[warp_id].ibuffer_free();
    ...
    **pipe_reg = *next_inst; // static instruction information
    (*pipe_reg)-&gt;issue( active_mask, warp_id, gpu_tot_sim_cycle + gpu_sim_cycle, m_warp[warp_id].get_dynamic_warp_id() ); // dynamic instruction information
    m_stats-&gt;shader_cycle_distro[2+(*pipe_reg)-&gt;active_count()]++;
    func_exec_inst( **pipe_reg );
    ...
    updateSIMTStack(warp_id,*pipe_reg);
    m_scoreboard-&gt;reserveRegisters(*pipe_reg);
    m_warp[warp_id].set_next_pc(next_inst-&gt;pc + next_inst-&gt;isize);
}
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br><span class="line-number">14</span><br><span class="line-number">15</span><br><span class="line-number">16</span><br><span class="line-number">17</span><br><span class="line-number">18</span><br><span class="line-number">19</span><br><span class="line-number">20</span><br><span class="line-number">21</span><br><span class="line-number">22</span><br><span class="line-number">23</span><br><span class="line-number">24</span><br><span class="line-number">25</span><br><span class="line-number">26</span><br><span class="line-number">27</span><br><span class="line-number">28</span><br><span class="line-number">29</span><br><span class="line-number">30</span><br><span class="line-number">31</span><br><span class="line-number">32</span><br><span class="line-number">33</span><br><span class="line-number">34</span><br><span class="line-number">35</span><br><span class="line-number">36</span><br><span class="line-number">37</span><br></div></div></details> <ol start="2"><li><p>ldst_unit::memory_cycle<br>
In this memory_cycle, it will invoke each access request inside inst.<br>
The access will be converted into memory request, sending out downstream to L1 cache.</p> <p>This means that if each thread access a different block in cache, <strong>step 1)</strong> will generate 32 request inside the m_access_q.<br>
Then memory_cycle will at least needs 32 cycle to allocate mem_fetch request for each req.</p></li></ol> <details><summary>Code</summary> <div class="language- line-numbers-mode"><pre class="language-text"><code>// shader.cc
bool ldst_unit::memory_cycle( warp_inst_t &amp;inst, mem_stage_stall_type &amp;stall_reason, mem_stage_access_type &amp;access_type )
{
   if ( !inst.accessq_empty() ) {
       	const mem_access_t &amp;access = inst.accessq_front();
        if( bypassL1D ) {
           // bypass L1 cache
           unsigned control_size = inst.is_store() ? WRITE_PACKET_SIZE : READ_PACKET_SIZE;
           unsigned size = access.get_size() + control_size;
           if( m_icnt-&gt;full(size, inst.is_store() || inst.isatomic()) ) {
               stall_cond = ICNT_RC_FAIL;
           } else {
               mem_fetch *mf = m_mf_allocator-&gt;alloc(inst,access);
               m_icnt-&gt;push(mf);

	       inst.accessq_pop_front();
               //inst.clear_active( access.get_warp_mask() );
               if( inst.is_load() ) { 
                  for( unsigned r=0; r &lt; 4; r++) 
                      if(inst.out[r] &gt; 0) 
                          assert( m_pending_writes[inst.warp_id()][inst.out[r]] &gt; 0 );
               } else if( inst.is_store() ) 
                  m_core-&gt;inc_store_req( inst.warp_id() );
           }
       } else {
           stall_cond = process_memory_access_queue(m_L1D,inst);
       }
   }
}

mem_stage_stall_type ldst_unit::process_memory_access_queue( cache_t *cache, warp_inst_t &amp;inst )
{
    ...
    mem_fetch *mf = m_mf_allocator-&gt;alloc(inst,inst.accessq_front());
    enum cache_request_status status = cache-&gt;access(mf-&gt;get_addr(),mf,gpu_sim_cycle+gpu_tot_sim_cycle,events);
    return process_cache_access( cache, mf-&gt;get_addr(), inst, events, mf, status );
}

mem_fetch *alloc( new_addr_type addr, mem_access_type type, unsigned size, bool wr ) const 
{
    mem_access_t access( type, addr, size, wr );
    mem_fetch *mf = new mem_fetch( access, 
    		       NULL,
    		       wr?WRITE_PACKET_SIZE:READ_PACKET_SIZE, 
    		       -1, 
    		       m_core_id, 
    		       m_cluster_id,
    		       m_memory_config );
    	return mf;
}

</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br><span class="line-number">14</span><br><span class="line-number">15</span><br><span class="line-number">16</span><br><span class="line-number">17</span><br><span class="line-number">18</span><br><span class="line-number">19</span><br><span class="line-number">20</span><br><span class="line-number">21</span><br><span class="line-number">22</span><br><span class="line-number">23</span><br><span class="line-number">24</span><br><span class="line-number">25</span><br><span class="line-number">26</span><br><span class="line-number">27</span><br><span class="line-number">28</span><br><span class="line-number">29</span><br><span class="line-number">30</span><br><span class="line-number">31</span><br><span class="line-number">32</span><br><span class="line-number">33</span><br><span class="line-number">34</span><br><span class="line-number">35</span><br><span class="line-number">36</span><br><span class="line-number">37</span><br><span class="line-number">38</span><br><span class="line-number">39</span><br><span class="line-number">40</span><br><span class="line-number">41</span><br><span class="line-number">42</span><br><span class="line-number">43</span><br><span class="line-number">44</span><br><span class="line-number">45</span><br><span class="line-number">46</span><br><span class="line-number">47</span><br><span class="line-number">48</span><br><span class="line-number">49</span><br><span class="line-number">50</span><br><span class="line-number">51</span><br></div></div></details></div></div> <!----> <div class="page-edit"><div class="edit-link"><a href="https://github.com/hitqshao/qishao-notes/edit/main/docs/03.gpu/16.gpgpusim.md" target="_blank" rel="noopener noreferrer">帮助我们改善此页面</a> <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></div> <!----> <div class="last-updated"><span class="prefix">上次更新:</span> <span class="time">2024/10/31, 00:10:24</span></div></div> <div class="page-nav-wapper"><div class="page-nav-centre-wrap"><a href="/qishao-notes/pages/45872/" class="page-nav-centre page-nav-centre-prev"><div class="tooltip">Understanding GPGPU-SIM 4 Microarchitecture</div></a> <a href="/qishao-notes/pages/45873/" class="page-nav-centre page-nav-centre-next"><div class="tooltip">Warp Related Memory Optimization</div></a></div> <div class="page-nav"><p class="inner"><span class="prev">
        ←
        <a href="/qishao-notes/pages/45872/" class="prev">Understanding GPGPU-SIM 4 Microarchitecture</a></span> <span class="next"><a href="/qishao-notes/pages/45873/">Warp Related Memory Optimization</a>→
      </span></p></div></div></div> <!----></main></div> <div class="footer"><div class="icons"><a href="https://github.com/hitqshao" title="GitHub" target="_blank" class="iconfont icon-github"></a><a href="mailto:hitqshao@163.com" title="发邮件" target="_blank" class="iconfont icon-youjian"></a><a href="https://gitee.com/hitqshao" title="Gitee" target="_blank" class="iconfont icon-gitee"></a></div> 
  Theme by
  <a href="https://github.com/xugaoyi/vuepress-theme-vdoing" target="_blank" title="本站主题">Vdoing</a> 
    | Copyright © 2022-2024
    <span>Eryajf | <a href="https://github.com/hitqshao/qishao-notes/blob/main/LICENSE" target="_blank">MIT License</a></span></div> <div class="buttons"><div title="返回顶部" class="button blur go-to-top iconfont icon-fanhuidingbu" style="display:none;"></div> <div title="去评论" class="button blur go-to-comment iconfont icon-pinglun" style="display:none;"></div> <div title="主题模式" class="button blur theme-mode-but iconfont icon-zhuti"><ul class="select-box" style="display:none;"><li class="iconfont icon-zidong">
          跟随系统
        </li><li class="iconfont icon-rijianmoshi">
          浅色模式
        </li><li class="iconfont icon-yejianmoshi">
          深色模式
        </li><li class="iconfont icon-yuedu">
          阅读模式
        </li></ul></div></div> <!----> <!----> <!----></div><div class="global-ui"><!----></div></div>
    <script src="/qishao-notes/assets/js/app.aed13424.js" defer></script><script src="/qishao-notes/assets/js/2.75973713.js" defer></script><script src="/qishao-notes/assets/js/46.af8159bd.js" defer></script>
  </body>
</html>
