// ===========================================================================
// This file is autogenerated, please DO NOT modify!
//
// Generated on  2023-04-18 13:27:19
// by user:      developer
// on machine:   swtools
// CWD:          /home/developer/.conan/data/loki-lrf/7.11.00.18/library-lprf/eng/build/7c92806c54e4cfdd9df8e8c53e37468130adda90/tc/octopus/regs/inc
// Commandline:  /home/developer/.conan/data/loki-lrf/7.11.00.18/library-lprf/eng/build/7c92806c54e4cfdd9df8e8c53e37468130adda90/tools/topsm/topsmregs.pl -target c -base 0x40080000 -dat_sz 32 -i /home/developer/.conan/data/loki-lrf/7.11.00.18/library-lprf/eng/build/7c92806c54e4cfdd9df8e8c53e37468130adda90/tc/octopus/regs/doc/DBELLregs.txt
// C&P friendly: /home/developer/.conan/data/loki-lrf/7.11.00.18/library-lprf/eng/build/7c92806c54e4cfdd9df8e8c53e37468130adda90/tools/topsm/topsmregs.pl -target c -base 0x40080000 -dat_sz 32 -i /home/developer/.conan/data/loki-lrf/7.11.00.18/library-lprf/eng/build/7c92806c54e4cfdd9df8e8c53e37468130adda90/tc/octopus/regs/doc/DBELLregs.txt
//
// Relevant file version(s):
//
// /home/developer/.conan/data/loki-lrf/7.11.00.18/library-lprf/eng/build/7c92806c54e4cfdd9df8e8c53e37468130adda90/tools/topsm/topsmregs.pl
//   rcs-info: (file not managed or unknown revision control system)
//   git-hash: 0d11a0ea4ba55ba3ef648be18aeec231d5314753
//
// /home/developer/.conan/data/loki-lrf/7.11.00.18/library-lprf/eng/build/7c92806c54e4cfdd9df8e8c53e37468130adda90/tc/octopus/regs/doc/DBELLregs.txt
//   rcs-info: (file not managed or unknown revision control system)
//   git-hash: a6437e8f0ef865b03e3487d9dff7c64e0e4880da
//
// ===========================================================================


#ifndef __DBELL_REGS_H
#define __DBELL_REGS_H

#ifndef __HW_TYPES_H__ 
  #ifndef HWREG
    #define HWREG(x) (*((volatile unsigned long *)(x)))
  #endif
#endif
#define DBELL_BASE 0x40080000UL
#define RF24_DBELL_BASE 0x40080000UL
// --------------------------------------------------------------
// DESC
// 
#define DBELL_DESC_ADR (DBELL_BASE + 0x0000UL)
static volatile unsigned long* const SP_DBELL_DESC = (unsigned long*) DBELL_DESC_ADR;
#define S_DBELL_DESC (*SP_DBELL_DESC)
#define RF24_DBELL_O_DESC                          0
// bitfield: DESC_MODULEID
#define DBELL_DESC_MODULEID                            16UL
#define RF24_DBELL_DESC_MODULEID_S               16UL
#define DBELL_DESC_MODULEID_BM                         0xFFFF0000UL
#define RF24_DBELL_DESC_MODULEID_M               0xFFFF0000UL
// bitfield: DESC_STDIPOFF
#define DBELL_DESC_STDIPOFF                            12UL
#define RF24_DBELL_DESC_STDIPOFF_S               12UL
#define DBELL_DESC_STDIPOFF_BM                         0x0000F000UL
#define RF24_DBELL_DESC_STDIPOFF_M               0x0000F000UL
// enums for bitfield DESC_STDIPOFF (width: 4)UL
#define DBELL_DESC_STDIPOFF_NO_STDIPMMR                0x0UL
#define DBELL_DESC_STDIPOFF_STDIPMMR                   0x1UL
// bitfield: DESC_INSTNUM
#define DBELL_DESC_INSTNUM                             8UL
#define RF24_DBELL_DESC_INSTNUM_S                8UL
#define DBELL_DESC_INSTNUM_BM                          0x00000F00UL
#define RF24_DBELL_DESC_INSTNUM_M                0x00000F00UL
// bitfield: DESC_MAJREV
#define DBELL_DESC_MAJREV                              4UL
#define RF24_DBELL_DESC_MAJREV_S                 4UL
#define DBELL_DESC_MAJREV_BM                           0x000000F0UL
#define RF24_DBELL_DESC_MAJREV_M                 0x000000F0UL
// bitfield: DESC_MINREV
#define DBELL_DESC_MINREV                              0UL
#define RF24_DBELL_DESC_MINREV_S                 0UL
#define DBELL_DESC_MINREV_BM                           0x0000000FUL
#define RF24_DBELL_DESC_MINREV_M                 0x0000000FUL
// --------------------------------------------------------------
// CLKCTL
// 
#define DBELL_CLKCTL_ADR (DBELL_BASE + 0x0004UL)
static volatile unsigned long* const SP_DBELL_CLKCTL = (unsigned long*) DBELL_CLKCTL_ADR;
#define S_DBELL_CLKCTL (*SP_DBELL_CLKCTL)
#define RF24_DBELL_O_CLKCTL                        4
// bitfield: CLKCTL_DEM
#define DBELL_CLKCTL_DEM                               13UL
#define RF24_DBELL_CLKCTL_DEM_S                  13UL
#define DBELL_CLKCTL_DEM_BM                            0x00002000UL
#define RF24_DBELL_CLKCTL_DEM_M                  0x00002000UL
// enums for bitfield CLKCTL_DEM (width: 1)UL
#define DBELL_CLKCTL_DEM_DIS                           0x0UL
#define DBELL_CLKCTL_DEM_EN                            0x1UL
// bitfield: CLKCTL_MOD
#define DBELL_CLKCTL_MOD                               12UL
#define RF24_DBELL_CLKCTL_MOD_S                  12UL
#define DBELL_CLKCTL_MOD_BM                            0x00001000UL
#define RF24_DBELL_CLKCTL_MOD_M                  0x00001000UL
// enums for bitfield CLKCTL_MOD (width: 1)UL
#define DBELL_CLKCTL_MOD_DIS                           0x0UL
#define DBELL_CLKCTL_MOD_EN                            0x1UL
// bitfield: CLKCTL_S2RRAM
#define DBELL_CLKCTL_S2RRAM                            11UL
#define RF24_DBELL_CLKCTL_S2RRAM_S               11UL
#define DBELL_CLKCTL_S2RRAM_BM                         0x00000800UL
#define RF24_DBELL_CLKCTL_S2RRAM_M               0x00000800UL
// enums for bitfield CLKCTL_S2RRAM (width: 1)UL
#define DBELL_CLKCTL_S2RRAM_DIS                        0x0UL
#define DBELL_CLKCTL_S2RRAM_EN                         0x1UL
// bitfield: CLKCTL_BUFRAM
#define DBELL_CLKCTL_BUFRAM                            10UL
#define RF24_DBELL_CLKCTL_BUFRAM_S               10UL
#define DBELL_CLKCTL_BUFRAM_BM                         0x00000400UL
#define RF24_DBELL_CLKCTL_BUFRAM_M               0x00000400UL
// enums for bitfield CLKCTL_BUFRAM (width: 1)UL
#define DBELL_CLKCTL_BUFRAM_DIS                        0x0UL
#define DBELL_CLKCTL_BUFRAM_EN                         0x1UL
// bitfield: CLKCTL_DSBRAM
#define DBELL_CLKCTL_DSBRAM                            9UL
#define RF24_DBELL_CLKCTL_DSBRAM_S               9UL
#define DBELL_CLKCTL_DSBRAM_BM                         0x00000200UL
#define RF24_DBELL_CLKCTL_DSBRAM_M               0x00000200UL
// enums for bitfield CLKCTL_DSBRAM (width: 1)UL
#define DBELL_CLKCTL_DSBRAM_DIS                        0x0UL
#define DBELL_CLKCTL_DSBRAM_EN                         0x1UL
// bitfield: CLKCTL_RFERAM
#define DBELL_CLKCTL_RFERAM                            8UL
#define RF24_DBELL_CLKCTL_RFERAM_S               8UL
#define DBELL_CLKCTL_RFERAM_BM                         0x00000100UL
#define RF24_DBELL_CLKCTL_RFERAM_M               0x00000100UL
// enums for bitfield CLKCTL_RFERAM (width: 1)UL
#define DBELL_CLKCTL_RFERAM_DIS                        0x0UL
#define DBELL_CLKCTL_RFERAM_EN                         0x1UL
// bitfield: CLKCTL_MCERAM
#define DBELL_CLKCTL_MCERAM                            7UL
#define RF24_DBELL_CLKCTL_MCERAM_S               7UL
#define DBELL_CLKCTL_MCERAM_BM                         0x00000080UL
#define RF24_DBELL_CLKCTL_MCERAM_M               0x00000080UL
// enums for bitfield CLKCTL_MCERAM (width: 1)UL
#define DBELL_CLKCTL_MCERAM_DIS                        0x0UL
#define DBELL_CLKCTL_MCERAM_EN                         0x1UL
// bitfield: CLKCTL_PBERAM
#define DBELL_CLKCTL_PBERAM                            6UL
#define RF24_DBELL_CLKCTL_PBERAM_S               6UL
#define DBELL_CLKCTL_PBERAM_BM                         0x00000040UL
#define RF24_DBELL_CLKCTL_PBERAM_M               0x00000040UL
// enums for bitfield CLKCTL_PBERAM (width: 1)UL
#define DBELL_CLKCTL_PBERAM_DIS                        0x0UL
#define DBELL_CLKCTL_PBERAM_EN                         0x1UL
// bitfield: CLKCTL_TRC
#define DBELL_CLKCTL_TRC                               5UL
#define RF24_DBELL_CLKCTL_TRC_S                  5UL
#define DBELL_CLKCTL_TRC_BM                            0x00000020UL
#define RF24_DBELL_CLKCTL_TRC_M                  0x00000020UL
// enums for bitfield CLKCTL_TRC (width: 1)UL
#define DBELL_CLKCTL_TRC_DIS                           0x0UL
#define DBELL_CLKCTL_TRC_EN                            0x1UL
// bitfield: CLKCTL_S2R
#define DBELL_CLKCTL_S2R                               4UL
#define RF24_DBELL_CLKCTL_S2R_S                  4UL
#define DBELL_CLKCTL_S2R_BM                            0x00000010UL
#define RF24_DBELL_CLKCTL_S2R_M                  0x00000010UL
// enums for bitfield CLKCTL_S2R (width: 1)UL
#define DBELL_CLKCTL_S2R_DIS                           0x0UL
#define DBELL_CLKCTL_S2R_EN                            0x1UL
// bitfield: CLKCTL_RFE
#define DBELL_CLKCTL_RFE                               3UL
#define RF24_DBELL_CLKCTL_RFE_S                  3UL
#define DBELL_CLKCTL_RFE_BM                            0x00000008UL
#define RF24_DBELL_CLKCTL_RFE_M                  0x00000008UL
// enums for bitfield CLKCTL_RFE (width: 1)UL
#define DBELL_CLKCTL_RFE_DIS                           0x0UL
#define DBELL_CLKCTL_RFE_EN                            0x1UL
// bitfield: CLKCTL_MDM
#define DBELL_CLKCTL_MDM                               2UL
#define RF24_DBELL_CLKCTL_MDM_S                  2UL
#define DBELL_CLKCTL_MDM_BM                            0x00000004UL
#define RF24_DBELL_CLKCTL_MDM_M                  0x00000004UL
// enums for bitfield CLKCTL_MDM (width: 1)UL
#define DBELL_CLKCTL_MDM_DIS                           0x0UL
#define DBELL_CLKCTL_MDM_EN                            0x1UL
// bitfield: CLKCTL_PBE
#define DBELL_CLKCTL_PBE                               1UL
#define RF24_DBELL_CLKCTL_PBE_S                  1UL
#define DBELL_CLKCTL_PBE_BM                            0x00000002UL
#define RF24_DBELL_CLKCTL_PBE_M                  0x00000002UL
// enums for bitfield CLKCTL_PBE (width: 1)UL
#define DBELL_CLKCTL_PBE_DIS                           0x0UL
#define DBELL_CLKCTL_PBE_EN                            0x1UL
// bitfield: CLKCTL_BRIDGE
#define DBELL_CLKCTL_BRIDGE                            0UL
#define RF24_DBELL_CLKCTL_BRIDGE_S               0UL
#define DBELL_CLKCTL_BRIDGE_BM                         0x00000001UL
#define RF24_DBELL_CLKCTL_BRIDGE_M               0x00000001UL
// enums for bitfield CLKCTL_BRIDGE (width: 1)UL
#define DBELL_CLKCTL_BRIDGE_DIS                        0x0UL
#define DBELL_CLKCTL_BRIDGE_EN                         0x1UL
// --------------------------------------------------------------
// DMACFG
// 
#define DBELL_DMACFG_ADR (DBELL_BASE + 0x0008UL)
static volatile unsigned long* const SP_DBELL_DMACFG = (unsigned long*) DBELL_DMACFG_ADR;
#define S_DBELL_DMACFG (*SP_DBELL_DMACFG)
#define RF24_DBELL_O_DMACFG                        8
// bitfield: DMACFG_TRIGSRC
#define DBELL_DMACFG_TRIGSRC                           1UL
#define RF24_DBELL_DMACFG_TRIGSRC_S              1UL
#define DBELL_DMACFG_TRIGSRC_BM                        0x00000006UL
#define RF24_DBELL_DMACFG_TRIGSRC_M              0x00000006UL
// enums for bitfield DMACFG_TRIGSRC (width: 2)UL
#define DBELL_DMACFG_TRIGSRC_PBEFW                     0x0UL
#define DBELL_DMACFG_TRIGSRC_MCEFW                     0x1UL
#define DBELL_DMACFG_TRIGSRC_RFEFW                     0x2UL
#define DBELL_DMACFG_TRIGSRC_FIFO                      0x3UL
// bitfield: DMACFG_EN
#define DBELL_DMACFG_EN                                0UL
#define RF24_DBELL_DMACFG_EN_S                   0UL
#define DBELL_DMACFG_EN_BM                             0x00000001UL
#define RF24_DBELL_DMACFG_EN_M                   0x00000001UL
// enums for bitfield DMACFG_EN (width: 1)UL
#define DBELL_DMACFG_EN_OFF                            0x0UL
#define DBELL_DMACFG_EN_ON                             0x1UL
// --------------------------------------------------------------
// SYSTIMOEV
// 
#define DBELL_SYSTIMOEV_ADR (DBELL_BASE + 0x000CUL)
static volatile unsigned long* const SP_DBELL_SYSTIMOEV = (unsigned long*) DBELL_SYSTIMOEV_ADR;
#define S_DBELL_SYSTIMOEV (*SP_DBELL_SYSTIMOEV)
#define RF24_DBELL_O_SYSTIMOEV                     12
// bitfield: SYSTIMOEV_SRC2
#define DBELL_SYSTIMOEV_SRC2                           8UL
#define RF24_DBELL_SYSTIMOEV_SRC2_S              8UL
#define DBELL_SYSTIMOEV_SRC2_BM                        0x00000F00UL
#define RF24_DBELL_SYSTIMOEV_SRC2_M              0x00000F00UL
// enums for bitfield SYSTIMOEV_SRC2 (width: 4)UL
#define DBELL_SYSTIMOEV_SRC2_DIS                       0x0UL
#define DBELL_SYSTIMOEV_SRC2_RFESYSTIM0                0x1UL
#define DBELL_SYSTIMOEV_SRC2_RFESYSTIM1                0x2UL
#define DBELL_SYSTIMOEV_SRC2_RFESYSTIM2                0x3UL
#define DBELL_SYSTIMOEV_SRC2_MCESYSTIM0                0x4UL
#define DBELL_SYSTIMOEV_SRC2_MCESYSTIM1                0x5UL
#define DBELL_SYSTIMOEV_SRC2_MCESYSTIM2                0x6UL
#define DBELL_SYSTIMOEV_SRC2_MDMHW0                    0x7UL
#define DBELL_SYSTIMOEV_SRC2_MDMHW1                    0x8UL
#define DBELL_SYSTIMOEV_SRC2_MDMHW2                    0x9UL
#define DBELL_SYSTIMOEV_SRC2_PBESYSTIM0                0xAUL
#define DBELL_SYSTIMOEV_SRC2_PBESYSTIM1                0xBUL
#define DBELL_SYSTIMOEV_SRC2_PBESYSTIM2                0xCUL
// bitfield: SYSTIMOEV_SRC1
#define DBELL_SYSTIMOEV_SRC1                           4UL
#define RF24_DBELL_SYSTIMOEV_SRC1_S              4UL
#define DBELL_SYSTIMOEV_SRC1_BM                        0x000000F0UL
#define RF24_DBELL_SYSTIMOEV_SRC1_M              0x000000F0UL
// enums for bitfield SYSTIMOEV_SRC1 (width: 4)UL
#define DBELL_SYSTIMOEV_SRC1_DIS                       0x0UL
#define DBELL_SYSTIMOEV_SRC1_RFESYSTIM0                0x1UL
#define DBELL_SYSTIMOEV_SRC1_RFESYSTIM1                0x2UL
#define DBELL_SYSTIMOEV_SRC1_RFESYSTIM2                0x3UL
#define DBELL_SYSTIMOEV_SRC1_MCESYSTIM0                0x4UL
#define DBELL_SYSTIMOEV_SRC1_MCESYSTIM1                0x5UL
#define DBELL_SYSTIMOEV_SRC1_MCESYSTIM2                0x6UL
#define DBELL_SYSTIMOEV_SRC1_MDMHW0                    0x7UL
#define DBELL_SYSTIMOEV_SRC1_MDMHW1                    0x8UL
#define DBELL_SYSTIMOEV_SRC1_MDMHW2                    0x9UL
#define DBELL_SYSTIMOEV_SRC1_PBESYSTIM0                0xAUL
#define DBELL_SYSTIMOEV_SRC1_PBESYSTIM1                0xBUL
#define DBELL_SYSTIMOEV_SRC1_PBESYSTIM2                0xCUL
// bitfield: SYSTIMOEV_SRC0
#define DBELL_SYSTIMOEV_SRC0                           0UL
#define RF24_DBELL_SYSTIMOEV_SRC0_S              0UL
#define DBELL_SYSTIMOEV_SRC0_BM                        0x0000000FUL
#define RF24_DBELL_SYSTIMOEV_SRC0_M              0x0000000FUL
// enums for bitfield SYSTIMOEV_SRC0 (width: 4)UL
#define DBELL_SYSTIMOEV_SRC0_DIS                       0x0UL
#define DBELL_SYSTIMOEV_SRC0_PBESYSTIM0                0xAUL
#define DBELL_SYSTIMOEV_SRC0_PBESYSTIM1                0xBUL
#define DBELL_SYSTIMOEV_SRC0_PBESYSTIM2                0xCUL
#define DBELL_SYSTIMOEV_SRC0_MCESYSTIM0                0x4UL
#define DBELL_SYSTIMOEV_SRC0_MCESYSTIM1                0x5UL
#define DBELL_SYSTIMOEV_SRC0_MCESYSTIM2                0x6UL
#define DBELL_SYSTIMOEV_SRC0_RFESYSTIM0                0x1UL
#define DBELL_SYSTIMOEV_SRC0_RFESYSTIM1                0x2UL
#define DBELL_SYSTIMOEV_SRC0_RFESYSTIM2                0x3UL
#define DBELL_SYSTIMOEV_SRC0_MDMHW0                    0x7UL
#define DBELL_SYSTIMOEV_SRC0_MDMHW1                    0x8UL
#define DBELL_SYSTIMOEV_SRC0_MDMHW2                    0x9UL
// --------------------------------------------------------------
// SYSTDMATRIG
// 
#define DBELL_SYSTDMATRIG_ADR (DBELL_BASE + 0x0010UL)
static volatile unsigned long* const SP_DBELL_SYSTDMATRIG = (unsigned long*) DBELL_SYSTDMATRIG_ADR;
#define S_DBELL_SYSTDMATRIG (*SP_DBELL_SYSTDMATRIG)
#define RF24_DBELL_O_SYSTDMATRIG                   16
// bitfield: SYSTDMATRIG_DMA
#define DBELL_SYSTDMATRIG_DMA                          3UL
#define RF24_DBELL_SYSTDMATRIG_DMA_S             3UL
#define DBELL_SYSTDMATRIG_DMA_BM                       0x00000008UL
#define RF24_DBELL_SYSTDMATRIG_DMA_M             0x00000008UL
// enums for bitfield SYSTDMATRIG_DMA (width: 1)UL
#define DBELL_SYSTDMATRIG_DMA_NOTRIG                   0x0UL
#define DBELL_SYSTDMATRIG_DMA_TRIG                     0x1UL
// bitfield: SYSTDMATRIG_SYST2
#define DBELL_SYSTDMATRIG_SYST2                        2UL
#define RF24_DBELL_SYSTDMATRIG_SYST2_S           2UL
#define DBELL_SYSTDMATRIG_SYST2_BM                     0x00000004UL
#define RF24_DBELL_SYSTDMATRIG_SYST2_M           0x00000004UL
// enums for bitfield SYSTDMATRIG_SYST2 (width: 1)UL
#define DBELL_SYSTDMATRIG_SYST2_NOTRIG                 0x0UL
#define DBELL_SYSTDMATRIG_SYST2_TRIG                   0x1UL
// bitfield: SYSTDMATRIG_SYST1
#define DBELL_SYSTDMATRIG_SYST1                        1UL
#define RF24_DBELL_SYSTDMATRIG_SYST1_S           1UL
#define DBELL_SYSTDMATRIG_SYST1_BM                     0x00000002UL
#define RF24_DBELL_SYSTDMATRIG_SYST1_M           0x00000002UL
// enums for bitfield SYSTDMATRIG_SYST1 (width: 1)UL
#define DBELL_SYSTDMATRIG_SYST1_NOTRIG                 0x0UL
#define DBELL_SYSTDMATRIG_SYST1_TRIG                   0x1UL
// bitfield: SYSTDMATRIG_SYST0
#define DBELL_SYSTDMATRIG_SYST0                        0UL
#define RF24_DBELL_SYSTDMATRIG_SYST0_S           0UL
#define DBELL_SYSTDMATRIG_SYST0_BM                     0x00000001UL
#define RF24_DBELL_SYSTDMATRIG_SYST0_M           0x00000001UL
// enums for bitfield SYSTDMATRIG_SYST0 (width: 1)UL
#define DBELL_SYSTDMATRIG_SYST0_NOTRIG                 0x0UL
#define DBELL_SYSTDMATRIG_SYST0_TRIG                   0x1UL
// --------------------------------------------------------------
// GPOSEL0
// 
#define DBELL_GPOSEL0_ADR (DBELL_BASE + 0x0014UL)
static volatile unsigned long* const SP_DBELL_GPOSEL0 = (unsigned long*) DBELL_GPOSEL0_ADR;
#define S_DBELL_GPOSEL0 (*SP_DBELL_GPOSEL0)
#define RF24_DBELL_O_GPOSEL0                       20
// bitfield: GPOSEL0_SRC3
#define DBELL_GPOSEL0_SRC3                             24UL
#define RF24_DBELL_GPOSEL0_SRC3_S                24UL
#define DBELL_GPOSEL0_SRC3_BM                          0x1F000000UL
#define RF24_DBELL_GPOSEL0_SRC3_M                0x1F000000UL
// enums for bitfield GPOSEL0_SRC3 (width: 5)UL
#define DBELL_GPOSEL0_SRC3_DIS                         0x00UL
#define DBELL_GPOSEL0_SRC3_PBEGPO0                     0x01UL
#define DBELL_GPOSEL0_SRC3_PBEGPO1                     0x02UL
#define DBELL_GPOSEL0_SRC3_PBEGPO2                     0x03UL
#define DBELL_GPOSEL0_SRC3_PBEGPO3                     0x04UL
#define DBELL_GPOSEL0_SRC3_PBEGPO4                     0x05UL
#define DBELL_GPOSEL0_SRC3_PBEGPO5                     0x06UL
#define DBELL_GPOSEL0_SRC3_PBEGPO6                     0x07UL
#define DBELL_GPOSEL0_SRC3_PBEGPO7                     0x08UL
#define DBELL_GPOSEL0_SRC3_MCEGPO0                     0x09UL
#define DBELL_GPOSEL0_SRC3_MCEGPO1                     0x0AUL
#define DBELL_GPOSEL0_SRC3_MCEGPO2                     0x0BUL
#define DBELL_GPOSEL0_SRC3_MCEGPO3                     0x0CUL
#define DBELL_GPOSEL0_SRC3_MCEGPO4                     0x0DUL
#define DBELL_GPOSEL0_SRC3_MCEGPO5                     0x0EUL
#define DBELL_GPOSEL0_SRC3_MCEGPO6                     0x0FUL
#define DBELL_GPOSEL0_SRC3_MCEGPO7                     0x10UL
#define DBELL_GPOSEL0_SRC3_RFEGPO0                     0x11UL
#define DBELL_GPOSEL0_SRC3_RFEGPO1                     0x12UL
#define DBELL_GPOSEL0_SRC3_RFEGPO2                     0x13UL
#define DBELL_GPOSEL0_SRC3_RFEGPO3                     0x14UL
#define DBELL_GPOSEL0_SRC3_RFEGPO4                     0x15UL
#define DBELL_GPOSEL0_SRC3_RFEGPO5                     0x16UL
#define DBELL_GPOSEL0_SRC3_RFEGPO6                     0x17UL
#define DBELL_GPOSEL0_SRC3_RFEGPO7                     0x18UL
#define DBELL_GPOSEL0_SRC3_RFCTRC                      0x19UL
// bitfield: GPOSEL0_SRC2
#define DBELL_GPOSEL0_SRC2                             16UL
#define RF24_DBELL_GPOSEL0_SRC2_S                16UL
#define DBELL_GPOSEL0_SRC2_BM                          0x001F0000UL
#define RF24_DBELL_GPOSEL0_SRC2_M                0x001F0000UL
// enums for bitfield GPOSEL0_SRC2 (width: 5)UL
#define DBELL_GPOSEL0_SRC2_DIS                         0x00UL
#define DBELL_GPOSEL0_SRC2_PBEGPO0                     0x01UL
#define DBELL_GPOSEL0_SRC2_PBEGPO1                     0x02UL
#define DBELL_GPOSEL0_SRC2_PBEGPO2                     0x03UL
#define DBELL_GPOSEL0_SRC2_PBEGPO3                     0x04UL
#define DBELL_GPOSEL0_SRC2_PBEGPO4                     0x05UL
#define DBELL_GPOSEL0_SRC2_PBEGPO5                     0x06UL
#define DBELL_GPOSEL0_SRC2_PBEGPO6                     0x07UL
#define DBELL_GPOSEL0_SRC2_PBEGPO7                     0x08UL
#define DBELL_GPOSEL0_SRC2_MCEGPO0                     0x09UL
#define DBELL_GPOSEL0_SRC2_MCEGPO1                     0x0AUL
#define DBELL_GPOSEL0_SRC2_MCEGPO2                     0x0BUL
#define DBELL_GPOSEL0_SRC2_MCEGPO3                     0x0CUL
#define DBELL_GPOSEL0_SRC2_MCEGPO4                     0x0DUL
#define DBELL_GPOSEL0_SRC2_MCEGPO5                     0x0EUL
#define DBELL_GPOSEL0_SRC2_MCEGPO6                     0x0FUL
#define DBELL_GPOSEL0_SRC2_MCEGPO7                     0x10UL
#define DBELL_GPOSEL0_SRC2_RFEGPO0                     0x11UL
#define DBELL_GPOSEL0_SRC2_RFEGPO1                     0x12UL
#define DBELL_GPOSEL0_SRC2_RFEGPO2                     0x13UL
#define DBELL_GPOSEL0_SRC2_RFEGPO3                     0x14UL
#define DBELL_GPOSEL0_SRC2_RFEGPO4                     0x15UL
#define DBELL_GPOSEL0_SRC2_RFEGPO5                     0x16UL
#define DBELL_GPOSEL0_SRC2_RFEGPO6                     0x17UL
#define DBELL_GPOSEL0_SRC2_RFEGPO7                     0x18UL
#define DBELL_GPOSEL0_SRC2_RFCTRC                      0x19UL
// bitfield: GPOSEL0_SRC1
#define DBELL_GPOSEL0_SRC1                             8UL
#define RF24_DBELL_GPOSEL0_SRC1_S                8UL
#define DBELL_GPOSEL0_SRC1_BM                          0x00001F00UL
#define RF24_DBELL_GPOSEL0_SRC1_M                0x00001F00UL
// enums for bitfield GPOSEL0_SRC1 (width: 5)UL
#define DBELL_GPOSEL0_SRC1_DIS                         0x00UL
#define DBELL_GPOSEL0_SRC1_PBEGPO0                     0x01UL
#define DBELL_GPOSEL0_SRC1_PBEGPO1                     0x02UL
#define DBELL_GPOSEL0_SRC1_PBEGPO2                     0x03UL
#define DBELL_GPOSEL0_SRC1_PBEGPO3                     0x04UL
#define DBELL_GPOSEL0_SRC1_PBEGPO4                     0x05UL
#define DBELL_GPOSEL0_SRC1_PBEGPO5                     0x06UL
#define DBELL_GPOSEL0_SRC1_PBEGPO6                     0x07UL
#define DBELL_GPOSEL0_SRC1_PBEGPO7                     0x08UL
#define DBELL_GPOSEL0_SRC1_MCEGPO0                     0x09UL
#define DBELL_GPOSEL0_SRC1_MCEGPO1                     0x0AUL
#define DBELL_GPOSEL0_SRC1_MCEGPO2                     0x0BUL
#define DBELL_GPOSEL0_SRC1_MCEGPO3                     0x0CUL
#define DBELL_GPOSEL0_SRC1_MCEGPO4                     0x0DUL
#define DBELL_GPOSEL0_SRC1_MCEGPO5                     0x0EUL
#define DBELL_GPOSEL0_SRC1_MCEGPO6                     0x0FUL
#define DBELL_GPOSEL0_SRC1_MCEGPO7                     0x10UL
#define DBELL_GPOSEL0_SRC1_RFEGPO0                     0x11UL
#define DBELL_GPOSEL0_SRC1_RFEGPO1                     0x12UL
#define DBELL_GPOSEL0_SRC1_RFEGPO2                     0x13UL
#define DBELL_GPOSEL0_SRC1_RFEGPO3                     0x14UL
#define DBELL_GPOSEL0_SRC1_RFEGPO4                     0x15UL
#define DBELL_GPOSEL0_SRC1_RFEGPO5                     0x16UL
#define DBELL_GPOSEL0_SRC1_RFEGPO6                     0x17UL
#define DBELL_GPOSEL0_SRC1_RFEGPO7                     0x18UL
#define DBELL_GPOSEL0_SRC1_RFCTRC                      0x19UL
// bitfield: GPOSEL0_SRC0
#define DBELL_GPOSEL0_SRC0                             0UL
#define RF24_DBELL_GPOSEL0_SRC0_S                0UL
#define DBELL_GPOSEL0_SRC0_BM                          0x0000001FUL
#define RF24_DBELL_GPOSEL0_SRC0_M                0x0000001FUL
// enums for bitfield GPOSEL0_SRC0 (width: 5)UL
#define DBELL_GPOSEL0_SRC0_DIS                         0x00UL
#define DBELL_GPOSEL0_SRC0_PBEGPO0                     0x01UL
#define DBELL_GPOSEL0_SRC0_PBEGPO1                     0x02UL
#define DBELL_GPOSEL0_SRC0_PBEGPO2                     0x03UL
#define DBELL_GPOSEL0_SRC0_PBEGPO3                     0x04UL
#define DBELL_GPOSEL0_SRC0_PBEGPO4                     0x05UL
#define DBELL_GPOSEL0_SRC0_PBEGPO5                     0x06UL
#define DBELL_GPOSEL0_SRC0_PBEGPO6                     0x07UL
#define DBELL_GPOSEL0_SRC0_PBEGPO7                     0x08UL
#define DBELL_GPOSEL0_SRC0_MCEGPO0                     0x09UL
#define DBELL_GPOSEL0_SRC0_MCEGPO1                     0x0AUL
#define DBELL_GPOSEL0_SRC0_MCEGPO2                     0x0BUL
#define DBELL_GPOSEL0_SRC0_MCEGPO3                     0x0CUL
#define DBELL_GPOSEL0_SRC0_MCEGPO4                     0x0DUL
#define DBELL_GPOSEL0_SRC0_MCEGPO5                     0x0EUL
#define DBELL_GPOSEL0_SRC0_MCEGPO6                     0x0FUL
#define DBELL_GPOSEL0_SRC0_MCEGPO7                     0x10UL
#define DBELL_GPOSEL0_SRC0_RFEGPO0                     0x11UL
#define DBELL_GPOSEL0_SRC0_RFEGPO1                     0x12UL
#define DBELL_GPOSEL0_SRC0_RFEGPO2                     0x13UL
#define DBELL_GPOSEL0_SRC0_RFEGPO3                     0x14UL
#define DBELL_GPOSEL0_SRC0_RFEGPO4                     0x15UL
#define DBELL_GPOSEL0_SRC0_RFEGPO5                     0x16UL
#define DBELL_GPOSEL0_SRC0_RFEGPO6                     0x17UL
#define DBELL_GPOSEL0_SRC0_RFEGPO7                     0x18UL
#define DBELL_GPOSEL0_SRC0_RFCTRC                      0x19UL
// --------------------------------------------------------------
// GPOSEL1
// 
#define DBELL_GPOSEL1_ADR (DBELL_BASE + 0x0018UL)
static volatile unsigned long* const SP_DBELL_GPOSEL1 = (unsigned long*) DBELL_GPOSEL1_ADR;
#define S_DBELL_GPOSEL1 (*SP_DBELL_GPOSEL1)
#define RF24_DBELL_O_GPOSEL1                       24
// bitfield: GPOSEL1_SRC7
#define DBELL_GPOSEL1_SRC7                             24UL
#define RF24_DBELL_GPOSEL1_SRC7_S                24UL
#define DBELL_GPOSEL1_SRC7_BM                          0x1F000000UL
#define RF24_DBELL_GPOSEL1_SRC7_M                0x1F000000UL
// enums for bitfield GPOSEL1_SRC7 (width: 5)UL
#define DBELL_GPOSEL1_SRC7_DIS                         0x00UL
#define DBELL_GPOSEL1_SRC7_PBEGPO0                     0x01UL
#define DBELL_GPOSEL1_SRC7_PBEGPO1                     0x02UL
#define DBELL_GPOSEL1_SRC7_PBEGPO2                     0x03UL
#define DBELL_GPOSEL1_SRC7_PBEGPO3                     0x04UL
#define DBELL_GPOSEL1_SRC7_PBEGPO4                     0x05UL
#define DBELL_GPOSEL1_SRC7_PBEGPO5                     0x06UL
#define DBELL_GPOSEL1_SRC7_PBEGPO6                     0x07UL
#define DBELL_GPOSEL1_SRC7_PBEGPO7                     0x08UL
#define DBELL_GPOSEL1_SRC7_MCEGPO0                     0x09UL
#define DBELL_GPOSEL1_SRC7_MCEGPO1                     0x0AUL
#define DBELL_GPOSEL1_SRC7_MCEGPO2                     0x0BUL
#define DBELL_GPOSEL1_SRC7_MCEGPO3                     0x0CUL
#define DBELL_GPOSEL1_SRC7_MCEGPO4                     0x0DUL
#define DBELL_GPOSEL1_SRC7_MCEGPO5                     0x0EUL
#define DBELL_GPOSEL1_SRC7_MCEGPO6                     0x0FUL
#define DBELL_GPOSEL1_SRC7_MCEGPO7                     0x10UL
#define DBELL_GPOSEL1_SRC7_RFEGPO0                     0x11UL
#define DBELL_GPOSEL1_SRC7_RFEGPO1                     0x12UL
#define DBELL_GPOSEL1_SRC7_RFEGPO2                     0x13UL
#define DBELL_GPOSEL1_SRC7_RFEGPO3                     0x14UL
#define DBELL_GPOSEL1_SRC7_RFEGPO4                     0x15UL
#define DBELL_GPOSEL1_SRC7_RFEGPO5                     0x16UL
#define DBELL_GPOSEL1_SRC7_RFEGPO6                     0x17UL
#define DBELL_GPOSEL1_SRC7_RFEGPO7                     0x18UL
#define DBELL_GPOSEL1_SRC7_RFCTRC                      0x19UL
// bitfield: GPOSEL1_SRC6
#define DBELL_GPOSEL1_SRC6                             16UL
#define RF24_DBELL_GPOSEL1_SRC6_S                16UL
#define DBELL_GPOSEL1_SRC6_BM                          0x001F0000UL
#define RF24_DBELL_GPOSEL1_SRC6_M                0x001F0000UL
// enums for bitfield GPOSEL1_SRC6 (width: 5)UL
#define DBELL_GPOSEL1_SRC6_DIS                         0x00UL
#define DBELL_GPOSEL1_SRC6_PBEGPO0                     0x01UL
#define DBELL_GPOSEL1_SRC6_PBEGPO1                     0x02UL
#define DBELL_GPOSEL1_SRC6_PBEGPO2                     0x03UL
#define DBELL_GPOSEL1_SRC6_PBEGPO3                     0x04UL
#define DBELL_GPOSEL1_SRC6_PBEGPO4                     0x05UL
#define DBELL_GPOSEL1_SRC6_PBEGPO5                     0x06UL
#define DBELL_GPOSEL1_SRC6_PBEGPO6                     0x07UL
#define DBELL_GPOSEL1_SRC6_PBEGPO7                     0x08UL
#define DBELL_GPOSEL1_SRC6_MCEGPO0                     0x09UL
#define DBELL_GPOSEL1_SRC6_MCEGPO1                     0x0AUL
#define DBELL_GPOSEL1_SRC6_MCEGPO2                     0x0BUL
#define DBELL_GPOSEL1_SRC6_MCEGPO3                     0x0CUL
#define DBELL_GPOSEL1_SRC6_MCEGPO4                     0x0DUL
#define DBELL_GPOSEL1_SRC6_MCEGPO5                     0x0EUL
#define DBELL_GPOSEL1_SRC6_MCEGPO6                     0x0FUL
#define DBELL_GPOSEL1_SRC6_MCEGPO7                     0x10UL
#define DBELL_GPOSEL1_SRC6_RFEGPO0                     0x11UL
#define DBELL_GPOSEL1_SRC6_RFEGPO1                     0x12UL
#define DBELL_GPOSEL1_SRC6_RFEGPO2                     0x13UL
#define DBELL_GPOSEL1_SRC6_RFEGPO3                     0x14UL
#define DBELL_GPOSEL1_SRC6_RFEGPO4                     0x15UL
#define DBELL_GPOSEL1_SRC6_RFEGPO5                     0x16UL
#define DBELL_GPOSEL1_SRC6_RFEGPO6                     0x17UL
#define DBELL_GPOSEL1_SRC6_RFEGPO7                     0x18UL
#define DBELL_GPOSEL1_SRC6_RFCTRC                      0x19UL
// bitfield: GPOSEL1_SRC5
#define DBELL_GPOSEL1_SRC5                             8UL
#define RF24_DBELL_GPOSEL1_SRC5_S                8UL
#define DBELL_GPOSEL1_SRC5_BM                          0x00001F00UL
#define RF24_DBELL_GPOSEL1_SRC5_M                0x00001F00UL
// enums for bitfield GPOSEL1_SRC5 (width: 5)UL
#define DBELL_GPOSEL1_SRC5_DIS                         0x00UL
#define DBELL_GPOSEL1_SRC5_PBEGPO0                     0x01UL
#define DBELL_GPOSEL1_SRC5_PBEGPO1                     0x02UL
#define DBELL_GPOSEL1_SRC5_PBEGPO2                     0x03UL
#define DBELL_GPOSEL1_SRC5_PBEGPO3                     0x04UL
#define DBELL_GPOSEL1_SRC5_PBEGPO4                     0x05UL
#define DBELL_GPOSEL1_SRC5_PBEGPO5                     0x06UL
#define DBELL_GPOSEL1_SRC5_PBEGPO6                     0x07UL
#define DBELL_GPOSEL1_SRC5_PBEGPO7                     0x08UL
#define DBELL_GPOSEL1_SRC5_MCEGPO0                     0x09UL
#define DBELL_GPOSEL1_SRC5_MCEGPO1                     0x0AUL
#define DBELL_GPOSEL1_SRC5_MCEGPO2                     0x0BUL
#define DBELL_GPOSEL1_SRC5_MCEGPO3                     0x0CUL
#define DBELL_GPOSEL1_SRC5_MCEGPO4                     0x0DUL
#define DBELL_GPOSEL1_SRC5_MCEGPO5                     0x0EUL
#define DBELL_GPOSEL1_SRC5_MCEGPO6                     0x0FUL
#define DBELL_GPOSEL1_SRC5_MCEGPO7                     0x10UL
#define DBELL_GPOSEL1_SRC5_RFEGPO0                     0x11UL
#define DBELL_GPOSEL1_SRC5_RFEGPO1                     0x12UL
#define DBELL_GPOSEL1_SRC5_RFEGPO2                     0x13UL
#define DBELL_GPOSEL1_SRC5_RFEGPO3                     0x14UL
#define DBELL_GPOSEL1_SRC5_RFEGPO4                     0x15UL
#define DBELL_GPOSEL1_SRC5_RFEGPO5                     0x16UL
#define DBELL_GPOSEL1_SRC5_RFEGPO6                     0x17UL
#define DBELL_GPOSEL1_SRC5_RFEGPO7                     0x18UL
#define DBELL_GPOSEL1_SRC5_RFCTRC                      0x19UL
// bitfield: GPOSEL1_SRC4
#define DBELL_GPOSEL1_SRC4                             0UL
#define RF24_DBELL_GPOSEL1_SRC4_S                0UL
#define DBELL_GPOSEL1_SRC4_BM                          0x0000001FUL
#define RF24_DBELL_GPOSEL1_SRC4_M                0x0000001FUL
// enums for bitfield GPOSEL1_SRC4 (width: 5)UL
#define DBELL_GPOSEL1_SRC4_DIS                         0x00UL
#define DBELL_GPOSEL1_SRC4_PBEGPO0                     0x01UL
#define DBELL_GPOSEL1_SRC4_PBEGPO1                     0x02UL
#define DBELL_GPOSEL1_SRC4_PBEGPO2                     0x03UL
#define DBELL_GPOSEL1_SRC4_PBEGPO3                     0x04UL
#define DBELL_GPOSEL1_SRC4_PBEGPO4                     0x05UL
#define DBELL_GPOSEL1_SRC4_PBEGPO5                     0x06UL
#define DBELL_GPOSEL1_SRC4_PBEGPO6                     0x07UL
#define DBELL_GPOSEL1_SRC4_PBEGPO7                     0x08UL
#define DBELL_GPOSEL1_SRC4_MCEGPO0                     0x09UL
#define DBELL_GPOSEL1_SRC4_MCEGPO1                     0x0AUL
#define DBELL_GPOSEL1_SRC4_MCEGPO2                     0x0BUL
#define DBELL_GPOSEL1_SRC4_MCEGPO3                     0x0CUL
#define DBELL_GPOSEL1_SRC4_MCEGPO4                     0x0DUL
#define DBELL_GPOSEL1_SRC4_MCEGPO5                     0x0EUL
#define DBELL_GPOSEL1_SRC4_MCEGPO6                     0x0FUL
#define DBELL_GPOSEL1_SRC4_MCEGPO7                     0x10UL
#define DBELL_GPOSEL1_SRC4_RFEGPO0                     0x11UL
#define DBELL_GPOSEL1_SRC4_RFEGPO1                     0x12UL
#define DBELL_GPOSEL1_SRC4_RFEGPO2                     0x13UL
#define DBELL_GPOSEL1_SRC4_RFEGPO3                     0x14UL
#define DBELL_GPOSEL1_SRC4_RFEGPO4                     0x15UL
#define DBELL_GPOSEL1_SRC4_RFEGPO5                     0x16UL
#define DBELL_GPOSEL1_SRC4_RFEGPO6                     0x17UL
#define DBELL_GPOSEL1_SRC4_RFEGPO7                     0x18UL
#define DBELL_GPOSEL1_SRC4_RFCTRC                      0x19UL
// --------------------------------------------------------------
// IMASK0
// 
#define DBELL_IMASK0_ADR (DBELL_BASE + 0x0044UL)
static volatile unsigned long* const SP_DBELL_IMASK0 = (unsigned long*) DBELL_IMASK0_ADR;
#define S_DBELL_IMASK0 (*SP_DBELL_IMASK0)
#define RF24_DBELL_O_IMASK0                        68
// bitfield: IMASK0_SYSTIM2
#define DBELL_IMASK0_SYSTIM2                           31UL
#define RF24_DBELL_IMASK0_SYSTIM2_S              31UL
#define DBELL_IMASK0_SYSTIM2_BM                        0x80000000UL
#define RF24_DBELL_IMASK0_SYSTIM2_M              0x80000000UL
// enums for bitfield IMASK0_SYSTIM2 (width: 1)UL
#define DBELL_IMASK0_SYSTIM2_DIS                       0x0UL
#define DBELL_IMASK0_SYSTIM2_EN                        0x1UL
// bitfield: IMASK0_SYSTIM1
#define DBELL_IMASK0_SYSTIM1                           30UL
#define RF24_DBELL_IMASK0_SYSTIM1_S              30UL
#define DBELL_IMASK0_SYSTIM1_BM                        0x40000000UL
#define RF24_DBELL_IMASK0_SYSTIM1_M              0x40000000UL
// enums for bitfield IMASK0_SYSTIM1 (width: 1)UL
#define DBELL_IMASK0_SYSTIM1_DIS                       0x0UL
#define DBELL_IMASK0_SYSTIM1_EN                        0x1UL
// bitfield: IMASK0_SYSTIM0
#define DBELL_IMASK0_SYSTIM0                           29UL
#define RF24_DBELL_IMASK0_SYSTIM0_S              29UL
#define DBELL_IMASK0_SYSTIM0_BM                        0x20000000UL
#define RF24_DBELL_IMASK0_SYSTIM0_M              0x20000000UL
// enums for bitfield IMASK0_SYSTIM0 (width: 1)UL
#define DBELL_IMASK0_SYSTIM0_DIS                       0x0UL
#define DBELL_IMASK0_SYSTIM0_EN                        0x1UL
// bitfield: IMASK0_MDMDONE
#define DBELL_IMASK0_MDMDONE                           28UL
#define RF24_DBELL_IMASK0_MDMDONE_S              28UL
#define DBELL_IMASK0_MDMDONE_BM                        0x10000000UL
#define RF24_DBELL_IMASK0_MDMDONE_M              0x10000000UL
// enums for bitfield IMASK0_MDMDONE (width: 1)UL
#define DBELL_IMASK0_MDMDONE_DIS                       0x0UL
#define DBELL_IMASK0_MDMDONE_EN                        0x1UL
// bitfield: IMASK0_MDMIN
#define DBELL_IMASK0_MDMIN                             27UL
#define RF24_DBELL_IMASK0_MDMIN_S                27UL
#define DBELL_IMASK0_MDMIN_BM                          0x08000000UL
#define RF24_DBELL_IMASK0_MDMIN_M                0x08000000UL
// enums for bitfield IMASK0_MDMIN (width: 1)UL
#define DBELL_IMASK0_MDMIN_DIS                         0x0UL
#define DBELL_IMASK0_MDMIN_EN                          0x1UL
// bitfield: IMASK0_MDMOUT
#define DBELL_IMASK0_MDMOUT                            26UL
#define RF24_DBELL_IMASK0_MDMOUT_S               26UL
#define DBELL_IMASK0_MDMOUT_BM                         0x04000000UL
#define RF24_DBELL_IMASK0_MDMOUT_M               0x04000000UL
// enums for bitfield IMASK0_MDMOUT (width: 1)UL
#define DBELL_IMASK0_MDMOUT_DIS                        0x0UL
#define DBELL_IMASK0_MDMOUT_EN                         0x1UL
// bitfield: IMASK0_MDMSOFT2
#define DBELL_IMASK0_MDMSOFT2                          25UL
#define RF24_DBELL_IMASK0_MDMSOFT2_S             25UL
#define DBELL_IMASK0_MDMSOFT2_BM                       0x02000000UL
#define RF24_DBELL_IMASK0_MDMSOFT2_M             0x02000000UL
// enums for bitfield IMASK0_MDMSOFT2 (width: 1)UL
#define DBELL_IMASK0_MDMSOFT2_DIS                      0x0UL
#define DBELL_IMASK0_MDMSOFT2_EN                       0x1UL
// bitfield: IMASK0_MDMSOFT1
#define DBELL_IMASK0_MDMSOFT1                          24UL
#define RF24_DBELL_IMASK0_MDMSOFT1_S             24UL
#define DBELL_IMASK0_MDMSOFT1_BM                       0x01000000UL
#define RF24_DBELL_IMASK0_MDMSOFT1_M             0x01000000UL
// enums for bitfield IMASK0_MDMSOFT1 (width: 1)UL
#define DBELL_IMASK0_MDMSOFT1_DIS                      0x0UL
#define DBELL_IMASK0_MDMSOFT1_EN                       0x1UL
// bitfield: IMASK0_MDMSOFT0
#define DBELL_IMASK0_MDMSOFT0                          23UL
#define RF24_DBELL_IMASK0_MDMSOFT0_S             23UL
#define DBELL_IMASK0_MDMSOFT0_BM                       0x00800000UL
#define RF24_DBELL_IMASK0_MDMSOFT0_M             0x00800000UL
// enums for bitfield IMASK0_MDMSOFT0 (width: 1)UL
#define DBELL_IMASK0_MDMSOFT0_DIS                      0x0UL
#define DBELL_IMASK0_MDMSOFT0_EN                       0x1UL
// bitfield: IMASK0_RFEDONE
#define DBELL_IMASK0_RFEDONE                           22UL
#define RF24_DBELL_IMASK0_RFEDONE_S              22UL
#define DBELL_IMASK0_RFEDONE_BM                        0x00400000UL
#define RF24_DBELL_IMASK0_RFEDONE_M              0x00400000UL
// enums for bitfield IMASK0_RFEDONE (width: 1)UL
#define DBELL_IMASK0_RFEDONE_DIS                       0x0UL
#define DBELL_IMASK0_RFEDONE_EN                        0x1UL
// bitfield: IMASK0_RFESOFT1
#define DBELL_IMASK0_RFESOFT1                          21UL
#define RF24_DBELL_IMASK0_RFESOFT1_S             21UL
#define DBELL_IMASK0_RFESOFT1_BM                       0x00200000UL
#define RF24_DBELL_IMASK0_RFESOFT1_M             0x00200000UL
// enums for bitfield IMASK0_RFESOFT1 (width: 1)UL
#define DBELL_IMASK0_RFESOFT1_DIS                      0x0UL
#define DBELL_IMASK0_RFESOFT1_EN                       0x1UL
// bitfield: IMASK0_RFESOFT0
#define DBELL_IMASK0_RFESOFT0                          20UL
#define RF24_DBELL_IMASK0_RFESOFT0_S             20UL
#define DBELL_IMASK0_RFESOFT0_BM                       0x00100000UL
#define RF24_DBELL_IMASK0_RFESOFT0_M             0x00100000UL
// enums for bitfield IMASK0_RFESOFT0 (width: 1)UL
#define DBELL_IMASK0_RFESOFT0_DIS                      0x0UL
#define DBELL_IMASK0_RFESOFT0_EN                       0x1UL
// bitfield: IMASK0_LOCK
#define DBELL_IMASK0_LOCK                              19UL
#define RF24_DBELL_IMASK0_LOCK_S                 19UL
#define DBELL_IMASK0_LOCK_BM                           0x00080000UL
#define RF24_DBELL_IMASK0_LOCK_M                 0x00080000UL
// enums for bitfield IMASK0_LOCK (width: 1)UL
#define DBELL_IMASK0_LOCK_DIS                          0x0UL
#define DBELL_IMASK0_LOCK_EN                           0x1UL
// bitfield: IMASK0_LOL
#define DBELL_IMASK0_LOL                               18UL
#define RF24_DBELL_IMASK0_LOL_S                  18UL
#define DBELL_IMASK0_LOL_BM                            0x00040000UL
#define RF24_DBELL_IMASK0_LOL_M                  0x00040000UL
// enums for bitfield IMASK0_LOL (width: 1)UL
#define DBELL_IMASK0_LOL_DIS                           0x0UL
#define DBELL_IMASK0_LOL_EN                            0x1UL
// bitfield: IMASK0_TXFIFO
#define DBELL_IMASK0_TXFIFO                            17UL
#define RF24_DBELL_IMASK0_TXFIFO_S               17UL
#define DBELL_IMASK0_TXFIFO_BM                         0x00020000UL
#define RF24_DBELL_IMASK0_TXFIFO_M               0x00020000UL
// enums for bitfield IMASK0_TXFIFO (width: 1)UL
#define DBELL_IMASK0_TXFIFO_DIS                        0x0UL
#define DBELL_IMASK0_TXFIFO_EN                         0x1UL
// bitfield: IMASK0_RXFIFO
#define DBELL_IMASK0_RXFIFO                            16UL
#define RF24_DBELL_IMASK0_RXFIFO_S               16UL
#define DBELL_IMASK0_RXFIFO_BM                         0x00010000UL
#define RF24_DBELL_IMASK0_RXFIFO_M               0x00010000UL
// enums for bitfield IMASK0_RXFIFO (width: 1)UL
#define DBELL_IMASK0_RXFIFO_DIS                        0x0UL
#define DBELL_IMASK0_RXFIFO_EN                         0x1UL
// bitfield: IMASK0_PBE15
#define DBELL_IMASK0_PBE15                             15UL
#define RF24_DBELL_IMASK0_PBE15_S                15UL
#define DBELL_IMASK0_PBE15_BM                          0x00008000UL
#define RF24_DBELL_IMASK0_PBE15_M                0x00008000UL
// enums for bitfield IMASK0_PBE15 (width: 1)UL
#define DBELL_IMASK0_PBE15_DIS                         0x0UL
#define DBELL_IMASK0_PBE15_EN                          0x1UL
// bitfield: IMASK0_PBE14
#define DBELL_IMASK0_PBE14                             14UL
#define RF24_DBELL_IMASK0_PBE14_S                14UL
#define DBELL_IMASK0_PBE14_BM                          0x00004000UL
#define RF24_DBELL_IMASK0_PBE14_M                0x00004000UL
// enums for bitfield IMASK0_PBE14 (width: 1)UL
#define DBELL_IMASK0_PBE14_DIS                         0x0UL
#define DBELL_IMASK0_PBE14_EN                          0x1UL
// bitfield: IMASK0_PBE13
#define DBELL_IMASK0_PBE13                             13UL
#define RF24_DBELL_IMASK0_PBE13_S                13UL
#define DBELL_IMASK0_PBE13_BM                          0x00002000UL
#define RF24_DBELL_IMASK0_PBE13_M                0x00002000UL
// enums for bitfield IMASK0_PBE13 (width: 1)UL
#define DBELL_IMASK0_PBE13_DIS                         0x0UL
#define DBELL_IMASK0_PBE13_EN                          0x1UL
// bitfield: IMASK0_PBE12
#define DBELL_IMASK0_PBE12                             12UL
#define RF24_DBELL_IMASK0_PBE12_S                12UL
#define DBELL_IMASK0_PBE12_BM                          0x00001000UL
#define RF24_DBELL_IMASK0_PBE12_M                0x00001000UL
// enums for bitfield IMASK0_PBE12 (width: 1)UL
#define DBELL_IMASK0_PBE12_DIS                         0x0UL
#define DBELL_IMASK0_PBE12_EN                          0x1UL
// bitfield: IMASK0_PBE11
#define DBELL_IMASK0_PBE11                             11UL
#define RF24_DBELL_IMASK0_PBE11_S                11UL
#define DBELL_IMASK0_PBE11_BM                          0x00000800UL
#define RF24_DBELL_IMASK0_PBE11_M                0x00000800UL
// enums for bitfield IMASK0_PBE11 (width: 1)UL
#define DBELL_IMASK0_PBE11_DIS                         0x0UL
#define DBELL_IMASK0_PBE11_EN                          0x1UL
// bitfield: IMASK0_PBE10
#define DBELL_IMASK0_PBE10                             10UL
#define RF24_DBELL_IMASK0_PBE10_S                10UL
#define DBELL_IMASK0_PBE10_BM                          0x00000400UL
#define RF24_DBELL_IMASK0_PBE10_M                0x00000400UL
// enums for bitfield IMASK0_PBE10 (width: 1)UL
#define DBELL_IMASK0_PBE10_DIS                         0x0UL
#define DBELL_IMASK0_PBE10_EN                          0x1UL
// bitfield: IMASK0_PBE8
#define DBELL_IMASK0_PBE8                              8UL
#define RF24_DBELL_IMASK0_PBE8_S                 8UL
#define DBELL_IMASK0_PBE8_BM                           0x00000100UL
#define RF24_DBELL_IMASK0_PBE8_M                 0x00000100UL
// enums for bitfield IMASK0_PBE8 (width: 1)UL
#define DBELL_IMASK0_PBE8_DIS                          0x0UL
#define DBELL_IMASK0_PBE8_EN                           0x1UL
// bitfield: IMASK0_PBE7
#define DBELL_IMASK0_PBE7                              7UL
#define RF24_DBELL_IMASK0_PBE7_S                 7UL
#define DBELL_IMASK0_PBE7_BM                           0x00000080UL
#define RF24_DBELL_IMASK0_PBE7_M                 0x00000080UL
// enums for bitfield IMASK0_PBE7 (width: 1)UL
#define DBELL_IMASK0_PBE7_DIS                          0x0UL
#define DBELL_IMASK0_PBE7_EN                           0x1UL
// bitfield: IMASK0_PBE6
#define DBELL_IMASK0_PBE6                              6UL
#define RF24_DBELL_IMASK0_PBE6_S                 6UL
#define DBELL_IMASK0_PBE6_BM                           0x00000040UL
#define RF24_DBELL_IMASK0_PBE6_M                 0x00000040UL
// enums for bitfield IMASK0_PBE6 (width: 1)UL
#define DBELL_IMASK0_PBE6_DIS                          0x0UL
#define DBELL_IMASK0_PBE6_EN                           0x1UL
// bitfield: IMASK0_PBE5
#define DBELL_IMASK0_PBE5                              5UL
#define RF24_DBELL_IMASK0_PBE5_S                 5UL
#define DBELL_IMASK0_PBE5_BM                           0x00000020UL
#define RF24_DBELL_IMASK0_PBE5_M                 0x00000020UL
// enums for bitfield IMASK0_PBE5 (width: 1)UL
#define DBELL_IMASK0_PBE5_DIS                          0x0UL
#define DBELL_IMASK0_PBE5_EN                           0x1UL
// bitfield: IMASK0_PBE4
#define DBELL_IMASK0_PBE4                              4UL
#define RF24_DBELL_IMASK0_PBE4_S                 4UL
#define DBELL_IMASK0_PBE4_BM                           0x00000010UL
#define RF24_DBELL_IMASK0_PBE4_M                 0x00000010UL
// enums for bitfield IMASK0_PBE4 (width: 1)UL
#define DBELL_IMASK0_PBE4_DIS                          0x0UL
#define DBELL_IMASK0_PBE4_EN                           0x1UL
// bitfield: IMASK0_PBE3
#define DBELL_IMASK0_PBE3                              3UL
#define RF24_DBELL_IMASK0_PBE3_S                 3UL
#define DBELL_IMASK0_PBE3_BM                           0x00000008UL
#define RF24_DBELL_IMASK0_PBE3_M                 0x00000008UL
// enums for bitfield IMASK0_PBE3 (width: 1)UL
#define DBELL_IMASK0_PBE3_DIS                          0x0UL
#define DBELL_IMASK0_PBE3_EN                           0x1UL
// bitfield: IMASK0_PBE2
#define DBELL_IMASK0_PBE2                              2UL
#define RF24_DBELL_IMASK0_PBE2_S                 2UL
#define DBELL_IMASK0_PBE2_BM                           0x00000004UL
#define RF24_DBELL_IMASK0_PBE2_M                 0x00000004UL
// enums for bitfield IMASK0_PBE2 (width: 1)UL
#define DBELL_IMASK0_PBE2_DIS                          0x0UL
#define DBELL_IMASK0_PBE2_EN                           0x1UL
// bitfield: IMASK0_PBE1
#define DBELL_IMASK0_PBE1                              1UL
#define RF24_DBELL_IMASK0_PBE1_S                 1UL
#define DBELL_IMASK0_PBE1_BM                           0x00000002UL
#define RF24_DBELL_IMASK0_PBE1_M                 0x00000002UL
// enums for bitfield IMASK0_PBE1 (width: 1)UL
#define DBELL_IMASK0_PBE1_DIS                          0x0UL
#define DBELL_IMASK0_PBE1_EN                           0x1UL
// bitfield: IMASK0_PBE0
#define DBELL_IMASK0_PBE0                              0UL
#define RF24_DBELL_IMASK0_PBE0_S                 0UL
#define DBELL_IMASK0_PBE0_BM                           0x00000001UL
#define RF24_DBELL_IMASK0_PBE0_M                 0x00000001UL
// enums for bitfield IMASK0_PBE0 (width: 1)UL
#define DBELL_IMASK0_PBE0_EN                           0x1UL
#define DBELL_IMASK0_PBE0_DIS                          0x0UL
// --------------------------------------------------------------
// RIS0
// 
#define DBELL_RIS0_ADR (DBELL_BASE + 0x0048UL)
static volatile unsigned long* const SP_DBELL_RIS0 = (unsigned long*) DBELL_RIS0_ADR;
#define S_DBELL_RIS0 (*SP_DBELL_RIS0)
#define RF24_DBELL_O_RIS0                          72
// bitfield: RIS0_SYSTIM2
#define DBELL_RIS0_SYSTIM2                             31UL
#define RF24_DBELL_RIS0_SYSTIM2_S                31UL
#define DBELL_RIS0_SYSTIM2_BM                          0x80000000UL
#define RF24_DBELL_RIS0_SYSTIM2_M                0x80000000UL
// enums for bitfield RIS0_SYSTIM2 (width: 1)UL
#define DBELL_RIS0_SYSTIM2_CLR                         0x0UL
#define DBELL_RIS0_SYSTIM2_SET                         0x1UL
// bitfield: RIS0_SYSTIM1
#define DBELL_RIS0_SYSTIM1                             30UL
#define RF24_DBELL_RIS0_SYSTIM1_S                30UL
#define DBELL_RIS0_SYSTIM1_BM                          0x40000000UL
#define RF24_DBELL_RIS0_SYSTIM1_M                0x40000000UL
// enums for bitfield RIS0_SYSTIM1 (width: 1)UL
#define DBELL_RIS0_SYSTIM1_CLR                         0x0UL
#define DBELL_RIS0_SYSTIM1_SET                         0x1UL
// bitfield: RIS0_SYSTIM0
#define DBELL_RIS0_SYSTIM0                             29UL
#define RF24_DBELL_RIS0_SYSTIM0_S                29UL
#define DBELL_RIS0_SYSTIM0_BM                          0x20000000UL
#define RF24_DBELL_RIS0_SYSTIM0_M                0x20000000UL
// enums for bitfield RIS0_SYSTIM0 (width: 1)UL
#define DBELL_RIS0_SYSTIM0_CLR                         0x0UL
#define DBELL_RIS0_SYSTIM0_SET                         0x1UL
// bitfield: RIS0_MDMDONE
#define DBELL_RIS0_MDMDONE                             28UL
#define RF24_DBELL_RIS0_MDMDONE_S                28UL
#define DBELL_RIS0_MDMDONE_BM                          0x10000000UL
#define RF24_DBELL_RIS0_MDMDONE_M                0x10000000UL
// enums for bitfield RIS0_MDMDONE (width: 1)UL
#define DBELL_RIS0_MDMDONE_CLR                         0x0UL
#define DBELL_RIS0_MDMDONE_SET                         0x1UL
// bitfield: RIS0_MDMIN
#define DBELL_RIS0_MDMIN                               27UL
#define RF24_DBELL_RIS0_MDMIN_S                  27UL
#define DBELL_RIS0_MDMIN_BM                            0x08000000UL
#define RF24_DBELL_RIS0_MDMIN_M                  0x08000000UL
// enums for bitfield RIS0_MDMIN (width: 1)UL
#define DBELL_RIS0_MDMIN_CLR                           0x0UL
#define DBELL_RIS0_MDMIN_SET                           0x1UL
// bitfield: RIS0_MDMOUT
#define DBELL_RIS0_MDMOUT                              26UL
#define RF24_DBELL_RIS0_MDMOUT_S                 26UL
#define DBELL_RIS0_MDMOUT_BM                           0x04000000UL
#define RF24_DBELL_RIS0_MDMOUT_M                 0x04000000UL
// enums for bitfield RIS0_MDMOUT (width: 1)UL
#define DBELL_RIS0_MDMOUT_CLR                          0x0UL
#define DBELL_RIS0_MDMOUT_SET                          0x1UL
// bitfield: RIS0_MDMSOFT2
#define DBELL_RIS0_MDMSOFT2                            25UL
#define RF24_DBELL_RIS0_MDMSOFT2_S               25UL
#define DBELL_RIS0_MDMSOFT2_BM                         0x02000000UL
#define RF24_DBELL_RIS0_MDMSOFT2_M               0x02000000UL
// enums for bitfield RIS0_MDMSOFT2 (width: 1)UL
#define DBELL_RIS0_MDMSOFT2_CLR                        0x0UL
#define DBELL_RIS0_MDMSOFT2_SET                        0x1UL
// bitfield: RIS0_MDMSOFT1
#define DBELL_RIS0_MDMSOFT1                            24UL
#define RF24_DBELL_RIS0_MDMSOFT1_S               24UL
#define DBELL_RIS0_MDMSOFT1_BM                         0x01000000UL
#define RF24_DBELL_RIS0_MDMSOFT1_M               0x01000000UL
// enums for bitfield RIS0_MDMSOFT1 (width: 1)UL
#define DBELL_RIS0_MDMSOFT1_CLR                        0x0UL
#define DBELL_RIS0_MDMSOFT1_SET                        0x1UL
// bitfield: RIS0_MDMSOFT0
#define DBELL_RIS0_MDMSOFT0                            23UL
#define RF24_DBELL_RIS0_MDMSOFT0_S               23UL
#define DBELL_RIS0_MDMSOFT0_BM                         0x00800000UL
#define RF24_DBELL_RIS0_MDMSOFT0_M               0x00800000UL
// enums for bitfield RIS0_MDMSOFT0 (width: 1)UL
#define DBELL_RIS0_MDMSOFT0_CLR                        0x0UL
#define DBELL_RIS0_MDMSOFT0_SET                        0x1UL
// bitfield: RIS0_RFEDONE
#define DBELL_RIS0_RFEDONE                             22UL
#define RF24_DBELL_RIS0_RFEDONE_S                22UL
#define DBELL_RIS0_RFEDONE_BM                          0x00400000UL
#define RF24_DBELL_RIS0_RFEDONE_M                0x00400000UL
// enums for bitfield RIS0_RFEDONE (width: 1)UL
#define DBELL_RIS0_RFEDONE_CLR                         0x0UL
#define DBELL_RIS0_RFEDONE_SET                         0x1UL
// bitfield: RIS0_RFESOFT1
#define DBELL_RIS0_RFESOFT1                            21UL
#define RF24_DBELL_RIS0_RFESOFT1_S               21UL
#define DBELL_RIS0_RFESOFT1_BM                         0x00200000UL
#define RF24_DBELL_RIS0_RFESOFT1_M               0x00200000UL
// enums for bitfield RIS0_RFESOFT1 (width: 1)UL
#define DBELL_RIS0_RFESOFT1_CLR                        0x0UL
#define DBELL_RIS0_RFESOFT1_SET                        0x1UL
// bitfield: RIS0_RFESOFT0
#define DBELL_RIS0_RFESOFT0                            20UL
#define RF24_DBELL_RIS0_RFESOFT0_S               20UL
#define DBELL_RIS0_RFESOFT0_BM                         0x00100000UL
#define RF24_DBELL_RIS0_RFESOFT0_M               0x00100000UL
// enums for bitfield RIS0_RFESOFT0 (width: 1)UL
#define DBELL_RIS0_RFESOFT0_CLR                        0x0UL
#define DBELL_RIS0_RFESOFT0_SET                        0x1UL
// bitfield: RIS0_LOCK
#define DBELL_RIS0_LOCK                                19UL
#define RF24_DBELL_RIS0_LOCK_S                   19UL
#define DBELL_RIS0_LOCK_BM                             0x00080000UL
#define RF24_DBELL_RIS0_LOCK_M                   0x00080000UL
// enums for bitfield RIS0_LOCK (width: 1)UL
#define DBELL_RIS0_LOCK_CLR                            0x0UL
#define DBELL_RIS0_LOCK_SET                            0x1UL
// bitfield: RIS0_LOL
#define DBELL_RIS0_LOL                                 18UL
#define RF24_DBELL_RIS0_LOL_S                    18UL
#define DBELL_RIS0_LOL_BM                              0x00040000UL
#define RF24_DBELL_RIS0_LOL_M                    0x00040000UL
// enums for bitfield RIS0_LOL (width: 1)UL
#define DBELL_RIS0_LOL_CLR                             0x0UL
#define DBELL_RIS0_LOL_SET                             0x1UL
// bitfield: RIS0_TXFIFO
#define DBELL_RIS0_TXFIFO                              17UL
#define RF24_DBELL_RIS0_TXFIFO_S                 17UL
#define DBELL_RIS0_TXFIFO_BM                           0x00020000UL
#define RF24_DBELL_RIS0_TXFIFO_M                 0x00020000UL
// enums for bitfield RIS0_TXFIFO (width: 1)UL
#define DBELL_RIS0_TXFIFO_CLR                          0x0UL
#define DBELL_RIS0_TXFIFO_SET                          0x1UL
// bitfield: RIS0_RXFIFO
#define DBELL_RIS0_RXFIFO                              16UL
#define RF24_DBELL_RIS0_RXFIFO_S                 16UL
#define DBELL_RIS0_RXFIFO_BM                           0x00010000UL
#define RF24_DBELL_RIS0_RXFIFO_M                 0x00010000UL
// enums for bitfield RIS0_RXFIFO (width: 1)UL
#define DBELL_RIS0_RXFIFO_CLR                          0x0UL
#define DBELL_RIS0_RXFIFO_SET                          0x1UL
// bitfield: RIS0_PBE15
#define DBELL_RIS0_PBE15                               15UL
#define RF24_DBELL_RIS0_PBE15_S                  15UL
#define DBELL_RIS0_PBE15_BM                            0x00008000UL
#define RF24_DBELL_RIS0_PBE15_M                  0x00008000UL
// enums for bitfield RIS0_PBE15 (width: 1)UL
#define DBELL_RIS0_PBE15_CLR                           0x0UL
#define DBELL_RIS0_PBE15_SET                           0x1UL
// bitfield: RIS0_PBE14
#define DBELL_RIS0_PBE14                               14UL
#define RF24_DBELL_RIS0_PBE14_S                  14UL
#define DBELL_RIS0_PBE14_BM                            0x00004000UL
#define RF24_DBELL_RIS0_PBE14_M                  0x00004000UL
// enums for bitfield RIS0_PBE14 (width: 1)UL
#define DBELL_RIS0_PBE14_CLR                           0x0UL
#define DBELL_RIS0_PBE14_SET                           0x1UL
// bitfield: RIS0_PBE13
#define DBELL_RIS0_PBE13                               13UL
#define RF24_DBELL_RIS0_PBE13_S                  13UL
#define DBELL_RIS0_PBE13_BM                            0x00002000UL
#define RF24_DBELL_RIS0_PBE13_M                  0x00002000UL
// enums for bitfield RIS0_PBE13 (width: 1)UL
#define DBELL_RIS0_PBE13_CLR                           0x0UL
#define DBELL_RIS0_PBE13_SET                           0x1UL
// bitfield: RIS0_PBE12
#define DBELL_RIS0_PBE12                               12UL
#define RF24_DBELL_RIS0_PBE12_S                  12UL
#define DBELL_RIS0_PBE12_BM                            0x00001000UL
#define RF24_DBELL_RIS0_PBE12_M                  0x00001000UL
// enums for bitfield RIS0_PBE12 (width: 1)UL
#define DBELL_RIS0_PBE12_CLR                           0x0UL
#define DBELL_RIS0_PBE12_SET                           0x1UL
// bitfield: RIS0_PBE11
#define DBELL_RIS0_PBE11                               11UL
#define RF24_DBELL_RIS0_PBE11_S                  11UL
#define DBELL_RIS0_PBE11_BM                            0x00000800UL
#define RF24_DBELL_RIS0_PBE11_M                  0x00000800UL
// enums for bitfield RIS0_PBE11 (width: 1)UL
#define DBELL_RIS0_PBE11_CLR                           0x0UL
#define DBELL_RIS0_PBE11_SET                           0x1UL
// bitfield: RIS0_PBE10
#define DBELL_RIS0_PBE10                               10UL
#define RF24_DBELL_RIS0_PBE10_S                  10UL
#define DBELL_RIS0_PBE10_BM                            0x00000400UL
#define RF24_DBELL_RIS0_PBE10_M                  0x00000400UL
// enums for bitfield RIS0_PBE10 (width: 1)UL
#define DBELL_RIS0_PBE10_CLR                           0x0UL
#define DBELL_RIS0_PBE10_SET                           0x1UL
// bitfield: RIS0_PBE9
#define DBELL_RIS0_PBE9                                9UL
#define RF24_DBELL_RIS0_PBE9_S                   9UL
#define DBELL_RIS0_PBE9_BM                             0x00000200UL
#define RF24_DBELL_RIS0_PBE9_M                   0x00000200UL
// enums for bitfield RIS0_PBE9 (width: 1)UL
#define DBELL_RIS0_PBE9_CLR                            0x0UL
#define DBELL_RIS0_PBE9_SET                            0x1UL
// bitfield: RIS0_PBE8
#define DBELL_RIS0_PBE8                                8UL
#define RF24_DBELL_RIS0_PBE8_S                   8UL
#define DBELL_RIS0_PBE8_BM                             0x00000100UL
#define RF24_DBELL_RIS0_PBE8_M                   0x00000100UL
// enums for bitfield RIS0_PBE8 (width: 1)UL
#define DBELL_RIS0_PBE8_CLR                            0x0UL
#define DBELL_RIS0_PBE8_SET                            0x1UL
// bitfield: RIS0_PBE7
#define DBELL_RIS0_PBE7                                7UL
#define RF24_DBELL_RIS0_PBE7_S                   7UL
#define DBELL_RIS0_PBE7_BM                             0x00000080UL
#define RF24_DBELL_RIS0_PBE7_M                   0x00000080UL
// enums for bitfield RIS0_PBE7 (width: 1)UL
#define DBELL_RIS0_PBE7_CLR                            0x0UL
#define DBELL_RIS0_PBE7_SET                            0x1UL
// bitfield: RIS0_PBE6
#define DBELL_RIS0_PBE6                                6UL
#define RF24_DBELL_RIS0_PBE6_S                   6UL
#define DBELL_RIS0_PBE6_BM                             0x00000040UL
#define RF24_DBELL_RIS0_PBE6_M                   0x00000040UL
// enums for bitfield RIS0_PBE6 (width: 1)UL
#define DBELL_RIS0_PBE6_CLR                            0x0UL
#define DBELL_RIS0_PBE6_SET                            0x1UL
// bitfield: RIS0_PBE5
#define DBELL_RIS0_PBE5                                5UL
#define RF24_DBELL_RIS0_PBE5_S                   5UL
#define DBELL_RIS0_PBE5_BM                             0x00000020UL
#define RF24_DBELL_RIS0_PBE5_M                   0x00000020UL
// enums for bitfield RIS0_PBE5 (width: 1)UL
#define DBELL_RIS0_PBE5_CLR                            0x0UL
#define DBELL_RIS0_PBE5_SET                            0x1UL
// bitfield: RIS0_PBE4
#define DBELL_RIS0_PBE4                                4UL
#define RF24_DBELL_RIS0_PBE4_S                   4UL
#define DBELL_RIS0_PBE4_BM                             0x00000010UL
#define RF24_DBELL_RIS0_PBE4_M                   0x00000010UL
// enums for bitfield RIS0_PBE4 (width: 1)UL
#define DBELL_RIS0_PBE4_CLR                            0x0UL
#define DBELL_RIS0_PBE4_SET                            0x1UL
// bitfield: RIS0_PBE3
#define DBELL_RIS0_PBE3                                3UL
#define RF24_DBELL_RIS0_PBE3_S                   3UL
#define DBELL_RIS0_PBE3_BM                             0x00000008UL
#define RF24_DBELL_RIS0_PBE3_M                   0x00000008UL
// enums for bitfield RIS0_PBE3 (width: 1)UL
#define DBELL_RIS0_PBE3_CLR                            0x0UL
#define DBELL_RIS0_PBE3_SET                            0x1UL
// bitfield: RIS0_PBE2
#define DBELL_RIS0_PBE2                                2UL
#define RF24_DBELL_RIS0_PBE2_S                   2UL
#define DBELL_RIS0_PBE2_BM                             0x00000004UL
#define RF24_DBELL_RIS0_PBE2_M                   0x00000004UL
// enums for bitfield RIS0_PBE2 (width: 1)UL
#define DBELL_RIS0_PBE2_CLR                            0x0UL
#define DBELL_RIS0_PBE2_SET                            0x1UL
// bitfield: RIS0_PBE1
#define DBELL_RIS0_PBE1                                1UL
#define RF24_DBELL_RIS0_PBE1_S                   1UL
#define DBELL_RIS0_PBE1_BM                             0x00000002UL
#define RF24_DBELL_RIS0_PBE1_M                   0x00000002UL
// enums for bitfield RIS0_PBE1 (width: 1)UL
#define DBELL_RIS0_PBE1_CLR                            0x0UL
#define DBELL_RIS0_PBE1_SET                            0x1UL
// bitfield: RIS0_PBE0
#define DBELL_RIS0_PBE0                                0UL
#define RF24_DBELL_RIS0_PBE0_S                   0UL
#define DBELL_RIS0_PBE0_BM                             0x00000001UL
#define RF24_DBELL_RIS0_PBE0_M                   0x00000001UL
// enums for bitfield RIS0_PBE0 (width: 1)UL
#define DBELL_RIS0_PBE0_SET                            0x1UL
#define DBELL_RIS0_PBE0_CLR                            0x0UL
// --------------------------------------------------------------
// MIS0
// 
#define DBELL_MIS0_ADR (DBELL_BASE + 0x004CUL)
static volatile unsigned long* const SP_DBELL_MIS0 = (unsigned long*) DBELL_MIS0_ADR;
#define S_DBELL_MIS0 (*SP_DBELL_MIS0)
#define RF24_DBELL_O_MIS0                          76
// bitfield: MIS0_SYSTIM2
#define DBELL_MIS0_SYSTIM2                             31UL
#define RF24_DBELL_MIS0_SYSTIM2_S                31UL
#define DBELL_MIS0_SYSTIM2_BM                          0x80000000UL
#define RF24_DBELL_MIS0_SYSTIM2_M                0x80000000UL
// enums for bitfield MIS0_SYSTIM2 (width: 1)UL
#define DBELL_MIS0_SYSTIM2_CLR                         0x0UL
#define DBELL_MIS0_SYSTIM2_SET                         0x1UL
// bitfield: MIS0_SYSTIM1
#define DBELL_MIS0_SYSTIM1                             30UL
#define RF24_DBELL_MIS0_SYSTIM1_S                30UL
#define DBELL_MIS0_SYSTIM1_BM                          0x40000000UL
#define RF24_DBELL_MIS0_SYSTIM1_M                0x40000000UL
// enums for bitfield MIS0_SYSTIM1 (width: 1)UL
#define DBELL_MIS0_SYSTIM1_CLR                         0x0UL
#define DBELL_MIS0_SYSTIM1_SET                         0x1UL
// bitfield: MIS0_SYSTIM0
#define DBELL_MIS0_SYSTIM0                             29UL
#define RF24_DBELL_MIS0_SYSTIM0_S                29UL
#define DBELL_MIS0_SYSTIM0_BM                          0x20000000UL
#define RF24_DBELL_MIS0_SYSTIM0_M                0x20000000UL
// enums for bitfield MIS0_SYSTIM0 (width: 1)UL
#define DBELL_MIS0_SYSTIM0_CLR                         0x0UL
#define DBELL_MIS0_SYSTIM0_SET                         0x1UL
// bitfield: MIS0_MDMDONE
#define DBELL_MIS0_MDMDONE                             28UL
#define RF24_DBELL_MIS0_MDMDONE_S                28UL
#define DBELL_MIS0_MDMDONE_BM                          0x10000000UL
#define RF24_DBELL_MIS0_MDMDONE_M                0x10000000UL
// enums for bitfield MIS0_MDMDONE (width: 1)UL
#define DBELL_MIS0_MDMDONE_CLR                         0x0UL
#define DBELL_MIS0_MDMDONE_SET                         0x1UL
// bitfield: MIS0_MDMIN
#define DBELL_MIS0_MDMIN                               27UL
#define RF24_DBELL_MIS0_MDMIN_S                  27UL
#define DBELL_MIS0_MDMIN_BM                            0x08000000UL
#define RF24_DBELL_MIS0_MDMIN_M                  0x08000000UL
// enums for bitfield MIS0_MDMIN (width: 1)UL
#define DBELL_MIS0_MDMIN_CLR                           0x0UL
#define DBELL_MIS0_MDMIN_SET                           0x1UL
// bitfield: MIS0_MDMOUT
#define DBELL_MIS0_MDMOUT                              26UL
#define RF24_DBELL_MIS0_MDMOUT_S                 26UL
#define DBELL_MIS0_MDMOUT_BM                           0x04000000UL
#define RF24_DBELL_MIS0_MDMOUT_M                 0x04000000UL
// enums for bitfield MIS0_MDMOUT (width: 1)UL
#define DBELL_MIS0_MDMOUT_CLR                          0x0UL
#define DBELL_MIS0_MDMOUT_SET                          0x1UL
// bitfield: MIS0_MDMSOFT2
#define DBELL_MIS0_MDMSOFT2                            25UL
#define RF24_DBELL_MIS0_MDMSOFT2_S               25UL
#define DBELL_MIS0_MDMSOFT2_BM                         0x02000000UL
#define RF24_DBELL_MIS0_MDMSOFT2_M               0x02000000UL
// enums for bitfield MIS0_MDMSOFT2 (width: 1)UL
#define DBELL_MIS0_MDMSOFT2_CLR                        0x0UL
#define DBELL_MIS0_MDMSOFT2_SET                        0x1UL
// bitfield: MIS0_MDMSOFT1
#define DBELL_MIS0_MDMSOFT1                            24UL
#define RF24_DBELL_MIS0_MDMSOFT1_S               24UL
#define DBELL_MIS0_MDMSOFT1_BM                         0x01000000UL
#define RF24_DBELL_MIS0_MDMSOFT1_M               0x01000000UL
// enums for bitfield MIS0_MDMSOFT1 (width: 1)UL
#define DBELL_MIS0_MDMSOFT1_CLR                        0x0UL
#define DBELL_MIS0_MDMSOFT1_SET                        0x1UL
// bitfield: MIS0_MDMSOFT0
#define DBELL_MIS0_MDMSOFT0                            23UL
#define RF24_DBELL_MIS0_MDMSOFT0_S               23UL
#define DBELL_MIS0_MDMSOFT0_BM                         0x00800000UL
#define RF24_DBELL_MIS0_MDMSOFT0_M               0x00800000UL
// enums for bitfield MIS0_MDMSOFT0 (width: 1)UL
#define DBELL_MIS0_MDMSOFT0_CLR                        0x0UL
#define DBELL_MIS0_MDMSOFT0_SET                        0x1UL
// bitfield: MIS0_RFEDONE
#define DBELL_MIS0_RFEDONE                             22UL
#define RF24_DBELL_MIS0_RFEDONE_S                22UL
#define DBELL_MIS0_RFEDONE_BM                          0x00400000UL
#define RF24_DBELL_MIS0_RFEDONE_M                0x00400000UL
// enums for bitfield MIS0_RFEDONE (width: 1)UL
#define DBELL_MIS0_RFEDONE_CLR                         0x0UL
#define DBELL_MIS0_RFEDONE_SET                         0x1UL
// bitfield: MIS0_RFESOFT1
#define DBELL_MIS0_RFESOFT1                            21UL
#define RF24_DBELL_MIS0_RFESOFT1_S               21UL
#define DBELL_MIS0_RFESOFT1_BM                         0x00200000UL
#define RF24_DBELL_MIS0_RFESOFT1_M               0x00200000UL
// enums for bitfield MIS0_RFESOFT1 (width: 1)UL
#define DBELL_MIS0_RFESOFT1_CLR                        0x0UL
#define DBELL_MIS0_RFESOFT1_SET                        0x1UL
// bitfield: MIS0_RFESOFT0
#define DBELL_MIS0_RFESOFT0                            20UL
#define RF24_DBELL_MIS0_RFESOFT0_S               20UL
#define DBELL_MIS0_RFESOFT0_BM                         0x00100000UL
#define RF24_DBELL_MIS0_RFESOFT0_M               0x00100000UL
// enums for bitfield MIS0_RFESOFT0 (width: 1)UL
#define DBELL_MIS0_RFESOFT0_CLR                        0x0UL
#define DBELL_MIS0_RFESOFT0_SET                        0x1UL
// bitfield: MIS0_LOCK
#define DBELL_MIS0_LOCK                                19UL
#define RF24_DBELL_MIS0_LOCK_S                   19UL
#define DBELL_MIS0_LOCK_BM                             0x00080000UL
#define RF24_DBELL_MIS0_LOCK_M                   0x00080000UL
// enums for bitfield MIS0_LOCK (width: 1)UL
#define DBELL_MIS0_LOCK_CLR                            0x0UL
#define DBELL_MIS0_LOCK_SET                            0x1UL
// bitfield: MIS0_LOL
#define DBELL_MIS0_LOL                                 18UL
#define RF24_DBELL_MIS0_LOL_S                    18UL
#define DBELL_MIS0_LOL_BM                              0x00040000UL
#define RF24_DBELL_MIS0_LOL_M                    0x00040000UL
// enums for bitfield MIS0_LOL (width: 1)UL
#define DBELL_MIS0_LOL_CLR                             0x0UL
#define DBELL_MIS0_LOL_SET                             0x1UL
// bitfield: MIS0_TXFIFO
#define DBELL_MIS0_TXFIFO                              17UL
#define RF24_DBELL_MIS0_TXFIFO_S                 17UL
#define DBELL_MIS0_TXFIFO_BM                           0x00020000UL
#define RF24_DBELL_MIS0_TXFIFO_M                 0x00020000UL
// enums for bitfield MIS0_TXFIFO (width: 1)UL
#define DBELL_MIS0_TXFIFO_CLR                          0x0UL
#define DBELL_MIS0_TXFIFO_SET                          0x1UL
// bitfield: MIS0_RXFIFO
#define DBELL_MIS0_RXFIFO                              16UL
#define RF24_DBELL_MIS0_RXFIFO_S                 16UL
#define DBELL_MIS0_RXFIFO_BM                           0x00010000UL
#define RF24_DBELL_MIS0_RXFIFO_M                 0x00010000UL
// enums for bitfield MIS0_RXFIFO (width: 1)UL
#define DBELL_MIS0_RXFIFO_CLR                          0x0UL
#define DBELL_MIS0_RXFIFO_SET                          0x1UL
// bitfield: MIS0_PBE15
#define DBELL_MIS0_PBE15                               15UL
#define RF24_DBELL_MIS0_PBE15_S                  15UL
#define DBELL_MIS0_PBE15_BM                            0x00008000UL
#define RF24_DBELL_MIS0_PBE15_M                  0x00008000UL
// enums for bitfield MIS0_PBE15 (width: 1)UL
#define DBELL_MIS0_PBE15_CLR                           0x0UL
#define DBELL_MIS0_PBE15_SET                           0x1UL
// bitfield: MIS0_PBE14
#define DBELL_MIS0_PBE14                               14UL
#define RF24_DBELL_MIS0_PBE14_S                  14UL
#define DBELL_MIS0_PBE14_BM                            0x00004000UL
#define RF24_DBELL_MIS0_PBE14_M                  0x00004000UL
// enums for bitfield MIS0_PBE14 (width: 1)UL
#define DBELL_MIS0_PBE14_CLR                           0x0UL
#define DBELL_MIS0_PBE14_SET                           0x1UL
// bitfield: MIS0_PBE13
#define DBELL_MIS0_PBE13                               13UL
#define RF24_DBELL_MIS0_PBE13_S                  13UL
#define DBELL_MIS0_PBE13_BM                            0x00002000UL
#define RF24_DBELL_MIS0_PBE13_M                  0x00002000UL
// enums for bitfield MIS0_PBE13 (width: 1)UL
#define DBELL_MIS0_PBE13_CLR                           0x0UL
#define DBELL_MIS0_PBE13_SET                           0x1UL
// bitfield: MIS0_PBE12
#define DBELL_MIS0_PBE12                               12UL
#define RF24_DBELL_MIS0_PBE12_S                  12UL
#define DBELL_MIS0_PBE12_BM                            0x00001000UL
#define RF24_DBELL_MIS0_PBE12_M                  0x00001000UL
// enums for bitfield MIS0_PBE12 (width: 1)UL
#define DBELL_MIS0_PBE12_CLR                           0x0UL
#define DBELL_MIS0_PBE12_SET                           0x1UL
// bitfield: MIS0_PBE11
#define DBELL_MIS0_PBE11                               11UL
#define RF24_DBELL_MIS0_PBE11_S                  11UL
#define DBELL_MIS0_PBE11_BM                            0x00000800UL
#define RF24_DBELL_MIS0_PBE11_M                  0x00000800UL
// enums for bitfield MIS0_PBE11 (width: 1)UL
#define DBELL_MIS0_PBE11_CLR                           0x0UL
#define DBELL_MIS0_PBE11_SET                           0x1UL
// bitfield: MIS0_PBE10
#define DBELL_MIS0_PBE10                               10UL
#define RF24_DBELL_MIS0_PBE10_S                  10UL
#define DBELL_MIS0_PBE10_BM                            0x00000400UL
#define RF24_DBELL_MIS0_PBE10_M                  0x00000400UL
// enums for bitfield MIS0_PBE10 (width: 1)UL
#define DBELL_MIS0_PBE10_CLR                           0x0UL
#define DBELL_MIS0_PBE10_SET                           0x1UL
// bitfield: MIS0_PBE9
#define DBELL_MIS0_PBE9                                9UL
#define RF24_DBELL_MIS0_PBE9_S                   9UL
#define DBELL_MIS0_PBE9_BM                             0x00000200UL
#define RF24_DBELL_MIS0_PBE9_M                   0x00000200UL
// enums for bitfield MIS0_PBE9 (width: 1)UL
#define DBELL_MIS0_PBE9_CLR                            0x0UL
#define DBELL_MIS0_PBE9_SET                            0x1UL
// bitfield: MIS0_PBE8
#define DBELL_MIS0_PBE8                                8UL
#define RF24_DBELL_MIS0_PBE8_S                   8UL
#define DBELL_MIS0_PBE8_BM                             0x00000100UL
#define RF24_DBELL_MIS0_PBE8_M                   0x00000100UL
// enums for bitfield MIS0_PBE8 (width: 1)UL
#define DBELL_MIS0_PBE8_CLR                            0x0UL
#define DBELL_MIS0_PBE8_SET                            0x1UL
// bitfield: MIS0_PBE7
#define DBELL_MIS0_PBE7                                7UL
#define RF24_DBELL_MIS0_PBE7_S                   7UL
#define DBELL_MIS0_PBE7_BM                             0x00000080UL
#define RF24_DBELL_MIS0_PBE7_M                   0x00000080UL
// enums for bitfield MIS0_PBE7 (width: 1)UL
#define DBELL_MIS0_PBE7_CLR                            0x0UL
#define DBELL_MIS0_PBE7_SET                            0x1UL
// bitfield: MIS0_PBE6
#define DBELL_MIS0_PBE6                                6UL
#define RF24_DBELL_MIS0_PBE6_S                   6UL
#define DBELL_MIS0_PBE6_BM                             0x00000040UL
#define RF24_DBELL_MIS0_PBE6_M                   0x00000040UL
// enums for bitfield MIS0_PBE6 (width: 1)UL
#define DBELL_MIS0_PBE6_CLR                            0x0UL
#define DBELL_MIS0_PBE6_SET                            0x1UL
// bitfield: MIS0_PBE5
#define DBELL_MIS0_PBE5                                5UL
#define RF24_DBELL_MIS0_PBE5_S                   5UL
#define DBELL_MIS0_PBE5_BM                             0x00000020UL
#define RF24_DBELL_MIS0_PBE5_M                   0x00000020UL
// enums for bitfield MIS0_PBE5 (width: 1)UL
#define DBELL_MIS0_PBE5_CLR                            0x0UL
#define DBELL_MIS0_PBE5_SET                            0x1UL
// bitfield: MIS0_PBE4
#define DBELL_MIS0_PBE4                                4UL
#define RF24_DBELL_MIS0_PBE4_S                   4UL
#define DBELL_MIS0_PBE4_BM                             0x00000010UL
#define RF24_DBELL_MIS0_PBE4_M                   0x00000010UL
// enums for bitfield MIS0_PBE4 (width: 1)UL
#define DBELL_MIS0_PBE4_CLR                            0x0UL
#define DBELL_MIS0_PBE4_SET                            0x1UL
// bitfield: MIS0_PBE3
#define DBELL_MIS0_PBE3                                3UL
#define RF24_DBELL_MIS0_PBE3_S                   3UL
#define DBELL_MIS0_PBE3_BM                             0x00000008UL
#define RF24_DBELL_MIS0_PBE3_M                   0x00000008UL
// enums for bitfield MIS0_PBE3 (width: 1)UL
#define DBELL_MIS0_PBE3_CLR                            0x0UL
#define DBELL_MIS0_PBE3_SET                            0x1UL
// bitfield: MIS0_PBE2
#define DBELL_MIS0_PBE2                                2UL
#define RF24_DBELL_MIS0_PBE2_S                   2UL
#define DBELL_MIS0_PBE2_BM                             0x00000004UL
#define RF24_DBELL_MIS0_PBE2_M                   0x00000004UL
// enums for bitfield MIS0_PBE2 (width: 1)UL
#define DBELL_MIS0_PBE2_CLR                            0x0UL
#define DBELL_MIS0_PBE2_SET                            0x1UL
// bitfield: MIS0_PBE1
#define DBELL_MIS0_PBE1                                1UL
#define RF24_DBELL_MIS0_PBE1_S                   1UL
#define DBELL_MIS0_PBE1_BM                             0x00000002UL
#define RF24_DBELL_MIS0_PBE1_M                   0x00000002UL
// enums for bitfield MIS0_PBE1 (width: 1)UL
#define DBELL_MIS0_PBE1_CLR                            0x0UL
#define DBELL_MIS0_PBE1_SET                            0x1UL
// bitfield: MIS0_PBE0
#define DBELL_MIS0_PBE0                                0UL
#define RF24_DBELL_MIS0_PBE0_S                   0UL
#define DBELL_MIS0_PBE0_BM                             0x00000001UL
#define RF24_DBELL_MIS0_PBE0_M                   0x00000001UL
// enums for bitfield MIS0_PBE0 (width: 1)UL
#define DBELL_MIS0_PBE0_SET                            0x1UL
#define DBELL_MIS0_PBE0_CLR                            0x0UL
// --------------------------------------------------------------
// ISET0
// 
#define DBELL_ISET0_ADR (DBELL_BASE + 0x0050UL)
static volatile unsigned long* const SP_DBELL_ISET0 = (unsigned long*) DBELL_ISET0_ADR;
#define S_DBELL_ISET0 (*SP_DBELL_ISET0)
#define RF24_DBELL_O_ISET0                         80
// bitfield: ISET0_SYSTIM2
#define DBELL_ISET0_SYSTIM2                            31UL
#define RF24_DBELL_ISET0_SYSTIM2_S               31UL
#define DBELL_ISET0_SYSTIM2_BM                         0x80000000UL
#define RF24_DBELL_ISET0_SYSTIM2_M               0x80000000UL
// enums for bitfield ISET0_SYSTIM2 (width: 1)UL
#define DBELL_ISET0_SYSTIM2_NOEFF                      0x0UL
#define DBELL_ISET0_SYSTIM2_SET                        0x1UL
// bitfield: ISET0_SYSTIM1
#define DBELL_ISET0_SYSTIM1                            30UL
#define RF24_DBELL_ISET0_SYSTIM1_S               30UL
#define DBELL_ISET0_SYSTIM1_BM                         0x40000000UL
#define RF24_DBELL_ISET0_SYSTIM1_M               0x40000000UL
// enums for bitfield ISET0_SYSTIM1 (width: 1)UL
#define DBELL_ISET0_SYSTIM1_NOEFF                      0x0UL
#define DBELL_ISET0_SYSTIM1_SET                        0x1UL
// bitfield: ISET0_SYSTIM0
#define DBELL_ISET0_SYSTIM0                            29UL
#define RF24_DBELL_ISET0_SYSTIM0_S               29UL
#define DBELL_ISET0_SYSTIM0_BM                         0x20000000UL
#define RF24_DBELL_ISET0_SYSTIM0_M               0x20000000UL
// enums for bitfield ISET0_SYSTIM0 (width: 1)UL
#define DBELL_ISET0_SYSTIM0_NOEFF                      0x0UL
#define DBELL_ISET0_SYSTIM0_SET                        0x1UL
// bitfield: ISET0_MDMDONE
#define DBELL_ISET0_MDMDONE                            28UL
#define RF24_DBELL_ISET0_MDMDONE_S               28UL
#define DBELL_ISET0_MDMDONE_BM                         0x10000000UL
#define RF24_DBELL_ISET0_MDMDONE_M               0x10000000UL
// enums for bitfield ISET0_MDMDONE (width: 1)UL
#define DBELL_ISET0_MDMDONE_NOEFF                      0x0UL
#define DBELL_ISET0_MDMDONE_SET                        0x1UL
// bitfield: ISET0_MDMIN
#define DBELL_ISET0_MDMIN                              27UL
#define RF24_DBELL_ISET0_MDMIN_S                 27UL
#define DBELL_ISET0_MDMIN_BM                           0x08000000UL
#define RF24_DBELL_ISET0_MDMIN_M                 0x08000000UL
// enums for bitfield ISET0_MDMIN (width: 1)UL
#define DBELL_ISET0_MDMIN_NOEFF                        0x0UL
#define DBELL_ISET0_MDMIN_SET                          0x1UL
// bitfield: ISET0_MDMOUT
#define DBELL_ISET0_MDMOUT                             26UL
#define RF24_DBELL_ISET0_MDMOUT_S                26UL
#define DBELL_ISET0_MDMOUT_BM                          0x04000000UL
#define RF24_DBELL_ISET0_MDMOUT_M                0x04000000UL
// enums for bitfield ISET0_MDMOUT (width: 1)UL
#define DBELL_ISET0_MDMOUT_NOEFF                       0x0UL
#define DBELL_ISET0_MDMOUT_SET                         0x1UL
// bitfield: ISET0_MDMSOFT2
#define DBELL_ISET0_MDMSOFT2                           25UL
#define RF24_DBELL_ISET0_MDMSOFT2_S              25UL
#define DBELL_ISET0_MDMSOFT2_BM                        0x02000000UL
#define RF24_DBELL_ISET0_MDMSOFT2_M              0x02000000UL
// enums for bitfield ISET0_MDMSOFT2 (width: 1)UL
#define DBELL_ISET0_MDMSOFT2_NOEFF                     0x0UL
#define DBELL_ISET0_MDMSOFT2_SET                       0x1UL
// bitfield: ISET0_MDMSOFT1
#define DBELL_ISET0_MDMSOFT1                           24UL
#define RF24_DBELL_ISET0_MDMSOFT1_S              24UL
#define DBELL_ISET0_MDMSOFT1_BM                        0x01000000UL
#define RF24_DBELL_ISET0_MDMSOFT1_M              0x01000000UL
// enums for bitfield ISET0_MDMSOFT1 (width: 1)UL
#define DBELL_ISET0_MDMSOFT1_NOEFF                     0x0UL
#define DBELL_ISET0_MDMSOFT1_SET                       0x1UL
// bitfield: ISET0_MDMSOFT0
#define DBELL_ISET0_MDMSOFT0                           23UL
#define RF24_DBELL_ISET0_MDMSOFT0_S              23UL
#define DBELL_ISET0_MDMSOFT0_BM                        0x00800000UL
#define RF24_DBELL_ISET0_MDMSOFT0_M              0x00800000UL
// enums for bitfield ISET0_MDMSOFT0 (width: 1)UL
#define DBELL_ISET0_MDMSOFT0_NOEFF                     0x0UL
#define DBELL_ISET0_MDMSOFT0_SET                       0x1UL
// bitfield: ISET0_RFEDONE
#define DBELL_ISET0_RFEDONE                            22UL
#define RF24_DBELL_ISET0_RFEDONE_S               22UL
#define DBELL_ISET0_RFEDONE_BM                         0x00400000UL
#define RF24_DBELL_ISET0_RFEDONE_M               0x00400000UL
// enums for bitfield ISET0_RFEDONE (width: 1)UL
#define DBELL_ISET0_RFEDONE_NOEFF                      0x0UL
#define DBELL_ISET0_RFEDONE_SET                        0x1UL
// bitfield: ISET0_RFESOFT1
#define DBELL_ISET0_RFESOFT1                           21UL
#define RF24_DBELL_ISET0_RFESOFT1_S              21UL
#define DBELL_ISET0_RFESOFT1_BM                        0x00200000UL
#define RF24_DBELL_ISET0_RFESOFT1_M              0x00200000UL
// enums for bitfield ISET0_RFESOFT1 (width: 1)UL
#define DBELL_ISET0_RFESOFT1_NOEFF                     0x0UL
#define DBELL_ISET0_RFESOFT1_SET                       0x1UL
// bitfield: ISET0_RFESOFT0
#define DBELL_ISET0_RFESOFT0                           20UL
#define RF24_DBELL_ISET0_RFESOFT0_S              20UL
#define DBELL_ISET0_RFESOFT0_BM                        0x00100000UL
#define RF24_DBELL_ISET0_RFESOFT0_M              0x00100000UL
// enums for bitfield ISET0_RFESOFT0 (width: 1)UL
#define DBELL_ISET0_RFESOFT0_NOEFF                     0x0UL
#define DBELL_ISET0_RFESOFT0_SET                       0x1UL
// bitfield: ISET0_LOCK
#define DBELL_ISET0_LOCK                               19UL
#define RF24_DBELL_ISET0_LOCK_S                  19UL
#define DBELL_ISET0_LOCK_BM                            0x00080000UL
#define RF24_DBELL_ISET0_LOCK_M                  0x00080000UL
// enums for bitfield ISET0_LOCK (width: 1)UL
#define DBELL_ISET0_LOCK_NOEFF                         0x0UL
#define DBELL_ISET0_LOCK_SET                           0x1UL
// bitfield: ISET0_LOL
#define DBELL_ISET0_LOL                                18UL
#define RF24_DBELL_ISET0_LOL_S                   18UL
#define DBELL_ISET0_LOL_BM                             0x00040000UL
#define RF24_DBELL_ISET0_LOL_M                   0x00040000UL
// enums for bitfield ISET0_LOL (width: 1)UL
#define DBELL_ISET0_LOL_NOEFF                          0x0UL
#define DBELL_ISET0_LOL_SET                            0x1UL
// bitfield: ISET0_TXFIFO
#define DBELL_ISET0_TXFIFO                             17UL
#define RF24_DBELL_ISET0_TXFIFO_S                17UL
#define DBELL_ISET0_TXFIFO_BM                          0x00020000UL
#define RF24_DBELL_ISET0_TXFIFO_M                0x00020000UL
// enums for bitfield ISET0_TXFIFO (width: 1)UL
#define DBELL_ISET0_TXFIFO_NOEFF                       0x0UL
#define DBELL_ISET0_TXFIFO_SET                         0x1UL
// bitfield: ISET0_RXFIFO
#define DBELL_ISET0_RXFIFO                             16UL
#define RF24_DBELL_ISET0_RXFIFO_S                16UL
#define DBELL_ISET0_RXFIFO_BM                          0x00010000UL
#define RF24_DBELL_ISET0_RXFIFO_M                0x00010000UL
// enums for bitfield ISET0_RXFIFO (width: 1)UL
#define DBELL_ISET0_RXFIFO_NOEFF                       0x0UL
#define DBELL_ISET0_RXFIFO_SET                         0x1UL
// bitfield: ISET0_PBE15
#define DBELL_ISET0_PBE15                              15UL
#define RF24_DBELL_ISET0_PBE15_S                 15UL
#define DBELL_ISET0_PBE15_BM                           0x00008000UL
#define RF24_DBELL_ISET0_PBE15_M                 0x00008000UL
// enums for bitfield ISET0_PBE15 (width: 1)UL
#define DBELL_ISET0_PBE15_NOEFF                        0x0UL
#define DBELL_ISET0_PBE15_SET                          0x1UL
// bitfield: ISET0_PBE14
#define DBELL_ISET0_PBE14                              14UL
#define RF24_DBELL_ISET0_PBE14_S                 14UL
#define DBELL_ISET0_PBE14_BM                           0x00004000UL
#define RF24_DBELL_ISET0_PBE14_M                 0x00004000UL
// enums for bitfield ISET0_PBE14 (width: 1)UL
#define DBELL_ISET0_PBE14_NOEFF                        0x0UL
#define DBELL_ISET0_PBE14_SET                          0x1UL
// bitfield: ISET0_PBE13
#define DBELL_ISET0_PBE13                              13UL
#define RF24_DBELL_ISET0_PBE13_S                 13UL
#define DBELL_ISET0_PBE13_BM                           0x00002000UL
#define RF24_DBELL_ISET0_PBE13_M                 0x00002000UL
// enums for bitfield ISET0_PBE13 (width: 1)UL
#define DBELL_ISET0_PBE13_NOEFF                        0x0UL
#define DBELL_ISET0_PBE13_SET                          0x1UL
// bitfield: ISET0_PBE12
#define DBELL_ISET0_PBE12                              12UL
#define RF24_DBELL_ISET0_PBE12_S                 12UL
#define DBELL_ISET0_PBE12_BM                           0x00001000UL
#define RF24_DBELL_ISET0_PBE12_M                 0x00001000UL
// enums for bitfield ISET0_PBE12 (width: 1)UL
#define DBELL_ISET0_PBE12_NOEFF                        0x0UL
#define DBELL_ISET0_PBE12_SET                          0x1UL
// bitfield: ISET0_PBE11
#define DBELL_ISET0_PBE11                              11UL
#define RF24_DBELL_ISET0_PBE11_S                 11UL
#define DBELL_ISET0_PBE11_BM                           0x00000800UL
#define RF24_DBELL_ISET0_PBE11_M                 0x00000800UL
// enums for bitfield ISET0_PBE11 (width: 1)UL
#define DBELL_ISET0_PBE11_NOEFF                        0x0UL
#define DBELL_ISET0_PBE11_SET                          0x1UL
// bitfield: ISET0_PBE10
#define DBELL_ISET0_PBE10                              10UL
#define RF24_DBELL_ISET0_PBE10_S                 10UL
#define DBELL_ISET0_PBE10_BM                           0x00000400UL
#define RF24_DBELL_ISET0_PBE10_M                 0x00000400UL
// enums for bitfield ISET0_PBE10 (width: 1)UL
#define DBELL_ISET0_PBE10_NOEFF                        0x0UL
#define DBELL_ISET0_PBE10_SET                          0x1UL
// bitfield: ISET0_PBE9
#define DBELL_ISET0_PBE9                               9UL
#define RF24_DBELL_ISET0_PBE9_S                  9UL
#define DBELL_ISET0_PBE9_BM                            0x00000200UL
#define RF24_DBELL_ISET0_PBE9_M                  0x00000200UL
// enums for bitfield ISET0_PBE9 (width: 1)UL
#define DBELL_ISET0_PBE9_NOEFF                         0x0UL
#define DBELL_ISET0_PBE9_SET                           0x1UL
// bitfield: ISET0_PBE8
#define DBELL_ISET0_PBE8                               8UL
#define RF24_DBELL_ISET0_PBE8_S                  8UL
#define DBELL_ISET0_PBE8_BM                            0x00000100UL
#define RF24_DBELL_ISET0_PBE8_M                  0x00000100UL
// enums for bitfield ISET0_PBE8 (width: 1)UL
#define DBELL_ISET0_PBE8_NOEFF                         0x0UL
#define DBELL_ISET0_PBE8_SET                           0x1UL
// bitfield: ISET0_PBE7
#define DBELL_ISET0_PBE7                               7UL
#define RF24_DBELL_ISET0_PBE7_S                  7UL
#define DBELL_ISET0_PBE7_BM                            0x00000080UL
#define RF24_DBELL_ISET0_PBE7_M                  0x00000080UL
// enums for bitfield ISET0_PBE7 (width: 1)UL
#define DBELL_ISET0_PBE7_NOEFF                         0x0UL
#define DBELL_ISET0_PBE7_SET                           0x1UL
// bitfield: ISET0_PBE6
#define DBELL_ISET0_PBE6                               6UL
#define RF24_DBELL_ISET0_PBE6_S                  6UL
#define DBELL_ISET0_PBE6_BM                            0x00000040UL
#define RF24_DBELL_ISET0_PBE6_M                  0x00000040UL
// enums for bitfield ISET0_PBE6 (width: 1)UL
#define DBELL_ISET0_PBE6_NOEFF                         0x0UL
#define DBELL_ISET0_PBE6_SET                           0x1UL
// bitfield: ISET0_PBE5
#define DBELL_ISET0_PBE5                               5UL
#define RF24_DBELL_ISET0_PBE5_S                  5UL
#define DBELL_ISET0_PBE5_BM                            0x00000020UL
#define RF24_DBELL_ISET0_PBE5_M                  0x00000020UL
// enums for bitfield ISET0_PBE5 (width: 1)UL
#define DBELL_ISET0_PBE5_NOEFF                         0x0UL
#define DBELL_ISET0_PBE5_SET                           0x1UL
// bitfield: ISET0_PBE4
#define DBELL_ISET0_PBE4                               4UL
#define RF24_DBELL_ISET0_PBE4_S                  4UL
#define DBELL_ISET0_PBE4_BM                            0x00000010UL
#define RF24_DBELL_ISET0_PBE4_M                  0x00000010UL
// enums for bitfield ISET0_PBE4 (width: 1)UL
#define DBELL_ISET0_PBE4_NOEFF                         0x0UL
#define DBELL_ISET0_PBE4_SET                           0x1UL
// bitfield: ISET0_PBE3
#define DBELL_ISET0_PBE3                               3UL
#define RF24_DBELL_ISET0_PBE3_S                  3UL
#define DBELL_ISET0_PBE3_BM                            0x00000008UL
#define RF24_DBELL_ISET0_PBE3_M                  0x00000008UL
// enums for bitfield ISET0_PBE3 (width: 1)UL
#define DBELL_ISET0_PBE3_NOEFF                         0x0UL
#define DBELL_ISET0_PBE3_SET                           0x1UL
// bitfield: ISET0_PBE2
#define DBELL_ISET0_PBE2                               2UL
#define RF24_DBELL_ISET0_PBE2_S                  2UL
#define DBELL_ISET0_PBE2_BM                            0x00000004UL
#define RF24_DBELL_ISET0_PBE2_M                  0x00000004UL
// enums for bitfield ISET0_PBE2 (width: 1)UL
#define DBELL_ISET0_PBE2_NOEFF                         0x0UL
#define DBELL_ISET0_PBE2_SET                           0x1UL
// bitfield: ISET0_PBE1
#define DBELL_ISET0_PBE1                               1UL
#define RF24_DBELL_ISET0_PBE1_S                  1UL
#define DBELL_ISET0_PBE1_BM                            0x00000002UL
#define RF24_DBELL_ISET0_PBE1_M                  0x00000002UL
// enums for bitfield ISET0_PBE1 (width: 1)UL
#define DBELL_ISET0_PBE1_NOEFF                         0x0UL
#define DBELL_ISET0_PBE1_SET                           0x1UL
// bitfield: ISET0_PBE0
#define DBELL_ISET0_PBE0                               0UL
#define RF24_DBELL_ISET0_PBE0_S                  0UL
#define DBELL_ISET0_PBE0_BM                            0x00000001UL
#define RF24_DBELL_ISET0_PBE0_M                  0x00000001UL
// enums for bitfield ISET0_PBE0 (width: 1)UL
#define DBELL_ISET0_PBE0_SET                           0x1UL
#define DBELL_ISET0_PBE0_NOEFF                         0x0UL
// --------------------------------------------------------------
// ICLR0
// 
#define DBELL_ICLR0_ADR (DBELL_BASE + 0x0054UL)
static volatile unsigned long* const SP_DBELL_ICLR0 = (unsigned long*) DBELL_ICLR0_ADR;
#define S_DBELL_ICLR0 (*SP_DBELL_ICLR0)
#define RF24_DBELL_O_ICLR0                         84
// bitfield: ICLR0_SYSTIM2
#define DBELL_ICLR0_SYSTIM2                            31UL
#define RF24_DBELL_ICLR0_SYSTIM2_S               31UL
#define DBELL_ICLR0_SYSTIM2_BM                         0x80000000UL
#define RF24_DBELL_ICLR0_SYSTIM2_M               0x80000000UL
// enums for bitfield ICLR0_SYSTIM2 (width: 1)UL
#define DBELL_ICLR0_SYSTIM2_NOEFF                      0x0UL
#define DBELL_ICLR0_SYSTIM2_CLR                        0x1UL
// bitfield: ICLR0_SYSTIM1
#define DBELL_ICLR0_SYSTIM1                            30UL
#define RF24_DBELL_ICLR0_SYSTIM1_S               30UL
#define DBELL_ICLR0_SYSTIM1_BM                         0x40000000UL
#define RF24_DBELL_ICLR0_SYSTIM1_M               0x40000000UL
// enums for bitfield ICLR0_SYSTIM1 (width: 1)UL
#define DBELL_ICLR0_SYSTIM1_NOEFF                      0x0UL
#define DBELL_ICLR0_SYSTIM1_CLR                        0x1UL
// bitfield: ICLR0_SYSTIM0
#define DBELL_ICLR0_SYSTIM0                            29UL
#define RF24_DBELL_ICLR0_SYSTIM0_S               29UL
#define DBELL_ICLR0_SYSTIM0_BM                         0x20000000UL
#define RF24_DBELL_ICLR0_SYSTIM0_M               0x20000000UL
// enums for bitfield ICLR0_SYSTIM0 (width: 1)UL
#define DBELL_ICLR0_SYSTIM0_NOEFF                      0x0UL
#define DBELL_ICLR0_SYSTIM0_CLR                        0x1UL
// bitfield: ICLR0_MDMDONE
#define DBELL_ICLR0_MDMDONE                            28UL
#define RF24_DBELL_ICLR0_MDMDONE_S               28UL
#define DBELL_ICLR0_MDMDONE_BM                         0x10000000UL
#define RF24_DBELL_ICLR0_MDMDONE_M               0x10000000UL
// enums for bitfield ICLR0_MDMDONE (width: 1)UL
#define DBELL_ICLR0_MDMDONE_NOEFF                      0x0UL
#define DBELL_ICLR0_MDMDONE_CLR                        0x1UL
// bitfield: ICLR0_MDMIN
#define DBELL_ICLR0_MDMIN                              27UL
#define RF24_DBELL_ICLR0_MDMIN_S                 27UL
#define DBELL_ICLR0_MDMIN_BM                           0x08000000UL
#define RF24_DBELL_ICLR0_MDMIN_M                 0x08000000UL
// enums for bitfield ICLR0_MDMIN (width: 1)UL
#define DBELL_ICLR0_MDMIN_NOEFF                        0x0UL
#define DBELL_ICLR0_MDMIN_CLR                          0x1UL
// bitfield: ICLR0_MDMOUT
#define DBELL_ICLR0_MDMOUT                             26UL
#define RF24_DBELL_ICLR0_MDMOUT_S                26UL
#define DBELL_ICLR0_MDMOUT_BM                          0x04000000UL
#define RF24_DBELL_ICLR0_MDMOUT_M                0x04000000UL
// enums for bitfield ICLR0_MDMOUT (width: 1)UL
#define DBELL_ICLR0_MDMOUT_NOEFF                       0x0UL
#define DBELL_ICLR0_MDMOUT_CLR                         0x1UL
// bitfield: ICLR0_MDMSOFT2
#define DBELL_ICLR0_MDMSOFT2                           25UL
#define RF24_DBELL_ICLR0_MDMSOFT2_S              25UL
#define DBELL_ICLR0_MDMSOFT2_BM                        0x02000000UL
#define RF24_DBELL_ICLR0_MDMSOFT2_M              0x02000000UL
// enums for bitfield ICLR0_MDMSOFT2 (width: 1)UL
#define DBELL_ICLR0_MDMSOFT2_NOEFF                     0x0UL
#define DBELL_ICLR0_MDMSOFT2_CLR                       0x1UL
// bitfield: ICLR0_MDMSOFT1
#define DBELL_ICLR0_MDMSOFT1                           24UL
#define RF24_DBELL_ICLR0_MDMSOFT1_S              24UL
#define DBELL_ICLR0_MDMSOFT1_BM                        0x01000000UL
#define RF24_DBELL_ICLR0_MDMSOFT1_M              0x01000000UL
// enums for bitfield ICLR0_MDMSOFT1 (width: 1)UL
#define DBELL_ICLR0_MDMSOFT1_NOEFF                     0x0UL
#define DBELL_ICLR0_MDMSOFT1_CLR                       0x1UL
// bitfield: ICLR0_MDMSOFT0
#define DBELL_ICLR0_MDMSOFT0                           23UL
#define RF24_DBELL_ICLR0_MDMSOFT0_S              23UL
#define DBELL_ICLR0_MDMSOFT0_BM                        0x00800000UL
#define RF24_DBELL_ICLR0_MDMSOFT0_M              0x00800000UL
// enums for bitfield ICLR0_MDMSOFT0 (width: 1)UL
#define DBELL_ICLR0_MDMSOFT0_NOEFF                     0x0UL
#define DBELL_ICLR0_MDMSOFT0_CLR                       0x1UL
// bitfield: ICLR0_RFEDONE
#define DBELL_ICLR0_RFEDONE                            22UL
#define RF24_DBELL_ICLR0_RFEDONE_S               22UL
#define DBELL_ICLR0_RFEDONE_BM                         0x00400000UL
#define RF24_DBELL_ICLR0_RFEDONE_M               0x00400000UL
// enums for bitfield ICLR0_RFEDONE (width: 1)UL
#define DBELL_ICLR0_RFEDONE_NOEFF                      0x0UL
#define DBELL_ICLR0_RFEDONE_CLR                        0x1UL
// bitfield: ICLR0_RFESOFT1
#define DBELL_ICLR0_RFESOFT1                           21UL
#define RF24_DBELL_ICLR0_RFESOFT1_S              21UL
#define DBELL_ICLR0_RFESOFT1_BM                        0x00200000UL
#define RF24_DBELL_ICLR0_RFESOFT1_M              0x00200000UL
// enums for bitfield ICLR0_RFESOFT1 (width: 1)UL
#define DBELL_ICLR0_RFESOFT1_NOEFF                     0x0UL
#define DBELL_ICLR0_RFESOFT1_CLR                       0x1UL
// bitfield: ICLR0_RFESOFT0
#define DBELL_ICLR0_RFESOFT0                           20UL
#define RF24_DBELL_ICLR0_RFESOFT0_S              20UL
#define DBELL_ICLR0_RFESOFT0_BM                        0x00100000UL
#define RF24_DBELL_ICLR0_RFESOFT0_M              0x00100000UL
// enums for bitfield ICLR0_RFESOFT0 (width: 1)UL
#define DBELL_ICLR0_RFESOFT0_NOEFF                     0x0UL
#define DBELL_ICLR0_RFESOFT0_CLR                       0x1UL
// bitfield: ICLR0_LOCK
#define DBELL_ICLR0_LOCK                               19UL
#define RF24_DBELL_ICLR0_LOCK_S                  19UL
#define DBELL_ICLR0_LOCK_BM                            0x00080000UL
#define RF24_DBELL_ICLR0_LOCK_M                  0x00080000UL
// enums for bitfield ICLR0_LOCK (width: 1)UL
#define DBELL_ICLR0_LOCK_NOEFF                         0x0UL
#define DBELL_ICLR0_LOCK_CLR                           0x1UL
// bitfield: ICLR0_LOL
#define DBELL_ICLR0_LOL                                18UL
#define RF24_DBELL_ICLR0_LOL_S                   18UL
#define DBELL_ICLR0_LOL_BM                             0x00040000UL
#define RF24_DBELL_ICLR0_LOL_M                   0x00040000UL
// enums for bitfield ICLR0_LOL (width: 1)UL
#define DBELL_ICLR0_LOL_NOEFF                          0x0UL
#define DBELL_ICLR0_LOL_CLR                            0x1UL
// bitfield: ICLR0_TXFIFO
#define DBELL_ICLR0_TXFIFO                             17UL
#define RF24_DBELL_ICLR0_TXFIFO_S                17UL
#define DBELL_ICLR0_TXFIFO_BM                          0x00020000UL
#define RF24_DBELL_ICLR0_TXFIFO_M                0x00020000UL
// enums for bitfield ICLR0_TXFIFO (width: 1)UL
#define DBELL_ICLR0_TXFIFO_NOEFF                       0x0UL
#define DBELL_ICLR0_TXFIFO_CLR                         0x1UL
// bitfield: ICLR0_RXFIFO
#define DBELL_ICLR0_RXFIFO                             16UL
#define RF24_DBELL_ICLR0_RXFIFO_S                16UL
#define DBELL_ICLR0_RXFIFO_BM                          0x00010000UL
#define RF24_DBELL_ICLR0_RXFIFO_M                0x00010000UL
// enums for bitfield ICLR0_RXFIFO (width: 1)UL
#define DBELL_ICLR0_RXFIFO_NOEFF                       0x0UL
#define DBELL_ICLR0_RXFIFO_CLR                         0x1UL
// bitfield: ICLR0_PBE15
#define DBELL_ICLR0_PBE15                              15UL
#define RF24_DBELL_ICLR0_PBE15_S                 15UL
#define DBELL_ICLR0_PBE15_BM                           0x00008000UL
#define RF24_DBELL_ICLR0_PBE15_M                 0x00008000UL
// enums for bitfield ICLR0_PBE15 (width: 1)UL
#define DBELL_ICLR0_PBE15_NOEFF                        0x0UL
#define DBELL_ICLR0_PBE15_CLR                          0x1UL
// bitfield: ICLR0_PBE14
#define DBELL_ICLR0_PBE14                              14UL
#define RF24_DBELL_ICLR0_PBE14_S                 14UL
#define DBELL_ICLR0_PBE14_BM                           0x00004000UL
#define RF24_DBELL_ICLR0_PBE14_M                 0x00004000UL
// enums for bitfield ICLR0_PBE14 (width: 1)UL
#define DBELL_ICLR0_PBE14_NOEFF                        0x0UL
#define DBELL_ICLR0_PBE14_CLR                          0x1UL
// bitfield: ICLR0_PBE13
#define DBELL_ICLR0_PBE13                              13UL
#define RF24_DBELL_ICLR0_PBE13_S                 13UL
#define DBELL_ICLR0_PBE13_BM                           0x00002000UL
#define RF24_DBELL_ICLR0_PBE13_M                 0x00002000UL
// enums for bitfield ICLR0_PBE13 (width: 1)UL
#define DBELL_ICLR0_PBE13_NOEFF                        0x0UL
#define DBELL_ICLR0_PBE13_CLR                          0x1UL
// bitfield: ICLR0_PBE12
#define DBELL_ICLR0_PBE12                              12UL
#define RF24_DBELL_ICLR0_PBE12_S                 12UL
#define DBELL_ICLR0_PBE12_BM                           0x00001000UL
#define RF24_DBELL_ICLR0_PBE12_M                 0x00001000UL
// enums for bitfield ICLR0_PBE12 (width: 1)UL
#define DBELL_ICLR0_PBE12_NOEFF                        0x0UL
#define DBELL_ICLR0_PBE12_CLR                          0x1UL
// bitfield: ICLR0_PBE11
#define DBELL_ICLR0_PBE11                              11UL
#define RF24_DBELL_ICLR0_PBE11_S                 11UL
#define DBELL_ICLR0_PBE11_BM                           0x00000800UL
#define RF24_DBELL_ICLR0_PBE11_M                 0x00000800UL
// enums for bitfield ICLR0_PBE11 (width: 1)UL
#define DBELL_ICLR0_PBE11_NOEFF                        0x0UL
#define DBELL_ICLR0_PBE11_CLR                          0x1UL
// bitfield: ICLR0_PBE10
#define DBELL_ICLR0_PBE10                              10UL
#define RF24_DBELL_ICLR0_PBE10_S                 10UL
#define DBELL_ICLR0_PBE10_BM                           0x00000400UL
#define RF24_DBELL_ICLR0_PBE10_M                 0x00000400UL
// enums for bitfield ICLR0_PBE10 (width: 1)UL
#define DBELL_ICLR0_PBE10_NOEFF                        0x0UL
#define DBELL_ICLR0_PBE10_CLR                          0x1UL
// bitfield: ICLR0_PBE9
#define DBELL_ICLR0_PBE9                               9UL
#define RF24_DBELL_ICLR0_PBE9_S                  9UL
#define DBELL_ICLR0_PBE9_BM                            0x00000200UL
#define RF24_DBELL_ICLR0_PBE9_M                  0x00000200UL
// enums for bitfield ICLR0_PBE9 (width: 1)UL
#define DBELL_ICLR0_PBE9_NOEFF                         0x0UL
#define DBELL_ICLR0_PBE9_CLR                           0x1UL
// bitfield: ICLR0_PBE8
#define DBELL_ICLR0_PBE8                               8UL
#define RF24_DBELL_ICLR0_PBE8_S                  8UL
#define DBELL_ICLR0_PBE8_BM                            0x00000100UL
#define RF24_DBELL_ICLR0_PBE8_M                  0x00000100UL
// enums for bitfield ICLR0_PBE8 (width: 1)UL
#define DBELL_ICLR0_PBE8_NOEFF                         0x0UL
#define DBELL_ICLR0_PBE8_CLR                           0x1UL
// bitfield: ICLR0_PBE7
#define DBELL_ICLR0_PBE7                               7UL
#define RF24_DBELL_ICLR0_PBE7_S                  7UL
#define DBELL_ICLR0_PBE7_BM                            0x00000080UL
#define RF24_DBELL_ICLR0_PBE7_M                  0x00000080UL
// enums for bitfield ICLR0_PBE7 (width: 1)UL
#define DBELL_ICLR0_PBE7_NOEFF                         0x0UL
#define DBELL_ICLR0_PBE7_CLR                           0x1UL
// bitfield: ICLR0_PBE6
#define DBELL_ICLR0_PBE6                               6UL
#define RF24_DBELL_ICLR0_PBE6_S                  6UL
#define DBELL_ICLR0_PBE6_BM                            0x00000040UL
#define RF24_DBELL_ICLR0_PBE6_M                  0x00000040UL
// enums for bitfield ICLR0_PBE6 (width: 1)UL
#define DBELL_ICLR0_PBE6_NOEFF                         0x0UL
#define DBELL_ICLR0_PBE6_CLR                           0x1UL
// bitfield: ICLR0_PBE5
#define DBELL_ICLR0_PBE5                               5UL
#define RF24_DBELL_ICLR0_PBE5_S                  5UL
#define DBELL_ICLR0_PBE5_BM                            0x00000020UL
#define RF24_DBELL_ICLR0_PBE5_M                  0x00000020UL
// enums for bitfield ICLR0_PBE5 (width: 1)UL
#define DBELL_ICLR0_PBE5_NOEFF                         0x0UL
#define DBELL_ICLR0_PBE5_CLR                           0x1UL
// bitfield: ICLR0_PBE4
#define DBELL_ICLR0_PBE4                               4UL
#define RF24_DBELL_ICLR0_PBE4_S                  4UL
#define DBELL_ICLR0_PBE4_BM                            0x00000010UL
#define RF24_DBELL_ICLR0_PBE4_M                  0x00000010UL
// enums for bitfield ICLR0_PBE4 (width: 1)UL
#define DBELL_ICLR0_PBE4_NOEFF                         0x0UL
#define DBELL_ICLR0_PBE4_CLR                           0x1UL
// bitfield: ICLR0_PBE3
#define DBELL_ICLR0_PBE3                               3UL
#define RF24_DBELL_ICLR0_PBE3_S                  3UL
#define DBELL_ICLR0_PBE3_BM                            0x00000008UL
#define RF24_DBELL_ICLR0_PBE3_M                  0x00000008UL
// enums for bitfield ICLR0_PBE3 (width: 1)UL
#define DBELL_ICLR0_PBE3_NOEFF                         0x0UL
#define DBELL_ICLR0_PBE3_CLR                           0x1UL
// bitfield: ICLR0_PBE2
#define DBELL_ICLR0_PBE2                               2UL
#define RF24_DBELL_ICLR0_PBE2_S                  2UL
#define DBELL_ICLR0_PBE2_BM                            0x00000004UL
#define RF24_DBELL_ICLR0_PBE2_M                  0x00000004UL
// enums for bitfield ICLR0_PBE2 (width: 1)UL
#define DBELL_ICLR0_PBE2_NOEFF                         0x0UL
#define DBELL_ICLR0_PBE2_CLR                           0x1UL
// bitfield: ICLR0_PBE1
#define DBELL_ICLR0_PBE1                               1UL
#define RF24_DBELL_ICLR0_PBE1_S                  1UL
#define DBELL_ICLR0_PBE1_BM                            0x00000002UL
#define RF24_DBELL_ICLR0_PBE1_M                  0x00000002UL
// enums for bitfield ICLR0_PBE1 (width: 1)UL
#define DBELL_ICLR0_PBE1_NOEFF                         0x0UL
#define DBELL_ICLR0_PBE1_CLR                           0x1UL
// bitfield: ICLR0_PBE0
#define DBELL_ICLR0_PBE0                               0UL
#define RF24_DBELL_ICLR0_PBE0_S                  0UL
#define DBELL_ICLR0_PBE0_BM                            0x00000001UL
#define RF24_DBELL_ICLR0_PBE0_M                  0x00000001UL
// enums for bitfield ICLR0_PBE0 (width: 1)UL
#define DBELL_ICLR0_PBE0_CLR                           0x1UL
#define DBELL_ICLR0_PBE0_NOEFF                         0x0UL
// --------------------------------------------------------------
// IMASK1
// 
#define DBELL_IMASK1_ADR (DBELL_BASE + 0x0084UL)
static volatile unsigned long* const SP_DBELL_IMASK1 = (unsigned long*) DBELL_IMASK1_ADR;
#define S_DBELL_IMASK1 (*SP_DBELL_IMASK1)
#define RF24_DBELL_O_IMASK1                        132
// bitfield: IMASK1_SYSTIM2
#define DBELL_IMASK1_SYSTIM2                           30UL
#define RF24_DBELL_IMASK1_SYSTIM2_S              30UL
#define DBELL_IMASK1_SYSTIM2_BM                        0x40000000UL
#define RF24_DBELL_IMASK1_SYSTIM2_M              0x40000000UL
// enums for bitfield IMASK1_SYSTIM2 (width: 1)UL
#define DBELL_IMASK1_SYSTIM2_DIS                       0x0UL
#define DBELL_IMASK1_SYSTIM2_EN                        0x1UL
// bitfield: IMASK1_SYSTIM1
#define DBELL_IMASK1_SYSTIM1                           29UL
#define RF24_DBELL_IMASK1_SYSTIM1_S              29UL
#define DBELL_IMASK1_SYSTIM1_BM                        0x20000000UL
#define RF24_DBELL_IMASK1_SYSTIM1_M              0x20000000UL
// enums for bitfield IMASK1_SYSTIM1 (width: 1)UL
#define DBELL_IMASK1_SYSTIM1_DIS                       0x0UL
#define DBELL_IMASK1_SYSTIM1_EN                        0x1UL
// bitfield: IMASK1_SYSTIM0
#define DBELL_IMASK1_SYSTIM0                           28UL
#define RF24_DBELL_IMASK1_SYSTIM0_S              28UL
#define DBELL_IMASK1_SYSTIM0_BM                        0x10000000UL
#define RF24_DBELL_IMASK1_SYSTIM0_M              0x10000000UL
// enums for bitfield IMASK1_SYSTIM0 (width: 1)UL
#define DBELL_IMASK1_SYSTIM0_DIS                       0x0UL
#define DBELL_IMASK1_SYSTIM0_EN                        0x1UL
// bitfield: IMASK1_MDMDONE
#define DBELL_IMASK1_MDMDONE                           27UL
#define RF24_DBELL_IMASK1_MDMDONE_S              27UL
#define DBELL_IMASK1_MDMDONE_BM                        0x08000000UL
#define RF24_DBELL_IMASK1_MDMDONE_M              0x08000000UL
// enums for bitfield IMASK1_MDMDONE (width: 1)UL
#define DBELL_IMASK1_MDMDONE_DIS                       0x0UL
#define DBELL_IMASK1_MDMDONE_EN                        0x1UL
// bitfield: IMASK1_MDMIN
#define DBELL_IMASK1_MDMIN                             26UL
#define RF24_DBELL_IMASK1_MDMIN_S                26UL
#define DBELL_IMASK1_MDMIN_BM                          0x04000000UL
#define RF24_DBELL_IMASK1_MDMIN_M                0x04000000UL
// enums for bitfield IMASK1_MDMIN (width: 1)UL
#define DBELL_IMASK1_MDMIN_DIS                         0x0UL
#define DBELL_IMASK1_MDMIN_EN                          0x1UL
// bitfield: IMASK1_MDMOUT
#define DBELL_IMASK1_MDMOUT                            25UL
#define RF24_DBELL_IMASK1_MDMOUT_S               25UL
#define DBELL_IMASK1_MDMOUT_BM                         0x02000000UL
#define RF24_DBELL_IMASK1_MDMOUT_M               0x02000000UL
// enums for bitfield IMASK1_MDMOUT (width: 1)UL
#define DBELL_IMASK1_MDMOUT_DIS                        0x0UL
#define DBELL_IMASK1_MDMOUT_EN                         0x1UL
// bitfield: IMASK1_MDMSOFT2
#define DBELL_IMASK1_MDMSOFT2                          24UL
#define RF24_DBELL_IMASK1_MDMSOFT2_S             24UL
#define DBELL_IMASK1_MDMSOFT2_BM                       0x01000000UL
#define RF24_DBELL_IMASK1_MDMSOFT2_M             0x01000000UL
// enums for bitfield IMASK1_MDMSOFT2 (width: 1)UL
#define DBELL_IMASK1_MDMSOFT2_DIS                      0x0UL
#define DBELL_IMASK1_MDMSOFT2_EN                       0x1UL
// bitfield: IMASK1_MDMSOFT1
#define DBELL_IMASK1_MDMSOFT1                          23UL
#define RF24_DBELL_IMASK1_MDMSOFT1_S             23UL
#define DBELL_IMASK1_MDMSOFT1_BM                       0x00800000UL
#define RF24_DBELL_IMASK1_MDMSOFT1_M             0x00800000UL
// enums for bitfield IMASK1_MDMSOFT1 (width: 1)UL
#define DBELL_IMASK1_MDMSOFT1_DIS                      0x0UL
#define DBELL_IMASK1_MDMSOFT1_EN                       0x1UL
// bitfield: IMASK1_MDMSOFT0
#define DBELL_IMASK1_MDMSOFT0                          22UL
#define RF24_DBELL_IMASK1_MDMSOFT0_S             22UL
#define DBELL_IMASK1_MDMSOFT0_BM                       0x00400000UL
#define RF24_DBELL_IMASK1_MDMSOFT0_M             0x00400000UL
// enums for bitfield IMASK1_MDMSOFT0 (width: 1)UL
#define DBELL_IMASK1_MDMSOFT0_DIS                      0x0UL
#define DBELL_IMASK1_MDMSOFT0_EN                       0x1UL
// bitfield: IMASK1_RFEDONE
#define DBELL_IMASK1_RFEDONE                           21UL
#define RF24_DBELL_IMASK1_RFEDONE_S              21UL
#define DBELL_IMASK1_RFEDONE_BM                        0x00200000UL
#define RF24_DBELL_IMASK1_RFEDONE_M              0x00200000UL
// enums for bitfield IMASK1_RFEDONE (width: 1)UL
#define DBELL_IMASK1_RFEDONE_DIS                       0x0UL
#define DBELL_IMASK1_RFEDONE_EN                        0x1UL
// bitfield: IMASK1_RFESOFT1
#define DBELL_IMASK1_RFESOFT1                          20UL
#define RF24_DBELL_IMASK1_RFESOFT1_S             20UL
#define DBELL_IMASK1_RFESOFT1_BM                       0x00100000UL
#define RF24_DBELL_IMASK1_RFESOFT1_M             0x00100000UL
// enums for bitfield IMASK1_RFESOFT1 (width: 1)UL
#define DBELL_IMASK1_RFESOFT1_DIS                      0x0UL
#define DBELL_IMASK1_RFESOFT1_EN                       0x1UL
// bitfield: IMASK1_RFESOFT0
#define DBELL_IMASK1_RFESOFT0                          19UL
#define RF24_DBELL_IMASK1_RFESOFT0_S             19UL
#define DBELL_IMASK1_RFESOFT0_BM                       0x00080000UL
#define RF24_DBELL_IMASK1_RFESOFT0_M             0x00080000UL
// enums for bitfield IMASK1_RFESOFT0 (width: 1)UL
#define DBELL_IMASK1_RFESOFT0_DIS                      0x0UL
#define DBELL_IMASK1_RFESOFT0_EN                       0x1UL
// bitfield: IMASK1_LOCK
#define DBELL_IMASK1_LOCK                              18UL
#define RF24_DBELL_IMASK1_LOCK_S                 18UL
#define DBELL_IMASK1_LOCK_BM                           0x00040000UL
#define RF24_DBELL_IMASK1_LOCK_M                 0x00040000UL
// enums for bitfield IMASK1_LOCK (width: 1)UL
#define DBELL_IMASK1_LOCK_DIS                          0x0UL
#define DBELL_IMASK1_LOCK_EN                           0x1UL
// bitfield: IMASK1_LOL
#define DBELL_IMASK1_LOL                               17UL
#define RF24_DBELL_IMASK1_LOL_S                  17UL
#define DBELL_IMASK1_LOL_BM                            0x00020000UL
#define RF24_DBELL_IMASK1_LOL_M                  0x00020000UL
// enums for bitfield IMASK1_LOL (width: 1)UL
#define DBELL_IMASK1_LOL_DIS                           0x0UL
#define DBELL_IMASK1_LOL_EN                            0x1UL
// bitfield: IMASK1_TXFIFO
#define DBELL_IMASK1_TXFIFO                            16UL
#define RF24_DBELL_IMASK1_TXFIFO_S               16UL
#define DBELL_IMASK1_TXFIFO_BM                         0x00010000UL
#define RF24_DBELL_IMASK1_TXFIFO_M               0x00010000UL
// enums for bitfield IMASK1_TXFIFO (width: 1)UL
#define DBELL_IMASK1_TXFIFO_DIS                        0x0UL
#define DBELL_IMASK1_TXFIFO_EN                         0x1UL
// bitfield: IMASK1_RXFIFO
#define DBELL_IMASK1_RXFIFO                            15UL
#define RF24_DBELL_IMASK1_RXFIFO_S               15UL
#define DBELL_IMASK1_RXFIFO_BM                         0x00008000UL
#define RF24_DBELL_IMASK1_RXFIFO_M               0x00008000UL
// enums for bitfield IMASK1_RXFIFO (width: 1)UL
#define DBELL_IMASK1_RXFIFO_DIS                        0x0UL
#define DBELL_IMASK1_RXFIFO_EN                         0x1UL
// bitfield: IMASK1_PBE15
#define DBELL_IMASK1_PBE15                             14UL
#define RF24_DBELL_IMASK1_PBE15_S                14UL
#define DBELL_IMASK1_PBE15_BM                          0x00004000UL
#define RF24_DBELL_IMASK1_PBE15_M                0x00004000UL
// enums for bitfield IMASK1_PBE15 (width: 1)UL
#define DBELL_IMASK1_PBE15_DIS                         0x0UL
#define DBELL_IMASK1_PBE15_EN                          0x1UL
// bitfield: IMASK1_PBE14
#define DBELL_IMASK1_PBE14                             13UL
#define RF24_DBELL_IMASK1_PBE14_S                13UL
#define DBELL_IMASK1_PBE14_BM                          0x00002000UL
#define RF24_DBELL_IMASK1_PBE14_M                0x00002000UL
// enums for bitfield IMASK1_PBE14 (width: 1)UL
#define DBELL_IMASK1_PBE14_DIS                         0x0UL
#define DBELL_IMASK1_PBE14_EN                          0x1UL
// bitfield: IMASK1_PBE13
#define DBELL_IMASK1_PBE13                             12UL
#define RF24_DBELL_IMASK1_PBE13_S                12UL
#define DBELL_IMASK1_PBE13_BM                          0x00001000UL
#define RF24_DBELL_IMASK1_PBE13_M                0x00001000UL
// enums for bitfield IMASK1_PBE13 (width: 1)UL
#define DBELL_IMASK1_PBE13_DIS                         0x0UL
#define DBELL_IMASK1_PBE13_EN                          0x1UL
// bitfield: IMASK1_PBE12
#define DBELL_IMASK1_PBE12                             11UL
#define RF24_DBELL_IMASK1_PBE12_S                11UL
#define DBELL_IMASK1_PBE12_BM                          0x00000800UL
#define RF24_DBELL_IMASK1_PBE12_M                0x00000800UL
// enums for bitfield IMASK1_PBE12 (width: 1)UL
#define DBELL_IMASK1_PBE12_DIS                         0x0UL
#define DBELL_IMASK1_PBE12_EN                          0x1UL
// bitfield: IMASK1_PBE11
#define DBELL_IMASK1_PBE11                             10UL
#define RF24_DBELL_IMASK1_PBE11_S                10UL
#define DBELL_IMASK1_PBE11_BM                          0x00000400UL
#define RF24_DBELL_IMASK1_PBE11_M                0x00000400UL
// enums for bitfield IMASK1_PBE11 (width: 1)UL
#define DBELL_IMASK1_PBE11_DIS                         0x0UL
#define DBELL_IMASK1_PBE11_EN                          0x1UL
// bitfield: IMASK1_PBE10
#define DBELL_IMASK1_PBE10                             9UL
#define RF24_DBELL_IMASK1_PBE10_S                9UL
#define DBELL_IMASK1_PBE10_BM                          0x00000200UL
#define RF24_DBELL_IMASK1_PBE10_M                0x00000200UL
// enums for bitfield IMASK1_PBE10 (width: 1)UL
#define DBELL_IMASK1_PBE10_DIS                         0x0UL
#define DBELL_IMASK1_PBE10_EN                          0x1UL
// bitfield: IMASK1_PBE8
#define DBELL_IMASK1_PBE8                              8UL
#define RF24_DBELL_IMASK1_PBE8_S                 8UL
#define DBELL_IMASK1_PBE8_BM                           0x00000100UL
#define RF24_DBELL_IMASK1_PBE8_M                 0x00000100UL
// enums for bitfield IMASK1_PBE8 (width: 1)UL
#define DBELL_IMASK1_PBE8_DIS                          0x0UL
#define DBELL_IMASK1_PBE8_EN                           0x1UL
// bitfield: IMASK1_PBE7
#define DBELL_IMASK1_PBE7                              7UL
#define RF24_DBELL_IMASK1_PBE7_S                 7UL
#define DBELL_IMASK1_PBE7_BM                           0x00000080UL
#define RF24_DBELL_IMASK1_PBE7_M                 0x00000080UL
// enums for bitfield IMASK1_PBE7 (width: 1)UL
#define DBELL_IMASK1_PBE7_DIS                          0x0UL
#define DBELL_IMASK1_PBE7_EN                           0x1UL
// bitfield: IMASK1_PBE6
#define DBELL_IMASK1_PBE6                              6UL
#define RF24_DBELL_IMASK1_PBE6_S                 6UL
#define DBELL_IMASK1_PBE6_BM                           0x00000040UL
#define RF24_DBELL_IMASK1_PBE6_M                 0x00000040UL
// enums for bitfield IMASK1_PBE6 (width: 1)UL
#define DBELL_IMASK1_PBE6_DIS                          0x0UL
#define DBELL_IMASK1_PBE6_EN                           0x1UL
// bitfield: IMASK1_PBE5
#define DBELL_IMASK1_PBE5                              5UL
#define RF24_DBELL_IMASK1_PBE5_S                 5UL
#define DBELL_IMASK1_PBE5_BM                           0x00000020UL
#define RF24_DBELL_IMASK1_PBE5_M                 0x00000020UL
// enums for bitfield IMASK1_PBE5 (width: 1)UL
#define DBELL_IMASK1_PBE5_DIS                          0x0UL
#define DBELL_IMASK1_PBE5_EN                           0x1UL
// bitfield: IMASK1_PBE4
#define DBELL_IMASK1_PBE4                              4UL
#define RF24_DBELL_IMASK1_PBE4_S                 4UL
#define DBELL_IMASK1_PBE4_BM                           0x00000010UL
#define RF24_DBELL_IMASK1_PBE4_M                 0x00000010UL
// enums for bitfield IMASK1_PBE4 (width: 1)UL
#define DBELL_IMASK1_PBE4_DIS                          0x0UL
#define DBELL_IMASK1_PBE4_EN                           0x1UL
// bitfield: IMASK1_PBE3
#define DBELL_IMASK1_PBE3                              3UL
#define RF24_DBELL_IMASK1_PBE3_S                 3UL
#define DBELL_IMASK1_PBE3_BM                           0x00000008UL
#define RF24_DBELL_IMASK1_PBE3_M                 0x00000008UL
// enums for bitfield IMASK1_PBE3 (width: 1)UL
#define DBELL_IMASK1_PBE3_DIS                          0x0UL
#define DBELL_IMASK1_PBE3_EN                           0x1UL
// bitfield: IMASK1_PBE2
#define DBELL_IMASK1_PBE2                              2UL
#define RF24_DBELL_IMASK1_PBE2_S                 2UL
#define DBELL_IMASK1_PBE2_BM                           0x00000004UL
#define RF24_DBELL_IMASK1_PBE2_M                 0x00000004UL
// enums for bitfield IMASK1_PBE2 (width: 1)UL
#define DBELL_IMASK1_PBE2_DIS                          0x0UL
#define DBELL_IMASK1_PBE2_EN                           0x1UL
// bitfield: IMASK1_PBE1
#define DBELL_IMASK1_PBE1                              1UL
#define RF24_DBELL_IMASK1_PBE1_S                 1UL
#define DBELL_IMASK1_PBE1_BM                           0x00000002UL
#define RF24_DBELL_IMASK1_PBE1_M                 0x00000002UL
// enums for bitfield IMASK1_PBE1 (width: 1)UL
#define DBELL_IMASK1_PBE1_DIS                          0x0UL
#define DBELL_IMASK1_PBE1_EN                           0x1UL
// bitfield: IMASK1_PBE0
#define DBELL_IMASK1_PBE0                              0UL
#define RF24_DBELL_IMASK1_PBE0_S                 0UL
#define DBELL_IMASK1_PBE0_BM                           0x00000001UL
#define RF24_DBELL_IMASK1_PBE0_M                 0x00000001UL
// enums for bitfield IMASK1_PBE0 (width: 1)UL
#define DBELL_IMASK1_PBE0_EN                           0x1UL
#define DBELL_IMASK1_PBE0_DIS                          0x0UL
// --------------------------------------------------------------
// RIS1
// 
#define DBELL_RIS1_ADR (DBELL_BASE + 0x0088UL)
static volatile unsigned long* const SP_DBELL_RIS1 = (unsigned long*) DBELL_RIS1_ADR;
#define S_DBELL_RIS1 (*SP_DBELL_RIS1)
#define RF24_DBELL_O_RIS1                          136
// bitfield: RIS1_SYSTIM2
#define DBELL_RIS1_SYSTIM2                             31UL
#define RF24_DBELL_RIS1_SYSTIM2_S                31UL
#define DBELL_RIS1_SYSTIM2_BM                          0x80000000UL
#define RF24_DBELL_RIS1_SYSTIM2_M                0x80000000UL
// enums for bitfield RIS1_SYSTIM2 (width: 1)UL
#define DBELL_RIS1_SYSTIM2_CLR                         0x0UL
#define DBELL_RIS1_SYSTIM2_SET                         0x1UL
// bitfield: RIS1_SYSTIM1
#define DBELL_RIS1_SYSTIM1                             30UL
#define RF24_DBELL_RIS1_SYSTIM1_S                30UL
#define DBELL_RIS1_SYSTIM1_BM                          0x40000000UL
#define RF24_DBELL_RIS1_SYSTIM1_M                0x40000000UL
// enums for bitfield RIS1_SYSTIM1 (width: 1)UL
#define DBELL_RIS1_SYSTIM1_CLR                         0x0UL
#define DBELL_RIS1_SYSTIM1_SET                         0x1UL
// bitfield: RIS1_SYSTIM0
#define DBELL_RIS1_SYSTIM0                             29UL
#define RF24_DBELL_RIS1_SYSTIM0_S                29UL
#define DBELL_RIS1_SYSTIM0_BM                          0x20000000UL
#define RF24_DBELL_RIS1_SYSTIM0_M                0x20000000UL
// enums for bitfield RIS1_SYSTIM0 (width: 1)UL
#define DBELL_RIS1_SYSTIM0_CLR                         0x0UL
#define DBELL_RIS1_SYSTIM0_SET                         0x1UL
// bitfield: RIS1_MDMDONE
#define DBELL_RIS1_MDMDONE                             28UL
#define RF24_DBELL_RIS1_MDMDONE_S                28UL
#define DBELL_RIS1_MDMDONE_BM                          0x10000000UL
#define RF24_DBELL_RIS1_MDMDONE_M                0x10000000UL
// enums for bitfield RIS1_MDMDONE (width: 1)UL
#define DBELL_RIS1_MDMDONE_CLR                         0x0UL
#define DBELL_RIS1_MDMDONE_SET                         0x1UL
// bitfield: RIS1_MDMIN
#define DBELL_RIS1_MDMIN                               27UL
#define RF24_DBELL_RIS1_MDMIN_S                  27UL
#define DBELL_RIS1_MDMIN_BM                            0x08000000UL
#define RF24_DBELL_RIS1_MDMIN_M                  0x08000000UL
// enums for bitfield RIS1_MDMIN (width: 1)UL
#define DBELL_RIS1_MDMIN_CLR                           0x0UL
#define DBELL_RIS1_MDMIN_SET                           0x1UL
// bitfield: RIS1_MDMOUT
#define DBELL_RIS1_MDMOUT                              26UL
#define RF24_DBELL_RIS1_MDMOUT_S                 26UL
#define DBELL_RIS1_MDMOUT_BM                           0x04000000UL
#define RF24_DBELL_RIS1_MDMOUT_M                 0x04000000UL
// enums for bitfield RIS1_MDMOUT (width: 1)UL
#define DBELL_RIS1_MDMOUT_CLR                          0x0UL
#define DBELL_RIS1_MDMOUT_SET                          0x1UL
// bitfield: RIS1_MDMSOFT2
#define DBELL_RIS1_MDMSOFT2                            25UL
#define RF24_DBELL_RIS1_MDMSOFT2_S               25UL
#define DBELL_RIS1_MDMSOFT2_BM                         0x02000000UL
#define RF24_DBELL_RIS1_MDMSOFT2_M               0x02000000UL
// enums for bitfield RIS1_MDMSOFT2 (width: 1)UL
#define DBELL_RIS1_MDMSOFT2_CLR                        0x0UL
#define DBELL_RIS1_MDMSOFT2_SET                        0x1UL
// bitfield: RIS1_MDMSOFT1
#define DBELL_RIS1_MDMSOFT1                            24UL
#define RF24_DBELL_RIS1_MDMSOFT1_S               24UL
#define DBELL_RIS1_MDMSOFT1_BM                         0x01000000UL
#define RF24_DBELL_RIS1_MDMSOFT1_M               0x01000000UL
// enums for bitfield RIS1_MDMSOFT1 (width: 1)UL
#define DBELL_RIS1_MDMSOFT1_CLR                        0x0UL
#define DBELL_RIS1_MDMSOFT1_SET                        0x1UL
// bitfield: RIS1_MDMSOFT0
#define DBELL_RIS1_MDMSOFT0                            23UL
#define RF24_DBELL_RIS1_MDMSOFT0_S               23UL
#define DBELL_RIS1_MDMSOFT0_BM                         0x00800000UL
#define RF24_DBELL_RIS1_MDMSOFT0_M               0x00800000UL
// enums for bitfield RIS1_MDMSOFT0 (width: 1)UL
#define DBELL_RIS1_MDMSOFT0_CLR                        0x0UL
#define DBELL_RIS1_MDMSOFT0_SET                        0x1UL
// bitfield: RIS1_RFEDONE
#define DBELL_RIS1_RFEDONE                             22UL
#define RF24_DBELL_RIS1_RFEDONE_S                22UL
#define DBELL_RIS1_RFEDONE_BM                          0x00400000UL
#define RF24_DBELL_RIS1_RFEDONE_M                0x00400000UL
// enums for bitfield RIS1_RFEDONE (width: 1)UL
#define DBELL_RIS1_RFEDONE_CLR                         0x0UL
#define DBELL_RIS1_RFEDONE_SET                         0x1UL
// bitfield: RIS1_RFESOFT1
#define DBELL_RIS1_RFESOFT1                            21UL
#define RF24_DBELL_RIS1_RFESOFT1_S               21UL
#define DBELL_RIS1_RFESOFT1_BM                         0x00200000UL
#define RF24_DBELL_RIS1_RFESOFT1_M               0x00200000UL
// enums for bitfield RIS1_RFESOFT1 (width: 1)UL
#define DBELL_RIS1_RFESOFT1_CLR                        0x0UL
#define DBELL_RIS1_RFESOFT1_SET                        0x1UL
// bitfield: RIS1_RFESOFT0
#define DBELL_RIS1_RFESOFT0                            20UL
#define RF24_DBELL_RIS1_RFESOFT0_S               20UL
#define DBELL_RIS1_RFESOFT0_BM                         0x00100000UL
#define RF24_DBELL_RIS1_RFESOFT0_M               0x00100000UL
// enums for bitfield RIS1_RFESOFT0 (width: 1)UL
#define DBELL_RIS1_RFESOFT0_CLR                        0x0UL
#define DBELL_RIS1_RFESOFT0_SET                        0x1UL
// bitfield: RIS1_LOCK
#define DBELL_RIS1_LOCK                                19UL
#define RF24_DBELL_RIS1_LOCK_S                   19UL
#define DBELL_RIS1_LOCK_BM                             0x00080000UL
#define RF24_DBELL_RIS1_LOCK_M                   0x00080000UL
// enums for bitfield RIS1_LOCK (width: 1)UL
#define DBELL_RIS1_LOCK_CLR                            0x0UL
#define DBELL_RIS1_LOCK_SET                            0x1UL
// bitfield: RIS1_LOL
#define DBELL_RIS1_LOL                                 18UL
#define RF24_DBELL_RIS1_LOL_S                    18UL
#define DBELL_RIS1_LOL_BM                              0x00040000UL
#define RF24_DBELL_RIS1_LOL_M                    0x00040000UL
// enums for bitfield RIS1_LOL (width: 1)UL
#define DBELL_RIS1_LOL_CLR                             0x0UL
#define DBELL_RIS1_LOL_SET                             0x1UL
// bitfield: RIS1_TXFIFO
#define DBELL_RIS1_TXFIFO                              17UL
#define RF24_DBELL_RIS1_TXFIFO_S                 17UL
#define DBELL_RIS1_TXFIFO_BM                           0x00020000UL
#define RF24_DBELL_RIS1_TXFIFO_M                 0x00020000UL
// enums for bitfield RIS1_TXFIFO (width: 1)UL
#define DBELL_RIS1_TXFIFO_CLR                          0x0UL
#define DBELL_RIS1_TXFIFO_SET                          0x1UL
// bitfield: RIS1_RXFIFO
#define DBELL_RIS1_RXFIFO                              16UL
#define RF24_DBELL_RIS1_RXFIFO_S                 16UL
#define DBELL_RIS1_RXFIFO_BM                           0x00010000UL
#define RF24_DBELL_RIS1_RXFIFO_M                 0x00010000UL
// enums for bitfield RIS1_RXFIFO (width: 1)UL
#define DBELL_RIS1_RXFIFO_CLR                          0x0UL
#define DBELL_RIS1_RXFIFO_SET                          0x1UL
// bitfield: RIS1_PBE15
#define DBELL_RIS1_PBE15                               15UL
#define RF24_DBELL_RIS1_PBE15_S                  15UL
#define DBELL_RIS1_PBE15_BM                            0x00008000UL
#define RF24_DBELL_RIS1_PBE15_M                  0x00008000UL
// enums for bitfield RIS1_PBE15 (width: 1)UL
#define DBELL_RIS1_PBE15_CLR                           0x0UL
#define DBELL_RIS1_PBE15_SET                           0x1UL
// bitfield: RIS1_PBE14
#define DBELL_RIS1_PBE14                               14UL
#define RF24_DBELL_RIS1_PBE14_S                  14UL
#define DBELL_RIS1_PBE14_BM                            0x00004000UL
#define RF24_DBELL_RIS1_PBE14_M                  0x00004000UL
// enums for bitfield RIS1_PBE14 (width: 1)UL
#define DBELL_RIS1_PBE14_CLR                           0x0UL
#define DBELL_RIS1_PBE14_SET                           0x1UL
// bitfield: RIS1_PBE13
#define DBELL_RIS1_PBE13                               13UL
#define RF24_DBELL_RIS1_PBE13_S                  13UL
#define DBELL_RIS1_PBE13_BM                            0x00002000UL
#define RF24_DBELL_RIS1_PBE13_M                  0x00002000UL
// enums for bitfield RIS1_PBE13 (width: 1)UL
#define DBELL_RIS1_PBE13_CLR                           0x0UL
#define DBELL_RIS1_PBE13_SET                           0x1UL
// bitfield: RIS1_PBE12
#define DBELL_RIS1_PBE12                               12UL
#define RF24_DBELL_RIS1_PBE12_S                  12UL
#define DBELL_RIS1_PBE12_BM                            0x00001000UL
#define RF24_DBELL_RIS1_PBE12_M                  0x00001000UL
// enums for bitfield RIS1_PBE12 (width: 1)UL
#define DBELL_RIS1_PBE12_CLR                           0x0UL
#define DBELL_RIS1_PBE12_SET                           0x1UL
// bitfield: RIS1_PBE11
#define DBELL_RIS1_PBE11                               11UL
#define RF24_DBELL_RIS1_PBE11_S                  11UL
#define DBELL_RIS1_PBE11_BM                            0x00000800UL
#define RF24_DBELL_RIS1_PBE11_M                  0x00000800UL
// enums for bitfield RIS1_PBE11 (width: 1)UL
#define DBELL_RIS1_PBE11_CLR                           0x0UL
#define DBELL_RIS1_PBE11_SET                           0x1UL
// bitfield: RIS1_PBE10
#define DBELL_RIS1_PBE10                               10UL
#define RF24_DBELL_RIS1_PBE10_S                  10UL
#define DBELL_RIS1_PBE10_BM                            0x00000400UL
#define RF24_DBELL_RIS1_PBE10_M                  0x00000400UL
// enums for bitfield RIS1_PBE10 (width: 1)UL
#define DBELL_RIS1_PBE10_CLR                           0x0UL
#define DBELL_RIS1_PBE10_SET                           0x1UL
// bitfield: RIS1_PBE9
#define DBELL_RIS1_PBE9                                9UL
#define RF24_DBELL_RIS1_PBE9_S                   9UL
#define DBELL_RIS1_PBE9_BM                             0x00000200UL
#define RF24_DBELL_RIS1_PBE9_M                   0x00000200UL
// enums for bitfield RIS1_PBE9 (width: 1)UL
#define DBELL_RIS1_PBE9_CLR                            0x0UL
#define DBELL_RIS1_PBE9_SET                            0x1UL
// bitfield: RIS1_PBE8
#define DBELL_RIS1_PBE8                                8UL
#define RF24_DBELL_RIS1_PBE8_S                   8UL
#define DBELL_RIS1_PBE8_BM                             0x00000100UL
#define RF24_DBELL_RIS1_PBE8_M                   0x00000100UL
// enums for bitfield RIS1_PBE8 (width: 1)UL
#define DBELL_RIS1_PBE8_CLR                            0x0UL
#define DBELL_RIS1_PBE8_SET                            0x1UL
// bitfield: RIS1_PBE7
#define DBELL_RIS1_PBE7                                7UL
#define RF24_DBELL_RIS1_PBE7_S                   7UL
#define DBELL_RIS1_PBE7_BM                             0x00000080UL
#define RF24_DBELL_RIS1_PBE7_M                   0x00000080UL
// enums for bitfield RIS1_PBE7 (width: 1)UL
#define DBELL_RIS1_PBE7_CLR                            0x0UL
#define DBELL_RIS1_PBE7_SET                            0x1UL
// bitfield: RIS1_PBE6
#define DBELL_RIS1_PBE6                                6UL
#define RF24_DBELL_RIS1_PBE6_S                   6UL
#define DBELL_RIS1_PBE6_BM                             0x00000040UL
#define RF24_DBELL_RIS1_PBE6_M                   0x00000040UL
// enums for bitfield RIS1_PBE6 (width: 1)UL
#define DBELL_RIS1_PBE6_CLR                            0x0UL
#define DBELL_RIS1_PBE6_SET                            0x1UL
// bitfield: RIS1_PBE5
#define DBELL_RIS1_PBE5                                5UL
#define RF24_DBELL_RIS1_PBE5_S                   5UL
#define DBELL_RIS1_PBE5_BM                             0x00000020UL
#define RF24_DBELL_RIS1_PBE5_M                   0x00000020UL
// enums for bitfield RIS1_PBE5 (width: 1)UL
#define DBELL_RIS1_PBE5_CLR                            0x0UL
#define DBELL_RIS1_PBE5_SET                            0x1UL
// bitfield: RIS1_PBE4
#define DBELL_RIS1_PBE4                                4UL
#define RF24_DBELL_RIS1_PBE4_S                   4UL
#define DBELL_RIS1_PBE4_BM                             0x00000010UL
#define RF24_DBELL_RIS1_PBE4_M                   0x00000010UL
// enums for bitfield RIS1_PBE4 (width: 1)UL
#define DBELL_RIS1_PBE4_CLR                            0x0UL
#define DBELL_RIS1_PBE4_SET                            0x1UL
// bitfield: RIS1_PBE3
#define DBELL_RIS1_PBE3                                3UL
#define RF24_DBELL_RIS1_PBE3_S                   3UL
#define DBELL_RIS1_PBE3_BM                             0x00000008UL
#define RF24_DBELL_RIS1_PBE3_M                   0x00000008UL
// enums for bitfield RIS1_PBE3 (width: 1)UL
#define DBELL_RIS1_PBE3_CLR                            0x0UL
#define DBELL_RIS1_PBE3_SET                            0x1UL
// bitfield: RIS1_PBE2
#define DBELL_RIS1_PBE2                                2UL
#define RF24_DBELL_RIS1_PBE2_S                   2UL
#define DBELL_RIS1_PBE2_BM                             0x00000004UL
#define RF24_DBELL_RIS1_PBE2_M                   0x00000004UL
// enums for bitfield RIS1_PBE2 (width: 1)UL
#define DBELL_RIS1_PBE2_CLR                            0x0UL
#define DBELL_RIS1_PBE2_SET                            0x1UL
// bitfield: RIS1_PBE1
#define DBELL_RIS1_PBE1                                1UL
#define RF24_DBELL_RIS1_PBE1_S                   1UL
#define DBELL_RIS1_PBE1_BM                             0x00000002UL
#define RF24_DBELL_RIS1_PBE1_M                   0x00000002UL
// enums for bitfield RIS1_PBE1 (width: 1)UL
#define DBELL_RIS1_PBE1_CLR                            0x0UL
#define DBELL_RIS1_PBE1_SET                            0x1UL
// bitfield: RIS1_PBE0
#define DBELL_RIS1_PBE0                                0UL
#define RF24_DBELL_RIS1_PBE0_S                   0UL
#define DBELL_RIS1_PBE0_BM                             0x00000001UL
#define RF24_DBELL_RIS1_PBE0_M                   0x00000001UL
// enums for bitfield RIS1_PBE0 (width: 1)UL
#define DBELL_RIS1_PBE0_SET                            0x1UL
#define DBELL_RIS1_PBE0_CLR                            0x0UL
// --------------------------------------------------------------
// MIS1
// 
#define DBELL_MIS1_ADR (DBELL_BASE + 0x008CUL)
static volatile unsigned long* const SP_DBELL_MIS1 = (unsigned long*) DBELL_MIS1_ADR;
#define S_DBELL_MIS1 (*SP_DBELL_MIS1)
#define RF24_DBELL_O_MIS1                          140
// bitfield: MIS1_SYSTIM2
#define DBELL_MIS1_SYSTIM2                             31UL
#define RF24_DBELL_MIS1_SYSTIM2_S                31UL
#define DBELL_MIS1_SYSTIM2_BM                          0x80000000UL
#define RF24_DBELL_MIS1_SYSTIM2_M                0x80000000UL
// enums for bitfield MIS1_SYSTIM2 (width: 1)UL
#define DBELL_MIS1_SYSTIM2_CLR                         0x0UL
#define DBELL_MIS1_SYSTIM2_SET                         0x1UL
// bitfield: MIS1_SYSTIM1
#define DBELL_MIS1_SYSTIM1                             30UL
#define RF24_DBELL_MIS1_SYSTIM1_S                30UL
#define DBELL_MIS1_SYSTIM1_BM                          0x40000000UL
#define RF24_DBELL_MIS1_SYSTIM1_M                0x40000000UL
// enums for bitfield MIS1_SYSTIM1 (width: 1)UL
#define DBELL_MIS1_SYSTIM1_CLR                         0x0UL
#define DBELL_MIS1_SYSTIM1_SET                         0x1UL
// bitfield: MIS1_SYSTIM0
#define DBELL_MIS1_SYSTIM0                             29UL
#define RF24_DBELL_MIS1_SYSTIM0_S                29UL
#define DBELL_MIS1_SYSTIM0_BM                          0x20000000UL
#define RF24_DBELL_MIS1_SYSTIM0_M                0x20000000UL
// enums for bitfield MIS1_SYSTIM0 (width: 1)UL
#define DBELL_MIS1_SYSTIM0_CLR                         0x0UL
#define DBELL_MIS1_SYSTIM0_SET                         0x1UL
// bitfield: MIS1_MDMDONE
#define DBELL_MIS1_MDMDONE                             28UL
#define RF24_DBELL_MIS1_MDMDONE_S                28UL
#define DBELL_MIS1_MDMDONE_BM                          0x10000000UL
#define RF24_DBELL_MIS1_MDMDONE_M                0x10000000UL
// enums for bitfield MIS1_MDMDONE (width: 1)UL
#define DBELL_MIS1_MDMDONE_CLR                         0x0UL
#define DBELL_MIS1_MDMDONE_SET                         0x1UL
// bitfield: MIS1_MDMIN
#define DBELL_MIS1_MDMIN                               27UL
#define RF24_DBELL_MIS1_MDMIN_S                  27UL
#define DBELL_MIS1_MDMIN_BM                            0x08000000UL
#define RF24_DBELL_MIS1_MDMIN_M                  0x08000000UL
// enums for bitfield MIS1_MDMIN (width: 1)UL
#define DBELL_MIS1_MDMIN_CLR                           0x0UL
#define DBELL_MIS1_MDMIN_SET                           0x1UL
// bitfield: MIS1_MDMOUT
#define DBELL_MIS1_MDMOUT                              26UL
#define RF24_DBELL_MIS1_MDMOUT_S                 26UL
#define DBELL_MIS1_MDMOUT_BM                           0x04000000UL
#define RF24_DBELL_MIS1_MDMOUT_M                 0x04000000UL
// enums for bitfield MIS1_MDMOUT (width: 1)UL
#define DBELL_MIS1_MDMOUT_CLR                          0x0UL
#define DBELL_MIS1_MDMOUT_SET                          0x1UL
// bitfield: MIS1_MDMSOFT2
#define DBELL_MIS1_MDMSOFT2                            25UL
#define RF24_DBELL_MIS1_MDMSOFT2_S               25UL
#define DBELL_MIS1_MDMSOFT2_BM                         0x02000000UL
#define RF24_DBELL_MIS1_MDMSOFT2_M               0x02000000UL
// enums for bitfield MIS1_MDMSOFT2 (width: 1)UL
#define DBELL_MIS1_MDMSOFT2_CLR                        0x0UL
#define DBELL_MIS1_MDMSOFT2_SET                        0x1UL
// bitfield: MIS1_MDMSOFT1
#define DBELL_MIS1_MDMSOFT1                            24UL
#define RF24_DBELL_MIS1_MDMSOFT1_S               24UL
#define DBELL_MIS1_MDMSOFT1_BM                         0x01000000UL
#define RF24_DBELL_MIS1_MDMSOFT1_M               0x01000000UL
// enums for bitfield MIS1_MDMSOFT1 (width: 1)UL
#define DBELL_MIS1_MDMSOFT1_CLR                        0x0UL
#define DBELL_MIS1_MDMSOFT1_SET                        0x1UL
// bitfield: MIS1_MDMSOFT0
#define DBELL_MIS1_MDMSOFT0                            23UL
#define RF24_DBELL_MIS1_MDMSOFT0_S               23UL
#define DBELL_MIS1_MDMSOFT0_BM                         0x00800000UL
#define RF24_DBELL_MIS1_MDMSOFT0_M               0x00800000UL
// enums for bitfield MIS1_MDMSOFT0 (width: 1)UL
#define DBELL_MIS1_MDMSOFT0_CLR                        0x0UL
#define DBELL_MIS1_MDMSOFT0_SET                        0x1UL
// bitfield: MIS1_RFEDONE
#define DBELL_MIS1_RFEDONE                             22UL
#define RF24_DBELL_MIS1_RFEDONE_S                22UL
#define DBELL_MIS1_RFEDONE_BM                          0x00400000UL
#define RF24_DBELL_MIS1_RFEDONE_M                0x00400000UL
// enums for bitfield MIS1_RFEDONE (width: 1)UL
#define DBELL_MIS1_RFEDONE_CLR                         0x0UL
#define DBELL_MIS1_RFEDONE_SET                         0x1UL
// bitfield: MIS1_RFESOFT1
#define DBELL_MIS1_RFESOFT1                            21UL
#define RF24_DBELL_MIS1_RFESOFT1_S               21UL
#define DBELL_MIS1_RFESOFT1_BM                         0x00200000UL
#define RF24_DBELL_MIS1_RFESOFT1_M               0x00200000UL
// enums for bitfield MIS1_RFESOFT1 (width: 1)UL
#define DBELL_MIS1_RFESOFT1_CLR                        0x0UL
#define DBELL_MIS1_RFESOFT1_SET                        0x1UL
// bitfield: MIS1_RFESOFT0
#define DBELL_MIS1_RFESOFT0                            20UL
#define RF24_DBELL_MIS1_RFESOFT0_S               20UL
#define DBELL_MIS1_RFESOFT0_BM                         0x00100000UL
#define RF24_DBELL_MIS1_RFESOFT0_M               0x00100000UL
// enums for bitfield MIS1_RFESOFT0 (width: 1)UL
#define DBELL_MIS1_RFESOFT0_CLR                        0x0UL
#define DBELL_MIS1_RFESOFT0_SET                        0x1UL
// bitfield: MIS1_LOCK
#define DBELL_MIS1_LOCK                                19UL
#define RF24_DBELL_MIS1_LOCK_S                   19UL
#define DBELL_MIS1_LOCK_BM                             0x00080000UL
#define RF24_DBELL_MIS1_LOCK_M                   0x00080000UL
// enums for bitfield MIS1_LOCK (width: 1)UL
#define DBELL_MIS1_LOCK_CLR                            0x0UL
#define DBELL_MIS1_LOCK_SET                            0x1UL
// bitfield: MIS1_LOL
#define DBELL_MIS1_LOL                                 18UL
#define RF24_DBELL_MIS1_LOL_S                    18UL
#define DBELL_MIS1_LOL_BM                              0x00040000UL
#define RF24_DBELL_MIS1_LOL_M                    0x00040000UL
// enums for bitfield MIS1_LOL (width: 1)UL
#define DBELL_MIS1_LOL_CLR                             0x0UL
#define DBELL_MIS1_LOL_SET                             0x1UL
// bitfield: MIS1_TXFIFO
#define DBELL_MIS1_TXFIFO                              17UL
#define RF24_DBELL_MIS1_TXFIFO_S                 17UL
#define DBELL_MIS1_TXFIFO_BM                           0x00020000UL
#define RF24_DBELL_MIS1_TXFIFO_M                 0x00020000UL
// enums for bitfield MIS1_TXFIFO (width: 1)UL
#define DBELL_MIS1_TXFIFO_CLR                          0x0UL
#define DBELL_MIS1_TXFIFO_SET                          0x1UL
// bitfield: MIS1_RXFIFO
#define DBELL_MIS1_RXFIFO                              16UL
#define RF24_DBELL_MIS1_RXFIFO_S                 16UL
#define DBELL_MIS1_RXFIFO_BM                           0x00010000UL
#define RF24_DBELL_MIS1_RXFIFO_M                 0x00010000UL
// enums for bitfield MIS1_RXFIFO (width: 1)UL
#define DBELL_MIS1_RXFIFO_CLR                          0x0UL
#define DBELL_MIS1_RXFIFO_SET                          0x1UL
// bitfield: MIS1_PBE15
#define DBELL_MIS1_PBE15                               15UL
#define RF24_DBELL_MIS1_PBE15_S                  15UL
#define DBELL_MIS1_PBE15_BM                            0x00008000UL
#define RF24_DBELL_MIS1_PBE15_M                  0x00008000UL
// enums for bitfield MIS1_PBE15 (width: 1)UL
#define DBELL_MIS1_PBE15_CLR                           0x0UL
#define DBELL_MIS1_PBE15_SET                           0x1UL
// bitfield: MIS1_PBE14
#define DBELL_MIS1_PBE14                               14UL
#define RF24_DBELL_MIS1_PBE14_S                  14UL
#define DBELL_MIS1_PBE14_BM                            0x00004000UL
#define RF24_DBELL_MIS1_PBE14_M                  0x00004000UL
// enums for bitfield MIS1_PBE14 (width: 1)UL
#define DBELL_MIS1_PBE14_CLR                           0x0UL
#define DBELL_MIS1_PBE14_SET                           0x1UL
// bitfield: MIS1_PBE13
#define DBELL_MIS1_PBE13                               13UL
#define RF24_DBELL_MIS1_PBE13_S                  13UL
#define DBELL_MIS1_PBE13_BM                            0x00002000UL
#define RF24_DBELL_MIS1_PBE13_M                  0x00002000UL
// enums for bitfield MIS1_PBE13 (width: 1)UL
#define DBELL_MIS1_PBE13_CLR                           0x0UL
#define DBELL_MIS1_PBE13_SET                           0x1UL
// bitfield: MIS1_PBE12
#define DBELL_MIS1_PBE12                               12UL
#define RF24_DBELL_MIS1_PBE12_S                  12UL
#define DBELL_MIS1_PBE12_BM                            0x00001000UL
#define RF24_DBELL_MIS1_PBE12_M                  0x00001000UL
// enums for bitfield MIS1_PBE12 (width: 1)UL
#define DBELL_MIS1_PBE12_CLR                           0x0UL
#define DBELL_MIS1_PBE12_SET                           0x1UL
// bitfield: MIS1_PBE11
#define DBELL_MIS1_PBE11                               11UL
#define RF24_DBELL_MIS1_PBE11_S                  11UL
#define DBELL_MIS1_PBE11_BM                            0x00000800UL
#define RF24_DBELL_MIS1_PBE11_M                  0x00000800UL
// enums for bitfield MIS1_PBE11 (width: 1)UL
#define DBELL_MIS1_PBE11_CLR                           0x0UL
#define DBELL_MIS1_PBE11_SET                           0x1UL
// bitfield: MIS1_PBE10
#define DBELL_MIS1_PBE10                               10UL
#define RF24_DBELL_MIS1_PBE10_S                  10UL
#define DBELL_MIS1_PBE10_BM                            0x00000400UL
#define RF24_DBELL_MIS1_PBE10_M                  0x00000400UL
// enums for bitfield MIS1_PBE10 (width: 1)UL
#define DBELL_MIS1_PBE10_CLR                           0x0UL
#define DBELL_MIS1_PBE10_SET                           0x1UL
// bitfield: MIS1_PBE9
#define DBELL_MIS1_PBE9                                9UL
#define RF24_DBELL_MIS1_PBE9_S                   9UL
#define DBELL_MIS1_PBE9_BM                             0x00000200UL
#define RF24_DBELL_MIS1_PBE9_M                   0x00000200UL
// enums for bitfield MIS1_PBE9 (width: 1)UL
#define DBELL_MIS1_PBE9_CLR                            0x0UL
#define DBELL_MIS1_PBE9_SET                            0x1UL
// bitfield: MIS1_PBE8
#define DBELL_MIS1_PBE8                                8UL
#define RF24_DBELL_MIS1_PBE8_S                   8UL
#define DBELL_MIS1_PBE8_BM                             0x00000100UL
#define RF24_DBELL_MIS1_PBE8_M                   0x00000100UL
// enums for bitfield MIS1_PBE8 (width: 1)UL
#define DBELL_MIS1_PBE8_CLR                            0x0UL
#define DBELL_MIS1_PBE8_SET                            0x1UL
// bitfield: MIS1_PBE7
#define DBELL_MIS1_PBE7                                7UL
#define RF24_DBELL_MIS1_PBE7_S                   7UL
#define DBELL_MIS1_PBE7_BM                             0x00000080UL
#define RF24_DBELL_MIS1_PBE7_M                   0x00000080UL
// enums for bitfield MIS1_PBE7 (width: 1)UL
#define DBELL_MIS1_PBE7_CLR                            0x0UL
#define DBELL_MIS1_PBE7_SET                            0x1UL
// bitfield: MIS1_PBE6
#define DBELL_MIS1_PBE6                                6UL
#define RF24_DBELL_MIS1_PBE6_S                   6UL
#define DBELL_MIS1_PBE6_BM                             0x00000040UL
#define RF24_DBELL_MIS1_PBE6_M                   0x00000040UL
// enums for bitfield MIS1_PBE6 (width: 1)UL
#define DBELL_MIS1_PBE6_CLR                            0x0UL
#define DBELL_MIS1_PBE6_SET                            0x1UL
// bitfield: MIS1_PBE5
#define DBELL_MIS1_PBE5                                5UL
#define RF24_DBELL_MIS1_PBE5_S                   5UL
#define DBELL_MIS1_PBE5_BM                             0x00000020UL
#define RF24_DBELL_MIS1_PBE5_M                   0x00000020UL
// enums for bitfield MIS1_PBE5 (width: 1)UL
#define DBELL_MIS1_PBE5_CLR                            0x0UL
#define DBELL_MIS1_PBE5_SET                            0x1UL
// bitfield: MIS1_PBE4
#define DBELL_MIS1_PBE4                                4UL
#define RF24_DBELL_MIS1_PBE4_S                   4UL
#define DBELL_MIS1_PBE4_BM                             0x00000010UL
#define RF24_DBELL_MIS1_PBE4_M                   0x00000010UL
// enums for bitfield MIS1_PBE4 (width: 1)UL
#define DBELL_MIS1_PBE4_CLR                            0x0UL
#define DBELL_MIS1_PBE4_SET                            0x1UL
// bitfield: MIS1_PBE3
#define DBELL_MIS1_PBE3                                3UL
#define RF24_DBELL_MIS1_PBE3_S                   3UL
#define DBELL_MIS1_PBE3_BM                             0x00000008UL
#define RF24_DBELL_MIS1_PBE3_M                   0x00000008UL
// enums for bitfield MIS1_PBE3 (width: 1)UL
#define DBELL_MIS1_PBE3_CLR                            0x0UL
#define DBELL_MIS1_PBE3_SET                            0x1UL
// bitfield: MIS1_PBE2
#define DBELL_MIS1_PBE2                                2UL
#define RF24_DBELL_MIS1_PBE2_S                   2UL
#define DBELL_MIS1_PBE2_BM                             0x00000004UL
#define RF24_DBELL_MIS1_PBE2_M                   0x00000004UL
// enums for bitfield MIS1_PBE2 (width: 1)UL
#define DBELL_MIS1_PBE2_CLR                            0x0UL
#define DBELL_MIS1_PBE2_SET                            0x1UL
// bitfield: MIS1_PBE1
#define DBELL_MIS1_PBE1                                1UL
#define RF24_DBELL_MIS1_PBE1_S                   1UL
#define DBELL_MIS1_PBE1_BM                             0x00000002UL
#define RF24_DBELL_MIS1_PBE1_M                   0x00000002UL
// enums for bitfield MIS1_PBE1 (width: 1)UL
#define DBELL_MIS1_PBE1_CLR                            0x0UL
#define DBELL_MIS1_PBE1_SET                            0x1UL
// bitfield: MIS1_PBE0
#define DBELL_MIS1_PBE0                                0UL
#define RF24_DBELL_MIS1_PBE0_S                   0UL
#define DBELL_MIS1_PBE0_BM                             0x00000001UL
#define RF24_DBELL_MIS1_PBE0_M                   0x00000001UL
// enums for bitfield MIS1_PBE0 (width: 1)UL
#define DBELL_MIS1_PBE0_SET                            0x1UL
#define DBELL_MIS1_PBE0_CLR                            0x0UL
// --------------------------------------------------------------
// ISET1
// 
#define DBELL_ISET1_ADR (DBELL_BASE + 0x0090UL)
static volatile unsigned long* const SP_DBELL_ISET1 = (unsigned long*) DBELL_ISET1_ADR;
#define S_DBELL_ISET1 (*SP_DBELL_ISET1)
#define RF24_DBELL_O_ISET1                         144
// bitfield: ISET1_SYSTIM2
#define DBELL_ISET1_SYSTIM2                            31UL
#define RF24_DBELL_ISET1_SYSTIM2_S               31UL
#define DBELL_ISET1_SYSTIM2_BM                         0x80000000UL
#define RF24_DBELL_ISET1_SYSTIM2_M               0x80000000UL
// enums for bitfield ISET1_SYSTIM2 (width: 1)UL
#define DBELL_ISET1_SYSTIM2_NOEFF                      0x0UL
#define DBELL_ISET1_SYSTIM2_SET                        0x1UL
// bitfield: ISET1_SYSTIM1
#define DBELL_ISET1_SYSTIM1                            30UL
#define RF24_DBELL_ISET1_SYSTIM1_S               30UL
#define DBELL_ISET1_SYSTIM1_BM                         0x40000000UL
#define RF24_DBELL_ISET1_SYSTIM1_M               0x40000000UL
// enums for bitfield ISET1_SYSTIM1 (width: 1)UL
#define DBELL_ISET1_SYSTIM1_NOEFF                      0x0UL
#define DBELL_ISET1_SYSTIM1_SET                        0x1UL
// bitfield: ISET1_SYSTIM0
#define DBELL_ISET1_SYSTIM0                            29UL
#define RF24_DBELL_ISET1_SYSTIM0_S               29UL
#define DBELL_ISET1_SYSTIM0_BM                         0x20000000UL
#define RF24_DBELL_ISET1_SYSTIM0_M               0x20000000UL
// enums for bitfield ISET1_SYSTIM0 (width: 1)UL
#define DBELL_ISET1_SYSTIM0_NOEFF                      0x0UL
#define DBELL_ISET1_SYSTIM0_SET                        0x1UL
// bitfield: ISET1_MDMDONE
#define DBELL_ISET1_MDMDONE                            28UL
#define RF24_DBELL_ISET1_MDMDONE_S               28UL
#define DBELL_ISET1_MDMDONE_BM                         0x10000000UL
#define RF24_DBELL_ISET1_MDMDONE_M               0x10000000UL
// enums for bitfield ISET1_MDMDONE (width: 1)UL
#define DBELL_ISET1_MDMDONE_NOEFF                      0x0UL
#define DBELL_ISET1_MDMDONE_SET                        0x1UL
// bitfield: ISET1_MDMIN
#define DBELL_ISET1_MDMIN                              27UL
#define RF24_DBELL_ISET1_MDMIN_S                 27UL
#define DBELL_ISET1_MDMIN_BM                           0x08000000UL
#define RF24_DBELL_ISET1_MDMIN_M                 0x08000000UL
// enums for bitfield ISET1_MDMIN (width: 1)UL
#define DBELL_ISET1_MDMIN_NOEFF                        0x0UL
#define DBELL_ISET1_MDMIN_SET                          0x1UL
// bitfield: ISET1_MDMOUT
#define DBELL_ISET1_MDMOUT                             26UL
#define RF24_DBELL_ISET1_MDMOUT_S                26UL
#define DBELL_ISET1_MDMOUT_BM                          0x04000000UL
#define RF24_DBELL_ISET1_MDMOUT_M                0x04000000UL
// enums for bitfield ISET1_MDMOUT (width: 1)UL
#define DBELL_ISET1_MDMOUT_NOEFF                       0x0UL
#define DBELL_ISET1_MDMOUT_SET                         0x1UL
// bitfield: ISET1_MDMSOFT2
#define DBELL_ISET1_MDMSOFT2                           25UL
#define RF24_DBELL_ISET1_MDMSOFT2_S              25UL
#define DBELL_ISET1_MDMSOFT2_BM                        0x02000000UL
#define RF24_DBELL_ISET1_MDMSOFT2_M              0x02000000UL
// enums for bitfield ISET1_MDMSOFT2 (width: 1)UL
#define DBELL_ISET1_MDMSOFT2_NOEFF                     0x0UL
#define DBELL_ISET1_MDMSOFT2_SET                       0x1UL
// bitfield: ISET1_MDMSOFT1
#define DBELL_ISET1_MDMSOFT1                           24UL
#define RF24_DBELL_ISET1_MDMSOFT1_S              24UL
#define DBELL_ISET1_MDMSOFT1_BM                        0x01000000UL
#define RF24_DBELL_ISET1_MDMSOFT1_M              0x01000000UL
// enums for bitfield ISET1_MDMSOFT1 (width: 1)UL
#define DBELL_ISET1_MDMSOFT1_NOEFF                     0x0UL
#define DBELL_ISET1_MDMSOFT1_SET                       0x1UL
// bitfield: ISET1_MDMSOFT0
#define DBELL_ISET1_MDMSOFT0                           23UL
#define RF24_DBELL_ISET1_MDMSOFT0_S              23UL
#define DBELL_ISET1_MDMSOFT0_BM                        0x00800000UL
#define RF24_DBELL_ISET1_MDMSOFT0_M              0x00800000UL
// enums for bitfield ISET1_MDMSOFT0 (width: 1)UL
#define DBELL_ISET1_MDMSOFT0_NOEFF                     0x0UL
#define DBELL_ISET1_MDMSOFT0_SET                       0x1UL
// bitfield: ISET1_RFEDONE
#define DBELL_ISET1_RFEDONE                            22UL
#define RF24_DBELL_ISET1_RFEDONE_S               22UL
#define DBELL_ISET1_RFEDONE_BM                         0x00400000UL
#define RF24_DBELL_ISET1_RFEDONE_M               0x00400000UL
// enums for bitfield ISET1_RFEDONE (width: 1)UL
#define DBELL_ISET1_RFEDONE_NOEFF                      0x0UL
#define DBELL_ISET1_RFEDONE_SET                        0x1UL
// bitfield: ISET1_RFESOFT1
#define DBELL_ISET1_RFESOFT1                           21UL
#define RF24_DBELL_ISET1_RFESOFT1_S              21UL
#define DBELL_ISET1_RFESOFT1_BM                        0x00200000UL
#define RF24_DBELL_ISET1_RFESOFT1_M              0x00200000UL
// enums for bitfield ISET1_RFESOFT1 (width: 1)UL
#define DBELL_ISET1_RFESOFT1_NOEFF                     0x0UL
#define DBELL_ISET1_RFESOFT1_SET                       0x1UL
// bitfield: ISET1_RFESOFT0
#define DBELL_ISET1_RFESOFT0                           20UL
#define RF24_DBELL_ISET1_RFESOFT0_S              20UL
#define DBELL_ISET1_RFESOFT0_BM                        0x00100000UL
#define RF24_DBELL_ISET1_RFESOFT0_M              0x00100000UL
// enums for bitfield ISET1_RFESOFT0 (width: 1)UL
#define DBELL_ISET1_RFESOFT0_NOEFF                     0x0UL
#define DBELL_ISET1_RFESOFT0_SET                       0x1UL
// bitfield: ISET1_LOCK
#define DBELL_ISET1_LOCK                               19UL
#define RF24_DBELL_ISET1_LOCK_S                  19UL
#define DBELL_ISET1_LOCK_BM                            0x00080000UL
#define RF24_DBELL_ISET1_LOCK_M                  0x00080000UL
// enums for bitfield ISET1_LOCK (width: 1)UL
#define DBELL_ISET1_LOCK_NOEFF                         0x0UL
#define DBELL_ISET1_LOCK_SET                           0x1UL
// bitfield: ISET1_LOL
#define DBELL_ISET1_LOL                                18UL
#define RF24_DBELL_ISET1_LOL_S                   18UL
#define DBELL_ISET1_LOL_BM                             0x00040000UL
#define RF24_DBELL_ISET1_LOL_M                   0x00040000UL
// enums for bitfield ISET1_LOL (width: 1)UL
#define DBELL_ISET1_LOL_NOEFF                          0x0UL
#define DBELL_ISET1_LOL_SET                            0x1UL
// bitfield: ISET1_TXFIFO
#define DBELL_ISET1_TXFIFO                             17UL
#define RF24_DBELL_ISET1_TXFIFO_S                17UL
#define DBELL_ISET1_TXFIFO_BM                          0x00020000UL
#define RF24_DBELL_ISET1_TXFIFO_M                0x00020000UL
// enums for bitfield ISET1_TXFIFO (width: 1)UL
#define DBELL_ISET1_TXFIFO_NOEFF                       0x0UL
#define DBELL_ISET1_TXFIFO_SET                         0x1UL
// bitfield: ISET1_RXFIFO
#define DBELL_ISET1_RXFIFO                             16UL
#define RF24_DBELL_ISET1_RXFIFO_S                16UL
#define DBELL_ISET1_RXFIFO_BM                          0x00010000UL
#define RF24_DBELL_ISET1_RXFIFO_M                0x00010000UL
// enums for bitfield ISET1_RXFIFO (width: 1)UL
#define DBELL_ISET1_RXFIFO_NOEFF                       0x0UL
#define DBELL_ISET1_RXFIFO_SET                         0x1UL
// bitfield: ISET1_PBE15
#define DBELL_ISET1_PBE15                              15UL
#define RF24_DBELL_ISET1_PBE15_S                 15UL
#define DBELL_ISET1_PBE15_BM                           0x00008000UL
#define RF24_DBELL_ISET1_PBE15_M                 0x00008000UL
// enums for bitfield ISET1_PBE15 (width: 1)UL
#define DBELL_ISET1_PBE15_NOEFF                        0x0UL
#define DBELL_ISET1_PBE15_SET                          0x1UL
// bitfield: ISET1_PBE14
#define DBELL_ISET1_PBE14                              14UL
#define RF24_DBELL_ISET1_PBE14_S                 14UL
#define DBELL_ISET1_PBE14_BM                           0x00004000UL
#define RF24_DBELL_ISET1_PBE14_M                 0x00004000UL
// enums for bitfield ISET1_PBE14 (width: 1)UL
#define DBELL_ISET1_PBE14_NOEFF                        0x0UL
#define DBELL_ISET1_PBE14_SET                          0x1UL
// bitfield: ISET1_PBE13
#define DBELL_ISET1_PBE13                              13UL
#define RF24_DBELL_ISET1_PBE13_S                 13UL
#define DBELL_ISET1_PBE13_BM                           0x00002000UL
#define RF24_DBELL_ISET1_PBE13_M                 0x00002000UL
// enums for bitfield ISET1_PBE13 (width: 1)UL
#define DBELL_ISET1_PBE13_NOEFF                        0x0UL
#define DBELL_ISET1_PBE13_SET                          0x1UL
// bitfield: ISET1_PBE12
#define DBELL_ISET1_PBE12                              12UL
#define RF24_DBELL_ISET1_PBE12_S                 12UL
#define DBELL_ISET1_PBE12_BM                           0x00001000UL
#define RF24_DBELL_ISET1_PBE12_M                 0x00001000UL
// enums for bitfield ISET1_PBE12 (width: 1)UL
#define DBELL_ISET1_PBE12_NOEFF                        0x0UL
#define DBELL_ISET1_PBE12_SET                          0x1UL
// bitfield: ISET1_PBE11
#define DBELL_ISET1_PBE11                              11UL
#define RF24_DBELL_ISET1_PBE11_S                 11UL
#define DBELL_ISET1_PBE11_BM                           0x00000800UL
#define RF24_DBELL_ISET1_PBE11_M                 0x00000800UL
// enums for bitfield ISET1_PBE11 (width: 1)UL
#define DBELL_ISET1_PBE11_NOEFF                        0x0UL
#define DBELL_ISET1_PBE11_SET                          0x1UL
// bitfield: ISET1_PBE10
#define DBELL_ISET1_PBE10                              10UL
#define RF24_DBELL_ISET1_PBE10_S                 10UL
#define DBELL_ISET1_PBE10_BM                           0x00000400UL
#define RF24_DBELL_ISET1_PBE10_M                 0x00000400UL
// enums for bitfield ISET1_PBE10 (width: 1)UL
#define DBELL_ISET1_PBE10_NOEFF                        0x0UL
#define DBELL_ISET1_PBE10_SET                          0x1UL
// bitfield: ISET1_PBE9
#define DBELL_ISET1_PBE9                               9UL
#define RF24_DBELL_ISET1_PBE9_S                  9UL
#define DBELL_ISET1_PBE9_BM                            0x00000200UL
#define RF24_DBELL_ISET1_PBE9_M                  0x00000200UL
// enums for bitfield ISET1_PBE9 (width: 1)UL
#define DBELL_ISET1_PBE9_NOEFF                         0x0UL
#define DBELL_ISET1_PBE9_SET                           0x1UL
// bitfield: ISET1_PBE8
#define DBELL_ISET1_PBE8                               8UL
#define RF24_DBELL_ISET1_PBE8_S                  8UL
#define DBELL_ISET1_PBE8_BM                            0x00000100UL
#define RF24_DBELL_ISET1_PBE8_M                  0x00000100UL
// enums for bitfield ISET1_PBE8 (width: 1)UL
#define DBELL_ISET1_PBE8_NOEFF                         0x0UL
#define DBELL_ISET1_PBE8_SET                           0x1UL
// bitfield: ISET1_PBE7
#define DBELL_ISET1_PBE7                               7UL
#define RF24_DBELL_ISET1_PBE7_S                  7UL
#define DBELL_ISET1_PBE7_BM                            0x00000080UL
#define RF24_DBELL_ISET1_PBE7_M                  0x00000080UL
// enums for bitfield ISET1_PBE7 (width: 1)UL
#define DBELL_ISET1_PBE7_NOEFF                         0x0UL
#define DBELL_ISET1_PBE7_SET                           0x1UL
// bitfield: ISET1_PBE6
#define DBELL_ISET1_PBE6                               6UL
#define RF24_DBELL_ISET1_PBE6_S                  6UL
#define DBELL_ISET1_PBE6_BM                            0x00000040UL
#define RF24_DBELL_ISET1_PBE6_M                  0x00000040UL
// enums for bitfield ISET1_PBE6 (width: 1)UL
#define DBELL_ISET1_PBE6_NOEFF                         0x0UL
#define DBELL_ISET1_PBE6_SET                           0x1UL
// bitfield: ISET1_PBE5
#define DBELL_ISET1_PBE5                               5UL
#define RF24_DBELL_ISET1_PBE5_S                  5UL
#define DBELL_ISET1_PBE5_BM                            0x00000020UL
#define RF24_DBELL_ISET1_PBE5_M                  0x00000020UL
// enums for bitfield ISET1_PBE5 (width: 1)UL
#define DBELL_ISET1_PBE5_NOEFF                         0x0UL
#define DBELL_ISET1_PBE5_SET                           0x1UL
// bitfield: ISET1_PBE4
#define DBELL_ISET1_PBE4                               4UL
#define RF24_DBELL_ISET1_PBE4_S                  4UL
#define DBELL_ISET1_PBE4_BM                            0x00000010UL
#define RF24_DBELL_ISET1_PBE4_M                  0x00000010UL
// enums for bitfield ISET1_PBE4 (width: 1)UL
#define DBELL_ISET1_PBE4_NOEFF                         0x0UL
#define DBELL_ISET1_PBE4_SET                           0x1UL
// bitfield: ISET1_PBE3
#define DBELL_ISET1_PBE3                               3UL
#define RF24_DBELL_ISET1_PBE3_S                  3UL
#define DBELL_ISET1_PBE3_BM                            0x00000008UL
#define RF24_DBELL_ISET1_PBE3_M                  0x00000008UL
// enums for bitfield ISET1_PBE3 (width: 1)UL
#define DBELL_ISET1_PBE3_NOEFF                         0x0UL
#define DBELL_ISET1_PBE3_SET                           0x1UL
// bitfield: ISET1_PBE2
#define DBELL_ISET1_PBE2                               2UL
#define RF24_DBELL_ISET1_PBE2_S                  2UL
#define DBELL_ISET1_PBE2_BM                            0x00000004UL
#define RF24_DBELL_ISET1_PBE2_M                  0x00000004UL
// enums for bitfield ISET1_PBE2 (width: 1)UL
#define DBELL_ISET1_PBE2_NOEFF                         0x0UL
#define DBELL_ISET1_PBE2_SET                           0x1UL
// bitfield: ISET1_PBE1
#define DBELL_ISET1_PBE1                               1UL
#define RF24_DBELL_ISET1_PBE1_S                  1UL
#define DBELL_ISET1_PBE1_BM                            0x00000002UL
#define RF24_DBELL_ISET1_PBE1_M                  0x00000002UL
// enums for bitfield ISET1_PBE1 (width: 1)UL
#define DBELL_ISET1_PBE1_NOEFF                         0x0UL
#define DBELL_ISET1_PBE1_SET                           0x1UL
// bitfield: ISET1_PBE0
#define DBELL_ISET1_PBE0                               0UL
#define RF24_DBELL_ISET1_PBE0_S                  0UL
#define DBELL_ISET1_PBE0_BM                            0x00000001UL
#define RF24_DBELL_ISET1_PBE0_M                  0x00000001UL
// enums for bitfield ISET1_PBE0 (width: 1)UL
#define DBELL_ISET1_PBE0_SET                           0x1UL
#define DBELL_ISET1_PBE0_NOEFF                         0x0UL
// --------------------------------------------------------------
// ICLR1
// 
#define DBELL_ICLR1_ADR (DBELL_BASE + 0x0094UL)
static volatile unsigned long* const SP_DBELL_ICLR1 = (unsigned long*) DBELL_ICLR1_ADR;
#define S_DBELL_ICLR1 (*SP_DBELL_ICLR1)
#define RF24_DBELL_O_ICLR1                         148
// bitfield: ICLR1_SYSTIM2
#define DBELL_ICLR1_SYSTIM2                            31UL
#define RF24_DBELL_ICLR1_SYSTIM2_S               31UL
#define DBELL_ICLR1_SYSTIM2_BM                         0x80000000UL
#define RF24_DBELL_ICLR1_SYSTIM2_M               0x80000000UL
// enums for bitfield ICLR1_SYSTIM2 (width: 1)UL
#define DBELL_ICLR1_SYSTIM2_NOEFF                      0x0UL
#define DBELL_ICLR1_SYSTIM2_CLR                        0x1UL
// bitfield: ICLR1_SYSTIM1
#define DBELL_ICLR1_SYSTIM1                            30UL
#define RF24_DBELL_ICLR1_SYSTIM1_S               30UL
#define DBELL_ICLR1_SYSTIM1_BM                         0x40000000UL
#define RF24_DBELL_ICLR1_SYSTIM1_M               0x40000000UL
// enums for bitfield ICLR1_SYSTIM1 (width: 1)UL
#define DBELL_ICLR1_SYSTIM1_NOEFF                      0x0UL
#define DBELL_ICLR1_SYSTIM1_CLR                        0x1UL
// bitfield: ICLR1_SYSTIM0
#define DBELL_ICLR1_SYSTIM0                            29UL
#define RF24_DBELL_ICLR1_SYSTIM0_S               29UL
#define DBELL_ICLR1_SYSTIM0_BM                         0x20000000UL
#define RF24_DBELL_ICLR1_SYSTIM0_M               0x20000000UL
// enums for bitfield ICLR1_SYSTIM0 (width: 1)UL
#define DBELL_ICLR1_SYSTIM0_NOEFF                      0x0UL
#define DBELL_ICLR1_SYSTIM0_CLR                        0x1UL
// bitfield: ICLR1_MDMDONE
#define DBELL_ICLR1_MDMDONE                            28UL
#define RF24_DBELL_ICLR1_MDMDONE_S               28UL
#define DBELL_ICLR1_MDMDONE_BM                         0x10000000UL
#define RF24_DBELL_ICLR1_MDMDONE_M               0x10000000UL
// enums for bitfield ICLR1_MDMDONE (width: 1)UL
#define DBELL_ICLR1_MDMDONE_NOEFF                      0x0UL
#define DBELL_ICLR1_MDMDONE_CLR                        0x1UL
// bitfield: ICLR1_MDMIN
#define DBELL_ICLR1_MDMIN                              27UL
#define RF24_DBELL_ICLR1_MDMIN_S                 27UL
#define DBELL_ICLR1_MDMIN_BM                           0x08000000UL
#define RF24_DBELL_ICLR1_MDMIN_M                 0x08000000UL
// enums for bitfield ICLR1_MDMIN (width: 1)UL
#define DBELL_ICLR1_MDMIN_NOEFF                        0x0UL
#define DBELL_ICLR1_MDMIN_CLR                          0x1UL
// bitfield: ICLR1_MDMOUT
#define DBELL_ICLR1_MDMOUT                             26UL
#define RF24_DBELL_ICLR1_MDMOUT_S                26UL
#define DBELL_ICLR1_MDMOUT_BM                          0x04000000UL
#define RF24_DBELL_ICLR1_MDMOUT_M                0x04000000UL
// enums for bitfield ICLR1_MDMOUT (width: 1)UL
#define DBELL_ICLR1_MDMOUT_NOEFF                       0x0UL
#define DBELL_ICLR1_MDMOUT_CLR                         0x1UL
// bitfield: ICLR1_MDMSOFT2
#define DBELL_ICLR1_MDMSOFT2                           25UL
#define RF24_DBELL_ICLR1_MDMSOFT2_S              25UL
#define DBELL_ICLR1_MDMSOFT2_BM                        0x02000000UL
#define RF24_DBELL_ICLR1_MDMSOFT2_M              0x02000000UL
// enums for bitfield ICLR1_MDMSOFT2 (width: 1)UL
#define DBELL_ICLR1_MDMSOFT2_NOEFF                     0x0UL
#define DBELL_ICLR1_MDMSOFT2_CLR                       0x1UL
// bitfield: ICLR1_MDMSOFT1
#define DBELL_ICLR1_MDMSOFT1                           24UL
#define RF24_DBELL_ICLR1_MDMSOFT1_S              24UL
#define DBELL_ICLR1_MDMSOFT1_BM                        0x01000000UL
#define RF24_DBELL_ICLR1_MDMSOFT1_M              0x01000000UL
// enums for bitfield ICLR1_MDMSOFT1 (width: 1)UL
#define DBELL_ICLR1_MDMSOFT1_NOEFF                     0x0UL
#define DBELL_ICLR1_MDMSOFT1_CLR                       0x1UL
// bitfield: ICLR1_MDMSOFT0
#define DBELL_ICLR1_MDMSOFT0                           23UL
#define RF24_DBELL_ICLR1_MDMSOFT0_S              23UL
#define DBELL_ICLR1_MDMSOFT0_BM                        0x00800000UL
#define RF24_DBELL_ICLR1_MDMSOFT0_M              0x00800000UL
// enums for bitfield ICLR1_MDMSOFT0 (width: 1)UL
#define DBELL_ICLR1_MDMSOFT0_NOEFF                     0x0UL
#define DBELL_ICLR1_MDMSOFT0_CLR                       0x1UL
// bitfield: ICLR1_RFEDONE
#define DBELL_ICLR1_RFEDONE                            22UL
#define RF24_DBELL_ICLR1_RFEDONE_S               22UL
#define DBELL_ICLR1_RFEDONE_BM                         0x00400000UL
#define RF24_DBELL_ICLR1_RFEDONE_M               0x00400000UL
// enums for bitfield ICLR1_RFEDONE (width: 1)UL
#define DBELL_ICLR1_RFEDONE_NOEFF                      0x0UL
#define DBELL_ICLR1_RFEDONE_CLR                        0x1UL
// bitfield: ICLR1_RFESOFT1
#define DBELL_ICLR1_RFESOFT1                           21UL
#define RF24_DBELL_ICLR1_RFESOFT1_S              21UL
#define DBELL_ICLR1_RFESOFT1_BM                        0x00200000UL
#define RF24_DBELL_ICLR1_RFESOFT1_M              0x00200000UL
// enums for bitfield ICLR1_RFESOFT1 (width: 1)UL
#define DBELL_ICLR1_RFESOFT1_NOEFF                     0x0UL
#define DBELL_ICLR1_RFESOFT1_CLR                       0x1UL
// bitfield: ICLR1_RFESOFT0
#define DBELL_ICLR1_RFESOFT0                           20UL
#define RF24_DBELL_ICLR1_RFESOFT0_S              20UL
#define DBELL_ICLR1_RFESOFT0_BM                        0x00100000UL
#define RF24_DBELL_ICLR1_RFESOFT0_M              0x00100000UL
// enums for bitfield ICLR1_RFESOFT0 (width: 1)UL
#define DBELL_ICLR1_RFESOFT0_NOEFF                     0x0UL
#define DBELL_ICLR1_RFESOFT0_CLR                       0x1UL
// bitfield: ICLR1_LOCK
#define DBELL_ICLR1_LOCK                               19UL
#define RF24_DBELL_ICLR1_LOCK_S                  19UL
#define DBELL_ICLR1_LOCK_BM                            0x00080000UL
#define RF24_DBELL_ICLR1_LOCK_M                  0x00080000UL
// enums for bitfield ICLR1_LOCK (width: 1)UL
#define DBELL_ICLR1_LOCK_NOEFF                         0x0UL
#define DBELL_ICLR1_LOCK_CLR                           0x1UL
// bitfield: ICLR1_LOL
#define DBELL_ICLR1_LOL                                18UL
#define RF24_DBELL_ICLR1_LOL_S                   18UL
#define DBELL_ICLR1_LOL_BM                             0x00040000UL
#define RF24_DBELL_ICLR1_LOL_M                   0x00040000UL
// enums for bitfield ICLR1_LOL (width: 1)UL
#define DBELL_ICLR1_LOL_NOEFF                          0x0UL
#define DBELL_ICLR1_LOL_CLR                            0x1UL
// bitfield: ICLR1_TXFIFO
#define DBELL_ICLR1_TXFIFO                             17UL
#define RF24_DBELL_ICLR1_TXFIFO_S                17UL
#define DBELL_ICLR1_TXFIFO_BM                          0x00020000UL
#define RF24_DBELL_ICLR1_TXFIFO_M                0x00020000UL
// enums for bitfield ICLR1_TXFIFO (width: 1)UL
#define DBELL_ICLR1_TXFIFO_NOEFF                       0x0UL
#define DBELL_ICLR1_TXFIFO_CLR                         0x1UL
// bitfield: ICLR1_RXFIFO
#define DBELL_ICLR1_RXFIFO                             16UL
#define RF24_DBELL_ICLR1_RXFIFO_S                16UL
#define DBELL_ICLR1_RXFIFO_BM                          0x00010000UL
#define RF24_DBELL_ICLR1_RXFIFO_M                0x00010000UL
// enums for bitfield ICLR1_RXFIFO (width: 1)UL
#define DBELL_ICLR1_RXFIFO_NOEFF                       0x0UL
#define DBELL_ICLR1_RXFIFO_CLR                         0x1UL
// bitfield: ICLR1_PBE15
#define DBELL_ICLR1_PBE15                              15UL
#define RF24_DBELL_ICLR1_PBE15_S                 15UL
#define DBELL_ICLR1_PBE15_BM                           0x00008000UL
#define RF24_DBELL_ICLR1_PBE15_M                 0x00008000UL
// enums for bitfield ICLR1_PBE15 (width: 1)UL
#define DBELL_ICLR1_PBE15_NOEFF                        0x0UL
#define DBELL_ICLR1_PBE15_CLR                          0x1UL
// bitfield: ICLR1_PBE14
#define DBELL_ICLR1_PBE14                              14UL
#define RF24_DBELL_ICLR1_PBE14_S                 14UL
#define DBELL_ICLR1_PBE14_BM                           0x00004000UL
#define RF24_DBELL_ICLR1_PBE14_M                 0x00004000UL
// enums for bitfield ICLR1_PBE14 (width: 1)UL
#define DBELL_ICLR1_PBE14_NOEFF                        0x0UL
#define DBELL_ICLR1_PBE14_CLR                          0x1UL
// bitfield: ICLR1_PBE13
#define DBELL_ICLR1_PBE13                              13UL
#define RF24_DBELL_ICLR1_PBE13_S                 13UL
#define DBELL_ICLR1_PBE13_BM                           0x00002000UL
#define RF24_DBELL_ICLR1_PBE13_M                 0x00002000UL
// enums for bitfield ICLR1_PBE13 (width: 1)UL
#define DBELL_ICLR1_PBE13_NOEFF                        0x0UL
#define DBELL_ICLR1_PBE13_CLR                          0x1UL
// bitfield: ICLR1_PBE12
#define DBELL_ICLR1_PBE12                              12UL
#define RF24_DBELL_ICLR1_PBE12_S                 12UL
#define DBELL_ICLR1_PBE12_BM                           0x00001000UL
#define RF24_DBELL_ICLR1_PBE12_M                 0x00001000UL
// enums for bitfield ICLR1_PBE12 (width: 1)UL
#define DBELL_ICLR1_PBE12_NOEFF                        0x0UL
#define DBELL_ICLR1_PBE12_CLR                          0x1UL
// bitfield: ICLR1_PBE11
#define DBELL_ICLR1_PBE11                              11UL
#define RF24_DBELL_ICLR1_PBE11_S                 11UL
#define DBELL_ICLR1_PBE11_BM                           0x00000800UL
#define RF24_DBELL_ICLR1_PBE11_M                 0x00000800UL
// enums for bitfield ICLR1_PBE11 (width: 1)UL
#define DBELL_ICLR1_PBE11_NOEFF                        0x0UL
#define DBELL_ICLR1_PBE11_CLR                          0x1UL
// bitfield: ICLR1_PBE10
#define DBELL_ICLR1_PBE10                              10UL
#define RF24_DBELL_ICLR1_PBE10_S                 10UL
#define DBELL_ICLR1_PBE10_BM                           0x00000400UL
#define RF24_DBELL_ICLR1_PBE10_M                 0x00000400UL
// enums for bitfield ICLR1_PBE10 (width: 1)UL
#define DBELL_ICLR1_PBE10_NOEFF                        0x0UL
#define DBELL_ICLR1_PBE10_CLR                          0x1UL
// bitfield: ICLR1_PBE9
#define DBELL_ICLR1_PBE9                               9UL
#define RF24_DBELL_ICLR1_PBE9_S                  9UL
#define DBELL_ICLR1_PBE9_BM                            0x00000200UL
#define RF24_DBELL_ICLR1_PBE9_M                  0x00000200UL
// enums for bitfield ICLR1_PBE9 (width: 1)UL
#define DBELL_ICLR1_PBE9_NOEFF                         0x0UL
#define DBELL_ICLR1_PBE9_CLR                           0x1UL
// bitfield: ICLR1_PBE8
#define DBELL_ICLR1_PBE8                               8UL
#define RF24_DBELL_ICLR1_PBE8_S                  8UL
#define DBELL_ICLR1_PBE8_BM                            0x00000100UL
#define RF24_DBELL_ICLR1_PBE8_M                  0x00000100UL
// enums for bitfield ICLR1_PBE8 (width: 1)UL
#define DBELL_ICLR1_PBE8_NOEFF                         0x0UL
#define DBELL_ICLR1_PBE8_CLR                           0x1UL
// bitfield: ICLR1_PBE7
#define DBELL_ICLR1_PBE7                               7UL
#define RF24_DBELL_ICLR1_PBE7_S                  7UL
#define DBELL_ICLR1_PBE7_BM                            0x00000080UL
#define RF24_DBELL_ICLR1_PBE7_M                  0x00000080UL
// enums for bitfield ICLR1_PBE7 (width: 1)UL
#define DBELL_ICLR1_PBE7_NOEFF                         0x0UL
#define DBELL_ICLR1_PBE7_CLR                           0x1UL
// bitfield: ICLR1_PBE6
#define DBELL_ICLR1_PBE6                               6UL
#define RF24_DBELL_ICLR1_PBE6_S                  6UL
#define DBELL_ICLR1_PBE6_BM                            0x00000040UL
#define RF24_DBELL_ICLR1_PBE6_M                  0x00000040UL
// enums for bitfield ICLR1_PBE6 (width: 1)UL
#define DBELL_ICLR1_PBE6_NOEFF                         0x0UL
#define DBELL_ICLR1_PBE6_CLR                           0x1UL
// bitfield: ICLR1_PBE5
#define DBELL_ICLR1_PBE5                               5UL
#define RF24_DBELL_ICLR1_PBE5_S                  5UL
#define DBELL_ICLR1_PBE5_BM                            0x00000020UL
#define RF24_DBELL_ICLR1_PBE5_M                  0x00000020UL
// enums for bitfield ICLR1_PBE5 (width: 1)UL
#define DBELL_ICLR1_PBE5_NOEFF                         0x0UL
#define DBELL_ICLR1_PBE5_CLR                           0x1UL
// bitfield: ICLR1_PBE4
#define DBELL_ICLR1_PBE4                               4UL
#define RF24_DBELL_ICLR1_PBE4_S                  4UL
#define DBELL_ICLR1_PBE4_BM                            0x00000010UL
#define RF24_DBELL_ICLR1_PBE4_M                  0x00000010UL
// enums for bitfield ICLR1_PBE4 (width: 1)UL
#define DBELL_ICLR1_PBE4_NOEFF                         0x0UL
#define DBELL_ICLR1_PBE4_CLR                           0x1UL
// bitfield: ICLR1_PBE3
#define DBELL_ICLR1_PBE3                               3UL
#define RF24_DBELL_ICLR1_PBE3_S                  3UL
#define DBELL_ICLR1_PBE3_BM                            0x00000008UL
#define RF24_DBELL_ICLR1_PBE3_M                  0x00000008UL
// enums for bitfield ICLR1_PBE3 (width: 1)UL
#define DBELL_ICLR1_PBE3_NOEFF                         0x0UL
#define DBELL_ICLR1_PBE3_CLR                           0x1UL
// bitfield: ICLR1_PBE2
#define DBELL_ICLR1_PBE2                               2UL
#define RF24_DBELL_ICLR1_PBE2_S                  2UL
#define DBELL_ICLR1_PBE2_BM                            0x00000004UL
#define RF24_DBELL_ICLR1_PBE2_M                  0x00000004UL
// enums for bitfield ICLR1_PBE2 (width: 1)UL
#define DBELL_ICLR1_PBE2_NOEFF                         0x0UL
#define DBELL_ICLR1_PBE2_CLR                           0x1UL
// bitfield: ICLR1_PBE1
#define DBELL_ICLR1_PBE1                               1UL
#define RF24_DBELL_ICLR1_PBE1_S                  1UL
#define DBELL_ICLR1_PBE1_BM                            0x00000002UL
#define RF24_DBELL_ICLR1_PBE1_M                  0x00000002UL
// enums for bitfield ICLR1_PBE1 (width: 1)UL
#define DBELL_ICLR1_PBE1_NOEFF                         0x0UL
#define DBELL_ICLR1_PBE1_CLR                           0x1UL
// bitfield: ICLR1_PBE0
#define DBELL_ICLR1_PBE0                               0UL
#define RF24_DBELL_ICLR1_PBE0_S                  0UL
#define DBELL_ICLR1_PBE0_BM                            0x00000001UL
#define RF24_DBELL_ICLR1_PBE0_M                  0x00000001UL
// enums for bitfield ICLR1_PBE0 (width: 1)UL
#define DBELL_ICLR1_PBE0_CLR                           0x1UL
#define DBELL_ICLR1_PBE0_NOEFF                         0x0UL
// --------------------------------------------------------------
// IMASK2
// 
#define DBELL_IMASK2_ADR (DBELL_BASE + 0x00C4UL)
static volatile unsigned long* const SP_DBELL_IMASK2 = (unsigned long*) DBELL_IMASK2_ADR;
#define S_DBELL_IMASK2 (*SP_DBELL_IMASK2)
#define RF24_DBELL_O_IMASK2                        196
// bitfield: IMASK2_SYSTIM2
#define DBELL_IMASK2_SYSTIM2                           30UL
#define RF24_DBELL_IMASK2_SYSTIM2_S              30UL
#define DBELL_IMASK2_SYSTIM2_BM                        0x40000000UL
#define RF24_DBELL_IMASK2_SYSTIM2_M              0x40000000UL
// enums for bitfield IMASK2_SYSTIM2 (width: 1)UL
#define DBELL_IMASK2_SYSTIM2_DIS                       0x0UL
#define DBELL_IMASK2_SYSTIM2_EN                        0x1UL
// bitfield: IMASK2_SYSTIM1
#define DBELL_IMASK2_SYSTIM1                           29UL
#define RF24_DBELL_IMASK2_SYSTIM1_S              29UL
#define DBELL_IMASK2_SYSTIM1_BM                        0x20000000UL
#define RF24_DBELL_IMASK2_SYSTIM1_M              0x20000000UL
// enums for bitfield IMASK2_SYSTIM1 (width: 1)UL
#define DBELL_IMASK2_SYSTIM1_DIS                       0x0UL
#define DBELL_IMASK2_SYSTIM1_EN                        0x1UL
// bitfield: IMASK2_SYSTIM0
#define DBELL_IMASK2_SYSTIM0                           28UL
#define RF24_DBELL_IMASK2_SYSTIM0_S              28UL
#define DBELL_IMASK2_SYSTIM0_BM                        0x10000000UL
#define RF24_DBELL_IMASK2_SYSTIM0_M              0x10000000UL
// enums for bitfield IMASK2_SYSTIM0 (width: 1)UL
#define DBELL_IMASK2_SYSTIM0_DIS                       0x0UL
#define DBELL_IMASK2_SYSTIM0_EN                        0x1UL
// bitfield: IMASK2_MDMDONE
#define DBELL_IMASK2_MDMDONE                           27UL
#define RF24_DBELL_IMASK2_MDMDONE_S              27UL
#define DBELL_IMASK2_MDMDONE_BM                        0x08000000UL
#define RF24_DBELL_IMASK2_MDMDONE_M              0x08000000UL
// enums for bitfield IMASK2_MDMDONE (width: 1)UL
#define DBELL_IMASK2_MDMDONE_DIS                       0x0UL
#define DBELL_IMASK2_MDMDONE_EN                        0x1UL
// bitfield: IMASK2_MDMIN
#define DBELL_IMASK2_MDMIN                             26UL
#define RF24_DBELL_IMASK2_MDMIN_S                26UL
#define DBELL_IMASK2_MDMIN_BM                          0x04000000UL
#define RF24_DBELL_IMASK2_MDMIN_M                0x04000000UL
// enums for bitfield IMASK2_MDMIN (width: 1)UL
#define DBELL_IMASK2_MDMIN_DIS                         0x0UL
#define DBELL_IMASK2_MDMIN_EN                          0x1UL
// bitfield: IMASK2_MDMOUT
#define DBELL_IMASK2_MDMOUT                            25UL
#define RF24_DBELL_IMASK2_MDMOUT_S               25UL
#define DBELL_IMASK2_MDMOUT_BM                         0x02000000UL
#define RF24_DBELL_IMASK2_MDMOUT_M               0x02000000UL
// enums for bitfield IMASK2_MDMOUT (width: 1)UL
#define DBELL_IMASK2_MDMOUT_DIS                        0x0UL
#define DBELL_IMASK2_MDMOUT_EN                         0x1UL
// bitfield: IMASK2_MDMSOFT2
#define DBELL_IMASK2_MDMSOFT2                          24UL
#define RF24_DBELL_IMASK2_MDMSOFT2_S             24UL
#define DBELL_IMASK2_MDMSOFT2_BM                       0x01000000UL
#define RF24_DBELL_IMASK2_MDMSOFT2_M             0x01000000UL
// enums for bitfield IMASK2_MDMSOFT2 (width: 1)UL
#define DBELL_IMASK2_MDMSOFT2_DIS                      0x0UL
#define DBELL_IMASK2_MDMSOFT2_EN                       0x1UL
// bitfield: IMASK2_MDMSOFT1
#define DBELL_IMASK2_MDMSOFT1                          23UL
#define RF24_DBELL_IMASK2_MDMSOFT1_S             23UL
#define DBELL_IMASK2_MDMSOFT1_BM                       0x00800000UL
#define RF24_DBELL_IMASK2_MDMSOFT1_M             0x00800000UL
// enums for bitfield IMASK2_MDMSOFT1 (width: 1)UL
#define DBELL_IMASK2_MDMSOFT1_DIS                      0x0UL
#define DBELL_IMASK2_MDMSOFT1_EN                       0x1UL
// bitfield: IMASK2_MDMSOFT0
#define DBELL_IMASK2_MDMSOFT0                          22UL
#define RF24_DBELL_IMASK2_MDMSOFT0_S             22UL
#define DBELL_IMASK2_MDMSOFT0_BM                       0x00400000UL
#define RF24_DBELL_IMASK2_MDMSOFT0_M             0x00400000UL
// enums for bitfield IMASK2_MDMSOFT0 (width: 1)UL
#define DBELL_IMASK2_MDMSOFT0_DIS                      0x0UL
#define DBELL_IMASK2_MDMSOFT0_EN                       0x1UL
// bitfield: IMASK2_RFEDONE
#define DBELL_IMASK2_RFEDONE                           21UL
#define RF24_DBELL_IMASK2_RFEDONE_S              21UL
#define DBELL_IMASK2_RFEDONE_BM                        0x00200000UL
#define RF24_DBELL_IMASK2_RFEDONE_M              0x00200000UL
// enums for bitfield IMASK2_RFEDONE (width: 1)UL
#define DBELL_IMASK2_RFEDONE_DIS                       0x0UL
#define DBELL_IMASK2_RFEDONE_EN                        0x1UL
// bitfield: IMASK2_RFESOFT1
#define DBELL_IMASK2_RFESOFT1                          20UL
#define RF24_DBELL_IMASK2_RFESOFT1_S             20UL
#define DBELL_IMASK2_RFESOFT1_BM                       0x00100000UL
#define RF24_DBELL_IMASK2_RFESOFT1_M             0x00100000UL
// enums for bitfield IMASK2_RFESOFT1 (width: 1)UL
#define DBELL_IMASK2_RFESOFT1_DIS                      0x0UL
#define DBELL_IMASK2_RFESOFT1_EN                       0x1UL
// bitfield: IMASK2_RFESOFT0
#define DBELL_IMASK2_RFESOFT0                          19UL
#define RF24_DBELL_IMASK2_RFESOFT0_S             19UL
#define DBELL_IMASK2_RFESOFT0_BM                       0x00080000UL
#define RF24_DBELL_IMASK2_RFESOFT0_M             0x00080000UL
// enums for bitfield IMASK2_RFESOFT0 (width: 1)UL
#define DBELL_IMASK2_RFESOFT0_DIS                      0x0UL
#define DBELL_IMASK2_RFESOFT0_EN                       0x1UL
// bitfield: IMASK2_LOCK
#define DBELL_IMASK2_LOCK                              18UL
#define RF24_DBELL_IMASK2_LOCK_S                 18UL
#define DBELL_IMASK2_LOCK_BM                           0x00040000UL
#define RF24_DBELL_IMASK2_LOCK_M                 0x00040000UL
// enums for bitfield IMASK2_LOCK (width: 1)UL
#define DBELL_IMASK2_LOCK_DIS                          0x0UL
#define DBELL_IMASK2_LOCK_EN                           0x1UL
// bitfield: IMASK2_LOL
#define DBELL_IMASK2_LOL                               17UL
#define RF24_DBELL_IMASK2_LOL_S                  17UL
#define DBELL_IMASK2_LOL_BM                            0x00020000UL
#define RF24_DBELL_IMASK2_LOL_M                  0x00020000UL
// enums for bitfield IMASK2_LOL (width: 1)UL
#define DBELL_IMASK2_LOL_DIS                           0x0UL
#define DBELL_IMASK2_LOL_EN                            0x1UL
// bitfield: IMASK2_TXFIFO
#define DBELL_IMASK2_TXFIFO                            16UL
#define RF24_DBELL_IMASK2_TXFIFO_S               16UL
#define DBELL_IMASK2_TXFIFO_BM                         0x00010000UL
#define RF24_DBELL_IMASK2_TXFIFO_M               0x00010000UL
// enums for bitfield IMASK2_TXFIFO (width: 1)UL
#define DBELL_IMASK2_TXFIFO_DIS                        0x0UL
#define DBELL_IMASK2_TXFIFO_EN                         0x1UL
// bitfield: IMASK2_RXFIFO
#define DBELL_IMASK2_RXFIFO                            15UL
#define RF24_DBELL_IMASK2_RXFIFO_S               15UL
#define DBELL_IMASK2_RXFIFO_BM                         0x00008000UL
#define RF24_DBELL_IMASK2_RXFIFO_M               0x00008000UL
// enums for bitfield IMASK2_RXFIFO (width: 1)UL
#define DBELL_IMASK2_RXFIFO_DIS                        0x0UL
#define DBELL_IMASK2_RXFIFO_EN                         0x1UL
// bitfield: IMASK2_PBE15
#define DBELL_IMASK2_PBE15                             14UL
#define RF24_DBELL_IMASK2_PBE15_S                14UL
#define DBELL_IMASK2_PBE15_BM                          0x00004000UL
#define RF24_DBELL_IMASK2_PBE15_M                0x00004000UL
// enums for bitfield IMASK2_PBE15 (width: 1)UL
#define DBELL_IMASK2_PBE15_DIS                         0x0UL
#define DBELL_IMASK2_PBE15_EN                          0x1UL
// bitfield: IMASK2_PBE14
#define DBELL_IMASK2_PBE14                             13UL
#define RF24_DBELL_IMASK2_PBE14_S                13UL
#define DBELL_IMASK2_PBE14_BM                          0x00002000UL
#define RF24_DBELL_IMASK2_PBE14_M                0x00002000UL
// enums for bitfield IMASK2_PBE14 (width: 1)UL
#define DBELL_IMASK2_PBE14_DIS                         0x0UL
#define DBELL_IMASK2_PBE14_EN                          0x1UL
// bitfield: IMASK2_PBE13
#define DBELL_IMASK2_PBE13                             12UL
#define RF24_DBELL_IMASK2_PBE13_S                12UL
#define DBELL_IMASK2_PBE13_BM                          0x00001000UL
#define RF24_DBELL_IMASK2_PBE13_M                0x00001000UL
// enums for bitfield IMASK2_PBE13 (width: 1)UL
#define DBELL_IMASK2_PBE13_DIS                         0x0UL
#define DBELL_IMASK2_PBE13_EN                          0x1UL
// bitfield: IMASK2_PBE12
#define DBELL_IMASK2_PBE12                             11UL
#define RF24_DBELL_IMASK2_PBE12_S                11UL
#define DBELL_IMASK2_PBE12_BM                          0x00000800UL
#define RF24_DBELL_IMASK2_PBE12_M                0x00000800UL
// enums for bitfield IMASK2_PBE12 (width: 1)UL
#define DBELL_IMASK2_PBE12_DIS                         0x0UL
#define DBELL_IMASK2_PBE12_EN                          0x1UL
// bitfield: IMASK2_PBE11
#define DBELL_IMASK2_PBE11                             10UL
#define RF24_DBELL_IMASK2_PBE11_S                10UL
#define DBELL_IMASK2_PBE11_BM                          0x00000400UL
#define RF24_DBELL_IMASK2_PBE11_M                0x00000400UL
// enums for bitfield IMASK2_PBE11 (width: 1)UL
#define DBELL_IMASK2_PBE11_DIS                         0x0UL
#define DBELL_IMASK2_PBE11_EN                          0x1UL
// bitfield: IMASK2_PBE10
#define DBELL_IMASK2_PBE10                             9UL
#define RF24_DBELL_IMASK2_PBE10_S                9UL
#define DBELL_IMASK2_PBE10_BM                          0x00000200UL
#define RF24_DBELL_IMASK2_PBE10_M                0x00000200UL
// enums for bitfield IMASK2_PBE10 (width: 1)UL
#define DBELL_IMASK2_PBE10_DIS                         0x0UL
#define DBELL_IMASK2_PBE10_EN                          0x1UL
// bitfield: IMASK2_PBE8
#define DBELL_IMASK2_PBE8                              8UL
#define RF24_DBELL_IMASK2_PBE8_S                 8UL
#define DBELL_IMASK2_PBE8_BM                           0x00000100UL
#define RF24_DBELL_IMASK2_PBE8_M                 0x00000100UL
// enums for bitfield IMASK2_PBE8 (width: 1)UL
#define DBELL_IMASK2_PBE8_DIS                          0x0UL
#define DBELL_IMASK2_PBE8_EN                           0x1UL
// bitfield: IMASK2_PBE7
#define DBELL_IMASK2_PBE7                              7UL
#define RF24_DBELL_IMASK2_PBE7_S                 7UL
#define DBELL_IMASK2_PBE7_BM                           0x00000080UL
#define RF24_DBELL_IMASK2_PBE7_M                 0x00000080UL
// enums for bitfield IMASK2_PBE7 (width: 1)UL
#define DBELL_IMASK2_PBE7_DIS                          0x0UL
#define DBELL_IMASK2_PBE7_EN                           0x1UL
// bitfield: IMASK2_PBE6
#define DBELL_IMASK2_PBE6                              6UL
#define RF24_DBELL_IMASK2_PBE6_S                 6UL
#define DBELL_IMASK2_PBE6_BM                           0x00000040UL
#define RF24_DBELL_IMASK2_PBE6_M                 0x00000040UL
// enums for bitfield IMASK2_PBE6 (width: 1)UL
#define DBELL_IMASK2_PBE6_DIS                          0x0UL
#define DBELL_IMASK2_PBE6_EN                           0x1UL
// bitfield: IMASK2_PBE5
#define DBELL_IMASK2_PBE5                              5UL
#define RF24_DBELL_IMASK2_PBE5_S                 5UL
#define DBELL_IMASK2_PBE5_BM                           0x00000020UL
#define RF24_DBELL_IMASK2_PBE5_M                 0x00000020UL
// enums for bitfield IMASK2_PBE5 (width: 1)UL
#define DBELL_IMASK2_PBE5_DIS                          0x0UL
#define DBELL_IMASK2_PBE5_EN                           0x1UL
// bitfield: IMASK2_PBE4
#define DBELL_IMASK2_PBE4                              4UL
#define RF24_DBELL_IMASK2_PBE4_S                 4UL
#define DBELL_IMASK2_PBE4_BM                           0x00000010UL
#define RF24_DBELL_IMASK2_PBE4_M                 0x00000010UL
// enums for bitfield IMASK2_PBE4 (width: 1)UL
#define DBELL_IMASK2_PBE4_DIS                          0x0UL
#define DBELL_IMASK2_PBE4_EN                           0x1UL
// bitfield: IMASK2_PBE3
#define DBELL_IMASK2_PBE3                              3UL
#define RF24_DBELL_IMASK2_PBE3_S                 3UL
#define DBELL_IMASK2_PBE3_BM                           0x00000008UL
#define RF24_DBELL_IMASK2_PBE3_M                 0x00000008UL
// enums for bitfield IMASK2_PBE3 (width: 1)UL
#define DBELL_IMASK2_PBE3_DIS                          0x0UL
#define DBELL_IMASK2_PBE3_EN                           0x1UL
// bitfield: IMASK2_PBE2
#define DBELL_IMASK2_PBE2                              2UL
#define RF24_DBELL_IMASK2_PBE2_S                 2UL
#define DBELL_IMASK2_PBE2_BM                           0x00000004UL
#define RF24_DBELL_IMASK2_PBE2_M                 0x00000004UL
// enums for bitfield IMASK2_PBE2 (width: 1)UL
#define DBELL_IMASK2_PBE2_DIS                          0x0UL
#define DBELL_IMASK2_PBE2_EN                           0x1UL
// bitfield: IMASK2_PBE1
#define DBELL_IMASK2_PBE1                              1UL
#define RF24_DBELL_IMASK2_PBE1_S                 1UL
#define DBELL_IMASK2_PBE1_BM                           0x00000002UL
#define RF24_DBELL_IMASK2_PBE1_M                 0x00000002UL
// enums for bitfield IMASK2_PBE1 (width: 1)UL
#define DBELL_IMASK2_PBE1_DIS                          0x0UL
#define DBELL_IMASK2_PBE1_EN                           0x1UL
// bitfield: IMASK2_PBE0
#define DBELL_IMASK2_PBE0                              0UL
#define RF24_DBELL_IMASK2_PBE0_S                 0UL
#define DBELL_IMASK2_PBE0_BM                           0x00000001UL
#define RF24_DBELL_IMASK2_PBE0_M                 0x00000001UL
// enums for bitfield IMASK2_PBE0 (width: 1)UL
#define DBELL_IMASK2_PBE0_EN                           0x1UL
#define DBELL_IMASK2_PBE0_DIS                          0x0UL
// --------------------------------------------------------------
// RIS2
// 
#define DBELL_RIS2_ADR (DBELL_BASE + 0x00C8UL)
static volatile unsigned long* const SP_DBELL_RIS2 = (unsigned long*) DBELL_RIS2_ADR;
#define S_DBELL_RIS2 (*SP_DBELL_RIS2)
#define RF24_DBELL_O_RIS2                          200
// bitfield: RIS2_SYSTIM2
#define DBELL_RIS2_SYSTIM2                             31UL
#define RF24_DBELL_RIS2_SYSTIM2_S                31UL
#define DBELL_RIS2_SYSTIM2_BM                          0x80000000UL
#define RF24_DBELL_RIS2_SYSTIM2_M                0x80000000UL
// enums for bitfield RIS2_SYSTIM2 (width: 1)UL
#define DBELL_RIS2_SYSTIM2_CLR                         0x0UL
#define DBELL_RIS2_SYSTIM2_SET                         0x1UL
// bitfield: RIS2_SYSTIM1
#define DBELL_RIS2_SYSTIM1                             30UL
#define RF24_DBELL_RIS2_SYSTIM1_S                30UL
#define DBELL_RIS2_SYSTIM1_BM                          0x40000000UL
#define RF24_DBELL_RIS2_SYSTIM1_M                0x40000000UL
// enums for bitfield RIS2_SYSTIM1 (width: 1)UL
#define DBELL_RIS2_SYSTIM1_CLR                         0x0UL
#define DBELL_RIS2_SYSTIM1_SET                         0x1UL
// bitfield: RIS2_SYSTIM0
#define DBELL_RIS2_SYSTIM0                             29UL
#define RF24_DBELL_RIS2_SYSTIM0_S                29UL
#define DBELL_RIS2_SYSTIM0_BM                          0x20000000UL
#define RF24_DBELL_RIS2_SYSTIM0_M                0x20000000UL
// enums for bitfield RIS2_SYSTIM0 (width: 1)UL
#define DBELL_RIS2_SYSTIM0_CLR                         0x0UL
#define DBELL_RIS2_SYSTIM0_SET                         0x1UL
// bitfield: RIS2_MDMDONE
#define DBELL_RIS2_MDMDONE                             28UL
#define RF24_DBELL_RIS2_MDMDONE_S                28UL
#define DBELL_RIS2_MDMDONE_BM                          0x10000000UL
#define RF24_DBELL_RIS2_MDMDONE_M                0x10000000UL
// enums for bitfield RIS2_MDMDONE (width: 1)UL
#define DBELL_RIS2_MDMDONE_CLR                         0x0UL
#define DBELL_RIS2_MDMDONE_SET                         0x1UL
// bitfield: RIS2_MDMIN
#define DBELL_RIS2_MDMIN                               27UL
#define RF24_DBELL_RIS2_MDMIN_S                  27UL
#define DBELL_RIS2_MDMIN_BM                            0x08000000UL
#define RF24_DBELL_RIS2_MDMIN_M                  0x08000000UL
// enums for bitfield RIS2_MDMIN (width: 1)UL
#define DBELL_RIS2_MDMIN_CLR                           0x0UL
#define DBELL_RIS2_MDMIN_SET                           0x1UL
// bitfield: RIS2_MDMOUT
#define DBELL_RIS2_MDMOUT                              26UL
#define RF24_DBELL_RIS2_MDMOUT_S                 26UL
#define DBELL_RIS2_MDMOUT_BM                           0x04000000UL
#define RF24_DBELL_RIS2_MDMOUT_M                 0x04000000UL
// enums for bitfield RIS2_MDMOUT (width: 1)UL
#define DBELL_RIS2_MDMOUT_CLR                          0x0UL
#define DBELL_RIS2_MDMOUT_SET                          0x1UL
// bitfield: RIS2_MDMSOFT2
#define DBELL_RIS2_MDMSOFT2                            25UL
#define RF24_DBELL_RIS2_MDMSOFT2_S               25UL
#define DBELL_RIS2_MDMSOFT2_BM                         0x02000000UL
#define RF24_DBELL_RIS2_MDMSOFT2_M               0x02000000UL
// enums for bitfield RIS2_MDMSOFT2 (width: 1)UL
#define DBELL_RIS2_MDMSOFT2_CLR                        0x0UL
#define DBELL_RIS2_MDMSOFT2_SET                        0x1UL
// bitfield: RIS2_MDMSOFT1
#define DBELL_RIS2_MDMSOFT1                            24UL
#define RF24_DBELL_RIS2_MDMSOFT1_S               24UL
#define DBELL_RIS2_MDMSOFT1_BM                         0x01000000UL
#define RF24_DBELL_RIS2_MDMSOFT1_M               0x01000000UL
// enums for bitfield RIS2_MDMSOFT1 (width: 1)UL
#define DBELL_RIS2_MDMSOFT1_CLR                        0x0UL
#define DBELL_RIS2_MDMSOFT1_SET                        0x1UL
// bitfield: RIS2_MDMSOFT0
#define DBELL_RIS2_MDMSOFT0                            23UL
#define RF24_DBELL_RIS2_MDMSOFT0_S               23UL
#define DBELL_RIS2_MDMSOFT0_BM                         0x00800000UL
#define RF24_DBELL_RIS2_MDMSOFT0_M               0x00800000UL
// enums for bitfield RIS2_MDMSOFT0 (width: 1)UL
#define DBELL_RIS2_MDMSOFT0_CLR                        0x0UL
#define DBELL_RIS2_MDMSOFT0_SET                        0x1UL
// bitfield: RIS2_RFEDONE
#define DBELL_RIS2_RFEDONE                             22UL
#define RF24_DBELL_RIS2_RFEDONE_S                22UL
#define DBELL_RIS2_RFEDONE_BM                          0x00400000UL
#define RF24_DBELL_RIS2_RFEDONE_M                0x00400000UL
// enums for bitfield RIS2_RFEDONE (width: 1)UL
#define DBELL_RIS2_RFEDONE_CLR                         0x0UL
#define DBELL_RIS2_RFEDONE_SET                         0x1UL
// bitfield: RIS2_RFESOFT1
#define DBELL_RIS2_RFESOFT1                            21UL
#define RF24_DBELL_RIS2_RFESOFT1_S               21UL
#define DBELL_RIS2_RFESOFT1_BM                         0x00200000UL
#define RF24_DBELL_RIS2_RFESOFT1_M               0x00200000UL
// enums for bitfield RIS2_RFESOFT1 (width: 1)UL
#define DBELL_RIS2_RFESOFT1_CLR                        0x0UL
#define DBELL_RIS2_RFESOFT1_SET                        0x1UL
// bitfield: RIS2_RFESOFT0
#define DBELL_RIS2_RFESOFT0                            20UL
#define RF24_DBELL_RIS2_RFESOFT0_S               20UL
#define DBELL_RIS2_RFESOFT0_BM                         0x00100000UL
#define RF24_DBELL_RIS2_RFESOFT0_M               0x00100000UL
// enums for bitfield RIS2_RFESOFT0 (width: 1)UL
#define DBELL_RIS2_RFESOFT0_CLR                        0x0UL
#define DBELL_RIS2_RFESOFT0_SET                        0x1UL
// bitfield: RIS2_LOCK
#define DBELL_RIS2_LOCK                                19UL
#define RF24_DBELL_RIS2_LOCK_S                   19UL
#define DBELL_RIS2_LOCK_BM                             0x00080000UL
#define RF24_DBELL_RIS2_LOCK_M                   0x00080000UL
// enums for bitfield RIS2_LOCK (width: 1)UL
#define DBELL_RIS2_LOCK_CLR                            0x0UL
#define DBELL_RIS2_LOCK_SET                            0x1UL
// bitfield: RIS2_LOL
#define DBELL_RIS2_LOL                                 18UL
#define RF24_DBELL_RIS2_LOL_S                    18UL
#define DBELL_RIS2_LOL_BM                              0x00040000UL
#define RF24_DBELL_RIS2_LOL_M                    0x00040000UL
// enums for bitfield RIS2_LOL (width: 1)UL
#define DBELL_RIS2_LOL_CLR                             0x0UL
#define DBELL_RIS2_LOL_SET                             0x1UL
// bitfield: RIS2_TXFIFO
#define DBELL_RIS2_TXFIFO                              17UL
#define RF24_DBELL_RIS2_TXFIFO_S                 17UL
#define DBELL_RIS2_TXFIFO_BM                           0x00020000UL
#define RF24_DBELL_RIS2_TXFIFO_M                 0x00020000UL
// enums for bitfield RIS2_TXFIFO (width: 1)UL
#define DBELL_RIS2_TXFIFO_CLR                          0x0UL
#define DBELL_RIS2_TXFIFO_SET                          0x1UL
// bitfield: RIS2_RXFIFO
#define DBELL_RIS2_RXFIFO                              16UL
#define RF24_DBELL_RIS2_RXFIFO_S                 16UL
#define DBELL_RIS2_RXFIFO_BM                           0x00010000UL
#define RF24_DBELL_RIS2_RXFIFO_M                 0x00010000UL
// enums for bitfield RIS2_RXFIFO (width: 1)UL
#define DBELL_RIS2_RXFIFO_CLR                          0x0UL
#define DBELL_RIS2_RXFIFO_SET                          0x1UL
// bitfield: RIS2_PBE15
#define DBELL_RIS2_PBE15                               15UL
#define RF24_DBELL_RIS2_PBE15_S                  15UL
#define DBELL_RIS2_PBE15_BM                            0x00008000UL
#define RF24_DBELL_RIS2_PBE15_M                  0x00008000UL
// enums for bitfield RIS2_PBE15 (width: 1)UL
#define DBELL_RIS2_PBE15_CLR                           0x0UL
#define DBELL_RIS2_PBE15_SET                           0x1UL
// bitfield: RIS2_PBE14
#define DBELL_RIS2_PBE14                               14UL
#define RF24_DBELL_RIS2_PBE14_S                  14UL
#define DBELL_RIS2_PBE14_BM                            0x00004000UL
#define RF24_DBELL_RIS2_PBE14_M                  0x00004000UL
// enums for bitfield RIS2_PBE14 (width: 1)UL
#define DBELL_RIS2_PBE14_CLR                           0x0UL
#define DBELL_RIS2_PBE14_SET                           0x1UL
// bitfield: RIS2_PBE13
#define DBELL_RIS2_PBE13                               13UL
#define RF24_DBELL_RIS2_PBE13_S                  13UL
#define DBELL_RIS2_PBE13_BM                            0x00002000UL
#define RF24_DBELL_RIS2_PBE13_M                  0x00002000UL
// enums for bitfield RIS2_PBE13 (width: 1)UL
#define DBELL_RIS2_PBE13_CLR                           0x0UL
#define DBELL_RIS2_PBE13_SET                           0x1UL
// bitfield: RIS2_PBE12
#define DBELL_RIS2_PBE12                               12UL
#define RF24_DBELL_RIS2_PBE12_S                  12UL
#define DBELL_RIS2_PBE12_BM                            0x00001000UL
#define RF24_DBELL_RIS2_PBE12_M                  0x00001000UL
// enums for bitfield RIS2_PBE12 (width: 1)UL
#define DBELL_RIS2_PBE12_CLR                           0x0UL
#define DBELL_RIS2_PBE12_SET                           0x1UL
// bitfield: RIS2_PBE11
#define DBELL_RIS2_PBE11                               11UL
#define RF24_DBELL_RIS2_PBE11_S                  11UL
#define DBELL_RIS2_PBE11_BM                            0x00000800UL
#define RF24_DBELL_RIS2_PBE11_M                  0x00000800UL
// enums for bitfield RIS2_PBE11 (width: 1)UL
#define DBELL_RIS2_PBE11_CLR                           0x0UL
#define DBELL_RIS2_PBE11_SET                           0x1UL
// bitfield: RIS2_PBE10
#define DBELL_RIS2_PBE10                               10UL
#define RF24_DBELL_RIS2_PBE10_S                  10UL
#define DBELL_RIS2_PBE10_BM                            0x00000400UL
#define RF24_DBELL_RIS2_PBE10_M                  0x00000400UL
// enums for bitfield RIS2_PBE10 (width: 1)UL
#define DBELL_RIS2_PBE10_CLR                           0x0UL
#define DBELL_RIS2_PBE10_SET                           0x1UL
// bitfield: RIS2_PBE9
#define DBELL_RIS2_PBE9                                9UL
#define RF24_DBELL_RIS2_PBE9_S                   9UL
#define DBELL_RIS2_PBE9_BM                             0x00000200UL
#define RF24_DBELL_RIS2_PBE9_M                   0x00000200UL
// enums for bitfield RIS2_PBE9 (width: 1)UL
#define DBELL_RIS2_PBE9_CLR                            0x0UL
#define DBELL_RIS2_PBE9_SET                            0x1UL
// bitfield: RIS2_PBE8
#define DBELL_RIS2_PBE8                                8UL
#define RF24_DBELL_RIS2_PBE8_S                   8UL
#define DBELL_RIS2_PBE8_BM                             0x00000100UL
#define RF24_DBELL_RIS2_PBE8_M                   0x00000100UL
// enums for bitfield RIS2_PBE8 (width: 1)UL
#define DBELL_RIS2_PBE8_CLR                            0x0UL
#define DBELL_RIS2_PBE8_SET                            0x1UL
// bitfield: RIS2_PBE7
#define DBELL_RIS2_PBE7                                7UL
#define RF24_DBELL_RIS2_PBE7_S                   7UL
#define DBELL_RIS2_PBE7_BM                             0x00000080UL
#define RF24_DBELL_RIS2_PBE7_M                   0x00000080UL
// enums for bitfield RIS2_PBE7 (width: 1)UL
#define DBELL_RIS2_PBE7_CLR                            0x0UL
#define DBELL_RIS2_PBE7_SET                            0x1UL
// bitfield: RIS2_PBE6
#define DBELL_RIS2_PBE6                                6UL
#define RF24_DBELL_RIS2_PBE6_S                   6UL
#define DBELL_RIS2_PBE6_BM                             0x00000040UL
#define RF24_DBELL_RIS2_PBE6_M                   0x00000040UL
// enums for bitfield RIS2_PBE6 (width: 1)UL
#define DBELL_RIS2_PBE6_CLR                            0x0UL
#define DBELL_RIS2_PBE6_SET                            0x1UL
// bitfield: RIS2_PBE5
#define DBELL_RIS2_PBE5                                5UL
#define RF24_DBELL_RIS2_PBE5_S                   5UL
#define DBELL_RIS2_PBE5_BM                             0x00000020UL
#define RF24_DBELL_RIS2_PBE5_M                   0x00000020UL
// enums for bitfield RIS2_PBE5 (width: 1)UL
#define DBELL_RIS2_PBE5_CLR                            0x0UL
#define DBELL_RIS2_PBE5_SET                            0x1UL
// bitfield: RIS2_PBE4
#define DBELL_RIS2_PBE4                                4UL
#define RF24_DBELL_RIS2_PBE4_S                   4UL
#define DBELL_RIS2_PBE4_BM                             0x00000010UL
#define RF24_DBELL_RIS2_PBE4_M                   0x00000010UL
// enums for bitfield RIS2_PBE4 (width: 1)UL
#define DBELL_RIS2_PBE4_CLR                            0x0UL
#define DBELL_RIS2_PBE4_SET                            0x1UL
// bitfield: RIS2_PBE3
#define DBELL_RIS2_PBE3                                3UL
#define RF24_DBELL_RIS2_PBE3_S                   3UL
#define DBELL_RIS2_PBE3_BM                             0x00000008UL
#define RF24_DBELL_RIS2_PBE3_M                   0x00000008UL
// enums for bitfield RIS2_PBE3 (width: 1)UL
#define DBELL_RIS2_PBE3_CLR                            0x0UL
#define DBELL_RIS2_PBE3_SET                            0x1UL
// bitfield: RIS2_PBE2
#define DBELL_RIS2_PBE2                                2UL
#define RF24_DBELL_RIS2_PBE2_S                   2UL
#define DBELL_RIS2_PBE2_BM                             0x00000004UL
#define RF24_DBELL_RIS2_PBE2_M                   0x00000004UL
// enums for bitfield RIS2_PBE2 (width: 1)UL
#define DBELL_RIS2_PBE2_CLR                            0x0UL
#define DBELL_RIS2_PBE2_SET                            0x1UL
// bitfield: RIS2_PBE1
#define DBELL_RIS2_PBE1                                1UL
#define RF24_DBELL_RIS2_PBE1_S                   1UL
#define DBELL_RIS2_PBE1_BM                             0x00000002UL
#define RF24_DBELL_RIS2_PBE1_M                   0x00000002UL
// enums for bitfield RIS2_PBE1 (width: 1)UL
#define DBELL_RIS2_PBE1_CLR                            0x0UL
#define DBELL_RIS2_PBE1_SET                            0x1UL
// bitfield: RIS2_PBE0
#define DBELL_RIS2_PBE0                                0UL
#define RF24_DBELL_RIS2_PBE0_S                   0UL
#define DBELL_RIS2_PBE0_BM                             0x00000001UL
#define RF24_DBELL_RIS2_PBE0_M                   0x00000001UL
// enums for bitfield RIS2_PBE0 (width: 1)UL
#define DBELL_RIS2_PBE0_SET                            0x1UL
#define DBELL_RIS2_PBE0_CLR                            0x0UL
// --------------------------------------------------------------
// MIS2
// 
#define DBELL_MIS2_ADR (DBELL_BASE + 0x00CCUL)
static volatile unsigned long* const SP_DBELL_MIS2 = (unsigned long*) DBELL_MIS2_ADR;
#define S_DBELL_MIS2 (*SP_DBELL_MIS2)
#define RF24_DBELL_O_MIS2                          204
// bitfield: MIS2_SYSTIM2
#define DBELL_MIS2_SYSTIM2                             31UL
#define RF24_DBELL_MIS2_SYSTIM2_S                31UL
#define DBELL_MIS2_SYSTIM2_BM                          0x80000000UL
#define RF24_DBELL_MIS2_SYSTIM2_M                0x80000000UL
// enums for bitfield MIS2_SYSTIM2 (width: 1)UL
#define DBELL_MIS2_SYSTIM2_CLR                         0x0UL
#define DBELL_MIS2_SYSTIM2_SET                         0x1UL
// bitfield: MIS2_SYSTIM1
#define DBELL_MIS2_SYSTIM1                             30UL
#define RF24_DBELL_MIS2_SYSTIM1_S                30UL
#define DBELL_MIS2_SYSTIM1_BM                          0x40000000UL
#define RF24_DBELL_MIS2_SYSTIM1_M                0x40000000UL
// enums for bitfield MIS2_SYSTIM1 (width: 1)UL
#define DBELL_MIS2_SYSTIM1_CLR                         0x0UL
#define DBELL_MIS2_SYSTIM1_SET                         0x1UL
// bitfield: MIS2_SYSTIM0
#define DBELL_MIS2_SYSTIM0                             29UL
#define RF24_DBELL_MIS2_SYSTIM0_S                29UL
#define DBELL_MIS2_SYSTIM0_BM                          0x20000000UL
#define RF24_DBELL_MIS2_SYSTIM0_M                0x20000000UL
// enums for bitfield MIS2_SYSTIM0 (width: 1)UL
#define DBELL_MIS2_SYSTIM0_CLR                         0x0UL
#define DBELL_MIS2_SYSTIM0_SET                         0x1UL
// bitfield: MIS2_MDMDONE
#define DBELL_MIS2_MDMDONE                             28UL
#define RF24_DBELL_MIS2_MDMDONE_S                28UL
#define DBELL_MIS2_MDMDONE_BM                          0x10000000UL
#define RF24_DBELL_MIS2_MDMDONE_M                0x10000000UL
// enums for bitfield MIS2_MDMDONE (width: 1)UL
#define DBELL_MIS2_MDMDONE_CLR                         0x0UL
#define DBELL_MIS2_MDMDONE_SET                         0x1UL
// bitfield: MIS2_MDMIN
#define DBELL_MIS2_MDMIN                               27UL
#define RF24_DBELL_MIS2_MDMIN_S                  27UL
#define DBELL_MIS2_MDMIN_BM                            0x08000000UL
#define RF24_DBELL_MIS2_MDMIN_M                  0x08000000UL
// enums for bitfield MIS2_MDMIN (width: 1)UL
#define DBELL_MIS2_MDMIN_CLR                           0x0UL
#define DBELL_MIS2_MDMIN_SET                           0x1UL
// bitfield: MIS2_MDMOUT
#define DBELL_MIS2_MDMOUT                              26UL
#define RF24_DBELL_MIS2_MDMOUT_S                 26UL
#define DBELL_MIS2_MDMOUT_BM                           0x04000000UL
#define RF24_DBELL_MIS2_MDMOUT_M                 0x04000000UL
// enums for bitfield MIS2_MDMOUT (width: 1)UL
#define DBELL_MIS2_MDMOUT_CLR                          0x0UL
#define DBELL_MIS2_MDMOUT_SET                          0x1UL
// bitfield: MIS2_MDMSOFT2
#define DBELL_MIS2_MDMSOFT2                            25UL
#define RF24_DBELL_MIS2_MDMSOFT2_S               25UL
#define DBELL_MIS2_MDMSOFT2_BM                         0x02000000UL
#define RF24_DBELL_MIS2_MDMSOFT2_M               0x02000000UL
// enums for bitfield MIS2_MDMSOFT2 (width: 1)UL
#define DBELL_MIS2_MDMSOFT2_CLR                        0x0UL
#define DBELL_MIS2_MDMSOFT2_SET                        0x1UL
// bitfield: MIS2_MDMSOFT1
#define DBELL_MIS2_MDMSOFT1                            24UL
#define RF24_DBELL_MIS2_MDMSOFT1_S               24UL
#define DBELL_MIS2_MDMSOFT1_BM                         0x01000000UL
#define RF24_DBELL_MIS2_MDMSOFT1_M               0x01000000UL
// enums for bitfield MIS2_MDMSOFT1 (width: 1)UL
#define DBELL_MIS2_MDMSOFT1_CLR                        0x0UL
#define DBELL_MIS2_MDMSOFT1_SET                        0x1UL
// bitfield: MIS2_MDMSOFT0
#define DBELL_MIS2_MDMSOFT0                            23UL
#define RF24_DBELL_MIS2_MDMSOFT0_S               23UL
#define DBELL_MIS2_MDMSOFT0_BM                         0x00800000UL
#define RF24_DBELL_MIS2_MDMSOFT0_M               0x00800000UL
// enums for bitfield MIS2_MDMSOFT0 (width: 1)UL
#define DBELL_MIS2_MDMSOFT0_CLR                        0x0UL
#define DBELL_MIS2_MDMSOFT0_SET                        0x1UL
// bitfield: MIS2_RFEDONE
#define DBELL_MIS2_RFEDONE                             22UL
#define RF24_DBELL_MIS2_RFEDONE_S                22UL
#define DBELL_MIS2_RFEDONE_BM                          0x00400000UL
#define RF24_DBELL_MIS2_RFEDONE_M                0x00400000UL
// enums for bitfield MIS2_RFEDONE (width: 1)UL
#define DBELL_MIS2_RFEDONE_CLR                         0x0UL
#define DBELL_MIS2_RFEDONE_SET                         0x1UL
// bitfield: MIS2_RFESOFT1
#define DBELL_MIS2_RFESOFT1                            21UL
#define RF24_DBELL_MIS2_RFESOFT1_S               21UL
#define DBELL_MIS2_RFESOFT1_BM                         0x00200000UL
#define RF24_DBELL_MIS2_RFESOFT1_M               0x00200000UL
// enums for bitfield MIS2_RFESOFT1 (width: 1)UL
#define DBELL_MIS2_RFESOFT1_CLR                        0x0UL
#define DBELL_MIS2_RFESOFT1_SET                        0x1UL
// bitfield: MIS2_RFESOFT0
#define DBELL_MIS2_RFESOFT0                            20UL
#define RF24_DBELL_MIS2_RFESOFT0_S               20UL
#define DBELL_MIS2_RFESOFT0_BM                         0x00100000UL
#define RF24_DBELL_MIS2_RFESOFT0_M               0x00100000UL
// enums for bitfield MIS2_RFESOFT0 (width: 1)UL
#define DBELL_MIS2_RFESOFT0_CLR                        0x0UL
#define DBELL_MIS2_RFESOFT0_SET                        0x1UL
// bitfield: MIS2_LOCK
#define DBELL_MIS2_LOCK                                19UL
#define RF24_DBELL_MIS2_LOCK_S                   19UL
#define DBELL_MIS2_LOCK_BM                             0x00080000UL
#define RF24_DBELL_MIS2_LOCK_M                   0x00080000UL
// enums for bitfield MIS2_LOCK (width: 1)UL
#define DBELL_MIS2_LOCK_CLR                            0x0UL
#define DBELL_MIS2_LOCK_SET                            0x1UL
// bitfield: MIS2_LOL
#define DBELL_MIS2_LOL                                 18UL
#define RF24_DBELL_MIS2_LOL_S                    18UL
#define DBELL_MIS2_LOL_BM                              0x00040000UL
#define RF24_DBELL_MIS2_LOL_M                    0x00040000UL
// enums for bitfield MIS2_LOL (width: 1)UL
#define DBELL_MIS2_LOL_CLR                             0x0UL
#define DBELL_MIS2_LOL_SET                             0x1UL
// bitfield: MIS2_TXFIFO
#define DBELL_MIS2_TXFIFO                              17UL
#define RF24_DBELL_MIS2_TXFIFO_S                 17UL
#define DBELL_MIS2_TXFIFO_BM                           0x00020000UL
#define RF24_DBELL_MIS2_TXFIFO_M                 0x00020000UL
// enums for bitfield MIS2_TXFIFO (width: 1)UL
#define DBELL_MIS2_TXFIFO_CLR                          0x0UL
#define DBELL_MIS2_TXFIFO_SET                          0x1UL
// bitfield: MIS2_RXFIFO
#define DBELL_MIS2_RXFIFO                              16UL
#define RF24_DBELL_MIS2_RXFIFO_S                 16UL
#define DBELL_MIS2_RXFIFO_BM                           0x00010000UL
#define RF24_DBELL_MIS2_RXFIFO_M                 0x00010000UL
// enums for bitfield MIS2_RXFIFO (width: 1)UL
#define DBELL_MIS2_RXFIFO_CLR                          0x0UL
#define DBELL_MIS2_RXFIFO_SET                          0x1UL
// bitfield: MIS2_PBE15
#define DBELL_MIS2_PBE15                               15UL
#define RF24_DBELL_MIS2_PBE15_S                  15UL
#define DBELL_MIS2_PBE15_BM                            0x00008000UL
#define RF24_DBELL_MIS2_PBE15_M                  0x00008000UL
// enums for bitfield MIS2_PBE15 (width: 1)UL
#define DBELL_MIS2_PBE15_CLR                           0x0UL
#define DBELL_MIS2_PBE15_SET                           0x1UL
// bitfield: MIS2_PBE14
#define DBELL_MIS2_PBE14                               14UL
#define RF24_DBELL_MIS2_PBE14_S                  14UL
#define DBELL_MIS2_PBE14_BM                            0x00004000UL
#define RF24_DBELL_MIS2_PBE14_M                  0x00004000UL
// enums for bitfield MIS2_PBE14 (width: 1)UL
#define DBELL_MIS2_PBE14_CLR                           0x0UL
#define DBELL_MIS2_PBE14_SET                           0x1UL
// bitfield: MIS2_PBE13
#define DBELL_MIS2_PBE13                               13UL
#define RF24_DBELL_MIS2_PBE13_S                  13UL
#define DBELL_MIS2_PBE13_BM                            0x00002000UL
#define RF24_DBELL_MIS2_PBE13_M                  0x00002000UL
// enums for bitfield MIS2_PBE13 (width: 1)UL
#define DBELL_MIS2_PBE13_CLR                           0x0UL
#define DBELL_MIS2_PBE13_SET                           0x1UL
// bitfield: MIS2_PBE12
#define DBELL_MIS2_PBE12                               12UL
#define RF24_DBELL_MIS2_PBE12_S                  12UL
#define DBELL_MIS2_PBE12_BM                            0x00001000UL
#define RF24_DBELL_MIS2_PBE12_M                  0x00001000UL
// enums for bitfield MIS2_PBE12 (width: 1)UL
#define DBELL_MIS2_PBE12_CLR                           0x0UL
#define DBELL_MIS2_PBE12_SET                           0x1UL
// bitfield: MIS2_PBE11
#define DBELL_MIS2_PBE11                               11UL
#define RF24_DBELL_MIS2_PBE11_S                  11UL
#define DBELL_MIS2_PBE11_BM                            0x00000800UL
#define RF24_DBELL_MIS2_PBE11_M                  0x00000800UL
// enums for bitfield MIS2_PBE11 (width: 1)UL
#define DBELL_MIS2_PBE11_CLR                           0x0UL
#define DBELL_MIS2_PBE11_SET                           0x1UL
// bitfield: MIS2_PBE10
#define DBELL_MIS2_PBE10                               10UL
#define RF24_DBELL_MIS2_PBE10_S                  10UL
#define DBELL_MIS2_PBE10_BM                            0x00000400UL
#define RF24_DBELL_MIS2_PBE10_M                  0x00000400UL
// enums for bitfield MIS2_PBE10 (width: 1)UL
#define DBELL_MIS2_PBE10_CLR                           0x0UL
#define DBELL_MIS2_PBE10_SET                           0x1UL
// bitfield: MIS2_PBE9
#define DBELL_MIS2_PBE9                                9UL
#define RF24_DBELL_MIS2_PBE9_S                   9UL
#define DBELL_MIS2_PBE9_BM                             0x00000200UL
#define RF24_DBELL_MIS2_PBE9_M                   0x00000200UL
// enums for bitfield MIS2_PBE9 (width: 1)UL
#define DBELL_MIS2_PBE9_CLR                            0x0UL
#define DBELL_MIS2_PBE9_SET                            0x1UL
// bitfield: MIS2_PBE8
#define DBELL_MIS2_PBE8                                8UL
#define RF24_DBELL_MIS2_PBE8_S                   8UL
#define DBELL_MIS2_PBE8_BM                             0x00000100UL
#define RF24_DBELL_MIS2_PBE8_M                   0x00000100UL
// enums for bitfield MIS2_PBE8 (width: 1)UL
#define DBELL_MIS2_PBE8_CLR                            0x0UL
#define DBELL_MIS2_PBE8_SET                            0x1UL
// bitfield: MIS2_PBE7
#define DBELL_MIS2_PBE7                                7UL
#define RF24_DBELL_MIS2_PBE7_S                   7UL
#define DBELL_MIS2_PBE7_BM                             0x00000080UL
#define RF24_DBELL_MIS2_PBE7_M                   0x00000080UL
// enums for bitfield MIS2_PBE7 (width: 1)UL
#define DBELL_MIS2_PBE7_CLR                            0x0UL
#define DBELL_MIS2_PBE7_SET                            0x1UL
// bitfield: MIS2_PBE6
#define DBELL_MIS2_PBE6                                6UL
#define RF24_DBELL_MIS2_PBE6_S                   6UL
#define DBELL_MIS2_PBE6_BM                             0x00000040UL
#define RF24_DBELL_MIS2_PBE6_M                   0x00000040UL
// enums for bitfield MIS2_PBE6 (width: 1)UL
#define DBELL_MIS2_PBE6_CLR                            0x0UL
#define DBELL_MIS2_PBE6_SET                            0x1UL
// bitfield: MIS2_PBE5
#define DBELL_MIS2_PBE5                                5UL
#define RF24_DBELL_MIS2_PBE5_S                   5UL
#define DBELL_MIS2_PBE5_BM                             0x00000020UL
#define RF24_DBELL_MIS2_PBE5_M                   0x00000020UL
// enums for bitfield MIS2_PBE5 (width: 1)UL
#define DBELL_MIS2_PBE5_CLR                            0x0UL
#define DBELL_MIS2_PBE5_SET                            0x1UL
// bitfield: MIS2_PBE4
#define DBELL_MIS2_PBE4                                4UL
#define RF24_DBELL_MIS2_PBE4_S                   4UL
#define DBELL_MIS2_PBE4_BM                             0x00000010UL
#define RF24_DBELL_MIS2_PBE4_M                   0x00000010UL
// enums for bitfield MIS2_PBE4 (width: 1)UL
#define DBELL_MIS2_PBE4_CLR                            0x0UL
#define DBELL_MIS2_PBE4_SET                            0x1UL
// bitfield: MIS2_PBE3
#define DBELL_MIS2_PBE3                                3UL
#define RF24_DBELL_MIS2_PBE3_S                   3UL
#define DBELL_MIS2_PBE3_BM                             0x00000008UL
#define RF24_DBELL_MIS2_PBE3_M                   0x00000008UL
// enums for bitfield MIS2_PBE3 (width: 1)UL
#define DBELL_MIS2_PBE3_CLR                            0x0UL
#define DBELL_MIS2_PBE3_SET                            0x1UL
// bitfield: MIS2_PBE2
#define DBELL_MIS2_PBE2                                2UL
#define RF24_DBELL_MIS2_PBE2_S                   2UL
#define DBELL_MIS2_PBE2_BM                             0x00000004UL
#define RF24_DBELL_MIS2_PBE2_M                   0x00000004UL
// enums for bitfield MIS2_PBE2 (width: 1)UL
#define DBELL_MIS2_PBE2_CLR                            0x0UL
#define DBELL_MIS2_PBE2_SET                            0x1UL
// bitfield: MIS2_PBE1
#define DBELL_MIS2_PBE1                                1UL
#define RF24_DBELL_MIS2_PBE1_S                   1UL
#define DBELL_MIS2_PBE1_BM                             0x00000002UL
#define RF24_DBELL_MIS2_PBE1_M                   0x00000002UL
// enums for bitfield MIS2_PBE1 (width: 1)UL
#define DBELL_MIS2_PBE1_CLR                            0x0UL
#define DBELL_MIS2_PBE1_SET                            0x1UL
// bitfield: MIS2_PBE0
#define DBELL_MIS2_PBE0                                0UL
#define RF24_DBELL_MIS2_PBE0_S                   0UL
#define DBELL_MIS2_PBE0_BM                             0x00000001UL
#define RF24_DBELL_MIS2_PBE0_M                   0x00000001UL
// enums for bitfield MIS2_PBE0 (width: 1)UL
#define DBELL_MIS2_PBE0_SET                            0x1UL
#define DBELL_MIS2_PBE0_CLR                            0x0UL
// --------------------------------------------------------------
// ISET2
// 
#define DBELL_ISET2_ADR (DBELL_BASE + 0x00D0UL)
static volatile unsigned long* const SP_DBELL_ISET2 = (unsigned long*) DBELL_ISET2_ADR;
#define S_DBELL_ISET2 (*SP_DBELL_ISET2)
#define RF24_DBELL_O_ISET2                         208
// bitfield: ISET2_SYSTIM2
#define DBELL_ISET2_SYSTIM2                            31UL
#define RF24_DBELL_ISET2_SYSTIM2_S               31UL
#define DBELL_ISET2_SYSTIM2_BM                         0x80000000UL
#define RF24_DBELL_ISET2_SYSTIM2_M               0x80000000UL
// enums for bitfield ISET2_SYSTIM2 (width: 1)UL
#define DBELL_ISET2_SYSTIM2_NOEFF                      0x0UL
#define DBELL_ISET2_SYSTIM2_SET                        0x1UL
// bitfield: ISET2_SYSTIM1
#define DBELL_ISET2_SYSTIM1                            30UL
#define RF24_DBELL_ISET2_SYSTIM1_S               30UL
#define DBELL_ISET2_SYSTIM1_BM                         0x40000000UL
#define RF24_DBELL_ISET2_SYSTIM1_M               0x40000000UL
// enums for bitfield ISET2_SYSTIM1 (width: 1)UL
#define DBELL_ISET2_SYSTIM1_NOEFF                      0x0UL
#define DBELL_ISET2_SYSTIM1_SET                        0x1UL
// bitfield: ISET2_SYSTIM0
#define DBELL_ISET2_SYSTIM0                            29UL
#define RF24_DBELL_ISET2_SYSTIM0_S               29UL
#define DBELL_ISET2_SYSTIM0_BM                         0x20000000UL
#define RF24_DBELL_ISET2_SYSTIM0_M               0x20000000UL
// enums for bitfield ISET2_SYSTIM0 (width: 1)UL
#define DBELL_ISET2_SYSTIM0_NOEFF                      0x0UL
#define DBELL_ISET2_SYSTIM0_SET                        0x1UL
// bitfield: ISET2_MDMDONE
#define DBELL_ISET2_MDMDONE                            28UL
#define RF24_DBELL_ISET2_MDMDONE_S               28UL
#define DBELL_ISET2_MDMDONE_BM                         0x10000000UL
#define RF24_DBELL_ISET2_MDMDONE_M               0x10000000UL
// enums for bitfield ISET2_MDMDONE (width: 1)UL
#define DBELL_ISET2_MDMDONE_NOEFF                      0x0UL
#define DBELL_ISET2_MDMDONE_SET                        0x1UL
// bitfield: ISET2_MDMIN
#define DBELL_ISET2_MDMIN                              27UL
#define RF24_DBELL_ISET2_MDMIN_S                 27UL
#define DBELL_ISET2_MDMIN_BM                           0x08000000UL
#define RF24_DBELL_ISET2_MDMIN_M                 0x08000000UL
// enums for bitfield ISET2_MDMIN (width: 1)UL
#define DBELL_ISET2_MDMIN_NOEFF                        0x0UL
#define DBELL_ISET2_MDMIN_SET                          0x1UL
// bitfield: ISET2_MDMOUT
#define DBELL_ISET2_MDMOUT                             26UL
#define RF24_DBELL_ISET2_MDMOUT_S                26UL
#define DBELL_ISET2_MDMOUT_BM                          0x04000000UL
#define RF24_DBELL_ISET2_MDMOUT_M                0x04000000UL
// enums for bitfield ISET2_MDMOUT (width: 1)UL
#define DBELL_ISET2_MDMOUT_NOEFF                       0x0UL
#define DBELL_ISET2_MDMOUT_SET                         0x1UL
// bitfield: ISET2_MDMSOFT2
#define DBELL_ISET2_MDMSOFT2                           25UL
#define RF24_DBELL_ISET2_MDMSOFT2_S              25UL
#define DBELL_ISET2_MDMSOFT2_BM                        0x02000000UL
#define RF24_DBELL_ISET2_MDMSOFT2_M              0x02000000UL
// enums for bitfield ISET2_MDMSOFT2 (width: 1)UL
#define DBELL_ISET2_MDMSOFT2_NOEFF                     0x0UL
#define DBELL_ISET2_MDMSOFT2_SET                       0x1UL
// bitfield: ISET2_MDMSOFT1
#define DBELL_ISET2_MDMSOFT1                           24UL
#define RF24_DBELL_ISET2_MDMSOFT1_S              24UL
#define DBELL_ISET2_MDMSOFT1_BM                        0x01000000UL
#define RF24_DBELL_ISET2_MDMSOFT1_M              0x01000000UL
// enums for bitfield ISET2_MDMSOFT1 (width: 1)UL
#define DBELL_ISET2_MDMSOFT1_NOEFF                     0x0UL
#define DBELL_ISET2_MDMSOFT1_SET                       0x1UL
// bitfield: ISET2_MDMSOFT0
#define DBELL_ISET2_MDMSOFT0                           23UL
#define RF24_DBELL_ISET2_MDMSOFT0_S              23UL
#define DBELL_ISET2_MDMSOFT0_BM                        0x00800000UL
#define RF24_DBELL_ISET2_MDMSOFT0_M              0x00800000UL
// enums for bitfield ISET2_MDMSOFT0 (width: 1)UL
#define DBELL_ISET2_MDMSOFT0_NOEFF                     0x0UL
#define DBELL_ISET2_MDMSOFT0_SET                       0x1UL
// bitfield: ISET2_RFEDONE
#define DBELL_ISET2_RFEDONE                            22UL
#define RF24_DBELL_ISET2_RFEDONE_S               22UL
#define DBELL_ISET2_RFEDONE_BM                         0x00400000UL
#define RF24_DBELL_ISET2_RFEDONE_M               0x00400000UL
// enums for bitfield ISET2_RFEDONE (width: 1)UL
#define DBELL_ISET2_RFEDONE_NOEFF                      0x0UL
#define DBELL_ISET2_RFEDONE_SET                        0x1UL
// bitfield: ISET2_RFESOFT1
#define DBELL_ISET2_RFESOFT1                           21UL
#define RF24_DBELL_ISET2_RFESOFT1_S              21UL
#define DBELL_ISET2_RFESOFT1_BM                        0x00200000UL
#define RF24_DBELL_ISET2_RFESOFT1_M              0x00200000UL
// enums for bitfield ISET2_RFESOFT1 (width: 1)UL
#define DBELL_ISET2_RFESOFT1_NOEFF                     0x0UL
#define DBELL_ISET2_RFESOFT1_SET                       0x1UL
// bitfield: ISET2_RFESOFT0
#define DBELL_ISET2_RFESOFT0                           20UL
#define RF24_DBELL_ISET2_RFESOFT0_S              20UL
#define DBELL_ISET2_RFESOFT0_BM                        0x00100000UL
#define RF24_DBELL_ISET2_RFESOFT0_M              0x00100000UL
// enums for bitfield ISET2_RFESOFT0 (width: 1)UL
#define DBELL_ISET2_RFESOFT0_NOEFF                     0x0UL
#define DBELL_ISET2_RFESOFT0_SET                       0x1UL
// bitfield: ISET2_LOCK
#define DBELL_ISET2_LOCK                               19UL
#define RF24_DBELL_ISET2_LOCK_S                  19UL
#define DBELL_ISET2_LOCK_BM                            0x00080000UL
#define RF24_DBELL_ISET2_LOCK_M                  0x00080000UL
// enums for bitfield ISET2_LOCK (width: 1)UL
#define DBELL_ISET2_LOCK_NOEFF                         0x0UL
#define DBELL_ISET2_LOCK_SET                           0x1UL
// bitfield: ISET2_LOL
#define DBELL_ISET2_LOL                                18UL
#define RF24_DBELL_ISET2_LOL_S                   18UL
#define DBELL_ISET2_LOL_BM                             0x00040000UL
#define RF24_DBELL_ISET2_LOL_M                   0x00040000UL
// enums for bitfield ISET2_LOL (width: 1)UL
#define DBELL_ISET2_LOL_NOEFF                          0x0UL
#define DBELL_ISET2_LOL_SET                            0x1UL
// bitfield: ISET2_TXFIFO
#define DBELL_ISET2_TXFIFO                             17UL
#define RF24_DBELL_ISET2_TXFIFO_S                17UL
#define DBELL_ISET2_TXFIFO_BM                          0x00020000UL
#define RF24_DBELL_ISET2_TXFIFO_M                0x00020000UL
// enums for bitfield ISET2_TXFIFO (width: 1)UL
#define DBELL_ISET2_TXFIFO_NOEFF                       0x0UL
#define DBELL_ISET2_TXFIFO_SET                         0x1UL
// bitfield: ISET2_RXFIFO
#define DBELL_ISET2_RXFIFO                             16UL
#define RF24_DBELL_ISET2_RXFIFO_S                16UL
#define DBELL_ISET2_RXFIFO_BM                          0x00010000UL
#define RF24_DBELL_ISET2_RXFIFO_M                0x00010000UL
// enums for bitfield ISET2_RXFIFO (width: 1)UL
#define DBELL_ISET2_RXFIFO_NOEFF                       0x0UL
#define DBELL_ISET2_RXFIFO_SET                         0x1UL
// bitfield: ISET2_PBE15
#define DBELL_ISET2_PBE15                              15UL
#define RF24_DBELL_ISET2_PBE15_S                 15UL
#define DBELL_ISET2_PBE15_BM                           0x00008000UL
#define RF24_DBELL_ISET2_PBE15_M                 0x00008000UL
// enums for bitfield ISET2_PBE15 (width: 1)UL
#define DBELL_ISET2_PBE15_NOEFF                        0x0UL
#define DBELL_ISET2_PBE15_SET                          0x1UL
// bitfield: ISET2_PBE14
#define DBELL_ISET2_PBE14                              14UL
#define RF24_DBELL_ISET2_PBE14_S                 14UL
#define DBELL_ISET2_PBE14_BM                           0x00004000UL
#define RF24_DBELL_ISET2_PBE14_M                 0x00004000UL
// enums for bitfield ISET2_PBE14 (width: 1)UL
#define DBELL_ISET2_PBE14_NOEFF                        0x0UL
#define DBELL_ISET2_PBE14_SET                          0x1UL
// bitfield: ISET2_PBE13
#define DBELL_ISET2_PBE13                              13UL
#define RF24_DBELL_ISET2_PBE13_S                 13UL
#define DBELL_ISET2_PBE13_BM                           0x00002000UL
#define RF24_DBELL_ISET2_PBE13_M                 0x00002000UL
// enums for bitfield ISET2_PBE13 (width: 1)UL
#define DBELL_ISET2_PBE13_NOEFF                        0x0UL
#define DBELL_ISET2_PBE13_SET                          0x1UL
// bitfield: ISET2_PBE12
#define DBELL_ISET2_PBE12                              12UL
#define RF24_DBELL_ISET2_PBE12_S                 12UL
#define DBELL_ISET2_PBE12_BM                           0x00001000UL
#define RF24_DBELL_ISET2_PBE12_M                 0x00001000UL
// enums for bitfield ISET2_PBE12 (width: 1)UL
#define DBELL_ISET2_PBE12_NOEFF                        0x0UL
#define DBELL_ISET2_PBE12_SET                          0x1UL
// bitfield: ISET2_PBE11
#define DBELL_ISET2_PBE11                              11UL
#define RF24_DBELL_ISET2_PBE11_S                 11UL
#define DBELL_ISET2_PBE11_BM                           0x00000800UL
#define RF24_DBELL_ISET2_PBE11_M                 0x00000800UL
// enums for bitfield ISET2_PBE11 (width: 1)UL
#define DBELL_ISET2_PBE11_NOEFF                        0x0UL
#define DBELL_ISET2_PBE11_SET                          0x1UL
// bitfield: ISET2_PBE10
#define DBELL_ISET2_PBE10                              10UL
#define RF24_DBELL_ISET2_PBE10_S                 10UL
#define DBELL_ISET2_PBE10_BM                           0x00000400UL
#define RF24_DBELL_ISET2_PBE10_M                 0x00000400UL
// enums for bitfield ISET2_PBE10 (width: 1)UL
#define DBELL_ISET2_PBE10_NOEFF                        0x0UL
#define DBELL_ISET2_PBE10_SET                          0x1UL
// bitfield: ISET2_PBE9
#define DBELL_ISET2_PBE9                               9UL
#define RF24_DBELL_ISET2_PBE9_S                  9UL
#define DBELL_ISET2_PBE9_BM                            0x00000200UL
#define RF24_DBELL_ISET2_PBE9_M                  0x00000200UL
// enums for bitfield ISET2_PBE9 (width: 1)UL
#define DBELL_ISET2_PBE9_NOEFF                         0x0UL
#define DBELL_ISET2_PBE9_SET                           0x1UL
// bitfield: ISET2_PBE8
#define DBELL_ISET2_PBE8                               8UL
#define RF24_DBELL_ISET2_PBE8_S                  8UL
#define DBELL_ISET2_PBE8_BM                            0x00000100UL
#define RF24_DBELL_ISET2_PBE8_M                  0x00000100UL
// enums for bitfield ISET2_PBE8 (width: 1)UL
#define DBELL_ISET2_PBE8_NOEFF                         0x0UL
#define DBELL_ISET2_PBE8_SET                           0x1UL
// bitfield: ISET2_PBE7
#define DBELL_ISET2_PBE7                               7UL
#define RF24_DBELL_ISET2_PBE7_S                  7UL
#define DBELL_ISET2_PBE7_BM                            0x00000080UL
#define RF24_DBELL_ISET2_PBE7_M                  0x00000080UL
// enums for bitfield ISET2_PBE7 (width: 1)UL
#define DBELL_ISET2_PBE7_NOEFF                         0x0UL
#define DBELL_ISET2_PBE7_SET                           0x1UL
// bitfield: ISET2_PBE6
#define DBELL_ISET2_PBE6                               6UL
#define RF24_DBELL_ISET2_PBE6_S                  6UL
#define DBELL_ISET2_PBE6_BM                            0x00000040UL
#define RF24_DBELL_ISET2_PBE6_M                  0x00000040UL
// enums for bitfield ISET2_PBE6 (width: 1)UL
#define DBELL_ISET2_PBE6_NOEFF                         0x0UL
#define DBELL_ISET2_PBE6_SET                           0x1UL
// bitfield: ISET2_PBE5
#define DBELL_ISET2_PBE5                               5UL
#define RF24_DBELL_ISET2_PBE5_S                  5UL
#define DBELL_ISET2_PBE5_BM                            0x00000020UL
#define RF24_DBELL_ISET2_PBE5_M                  0x00000020UL
// enums for bitfield ISET2_PBE5 (width: 1)UL
#define DBELL_ISET2_PBE5_NOEFF                         0x0UL
#define DBELL_ISET2_PBE5_SET                           0x1UL
// bitfield: ISET2_PBE4
#define DBELL_ISET2_PBE4                               4UL
#define RF24_DBELL_ISET2_PBE4_S                  4UL
#define DBELL_ISET2_PBE4_BM                            0x00000010UL
#define RF24_DBELL_ISET2_PBE4_M                  0x00000010UL
// enums for bitfield ISET2_PBE4 (width: 1)UL
#define DBELL_ISET2_PBE4_NOEFF                         0x0UL
#define DBELL_ISET2_PBE4_SET                           0x1UL
// bitfield: ISET2_PBE3
#define DBELL_ISET2_PBE3                               3UL
#define RF24_DBELL_ISET2_PBE3_S                  3UL
#define DBELL_ISET2_PBE3_BM                            0x00000008UL
#define RF24_DBELL_ISET2_PBE3_M                  0x00000008UL
// enums for bitfield ISET2_PBE3 (width: 1)UL
#define DBELL_ISET2_PBE3_NOEFF                         0x0UL
#define DBELL_ISET2_PBE3_SET                           0x1UL
// bitfield: ISET2_PBE2
#define DBELL_ISET2_PBE2                               2UL
#define RF24_DBELL_ISET2_PBE2_S                  2UL
#define DBELL_ISET2_PBE2_BM                            0x00000004UL
#define RF24_DBELL_ISET2_PBE2_M                  0x00000004UL
// enums for bitfield ISET2_PBE2 (width: 1)UL
#define DBELL_ISET2_PBE2_NOEFF                         0x0UL
#define DBELL_ISET2_PBE2_SET                           0x1UL
// bitfield: ISET2_PBE1
#define DBELL_ISET2_PBE1                               1UL
#define RF24_DBELL_ISET2_PBE1_S                  1UL
#define DBELL_ISET2_PBE1_BM                            0x00000002UL
#define RF24_DBELL_ISET2_PBE1_M                  0x00000002UL
// enums for bitfield ISET2_PBE1 (width: 1)UL
#define DBELL_ISET2_PBE1_NOEFF                         0x0UL
#define DBELL_ISET2_PBE1_SET                           0x1UL
// bitfield: ISET2_PBE0
#define DBELL_ISET2_PBE0                               0UL
#define RF24_DBELL_ISET2_PBE0_S                  0UL
#define DBELL_ISET2_PBE0_BM                            0x00000001UL
#define RF24_DBELL_ISET2_PBE0_M                  0x00000001UL
// enums for bitfield ISET2_PBE0 (width: 1)UL
#define DBELL_ISET2_PBE0_SET                           0x1UL
#define DBELL_ISET2_PBE0_NOEFF                         0x0UL
// --------------------------------------------------------------
// ICLR2
// 
#define DBELL_ICLR2_ADR (DBELL_BASE + 0x00D4UL)
static volatile unsigned long* const SP_DBELL_ICLR2 = (unsigned long*) DBELL_ICLR2_ADR;
#define S_DBELL_ICLR2 (*SP_DBELL_ICLR2)
#define RF24_DBELL_O_ICLR2                         212
// bitfield: ICLR2_SYSTIM2
#define DBELL_ICLR2_SYSTIM2                            31UL
#define RF24_DBELL_ICLR2_SYSTIM2_S               31UL
#define DBELL_ICLR2_SYSTIM2_BM                         0x80000000UL
#define RF24_DBELL_ICLR2_SYSTIM2_M               0x80000000UL
// enums for bitfield ICLR2_SYSTIM2 (width: 1)UL
#define DBELL_ICLR2_SYSTIM2_NOEFF                      0x0UL
#define DBELL_ICLR2_SYSTIM2_CLR                        0x1UL
// bitfield: ICLR2_SYSTIM1
#define DBELL_ICLR2_SYSTIM1                            30UL
#define RF24_DBELL_ICLR2_SYSTIM1_S               30UL
#define DBELL_ICLR2_SYSTIM1_BM                         0x40000000UL
#define RF24_DBELL_ICLR2_SYSTIM1_M               0x40000000UL
// enums for bitfield ICLR2_SYSTIM1 (width: 1)UL
#define DBELL_ICLR2_SYSTIM1_NOEFF                      0x0UL
#define DBELL_ICLR2_SYSTIM1_CLR                        0x1UL
// bitfield: ICLR2_SYSTIM0
#define DBELL_ICLR2_SYSTIM0                            29UL
#define RF24_DBELL_ICLR2_SYSTIM0_S               29UL
#define DBELL_ICLR2_SYSTIM0_BM                         0x20000000UL
#define RF24_DBELL_ICLR2_SYSTIM0_M               0x20000000UL
// enums for bitfield ICLR2_SYSTIM0 (width: 1)UL
#define DBELL_ICLR2_SYSTIM0_NOEFF                      0x0UL
#define DBELL_ICLR2_SYSTIM0_CLR                        0x1UL
// bitfield: ICLR2_MDMDONE
#define DBELL_ICLR2_MDMDONE                            28UL
#define RF24_DBELL_ICLR2_MDMDONE_S               28UL
#define DBELL_ICLR2_MDMDONE_BM                         0x10000000UL
#define RF24_DBELL_ICLR2_MDMDONE_M               0x10000000UL
// enums for bitfield ICLR2_MDMDONE (width: 1)UL
#define DBELL_ICLR2_MDMDONE_NOEFF                      0x0UL
#define DBELL_ICLR2_MDMDONE_CLR                        0x1UL
// bitfield: ICLR2_MDMIN
#define DBELL_ICLR2_MDMIN                              27UL
#define RF24_DBELL_ICLR2_MDMIN_S                 27UL
#define DBELL_ICLR2_MDMIN_BM                           0x08000000UL
#define RF24_DBELL_ICLR2_MDMIN_M                 0x08000000UL
// enums for bitfield ICLR2_MDMIN (width: 1)UL
#define DBELL_ICLR2_MDMIN_NOEFF                        0x0UL
#define DBELL_ICLR2_MDMIN_CLR                          0x1UL
// bitfield: ICLR2_MDMOUT
#define DBELL_ICLR2_MDMOUT                             26UL
#define RF24_DBELL_ICLR2_MDMOUT_S                26UL
#define DBELL_ICLR2_MDMOUT_BM                          0x04000000UL
#define RF24_DBELL_ICLR2_MDMOUT_M                0x04000000UL
// enums for bitfield ICLR2_MDMOUT (width: 1)UL
#define DBELL_ICLR2_MDMOUT_NOEFF                       0x0UL
#define DBELL_ICLR2_MDMOUT_CLR                         0x1UL
// bitfield: ICLR2_MDMSOFT2
#define DBELL_ICLR2_MDMSOFT2                           25UL
#define RF24_DBELL_ICLR2_MDMSOFT2_S              25UL
#define DBELL_ICLR2_MDMSOFT2_BM                        0x02000000UL
#define RF24_DBELL_ICLR2_MDMSOFT2_M              0x02000000UL
// enums for bitfield ICLR2_MDMSOFT2 (width: 1)UL
#define DBELL_ICLR2_MDMSOFT2_NOEFF                     0x0UL
#define DBELL_ICLR2_MDMSOFT2_CLR                       0x1UL
// bitfield: ICLR2_MDMSOFT1
#define DBELL_ICLR2_MDMSOFT1                           24UL
#define RF24_DBELL_ICLR2_MDMSOFT1_S              24UL
#define DBELL_ICLR2_MDMSOFT1_BM                        0x01000000UL
#define RF24_DBELL_ICLR2_MDMSOFT1_M              0x01000000UL
// enums for bitfield ICLR2_MDMSOFT1 (width: 1)UL
#define DBELL_ICLR2_MDMSOFT1_NOEFF                     0x0UL
#define DBELL_ICLR2_MDMSOFT1_CLR                       0x1UL
// bitfield: ICLR2_MDMSOFT0
#define DBELL_ICLR2_MDMSOFT0                           23UL
#define RF24_DBELL_ICLR2_MDMSOFT0_S              23UL
#define DBELL_ICLR2_MDMSOFT0_BM                        0x00800000UL
#define RF24_DBELL_ICLR2_MDMSOFT0_M              0x00800000UL
// enums for bitfield ICLR2_MDMSOFT0 (width: 1)UL
#define DBELL_ICLR2_MDMSOFT0_NOEFF                     0x0UL
#define DBELL_ICLR2_MDMSOFT0_CLR                       0x1UL
// bitfield: ICLR2_RFEDONE
#define DBELL_ICLR2_RFEDONE                            22UL
#define RF24_DBELL_ICLR2_RFEDONE_S               22UL
#define DBELL_ICLR2_RFEDONE_BM                         0x00400000UL
#define RF24_DBELL_ICLR2_RFEDONE_M               0x00400000UL
// enums for bitfield ICLR2_RFEDONE (width: 1)UL
#define DBELL_ICLR2_RFEDONE_NOEFF                      0x0UL
#define DBELL_ICLR2_RFEDONE_CLR                        0x1UL
// bitfield: ICLR2_RFESOFT1
#define DBELL_ICLR2_RFESOFT1                           21UL
#define RF24_DBELL_ICLR2_RFESOFT1_S              21UL
#define DBELL_ICLR2_RFESOFT1_BM                        0x00200000UL
#define RF24_DBELL_ICLR2_RFESOFT1_M              0x00200000UL
// enums for bitfield ICLR2_RFESOFT1 (width: 1)UL
#define DBELL_ICLR2_RFESOFT1_NOEFF                     0x0UL
#define DBELL_ICLR2_RFESOFT1_CLR                       0x1UL
// bitfield: ICLR2_RFESOFT0
#define DBELL_ICLR2_RFESOFT0                           20UL
#define RF24_DBELL_ICLR2_RFESOFT0_S              20UL
#define DBELL_ICLR2_RFESOFT0_BM                        0x00100000UL
#define RF24_DBELL_ICLR2_RFESOFT0_M              0x00100000UL
// enums for bitfield ICLR2_RFESOFT0 (width: 1)UL
#define DBELL_ICLR2_RFESOFT0_NOEFF                     0x0UL
#define DBELL_ICLR2_RFESOFT0_CLR                       0x1UL
// bitfield: ICLR2_LOCK
#define DBELL_ICLR2_LOCK                               19UL
#define RF24_DBELL_ICLR2_LOCK_S                  19UL
#define DBELL_ICLR2_LOCK_BM                            0x00080000UL
#define RF24_DBELL_ICLR2_LOCK_M                  0x00080000UL
// enums for bitfield ICLR2_LOCK (width: 1)UL
#define DBELL_ICLR2_LOCK_NOEFF                         0x0UL
#define DBELL_ICLR2_LOCK_CLR                           0x1UL
// bitfield: ICLR2_LOL
#define DBELL_ICLR2_LOL                                18UL
#define RF24_DBELL_ICLR2_LOL_S                   18UL
#define DBELL_ICLR2_LOL_BM                             0x00040000UL
#define RF24_DBELL_ICLR2_LOL_M                   0x00040000UL
// enums for bitfield ICLR2_LOL (width: 1)UL
#define DBELL_ICLR2_LOL_NOEFF                          0x0UL
#define DBELL_ICLR2_LOL_CLR                            0x1UL
// bitfield: ICLR2_TXFIFO
#define DBELL_ICLR2_TXFIFO                             17UL
#define RF24_DBELL_ICLR2_TXFIFO_S                17UL
#define DBELL_ICLR2_TXFIFO_BM                          0x00020000UL
#define RF24_DBELL_ICLR2_TXFIFO_M                0x00020000UL
// enums for bitfield ICLR2_TXFIFO (width: 1)UL
#define DBELL_ICLR2_TXFIFO_NOEFF                       0x0UL
#define DBELL_ICLR2_TXFIFO_CLR                         0x1UL
// bitfield: ICLR2_RXFIFO
#define DBELL_ICLR2_RXFIFO                             16UL
#define RF24_DBELL_ICLR2_RXFIFO_S                16UL
#define DBELL_ICLR2_RXFIFO_BM                          0x00010000UL
#define RF24_DBELL_ICLR2_RXFIFO_M                0x00010000UL
// enums for bitfield ICLR2_RXFIFO (width: 1)UL
#define DBELL_ICLR2_RXFIFO_NOEFF                       0x0UL
#define DBELL_ICLR2_RXFIFO_CLR                         0x1UL
// bitfield: ICLR2_PBE15
#define DBELL_ICLR2_PBE15                              15UL
#define RF24_DBELL_ICLR2_PBE15_S                 15UL
#define DBELL_ICLR2_PBE15_BM                           0x00008000UL
#define RF24_DBELL_ICLR2_PBE15_M                 0x00008000UL
// enums for bitfield ICLR2_PBE15 (width: 1)UL
#define DBELL_ICLR2_PBE15_NOEFF                        0x0UL
#define DBELL_ICLR2_PBE15_CLR                          0x1UL
// bitfield: ICLR2_PBE14
#define DBELL_ICLR2_PBE14                              14UL
#define RF24_DBELL_ICLR2_PBE14_S                 14UL
#define DBELL_ICLR2_PBE14_BM                           0x00004000UL
#define RF24_DBELL_ICLR2_PBE14_M                 0x00004000UL
// enums for bitfield ICLR2_PBE14 (width: 1)UL
#define DBELL_ICLR2_PBE14_NOEFF                        0x0UL
#define DBELL_ICLR2_PBE14_CLR                          0x1UL
// bitfield: ICLR2_PBE13
#define DBELL_ICLR2_PBE13                              13UL
#define RF24_DBELL_ICLR2_PBE13_S                 13UL
#define DBELL_ICLR2_PBE13_BM                           0x00002000UL
#define RF24_DBELL_ICLR2_PBE13_M                 0x00002000UL
// enums for bitfield ICLR2_PBE13 (width: 1)UL
#define DBELL_ICLR2_PBE13_NOEFF                        0x0UL
#define DBELL_ICLR2_PBE13_CLR                          0x1UL
// bitfield: ICLR2_PBE12
#define DBELL_ICLR2_PBE12                              12UL
#define RF24_DBELL_ICLR2_PBE12_S                 12UL
#define DBELL_ICLR2_PBE12_BM                           0x00001000UL
#define RF24_DBELL_ICLR2_PBE12_M                 0x00001000UL
// enums for bitfield ICLR2_PBE12 (width: 1)UL
#define DBELL_ICLR2_PBE12_NOEFF                        0x0UL
#define DBELL_ICLR2_PBE12_CLR                          0x1UL
// bitfield: ICLR2_PBE11
#define DBELL_ICLR2_PBE11                              11UL
#define RF24_DBELL_ICLR2_PBE11_S                 11UL
#define DBELL_ICLR2_PBE11_BM                           0x00000800UL
#define RF24_DBELL_ICLR2_PBE11_M                 0x00000800UL
// enums for bitfield ICLR2_PBE11 (width: 1)UL
#define DBELL_ICLR2_PBE11_NOEFF                        0x0UL
#define DBELL_ICLR2_PBE11_CLR                          0x1UL
// bitfield: ICLR2_PBE10
#define DBELL_ICLR2_PBE10                              10UL
#define RF24_DBELL_ICLR2_PBE10_S                 10UL
#define DBELL_ICLR2_PBE10_BM                           0x00000400UL
#define RF24_DBELL_ICLR2_PBE10_M                 0x00000400UL
// enums for bitfield ICLR2_PBE10 (width: 1)UL
#define DBELL_ICLR2_PBE10_NOEFF                        0x0UL
#define DBELL_ICLR2_PBE10_CLR                          0x1UL
// bitfield: ICLR2_PBE9
#define DBELL_ICLR2_PBE9                               9UL
#define RF24_DBELL_ICLR2_PBE9_S                  9UL
#define DBELL_ICLR2_PBE9_BM                            0x00000200UL
#define RF24_DBELL_ICLR2_PBE9_M                  0x00000200UL
// enums for bitfield ICLR2_PBE9 (width: 1)UL
#define DBELL_ICLR2_PBE9_NOEFF                         0x0UL
#define DBELL_ICLR2_PBE9_CLR                           0x1UL
// bitfield: ICLR2_PBE8
#define DBELL_ICLR2_PBE8                               8UL
#define RF24_DBELL_ICLR2_PBE8_S                  8UL
#define DBELL_ICLR2_PBE8_BM                            0x00000100UL
#define RF24_DBELL_ICLR2_PBE8_M                  0x00000100UL
// enums for bitfield ICLR2_PBE8 (width: 1)UL
#define DBELL_ICLR2_PBE8_NOEFF                         0x0UL
#define DBELL_ICLR2_PBE8_CLR                           0x1UL
// bitfield: ICLR2_PBE7
#define DBELL_ICLR2_PBE7                               7UL
#define RF24_DBELL_ICLR2_PBE7_S                  7UL
#define DBELL_ICLR2_PBE7_BM                            0x00000080UL
#define RF24_DBELL_ICLR2_PBE7_M                  0x00000080UL
// enums for bitfield ICLR2_PBE7 (width: 1)UL
#define DBELL_ICLR2_PBE7_NOEFF                         0x0UL
#define DBELL_ICLR2_PBE7_CLR                           0x1UL
// bitfield: ICLR2_PBE6
#define DBELL_ICLR2_PBE6                               6UL
#define RF24_DBELL_ICLR2_PBE6_S                  6UL
#define DBELL_ICLR2_PBE6_BM                            0x00000040UL
#define RF24_DBELL_ICLR2_PBE6_M                  0x00000040UL
// enums for bitfield ICLR2_PBE6 (width: 1)UL
#define DBELL_ICLR2_PBE6_NOEFF                         0x0UL
#define DBELL_ICLR2_PBE6_CLR                           0x1UL
// bitfield: ICLR2_PBE5
#define DBELL_ICLR2_PBE5                               5UL
#define RF24_DBELL_ICLR2_PBE5_S                  5UL
#define DBELL_ICLR2_PBE5_BM                            0x00000020UL
#define RF24_DBELL_ICLR2_PBE5_M                  0x00000020UL
// enums for bitfield ICLR2_PBE5 (width: 1)UL
#define DBELL_ICLR2_PBE5_NOEFF                         0x0UL
#define DBELL_ICLR2_PBE5_CLR                           0x1UL
// bitfield: ICLR2_PBE4
#define DBELL_ICLR2_PBE4                               4UL
#define RF24_DBELL_ICLR2_PBE4_S                  4UL
#define DBELL_ICLR2_PBE4_BM                            0x00000010UL
#define RF24_DBELL_ICLR2_PBE4_M                  0x00000010UL
// enums for bitfield ICLR2_PBE4 (width: 1)UL
#define DBELL_ICLR2_PBE4_NOEFF                         0x0UL
#define DBELL_ICLR2_PBE4_CLR                           0x1UL
// bitfield: ICLR2_PBE3
#define DBELL_ICLR2_PBE3                               3UL
#define RF24_DBELL_ICLR2_PBE3_S                  3UL
#define DBELL_ICLR2_PBE3_BM                            0x00000008UL
#define RF24_DBELL_ICLR2_PBE3_M                  0x00000008UL
// enums for bitfield ICLR2_PBE3 (width: 1)UL
#define DBELL_ICLR2_PBE3_NOEFF                         0x0UL
#define DBELL_ICLR2_PBE3_CLR                           0x1UL
// bitfield: ICLR2_PBE2
#define DBELL_ICLR2_PBE2                               2UL
#define RF24_DBELL_ICLR2_PBE2_S                  2UL
#define DBELL_ICLR2_PBE2_BM                            0x00000004UL
#define RF24_DBELL_ICLR2_PBE2_M                  0x00000004UL
// enums for bitfield ICLR2_PBE2 (width: 1)UL
#define DBELL_ICLR2_PBE2_NOEFF                         0x0UL
#define DBELL_ICLR2_PBE2_CLR                           0x1UL
// bitfield: ICLR2_PBE1
#define DBELL_ICLR2_PBE1                               1UL
#define RF24_DBELL_ICLR2_PBE1_S                  1UL
#define DBELL_ICLR2_PBE1_BM                            0x00000002UL
#define RF24_DBELL_ICLR2_PBE1_M                  0x00000002UL
// enums for bitfield ICLR2_PBE1 (width: 1)UL
#define DBELL_ICLR2_PBE1_NOEFF                         0x0UL
#define DBELL_ICLR2_PBE1_CLR                           0x1UL
// bitfield: ICLR2_PBE0
#define DBELL_ICLR2_PBE0                               0UL
#define RF24_DBELL_ICLR2_PBE0_S                  0UL
#define DBELL_ICLR2_PBE0_BM                            0x00000001UL
#define RF24_DBELL_ICLR2_PBE0_M                  0x00000001UL
// enums for bitfield ICLR2_PBE0 (width: 1)UL
#define DBELL_ICLR2_PBE0_CLR                           0x1UL
#define DBELL_ICLR2_PBE0_NOEFF                         0x0UL

#endif
