<def f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='464' ll='477'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='471' c='_ZNK4llvm15TargetInstrInfo13RegSubRegPaireqERKS1_'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='474' c='_ZNK4llvm15TargetInstrInfo13RegSubRegPairneERKS1_'/>
<ovr f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='482' c='llvm::TargetInstrInfo::RegSubRegPairAndIdx'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='482'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='487' c='_ZN4llvm15TargetInstrInfo19RegSubRegPairAndIdxC1ENS_8RegisterEjj'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='548' c='_ZNK4llvm15TargetInstrInfo21getInsertSubregInputsERKNS_12MachineInstrEjRNS0_13RegSubRegPairERNS0_19RegSubRegPairAndIdxE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1229' c='_ZNK4llvm15TargetInstrInfo25getInsertSubregLikeInputsERKNS_12MachineInstrEjRNS0_13RegSubRegPairERNS0_19RegSubRegPairAndIdxE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1948'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1951' c='_ZN4llvm12DenseMapInfoINS_15TargetInstrInfo13RegSubRegPairEE11getEmptyKeyEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1952' c='_ZN4llvm12DenseMapInfoINS_15TargetInstrInfo13RegSubRegPairEE11getEmptyKeyEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1956' c='_ZN4llvm12DenseMapInfoINS_15TargetInstrInfo13RegSubRegPairEE15getTombstoneKeyEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1957' c='_ZN4llvm12DenseMapInfoINS_15TargetInstrInfo13RegSubRegPairEE15getTombstoneKeyEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1963' c='_ZN4llvm12DenseMapInfoINS_15TargetInstrInfo13RegSubRegPairEE12getHashValueERKS2_'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1968' c='_ZN4llvm12DenseMapInfoINS_15TargetInstrInfo13RegSubRegPairEE7isEqualERKS2_S5_'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1969' c='_ZN4llvm12DenseMapInfoINS_15TargetInstrInfo13RegSubRegPairEE7isEqualERKS2_S5_'/>
<size>8</size>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='462'>/// A pair composed of a register and a sub-register index.
  /// Used to give some type checking when modeling Reg:SubReg.</doc>
<mbr r='llvm::TargetInstrInfo::RegSubRegPair::Reg' o='0' t='llvm::Register'/>
<mbr r='llvm::TargetInstrInfo::RegSubRegPair::SubReg' o='32' t='unsigned int'/>
<fun r='_ZN4llvm15TargetInstrInfo13RegSubRegPairC1ENS_8RegisterEj'/>
<fun r='_ZNK4llvm15TargetInstrInfo13RegSubRegPaireqERKS1_'/>
<fun r='_ZNK4llvm15TargetInstrInfo13RegSubRegPairneERKS1_'/>
<use f='llvm/llvm/include/llvm/CodeGen/TailDuplicator.h' l='99'/>
<size>8</size>
<use f='llvm/llvm/lib/CodeGen/PeepholeOptimizer.cpp' l='101'/>
<size>8</size>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='1340' c='_ZNK4llvm15TargetInstrInfo21getInsertSubregInputsERKNS_12MachineInstrEjRNS0_13RegSubRegPairERNS0_19RegSubRegPairAndIdxE'/>
<size>8</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='1091' c='_ZN4llvm12isOfRegClassERKNS_15TargetInstrInfo13RegSubRegPairERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='1103' c='_ZN4llvm16getRegSubRegPairERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='1105' c='_ZN4llvm16getRegSubRegPairERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='1109' c='_ZN4llvm20getRegSequenceSubRegERNS_12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='1115' c='_ZN4llvm16getVRegSubRegDefERKNS_15TargetInstrInfo13RegSubRegPairERNS_19MachineRegisterInfoE'/>
<size>8</size>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNDPPCombine.cpp' l='58'/>
<size>8</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='757' c='_ZNK12_GLOBAL__N_114SIFoldOperands11foldOperandERN4llvm14MachineOperandEPNS1_12MachineInstrEiRNS1_15SmallVectorImplINS_13FoldCandidateEEERNS6_IS5_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='758' c='_ZNK12_GLOBAL__N_114SIFoldOperands11foldOperandERN4llvm14MachineOperandEPNS1_12MachineInstrEiRNS1_15SmallVectorImplINS_13FoldCandidateEEERNS6_IS5_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='761' c='_ZNK12_GLOBAL__N_114SIFoldOperands11foldOperandERN4llvm14MachineOperandEPNS1_12MachineInstrEiRNS1_15SmallVectorImplINS_13FoldCandidateEEERNS6_IS5_EE'/>
<size>8</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4438' c='_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4440' c='_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4447' c='_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='7156' c='_ZL13getRegOrUndefRKN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='7158' c='_ZL13getRegOrUndefRKN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='7162' c='_ZN4llvm20getRegSequenceSubRegERNS_12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='7170' c='_ZN4llvm20getRegSequenceSubRegERNS_12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='7176' c='_ZL15followSubRegDefRN4llvm12MachineInstrERNS_15TargetInstrInfo13RegSubRegPairE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='7200' c='_ZN4llvm16getVRegSubRegDefERKNS_15TargetInstrInfo13RegSubRegPairERNS_19MachineRegisterInfoE'/>
<size>8</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='420' c='_ZL17getSubRegForIndexN4llvm8RegisterEjjRKNS_14SIRegisterInfoERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='430' c='_ZL17getSubRegForIndexN4llvm8RegisterEjjRKNS_14SIRegisterInfoERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='556' c='_ZL9matchSwapRN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='556' c='_ZL9matchSwapRN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE'/>
<size>8</size>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.h' l='91' c='_ZNK4llvm16ARMBaseInstrInfo25getInsertSubregLikeInputsERKNS_12MachineInstrEjRNS_15TargetInstrInfo13RegSubRegPairERNS4_19RegSubRegPairAndIdxE'/>
<size>8</size>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='5387' c='_ZNK4llvm16ARMBaseInstrInfo25getInsertSubregLikeInputsERKNS_12MachineInstrEjRNS_15TargetInstrInfo13RegSubRegPairERNS4_19RegSubRegPairAndIdxE'/>
<size>8</size>
