

================================================================
== Vitis HLS Report for 'node17'
================================================================
* Date:           Wed Sep 25 12:53:43 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_Autoencoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.697 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  25690123|  25690123|  85.548 ms|  85.548 ms|  25690123|  25690123|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |                        |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip  |          |
        |        Loop Name       |    min   |    max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |- loop39_loop40_loop41  |  25690121|  25690121|        14|          4|          1|  6422528|       yes|
        +------------------------+----------+----------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      421|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     4|      386|      422|    -|
|Memory               |      408|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      225|    -|
|Register             |        -|     -|      610|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      408|     4|      996|     1196|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       30|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       10|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U5   |fadd_32ns_32ns_32_5_no_dsp_1   |        0|   0|  243|  338|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U6  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |mul_6ns_11ns_15_1_1_U7            |mul_6ns_11ns_15_1_1            |        0|   1|    0|    6|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                             |                               |        0|   4|  386|  422|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+---------------------------+---------+---+----+-----+--------+-----+------+-------------+
    | Memory |           Module          | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +--------+---------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |v189_U  |node17_v189_RAM_AUTO_1R1W  |       16|  0|   0|    0|    8192|   32|     1|       262144|
    |v190_U  |node17_v190_RAM_AUTO_1R1W  |      392|  0|   0|    0|  200704|   32|     1|      6422528|
    +--------+---------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total   |                           |      408|  0|   0|    0|  208896|   64|     2|      6684672|
    +--------+---------------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln445_1_fu_221_p2              |         +|   0|  0|  30|          23|           1|
    |add_ln445_fu_236_p2                |         +|   0|  0|  13|           6|           1|
    |add_ln446_1_fu_332_p2              |         +|   0|  0|  26|          19|           1|
    |add_ln446_fu_292_p2                |         +|   0|  0|  16|           9|           1|
    |add_ln447_fu_417_p2                |         +|   0|  0|  17|          10|           1|
    |add_ln450_fu_455_p2                |         +|   0|  0|  22|          15|          15|
    |add_ln453_fu_401_p2                |         +|   0|  0|  25|          18|          18|
    |empty_10_fu_383_p2                 |         +|   0|  0|  20|          13|          13|
    |and_ln445_fu_274_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage1_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_condition_269                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_561                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_572                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_576                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op80_read_state2      |       and|   0|  0|   2|           1|           1|
    |cmp11_fu_326_p2                    |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln445_fu_215_p2               |      icmp|   0|  0|  30|          23|          22|
    |icmp_ln446_fu_242_p2               |      icmp|   0|  0|  26|          19|          18|
    |icmp_ln447_1_fu_422_p2             |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln447_fu_268_p2               |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln456_fu_465_p2               |      icmp|   0|  0|  17|          10|           1|
    |icmp_ln463_fu_470_p2               |      icmp|   0|  0|  17|          10|           9|
    |ap_block_pp0_stage1_01001          |        or|   0|  0|   2|           1|           1|
    |or_ln445_fu_256_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln446_1_fu_304_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln446_fu_298_p2                 |        or|   0|  0|   2|           1|           1|
    |grp_fu_176_p0                      |    select|   0|  0|  32|           1|           1|
    |select_ln445_1_fu_280_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln445_fu_248_p3             |    select|   0|  0|   9|           1|           1|
    |select_ln446_1_fu_318_p3           |    select|   0|  0|   9|           1|           9|
    |select_ln446_2_fu_338_p3           |    select|   0|  0|  19|           1|           1|
    |select_ln446_fu_310_p3             |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln445_fu_262_p2                |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 421|         222|         156|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  26|          5|    1|          5|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten14_load  |   9|          2|   23|         46|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   19|         38|
    |ap_sig_allocacmp_p_load                 |  14|          3|   32|         96|
    |ap_sig_allocacmp_v191_load              |   9|          2|    6|         12|
    |ap_sig_allocacmp_v192_load              |   9|          2|    9|         18|
    |ap_sig_allocacmp_v193_load              |   9|          2|   10|         20|
    |empty_fu_100                            |   9|          2|   32|         64|
    |indvar_flatten14_fu_96                  |   9|          2|   23|         46|
    |indvar_flatten_fu_88                    |   9|          2|   19|         38|
    |v190_address0                           |  14|          3|   18|         54|
    |v191_fu_92                              |   9|          2|    6|         12|
    |v192_fu_84                              |   9|          2|    9|         18|
    |v193_fu_80                              |   9|          2|   10|         20|
    |v236_blk_n                              |   9|          2|    1|          2|
    |v237_blk_n                              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 225|         49|  225|        503|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |cmp11_reg_564                     |   1|   0|    1|          0|
    |empty_fu_100                      |  32|   0|   32|          0|
    |icmp_ln445_reg_530                |   1|   0|    1|          0|
    |icmp_ln447_1_reg_584              |   1|   0|    1|          0|
    |icmp_ln456_reg_608                |   1|   0|    1|          0|
    |icmp_ln456_reg_608_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln463_reg_613                |   1|   0|    1|          0|
    |indvar_flatten14_fu_96            |  23|   0|   23|          0|
    |indvar_flatten_fu_88              |  19|   0|   19|          0|
    |mul_ln450_reg_568                 |  15|   0|   15|          0|
    |or_ln446_reg_544                  |   1|   0|    1|          0|
    |or_ln446_reg_544_pp0_iter1_reg    |   1|   0|    1|          0|
    |select_ln445_1_reg_534            |   6|   0|    6|          0|
    |select_ln446_1_reg_557            |   9|   0|    9|          0|
    |select_ln446_reg_548              |  10|   0|   10|          0|
    |trunc_ln446_reg_539               |   5|   0|    5|          0|
    |v189_addr_reg_573                 |  13|   0|   13|          0|
    |v189_load_reg_588                 |  32|   0|   32|          0|
    |v190_addr_reg_579                 |  18|   0|   18|          0|
    |v191_fu_92                        |   6|   0|    6|          0|
    |v192_fu_84                        |   9|   0|    9|          0|
    |v193_fu_80                        |  10|   0|   10|          0|
    |v194_reg_617                      |  32|   0|   32|          0|
    |v196_reg_622                      |  32|   0|   32|          0|
    |v198_reg_593                      |  32|   0|   32|          0|
    |v199_reg_627                      |  32|   0|   32|          0|
    |icmp_ln445_reg_530                |  64|  32|    1|          0|
    |icmp_ln447_1_reg_584              |  64|  32|    1|          0|
    |icmp_ln463_reg_613                |  64|  32|    1|          0|
    |v189_addr_reg_573                 |  64|  32|   13|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 610| 128|  370|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|        node17|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|        node17|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|        node17|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|        node17|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|        node17|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|        node17|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|        node17|  return value|
|v206_address0        |  out|   15|   ap_memory|          v206|         array|
|v206_ce0             |  out|    1|   ap_memory|          v206|         array|
|v206_q0              |   in|   32|   ap_memory|          v206|         array|
|v237_dout            |   in|   32|     ap_fifo|          v237|       pointer|
|v237_num_data_valid  |   in|   19|     ap_fifo|          v237|       pointer|
|v237_fifo_cap        |   in|   19|     ap_fifo|          v237|       pointer|
|v237_empty_n         |   in|    1|     ap_fifo|          v237|       pointer|
|v237_read            |  out|    1|     ap_fifo|          v237|       pointer|
|v236_din             |  out|   32|     ap_fifo|          v236|       pointer|
|v236_num_data_valid  |   in|   14|     ap_fifo|          v236|       pointer|
|v236_fifo_cap        |   in|   14|     ap_fifo|          v236|       pointer|
|v236_full_n          |   in|    1|     ap_fifo|          v236|       pointer|
|v236_write           |  out|    1|     ap_fifo|          v236|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

