
TP_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006658  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000174  08006828  08006828  00007828  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800699c  0800699c  0000806c  2**0
                  CONTENTS
  4 .ARM          00000008  0800699c  0800699c  0000799c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080069a4  080069a4  0000806c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080069a4  080069a4  000079a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080069a8  080069a8  000079a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080069ac  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000041a0  2000006c  08006a18  0000806c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000420c  08006a18  0000820c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000806c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010f26  00000000  00000000  0000809c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002daf  00000000  00000000  00018fc2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000de8  00000000  00000000  0001bd78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a8e  00000000  00000000  0001cb60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000285c3  00000000  00000000  0001d5ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000122a0  00000000  00000000  00045bb1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f25a0  00000000  00000000  00057e51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014a3f1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d34  00000000  00000000  0014a434  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000092  00000000  00000000  0014e168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006810 	.word	0x08006810

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	08006810 	.word	0x08006810

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b96a 	b.w	80004fc <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	460c      	mov	r4, r1
 8000248:	2b00      	cmp	r3, #0
 800024a:	d14e      	bne.n	80002ea <__udivmoddi4+0xaa>
 800024c:	4694      	mov	ip, r2
 800024e:	458c      	cmp	ip, r1
 8000250:	4686      	mov	lr, r0
 8000252:	fab2 f282 	clz	r2, r2
 8000256:	d962      	bls.n	800031e <__udivmoddi4+0xde>
 8000258:	b14a      	cbz	r2, 800026e <__udivmoddi4+0x2e>
 800025a:	f1c2 0320 	rsb	r3, r2, #32
 800025e:	4091      	lsls	r1, r2
 8000260:	fa20 f303 	lsr.w	r3, r0, r3
 8000264:	fa0c fc02 	lsl.w	ip, ip, r2
 8000268:	4319      	orrs	r1, r3
 800026a:	fa00 fe02 	lsl.w	lr, r0, r2
 800026e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000272:	fa1f f68c 	uxth.w	r6, ip
 8000276:	fbb1 f4f7 	udiv	r4, r1, r7
 800027a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800027e:	fb07 1114 	mls	r1, r7, r4, r1
 8000282:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000286:	fb04 f106 	mul.w	r1, r4, r6
 800028a:	4299      	cmp	r1, r3
 800028c:	d90a      	bls.n	80002a4 <__udivmoddi4+0x64>
 800028e:	eb1c 0303 	adds.w	r3, ip, r3
 8000292:	f104 30ff 	add.w	r0, r4, #4294967295
 8000296:	f080 8112 	bcs.w	80004be <__udivmoddi4+0x27e>
 800029a:	4299      	cmp	r1, r3
 800029c:	f240 810f 	bls.w	80004be <__udivmoddi4+0x27e>
 80002a0:	3c02      	subs	r4, #2
 80002a2:	4463      	add	r3, ip
 80002a4:	1a59      	subs	r1, r3, r1
 80002a6:	fa1f f38e 	uxth.w	r3, lr
 80002aa:	fbb1 f0f7 	udiv	r0, r1, r7
 80002ae:	fb07 1110 	mls	r1, r7, r0, r1
 80002b2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002b6:	fb00 f606 	mul.w	r6, r0, r6
 80002ba:	429e      	cmp	r6, r3
 80002bc:	d90a      	bls.n	80002d4 <__udivmoddi4+0x94>
 80002be:	eb1c 0303 	adds.w	r3, ip, r3
 80002c2:	f100 31ff 	add.w	r1, r0, #4294967295
 80002c6:	f080 80fc 	bcs.w	80004c2 <__udivmoddi4+0x282>
 80002ca:	429e      	cmp	r6, r3
 80002cc:	f240 80f9 	bls.w	80004c2 <__udivmoddi4+0x282>
 80002d0:	4463      	add	r3, ip
 80002d2:	3802      	subs	r0, #2
 80002d4:	1b9b      	subs	r3, r3, r6
 80002d6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002da:	2100      	movs	r1, #0
 80002dc:	b11d      	cbz	r5, 80002e6 <__udivmoddi4+0xa6>
 80002de:	40d3      	lsrs	r3, r2
 80002e0:	2200      	movs	r2, #0
 80002e2:	e9c5 3200 	strd	r3, r2, [r5]
 80002e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d905      	bls.n	80002fa <__udivmoddi4+0xba>
 80002ee:	b10d      	cbz	r5, 80002f4 <__udivmoddi4+0xb4>
 80002f0:	e9c5 0100 	strd	r0, r1, [r5]
 80002f4:	2100      	movs	r1, #0
 80002f6:	4608      	mov	r0, r1
 80002f8:	e7f5      	b.n	80002e6 <__udivmoddi4+0xa6>
 80002fa:	fab3 f183 	clz	r1, r3
 80002fe:	2900      	cmp	r1, #0
 8000300:	d146      	bne.n	8000390 <__udivmoddi4+0x150>
 8000302:	42a3      	cmp	r3, r4
 8000304:	d302      	bcc.n	800030c <__udivmoddi4+0xcc>
 8000306:	4290      	cmp	r0, r2
 8000308:	f0c0 80f0 	bcc.w	80004ec <__udivmoddi4+0x2ac>
 800030c:	1a86      	subs	r6, r0, r2
 800030e:	eb64 0303 	sbc.w	r3, r4, r3
 8000312:	2001      	movs	r0, #1
 8000314:	2d00      	cmp	r5, #0
 8000316:	d0e6      	beq.n	80002e6 <__udivmoddi4+0xa6>
 8000318:	e9c5 6300 	strd	r6, r3, [r5]
 800031c:	e7e3      	b.n	80002e6 <__udivmoddi4+0xa6>
 800031e:	2a00      	cmp	r2, #0
 8000320:	f040 8090 	bne.w	8000444 <__udivmoddi4+0x204>
 8000324:	eba1 040c 	sub.w	r4, r1, ip
 8000328:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800032c:	fa1f f78c 	uxth.w	r7, ip
 8000330:	2101      	movs	r1, #1
 8000332:	fbb4 f6f8 	udiv	r6, r4, r8
 8000336:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800033a:	fb08 4416 	mls	r4, r8, r6, r4
 800033e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000342:	fb07 f006 	mul.w	r0, r7, r6
 8000346:	4298      	cmp	r0, r3
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0x11c>
 800034a:	eb1c 0303 	adds.w	r3, ip, r3
 800034e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000352:	d202      	bcs.n	800035a <__udivmoddi4+0x11a>
 8000354:	4298      	cmp	r0, r3
 8000356:	f200 80cd 	bhi.w	80004f4 <__udivmoddi4+0x2b4>
 800035a:	4626      	mov	r6, r4
 800035c:	1a1c      	subs	r4, r3, r0
 800035e:	fa1f f38e 	uxth.w	r3, lr
 8000362:	fbb4 f0f8 	udiv	r0, r4, r8
 8000366:	fb08 4410 	mls	r4, r8, r0, r4
 800036a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800036e:	fb00 f707 	mul.w	r7, r0, r7
 8000372:	429f      	cmp	r7, r3
 8000374:	d908      	bls.n	8000388 <__udivmoddi4+0x148>
 8000376:	eb1c 0303 	adds.w	r3, ip, r3
 800037a:	f100 34ff 	add.w	r4, r0, #4294967295
 800037e:	d202      	bcs.n	8000386 <__udivmoddi4+0x146>
 8000380:	429f      	cmp	r7, r3
 8000382:	f200 80b0 	bhi.w	80004e6 <__udivmoddi4+0x2a6>
 8000386:	4620      	mov	r0, r4
 8000388:	1bdb      	subs	r3, r3, r7
 800038a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800038e:	e7a5      	b.n	80002dc <__udivmoddi4+0x9c>
 8000390:	f1c1 0620 	rsb	r6, r1, #32
 8000394:	408b      	lsls	r3, r1
 8000396:	fa22 f706 	lsr.w	r7, r2, r6
 800039a:	431f      	orrs	r7, r3
 800039c:	fa20 fc06 	lsr.w	ip, r0, r6
 80003a0:	fa04 f301 	lsl.w	r3, r4, r1
 80003a4:	ea43 030c 	orr.w	r3, r3, ip
 80003a8:	40f4      	lsrs	r4, r6
 80003aa:	fa00 f801 	lsl.w	r8, r0, r1
 80003ae:	0c38      	lsrs	r0, r7, #16
 80003b0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003b4:	fbb4 fef0 	udiv	lr, r4, r0
 80003b8:	fa1f fc87 	uxth.w	ip, r7
 80003bc:	fb00 441e 	mls	r4, r0, lr, r4
 80003c0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003c4:	fb0e f90c 	mul.w	r9, lr, ip
 80003c8:	45a1      	cmp	r9, r4
 80003ca:	fa02 f201 	lsl.w	r2, r2, r1
 80003ce:	d90a      	bls.n	80003e6 <__udivmoddi4+0x1a6>
 80003d0:	193c      	adds	r4, r7, r4
 80003d2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003d6:	f080 8084 	bcs.w	80004e2 <__udivmoddi4+0x2a2>
 80003da:	45a1      	cmp	r9, r4
 80003dc:	f240 8081 	bls.w	80004e2 <__udivmoddi4+0x2a2>
 80003e0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003e4:	443c      	add	r4, r7
 80003e6:	eba4 0409 	sub.w	r4, r4, r9
 80003ea:	fa1f f983 	uxth.w	r9, r3
 80003ee:	fbb4 f3f0 	udiv	r3, r4, r0
 80003f2:	fb00 4413 	mls	r4, r0, r3, r4
 80003f6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003fa:	fb03 fc0c 	mul.w	ip, r3, ip
 80003fe:	45a4      	cmp	ip, r4
 8000400:	d907      	bls.n	8000412 <__udivmoddi4+0x1d2>
 8000402:	193c      	adds	r4, r7, r4
 8000404:	f103 30ff 	add.w	r0, r3, #4294967295
 8000408:	d267      	bcs.n	80004da <__udivmoddi4+0x29a>
 800040a:	45a4      	cmp	ip, r4
 800040c:	d965      	bls.n	80004da <__udivmoddi4+0x29a>
 800040e:	3b02      	subs	r3, #2
 8000410:	443c      	add	r4, r7
 8000412:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000416:	fba0 9302 	umull	r9, r3, r0, r2
 800041a:	eba4 040c 	sub.w	r4, r4, ip
 800041e:	429c      	cmp	r4, r3
 8000420:	46ce      	mov	lr, r9
 8000422:	469c      	mov	ip, r3
 8000424:	d351      	bcc.n	80004ca <__udivmoddi4+0x28a>
 8000426:	d04e      	beq.n	80004c6 <__udivmoddi4+0x286>
 8000428:	b155      	cbz	r5, 8000440 <__udivmoddi4+0x200>
 800042a:	ebb8 030e 	subs.w	r3, r8, lr
 800042e:	eb64 040c 	sbc.w	r4, r4, ip
 8000432:	fa04 f606 	lsl.w	r6, r4, r6
 8000436:	40cb      	lsrs	r3, r1
 8000438:	431e      	orrs	r6, r3
 800043a:	40cc      	lsrs	r4, r1
 800043c:	e9c5 6400 	strd	r6, r4, [r5]
 8000440:	2100      	movs	r1, #0
 8000442:	e750      	b.n	80002e6 <__udivmoddi4+0xa6>
 8000444:	f1c2 0320 	rsb	r3, r2, #32
 8000448:	fa20 f103 	lsr.w	r1, r0, r3
 800044c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000450:	fa24 f303 	lsr.w	r3, r4, r3
 8000454:	4094      	lsls	r4, r2
 8000456:	430c      	orrs	r4, r1
 8000458:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800045c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000460:	fa1f f78c 	uxth.w	r7, ip
 8000464:	fbb3 f0f8 	udiv	r0, r3, r8
 8000468:	fb08 3110 	mls	r1, r8, r0, r3
 800046c:	0c23      	lsrs	r3, r4, #16
 800046e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000472:	fb00 f107 	mul.w	r1, r0, r7
 8000476:	4299      	cmp	r1, r3
 8000478:	d908      	bls.n	800048c <__udivmoddi4+0x24c>
 800047a:	eb1c 0303 	adds.w	r3, ip, r3
 800047e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000482:	d22c      	bcs.n	80004de <__udivmoddi4+0x29e>
 8000484:	4299      	cmp	r1, r3
 8000486:	d92a      	bls.n	80004de <__udivmoddi4+0x29e>
 8000488:	3802      	subs	r0, #2
 800048a:	4463      	add	r3, ip
 800048c:	1a5b      	subs	r3, r3, r1
 800048e:	b2a4      	uxth	r4, r4
 8000490:	fbb3 f1f8 	udiv	r1, r3, r8
 8000494:	fb08 3311 	mls	r3, r8, r1, r3
 8000498:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800049c:	fb01 f307 	mul.w	r3, r1, r7
 80004a0:	42a3      	cmp	r3, r4
 80004a2:	d908      	bls.n	80004b6 <__udivmoddi4+0x276>
 80004a4:	eb1c 0404 	adds.w	r4, ip, r4
 80004a8:	f101 36ff 	add.w	r6, r1, #4294967295
 80004ac:	d213      	bcs.n	80004d6 <__udivmoddi4+0x296>
 80004ae:	42a3      	cmp	r3, r4
 80004b0:	d911      	bls.n	80004d6 <__udivmoddi4+0x296>
 80004b2:	3902      	subs	r1, #2
 80004b4:	4464      	add	r4, ip
 80004b6:	1ae4      	subs	r4, r4, r3
 80004b8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004bc:	e739      	b.n	8000332 <__udivmoddi4+0xf2>
 80004be:	4604      	mov	r4, r0
 80004c0:	e6f0      	b.n	80002a4 <__udivmoddi4+0x64>
 80004c2:	4608      	mov	r0, r1
 80004c4:	e706      	b.n	80002d4 <__udivmoddi4+0x94>
 80004c6:	45c8      	cmp	r8, r9
 80004c8:	d2ae      	bcs.n	8000428 <__udivmoddi4+0x1e8>
 80004ca:	ebb9 0e02 	subs.w	lr, r9, r2
 80004ce:	eb63 0c07 	sbc.w	ip, r3, r7
 80004d2:	3801      	subs	r0, #1
 80004d4:	e7a8      	b.n	8000428 <__udivmoddi4+0x1e8>
 80004d6:	4631      	mov	r1, r6
 80004d8:	e7ed      	b.n	80004b6 <__udivmoddi4+0x276>
 80004da:	4603      	mov	r3, r0
 80004dc:	e799      	b.n	8000412 <__udivmoddi4+0x1d2>
 80004de:	4630      	mov	r0, r6
 80004e0:	e7d4      	b.n	800048c <__udivmoddi4+0x24c>
 80004e2:	46d6      	mov	lr, sl
 80004e4:	e77f      	b.n	80003e6 <__udivmoddi4+0x1a6>
 80004e6:	4463      	add	r3, ip
 80004e8:	3802      	subs	r0, #2
 80004ea:	e74d      	b.n	8000388 <__udivmoddi4+0x148>
 80004ec:	4606      	mov	r6, r0
 80004ee:	4623      	mov	r3, r4
 80004f0:	4608      	mov	r0, r1
 80004f2:	e70f      	b.n	8000314 <__udivmoddi4+0xd4>
 80004f4:	3e02      	subs	r6, #2
 80004f6:	4463      	add	r3, ip
 80004f8:	e730      	b.n	800035c <__udivmoddi4+0x11c>
 80004fa:	bf00      	nop

080004fc <__aeabi_idiv0>:
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop

08000500 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000500:	b480      	push	{r7}
 8000502:	b085      	sub	sp, #20
 8000504:	af00      	add	r7, sp, #0
 8000506:	60f8      	str	r0, [r7, #12]
 8000508:	60b9      	str	r1, [r7, #8]
 800050a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800050c:	68fb      	ldr	r3, [r7, #12]
 800050e:	4a07      	ldr	r2, [pc, #28]	@ (800052c <vApplicationGetIdleTaskMemory+0x2c>)
 8000510:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000512:	68bb      	ldr	r3, [r7, #8]
 8000514:	4a06      	ldr	r2, [pc, #24]	@ (8000530 <vApplicationGetIdleTaskMemory+0x30>)
 8000516:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	2280      	movs	r2, #128	@ 0x80
 800051c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800051e:	bf00      	nop
 8000520:	3714      	adds	r7, #20
 8000522:	46bd      	mov	sp, r7
 8000524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000528:	4770      	bx	lr
 800052a:	bf00      	nop
 800052c:	20000090 	.word	0x20000090
 8000530:	200000e4 	.word	0x200000e4

08000534 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000534:	b5b0      	push	{r4, r5, r7, lr}
 8000536:	b098      	sub	sp, #96	@ 0x60
 8000538:	af00      	add	r7, sp, #0
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */
  /* Création du sémaphore */
  osSemaphoreDef(myBinarySem);
 800053a:	2300      	movs	r3, #0
 800053c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800053e:	2300      	movs	r3, #0
 8000540:	65fb      	str	r3, [r7, #92]	@ 0x5c
  myBinarySemHandle = osSemaphoreCreate(osSemaphore(myBinarySem), 1); // 1 = Sémaphore disponible au début
 8000542:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000546:	2101      	movs	r1, #1
 8000548:	4618      	mov	r0, r3
 800054a:	f003 f91c 	bl	8003786 <osSemaphoreCreate>
 800054e:	4603      	mov	r3, r0
 8000550:	4a1b      	ldr	r2, [pc, #108]	@ (80005c0 <MX_FREERTOS_Init+0x8c>)
 8000552:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000554:	4b1b      	ldr	r3, [pc, #108]	@ (80005c4 <MX_FREERTOS_Init+0x90>)
 8000556:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 800055a:	461d      	mov	r5, r3
 800055c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800055e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000560:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000564:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000568:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800056c:	2100      	movs	r1, #0
 800056e:	4618      	mov	r0, r3
 8000570:	f003 f8a9 	bl	80036c6 <osThreadCreate>
 8000574:	4603      	mov	r3, r0
 8000576:	4a14      	ldr	r2, [pc, #80]	@ (80005c8 <MX_FREERTOS_Init+0x94>)
 8000578:	6013      	str	r3, [r2, #0]


  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* Création de la tâche taskTake */
   osThreadDef(taskTake, StartTaskTake, osPriorityNormal, 0, 128);
 800057a:	4b14      	ldr	r3, [pc, #80]	@ (80005cc <MX_FREERTOS_Init+0x98>)
 800057c:	f107 0420 	add.w	r4, r7, #32
 8000580:	461d      	mov	r5, r3
 8000582:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000584:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000586:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800058a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   osThreadCreate(osThread(taskTake), NULL);
 800058e:	f107 0320 	add.w	r3, r7, #32
 8000592:	2100      	movs	r1, #0
 8000594:	4618      	mov	r0, r3
 8000596:	f003 f896 	bl	80036c6 <osThreadCreate>
   /* Création de la tâche taskGive */
   osThreadDef(taskGive, StartTaskGive, osPriorityBelowNormal, 0, 128);
 800059a:	4b0d      	ldr	r3, [pc, #52]	@ (80005d0 <MX_FREERTOS_Init+0x9c>)
 800059c:	1d3c      	adds	r4, r7, #4
 800059e:	461d      	mov	r5, r3
 80005a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005a4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005a8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   osThreadCreate(osThread(taskGive), NULL);
 80005ac:	1d3b      	adds	r3, r7, #4
 80005ae:	2100      	movs	r1, #0
 80005b0:	4618      	mov	r0, r3
 80005b2:	f003 f888 	bl	80036c6 <osThreadCreate>

  /* USER CODE END RTOS_THREADS */

}
 80005b6:	bf00      	nop
 80005b8:	3760      	adds	r7, #96	@ 0x60
 80005ba:	46bd      	mov	sp, r7
 80005bc:	bdb0      	pop	{r4, r5, r7, pc}
 80005be:	bf00      	nop
 80005c0:	20000088 	.word	0x20000088
 80005c4:	08006834 	.word	0x08006834
 80005c8:	2000008c 	.word	0x2000008c
 80005cc:	0800685c 	.word	0x0800685c
 80005d0:	08006884 	.word	0x08006884

080005d4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80005d4:	b5b0      	push	{r4, r5, r7, lr}
 80005d6:	b088      	sub	sp, #32
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
	  for(;;)
	  {
	    HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_1); // Changer l'état de la LED
 80005dc:	2102      	movs	r1, #2
 80005de:	480c      	ldr	r0, [pc, #48]	@ (8000610 <StartDefaultTask+0x3c>)
 80005e0:	f001 fa55 	bl	8001a8e <HAL_GPIO_TogglePin>

	    char msg[] = "LED change d'etat\r\n";
 80005e4:	4b0b      	ldr	r3, [pc, #44]	@ (8000614 <StartDefaultTask+0x40>)
 80005e6:	f107 040c 	add.w	r4, r7, #12
 80005ea:	461d      	mov	r5, r3
 80005ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005f0:	682b      	ldr	r3, [r5, #0]
 80005f2:	6023      	str	r3, [r4, #0]
	    HAL_UART_Transmit(&huart1, (uint8_t*)msg, sizeof(msg)-1, HAL_MAX_DELAY);
 80005f4:	f107 010c 	add.w	r1, r7, #12
 80005f8:	f04f 33ff 	mov.w	r3, #4294967295
 80005fc:	2213      	movs	r2, #19
 80005fe:	4806      	ldr	r0, [pc, #24]	@ (8000618 <StartDefaultTask+0x44>)
 8000600:	f002 fb78 	bl	8002cf4 <HAL_UART_Transmit>

	    osDelay(100 / portTICK_PERIOD_MS); // Pause de 100 ms
 8000604:	2064      	movs	r0, #100	@ 0x64
 8000606:	f003 f8aa 	bl	800375e <osDelay>
	  {
 800060a:	bf00      	nop
 800060c:	e7e6      	b.n	80005dc <StartDefaultTask+0x8>
 800060e:	bf00      	nop
 8000610:	40022000 	.word	0x40022000
 8000614:	080068a0 	.word	0x080068a0
 8000618:	200002e8 	.word	0x200002e8

0800061c <StartTaskGive>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void StartTaskGive(void const * argument)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
  for(;;)
  {
    printf("taskGive avant de donner le semaphore.\r\n");
 8000624:	4807      	ldr	r0, [pc, #28]	@ (8000644 <StartTaskGive+0x28>)
 8000626:	f005 fd51 	bl	80060cc <puts>

    osSemaphoreRelease(myBinarySemHandle);
 800062a:	4b07      	ldr	r3, [pc, #28]	@ (8000648 <StartTaskGive+0x2c>)
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	4618      	mov	r0, r3
 8000630:	f003 f92a 	bl	8003888 <osSemaphoreRelease>

    printf("taskGive apres avoir donne le semaphore.\r\n");
 8000634:	4805      	ldr	r0, [pc, #20]	@ (800064c <StartTaskGive+0x30>)
 8000636:	f005 fd49 	bl	80060cc <puts>

    osDelay(100); // 100 ms
 800063a:	2064      	movs	r0, #100	@ 0x64
 800063c:	f003 f88f 	bl	800375e <osDelay>
  {
 8000640:	bf00      	nop
 8000642:	e7ef      	b.n	8000624 <StartTaskGive+0x8>
 8000644:	080068b4 	.word	0x080068b4
 8000648:	20000088 	.word	0x20000088
 800064c:	080068dc 	.word	0x080068dc

08000650 <StartTaskTake>:
  }
}

void StartTaskTake(void const * argument)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b082      	sub	sp, #8
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
  for(;;)
  {
    printf("taskTake avant de prendre le semaphore.\r\n");
 8000658:	4808      	ldr	r0, [pc, #32]	@ (800067c <StartTaskTake+0x2c>)
 800065a:	f005 fd37 	bl	80060cc <puts>

    if(osSemaphoreWait(myBinarySemHandle, osWaitForever) == osOK)
 800065e:	4b08      	ldr	r3, [pc, #32]	@ (8000680 <StartTaskTake+0x30>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	f04f 31ff 	mov.w	r1, #4294967295
 8000666:	4618      	mov	r0, r3
 8000668:	f003 f8c0 	bl	80037ec <osSemaphoreWait>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d1f2      	bne.n	8000658 <StartTaskTake+0x8>
    {
      printf("taskTake Semaphore pris avec succes.\r\n");
 8000672:	4804      	ldr	r0, [pc, #16]	@ (8000684 <StartTaskTake+0x34>)
 8000674:	f005 fd2a 	bl	80060cc <puts>
  {
 8000678:	e7ee      	b.n	8000658 <StartTaskTake+0x8>
 800067a:	bf00      	nop
 800067c:	08006908 	.word	0x08006908
 8000680:	20000088 	.word	0x20000088
 8000684:	08006934 	.word	0x08006934

08000688 <MX_GPIO_Init>:
     PB11   ------> USB_OTG_HS_ULPI_D4
     PB14   ------> SPI2_MISO
     PB15   ------> SPI2_MOSI
*/
void MX_GPIO_Init(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b090      	sub	sp, #64	@ 0x40
 800068c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800068e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000692:	2200      	movs	r2, #0
 8000694:	601a      	str	r2, [r3, #0]
 8000696:	605a      	str	r2, [r3, #4]
 8000698:	609a      	str	r2, [r3, #8]
 800069a:	60da      	str	r2, [r3, #12]
 800069c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800069e:	4bad      	ldr	r3, [pc, #692]	@ (8000954 <MX_GPIO_Init+0x2cc>)
 80006a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a2:	4aac      	ldr	r2, [pc, #688]	@ (8000954 <MX_GPIO_Init+0x2cc>)
 80006a4:	f043 0310 	orr.w	r3, r3, #16
 80006a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006aa:	4baa      	ldr	r3, [pc, #680]	@ (8000954 <MX_GPIO_Init+0x2cc>)
 80006ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ae:	f003 0310 	and.w	r3, r3, #16
 80006b2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80006b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80006b6:	4ba7      	ldr	r3, [pc, #668]	@ (8000954 <MX_GPIO_Init+0x2cc>)
 80006b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ba:	4aa6      	ldr	r2, [pc, #664]	@ (8000954 <MX_GPIO_Init+0x2cc>)
 80006bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80006c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006c2:	4ba4      	ldr	r3, [pc, #656]	@ (8000954 <MX_GPIO_Init+0x2cc>)
 80006c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80006ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80006cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006ce:	4ba1      	ldr	r3, [pc, #644]	@ (8000954 <MX_GPIO_Init+0x2cc>)
 80006d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d2:	4aa0      	ldr	r2, [pc, #640]	@ (8000954 <MX_GPIO_Init+0x2cc>)
 80006d4:	f043 0302 	orr.w	r3, r3, #2
 80006d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006da:	4b9e      	ldr	r3, [pc, #632]	@ (8000954 <MX_GPIO_Init+0x2cc>)
 80006dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006de:	f003 0302 	and.w	r3, r3, #2
 80006e2:	623b      	str	r3, [r7, #32]
 80006e4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006e6:	4b9b      	ldr	r3, [pc, #620]	@ (8000954 <MX_GPIO_Init+0x2cc>)
 80006e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ea:	4a9a      	ldr	r2, [pc, #616]	@ (8000954 <MX_GPIO_Init+0x2cc>)
 80006ec:	f043 0308 	orr.w	r3, r3, #8
 80006f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006f2:	4b98      	ldr	r3, [pc, #608]	@ (8000954 <MX_GPIO_Init+0x2cc>)
 80006f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f6:	f003 0308 	and.w	r3, r3, #8
 80006fa:	61fb      	str	r3, [r7, #28]
 80006fc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006fe:	4b95      	ldr	r3, [pc, #596]	@ (8000954 <MX_GPIO_Init+0x2cc>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000702:	4a94      	ldr	r2, [pc, #592]	@ (8000954 <MX_GPIO_Init+0x2cc>)
 8000704:	f043 0304 	orr.w	r3, r3, #4
 8000708:	6313      	str	r3, [r2, #48]	@ 0x30
 800070a:	4b92      	ldr	r3, [pc, #584]	@ (8000954 <MX_GPIO_Init+0x2cc>)
 800070c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800070e:	f003 0304 	and.w	r3, r3, #4
 8000712:	61bb      	str	r3, [r7, #24]
 8000714:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000716:	4b8f      	ldr	r3, [pc, #572]	@ (8000954 <MX_GPIO_Init+0x2cc>)
 8000718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800071a:	4a8e      	ldr	r2, [pc, #568]	@ (8000954 <MX_GPIO_Init+0x2cc>)
 800071c:	f043 0301 	orr.w	r3, r3, #1
 8000720:	6313      	str	r3, [r2, #48]	@ 0x30
 8000722:	4b8c      	ldr	r3, [pc, #560]	@ (8000954 <MX_GPIO_Init+0x2cc>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000726:	f003 0301 	and.w	r3, r3, #1
 800072a:	617b      	str	r3, [r7, #20]
 800072c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800072e:	4b89      	ldr	r3, [pc, #548]	@ (8000954 <MX_GPIO_Init+0x2cc>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000732:	4a88      	ldr	r2, [pc, #544]	@ (8000954 <MX_GPIO_Init+0x2cc>)
 8000734:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000738:	6313      	str	r3, [r2, #48]	@ 0x30
 800073a:	4b86      	ldr	r3, [pc, #536]	@ (8000954 <MX_GPIO_Init+0x2cc>)
 800073c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000742:	613b      	str	r3, [r7, #16]
 8000744:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000746:	4b83      	ldr	r3, [pc, #524]	@ (8000954 <MX_GPIO_Init+0x2cc>)
 8000748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800074a:	4a82      	ldr	r2, [pc, #520]	@ (8000954 <MX_GPIO_Init+0x2cc>)
 800074c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000750:	6313      	str	r3, [r2, #48]	@ 0x30
 8000752:	4b80      	ldr	r3, [pc, #512]	@ (8000954 <MX_GPIO_Init+0x2cc>)
 8000754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000756:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800075a:	60fb      	str	r3, [r7, #12]
 800075c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800075e:	4b7d      	ldr	r3, [pc, #500]	@ (8000954 <MX_GPIO_Init+0x2cc>)
 8000760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000762:	4a7c      	ldr	r2, [pc, #496]	@ (8000954 <MX_GPIO_Init+0x2cc>)
 8000764:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000768:	6313      	str	r3, [r2, #48]	@ 0x30
 800076a:	4b7a      	ldr	r3, [pc, #488]	@ (8000954 <MX_GPIO_Init+0x2cc>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000772:	60bb      	str	r3, [r7, #8]
 8000774:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000776:	4b77      	ldr	r3, [pc, #476]	@ (8000954 <MX_GPIO_Init+0x2cc>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800077a:	4a76      	ldr	r2, [pc, #472]	@ (8000954 <MX_GPIO_Init+0x2cc>)
 800077c:	f043 0320 	orr.w	r3, r3, #32
 8000780:	6313      	str	r3, [r2, #48]	@ 0x30
 8000782:	4b74      	ldr	r3, [pc, #464]	@ (8000954 <MX_GPIO_Init+0x2cc>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000786:	f003 0320 	and.w	r3, r3, #32
 800078a:	607b      	str	r3, [r7, #4]
 800078c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800078e:	4b71      	ldr	r3, [pc, #452]	@ (8000954 <MX_GPIO_Init+0x2cc>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000792:	4a70      	ldr	r2, [pc, #448]	@ (8000954 <MX_GPIO_Init+0x2cc>)
 8000794:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000798:	6313      	str	r3, [r2, #48]	@ 0x30
 800079a:	4b6e      	ldr	r3, [pc, #440]	@ (8000954 <MX_GPIO_Init+0x2cc>)
 800079c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007a2:	603b      	str	r3, [r7, #0]
 80007a4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80007a6:	2201      	movs	r2, #1
 80007a8:	2120      	movs	r1, #32
 80007aa:	486b      	ldr	r0, [pc, #428]	@ (8000958 <MX_GPIO_Init+0x2d0>)
 80007ac:	f001 f956 	bl	8001a5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin|GPIO_PIN_1|LCD_DISP_Pin, GPIO_PIN_RESET);
 80007b0:	2200      	movs	r2, #0
 80007b2:	f241 010e 	movw	r1, #4110	@ 0x100e
 80007b6:	4869      	ldr	r0, [pc, #420]	@ (800095c <MX_GPIO_Init+0x2d4>)
 80007b8:	f001 f950 	bl	8001a5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_RESET);
 80007bc:	2200      	movs	r2, #0
 80007be:	2108      	movs	r1, #8
 80007c0:	4867      	ldr	r0, [pc, #412]	@ (8000960 <MX_GPIO_Init+0x2d8>)
 80007c2:	f001 f94b 	bl	8001a5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 80007c6:	2200      	movs	r2, #0
 80007c8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80007cc:	4865      	ldr	r0, [pc, #404]	@ (8000964 <MX_GPIO_Init+0x2dc>)
 80007ce:	f001 f945 	bl	8001a5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 80007d2:	2200      	movs	r2, #0
 80007d4:	21c8      	movs	r1, #200	@ 0xc8
 80007d6:	4864      	ldr	r0, [pc, #400]	@ (8000968 <MX_GPIO_Init+0x2e0>)
 80007d8:	f001 f940 	bl	8001a5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LCD_B0_Pin */
  GPIO_InitStruct.Pin = LCD_B0_Pin;
 80007dc:	2310      	movs	r3, #16
 80007de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007e0:	2302      	movs	r3, #2
 80007e2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e4:	2300      	movs	r3, #0
 80007e6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007e8:	2300      	movs	r3, #0
 80007ea:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80007ec:	230e      	movs	r3, #14
 80007ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 80007f0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80007f4:	4619      	mov	r1, r3
 80007f6:	485d      	ldr	r0, [pc, #372]	@ (800096c <MX_GPIO_Init+0x2e4>)
 80007f8:	f000 ff84 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 80007fc:	2308      	movs	r3, #8
 80007fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000800:	2300      	movs	r3, #0
 8000802:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000804:	2300      	movs	r3, #0
 8000806:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000808:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800080c:	4619      	mov	r1, r3
 800080e:	4857      	ldr	r0, [pc, #348]	@ (800096c <MX_GPIO_Init+0x2e4>)
 8000810:	f000 ff78 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_D2_Pin */
  GPIO_InitStruct.Pin = QSPI_D2_Pin;
 8000814:	2304      	movs	r3, #4
 8000816:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000818:	2302      	movs	r3, #2
 800081a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081c:	2300      	movs	r3, #0
 800081e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000820:	2303      	movs	r3, #3
 8000822:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000824:	2309      	movs	r3, #9
 8000826:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 8000828:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800082c:	4619      	mov	r1, r3
 800082e:	484f      	ldr	r0, [pc, #316]	@ (800096c <MX_GPIO_Init+0x2e4>)
 8000830:	f000 ff68 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TXD1_Pin RMII_TXD0_Pin RMII_TX_EN_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8000834:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 8000838:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800083a:	2302      	movs	r3, #2
 800083c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083e:	2300      	movs	r3, #0
 8000840:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000842:	2303      	movs	r3, #3
 8000844:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000846:	230b      	movs	r3, #11
 8000848:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800084a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800084e:	4619      	mov	r1, r3
 8000850:	4845      	ldr	r0, [pc, #276]	@ (8000968 <MX_GPIO_Init+0x2e0>)
 8000852:	f000 ff57 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_NBL1_Pin FMC_NBL0_Pin FMC_D5_Pin FMC_D6_Pin
                           FMC_D8_Pin FMC_D11_Pin FMC_D4_Pin FMC_D7_Pin
                           FMC_D9_Pin FMC_D12_Pin FMC_D10_Pin */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 8000856:	f64f 7383 	movw	r3, #65411	@ 0xff83
 800085a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800085c:	2302      	movs	r3, #2
 800085e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000860:	2300      	movs	r3, #0
 8000862:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000864:	2303      	movs	r3, #3
 8000866:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000868:	230c      	movs	r3, #12
 800086a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800086c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000870:	4619      	mov	r1, r3
 8000872:	483e      	ldr	r0, [pc, #248]	@ (800096c <MX_GPIO_Init+0x2e4>)
 8000874:	f000 ff46 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_SCL_D15_Pin ARDUINO_SDA_D14_Pin */
  GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 8000878:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800087c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800087e:	2312      	movs	r3, #18
 8000880:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000882:	2300      	movs	r3, #0
 8000884:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000886:	2300      	movs	r3, #0
 8000888:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800088a:	2304      	movs	r3, #4
 800088c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800088e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000892:	4619      	mov	r1, r3
 8000894:	4836      	ldr	r0, [pc, #216]	@ (8000970 <MX_GPIO_Init+0x2e8>)
 8000896:	f000 ff35 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 800089a:	f643 4323 	movw	r3, #15395	@ 0x3c23
 800089e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008a0:	2302      	movs	r3, #2
 80008a2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a4:	2300      	movs	r3, #0
 80008a6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008a8:	2303      	movs	r3, #3
 80008aa:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80008ac:	230a      	movs	r3, #10
 80008ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008b0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80008b4:	4619      	mov	r1, r3
 80008b6:	482e      	ldr	r0, [pc, #184]	@ (8000970 <MX_GPIO_Init+0x2e8>)
 80008b8:	f000 ff24 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_D3_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 80008bc:	2310      	movs	r3, #16
 80008be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c0:	2302      	movs	r3, #2
 80008c2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c4:	2300      	movs	r3, #0
 80008c6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c8:	2300      	movs	r3, #0
 80008ca:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80008cc:	2302      	movs	r3, #2
 80008ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 80008d0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80008d4:	4619      	mov	r1, r3
 80008d6:	4826      	ldr	r0, [pc, #152]	@ (8000970 <MX_GPIO_Init+0x2e8>)
 80008d8:	f000 ff14 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPDIF_RX0_Pin */
  GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 80008dc:	2380      	movs	r3, #128	@ 0x80
 80008de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008e0:	2302      	movs	r3, #2
 80008e2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e4:	2300      	movs	r3, #0
 80008e6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e8:	2300      	movs	r3, #0
 80008ea:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 80008ec:	2308      	movs	r3, #8
 80008ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 80008f0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80008f4:	4619      	mov	r1, r3
 80008f6:	4818      	ldr	r0, [pc, #96]	@ (8000958 <MX_GPIO_Init+0x2d0>)
 80008f8:	f000 ff04 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDMMC_CK_Pin SDMMC_D3_Pin SDMMC_D2_Pin PC9
                           PC8 */
  GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 80008fc:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8000900:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000902:	2302      	movs	r3, #2
 8000904:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000906:	2300      	movs	r3, #0
 8000908:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800090a:	2303      	movs	r3, #3
 800090c:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800090e:	230c      	movs	r3, #12
 8000910:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000912:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000916:	4619      	mov	r1, r3
 8000918:	4816      	ldr	r0, [pc, #88]	@ (8000974 <MX_GPIO_Init+0x2ec>)
 800091a:	f000 fef3 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_D9_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 800091e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000922:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000924:	2302      	movs	r3, #2
 8000926:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000928:	2300      	movs	r3, #0
 800092a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092c:	2300      	movs	r3, #0
 800092e:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000930:	2301      	movs	r3, #1
 8000932:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 8000934:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000938:	4619      	mov	r1, r3
 800093a:	480f      	ldr	r0, [pc, #60]	@ (8000978 <MX_GPIO_Init+0x2f0>)
 800093c:	f000 fee2 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D6_Pin DCMI_D7_Pin */
  GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 8000940:	2360      	movs	r3, #96	@ 0x60
 8000942:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000944:	2302      	movs	r3, #2
 8000946:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000948:	2300      	movs	r3, #0
 800094a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094c:	2300      	movs	r3, #0
 800094e:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000950:	230d      	movs	r3, #13
 8000952:	e013      	b.n	800097c <MX_GPIO_Init+0x2f4>
 8000954:	40023800 	.word	0x40023800
 8000958:	40020c00 	.word	0x40020c00
 800095c:	40022000 	.word	0x40022000
 8000960:	40022800 	.word	0x40022800
 8000964:	40021c00 	.word	0x40021c00
 8000968:	40021800 	.word	0x40021800
 800096c:	40021000 	.word	0x40021000
 8000970:	40020400 	.word	0x40020400
 8000974:	40020800 	.word	0x40020800
 8000978:	40020000 	.word	0x40020000
 800097c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800097e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000982:	4619      	mov	r1, r3
 8000984:	48bc      	ldr	r0, [pc, #752]	@ (8000c78 <MX_GPIO_Init+0x5f0>)
 8000986:	f000 febd 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_NCS_Pin */
  GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 800098a:	2340      	movs	r3, #64	@ 0x40
 800098c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800098e:	2302      	movs	r3, #2
 8000990:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000992:	2300      	movs	r3, #0
 8000994:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000996:	2303      	movs	r3, #3
 8000998:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800099a:	230a      	movs	r3, #10
 800099c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 800099e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80009a2:	4619      	mov	r1, r3
 80009a4:	48b5      	ldr	r0, [pc, #724]	@ (8000c7c <MX_GPIO_Init+0x5f4>)
 80009a6:	f000 fead 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_SDNCAS_Pin FMC_SDCLK_Pin FMC_A11_Pin FMC_A10_Pin
                           FMC_BA1_Pin FMC_BA0_Pin */
  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 80009aa:	f248 1333 	movw	r3, #33075	@ 0x8133
 80009ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009b0:	2302      	movs	r3, #2
 80009b2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b4:	2300      	movs	r3, #0
 80009b6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009b8:	2303      	movs	r3, #3
 80009ba:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80009bc:	230c      	movs	r3, #12
 80009be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80009c0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80009c4:	4619      	mov	r1, r3
 80009c6:	48ae      	ldr	r0, [pc, #696]	@ (8000c80 <MX_GPIO_Init+0x5f8>)
 80009c8:	f000 fe9c 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_B1_Pin LCD_B2_Pin LCD_B3_Pin LCD_G4_Pin
                           LCD_G1_Pin LCD_G3_Pin LCD_G0_Pin LCD_G2_Pin
                           LCD_R7_Pin LCD_R5_Pin LCD_R6_Pin LCD_R4_Pin
                           LCD_R3_Pin LCD_R1_Pin LCD_R2_Pin */
  GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 80009cc:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 80009d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009d2:	2302      	movs	r3, #2
 80009d4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d6:	2300      	movs	r3, #0
 80009d8:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009da:	2300      	movs	r3, #0
 80009dc:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80009de:	230e      	movs	r3, #14
 80009e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80009e2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80009e6:	4619      	mov	r1, r3
 80009e8:	48a6      	ldr	r0, [pc, #664]	@ (8000c84 <MX_GPIO_Init+0x5fc>)
 80009ea:	f000 fe8b 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 80009ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009f4:	2300      	movs	r3, #0
 80009f6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f8:	2300      	movs	r3, #0
 80009fa:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80009fc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a00:	4619      	mov	r1, r3
 8000a02:	48a0      	ldr	r0, [pc, #640]	@ (8000c84 <MX_GPIO_Init+0x5fc>)
 8000a04:	f000 fe7e 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 8000a08:	2340      	movs	r3, #64	@ 0x40
 8000a0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a0c:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000a10:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a12:	2300      	movs	r3, #0
 8000a14:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8000a16:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a1a:	4619      	mov	r1, r3
 8000a1c:	489a      	ldr	r0, [pc, #616]	@ (8000c88 <MX_GPIO_Init+0x600>)
 8000a1e:	f000 fe71 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_D2_Pin FMC_D3_Pin FMC_D1_Pin FMC_D15_Pin
                           FMC_D0_Pin FMC_D14_Pin FMC_D13_Pin */
  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8000a22:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8000a26:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a28:	2302      	movs	r3, #2
 8000a2a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a30:	2303      	movs	r3, #3
 8000a32:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000a34:	230c      	movs	r3, #12
 8000a36:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a38:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	4892      	ldr	r0, [pc, #584]	@ (8000c88 <MX_GPIO_Init+0x600>)
 8000a40:	f000 fe60 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_P_Pin OTG_FS_N_Pin OTG_FS_ID_Pin */
  GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 8000a44:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8000a48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a4a:	2302      	movs	r3, #2
 8000a4c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a52:	2303      	movs	r3, #3
 8000a54:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000a56:	230a      	movs	r3, #10
 8000a58:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a5a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a5e:	4619      	mov	r1, r3
 8000a60:	488a      	ldr	r0, [pc, #552]	@ (8000c8c <MX_GPIO_Init+0x604>)
 8000a62:	f000 fe4f 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pins : SAI2_MCLKA_Pin SAI2_SCKA_Pin SAI2_FSA_Pin SAI2_SDA_Pin */
  GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8000a66:	23f0      	movs	r3, #240	@ 0xf0
 8000a68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a6a:	2302      	movs	r3, #2
 8000a6c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a72:	2300      	movs	r3, #0
 8000a74:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8000a76:	230a      	movs	r3, #10
 8000a78:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000a7a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a7e:	4619      	mov	r1, r3
 8000a80:	4883      	ldr	r0, [pc, #524]	@ (8000c90 <MX_GPIO_Init+0x608>)
 8000a82:	f000 fe3f 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_DE_Pin LCD_B7_Pin LCD_B6_Pin LCD_B5_Pin
                           LCD_G6_Pin LCD_G7_Pin LCD_G5_Pin */
  GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 8000a86:	23f7      	movs	r3, #247	@ 0xf7
 8000a88:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a8a:	2302      	movs	r3, #2
 8000a8c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a92:	2300      	movs	r3, #0
 8000a94:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000a96:	230e      	movs	r3, #14
 8000a98:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8000a9a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	487c      	ldr	r0, [pc, #496]	@ (8000c94 <MX_GPIO_Init+0x60c>)
 8000aa2:	f000 fe2f 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_B4_Pin */
  GPIO_InitStruct.Pin = LCD_B4_Pin;
 8000aa6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000aaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aac:	2302      	movs	r3, #2
 8000aae:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8000ab8:	2309      	movs	r3, #9
 8000aba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 8000abc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	486f      	ldr	r0, [pc, #444]	@ (8000c80 <MX_GPIO_Init+0x5f8>)
 8000ac4:	f000 fe1e 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pin : SAI2_SDB_Pin */
  GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8000ac8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000acc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ace:	2302      	movs	r3, #2
 8000ad0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8000ada:	230a      	movs	r3, #10
 8000adc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8000ade:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	4866      	ldr	r0, [pc, #408]	@ (8000c80 <MX_GPIO_Init+0x5f8>)
 8000ae6:	f000 fe0d 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000aea:	2320      	movs	r3, #32
 8000aec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aee:	2301      	movs	r3, #1
 8000af0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af2:	2300      	movs	r3, #0
 8000af4:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af6:	2300      	movs	r3, #0
 8000af8:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000afa:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000afe:	4619      	mov	r1, r3
 8000b00:	4861      	ldr	r0, [pc, #388]	@ (8000c88 <MX_GPIO_Init+0x600>)
 8000b02:	f000 fdff 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_D5_Pin */
  GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8000b06:	2308      	movs	r3, #8
 8000b08:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b0a:	2302      	movs	r3, #2
 8000b0c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b12:	2300      	movs	r3, #0
 8000b14:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000b16:	230d      	movs	r3, #13
 8000b18:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8000b1a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000b1e:	4619      	mov	r1, r3
 8000b20:	4859      	ldr	r0, [pc, #356]	@ (8000c88 <MX_GPIO_Init+0x600>)
 8000b22:	f000 fdef 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin PI1 LCD_DISP_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|GPIO_PIN_1|LCD_DISP_Pin;
 8000b26:	f241 030e 	movw	r3, #4110	@ 0x100e
 8000b2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b30:	2300      	movs	r3, #0
 8000b32:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b34:	2300      	movs	r3, #0
 8000b36:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000b38:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000b3c:	4619      	mov	r1, r3
 8000b3e:	4854      	ldr	r0, [pc, #336]	@ (8000c90 <MX_GPIO_Init+0x608>)
 8000b40:	f000 fde0 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8000b44:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8000b52:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000b56:	4619      	mov	r1, r3
 8000b58:	484f      	ldr	r0, [pc, #316]	@ (8000c98 <MX_GPIO_Init+0x610>)
 8000b5a:	f000 fdd3 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_A0_Pin FMC_A1_Pin FMC_A2_Pin FMC_A3_Pin
                           FMC_A4_Pin FMC_A5_Pin FMC_A6_Pin FMC_A9_Pin
                           FMC_A7_Pin FMC_A8_Pin FMC_SDNRAS_Pin */
  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8000b5e:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8000b62:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b64:	2302      	movs	r3, #2
 8000b66:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b6c:	2303      	movs	r3, #3
 8000b6e:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000b70:	230c      	movs	r3, #12
 8000b72:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000b74:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000b78:	4619      	mov	r1, r3
 8000b7a:	4848      	ldr	r0, [pc, #288]	@ (8000c9c <MX_GPIO_Init+0x614>)
 8000b7c:	f000 fdc2 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_HSYNC_Pin LCD_VSYNC_Pin LCD_R0_Pin LCD_CLK_Pin */
  GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8000b80:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 8000b84:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b86:	2302      	movs	r3, #2
 8000b88:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000b92:	230e      	movs	r3, #14
 8000b94:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000b96:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000b9a:	4619      	mov	r1, r3
 8000b9c:	483c      	ldr	r0, [pc, #240]	@ (8000c90 <MX_GPIO_Init+0x608>)
 8000b9e:	f000 fdb1 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8000ba2:	2308      	movs	r3, #8
 8000ba4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000baa:	2300      	movs	r3, #0
 8000bac:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8000bb2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	4836      	ldr	r0, [pc, #216]	@ (8000c94 <MX_GPIO_Init+0x60c>)
 8000bba:	f000 fda3 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_VSYNC_Pin */
  GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 8000bbe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000bc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc4:	2302      	movs	r3, #2
 8000bc6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000bd0:	230d      	movs	r3, #13
 8000bd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8000bd4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000bd8:	4619      	mov	r1, r3
 8000bda:	4829      	ldr	r0, [pc, #164]	@ (8000c80 <MX_GPIO_Init+0x5f8>)
 8000bdc:	f000 fd92 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000be0:	2310      	movs	r3, #16
 8000be2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000be4:	2300      	movs	r3, #0
 8000be6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be8:	2300      	movs	r3, #0
 8000bea:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000bec:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	4825      	ldr	r0, [pc, #148]	@ (8000c88 <MX_GPIO_Init+0x600>)
 8000bf4:	f000 fd86 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDMMC_D0_Pin */
  GPIO_InitStruct.Pin = SDMMC_D0_Pin;
 8000bf8:	2304      	movs	r3, #4
 8000bfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bfc:	2302      	movs	r3, #2
 8000bfe:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c00:	2300      	movs	r3, #0
 8000c02:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c04:	2303      	movs	r3, #3
 8000c06:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000c08:	230c      	movs	r3, #12
 8000c0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(SDMMC_D0_GPIO_Port, &GPIO_InitStruct);
 8000c0c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000c10:	4619      	mov	r1, r3
 8000c12:	481d      	ldr	r0, [pc, #116]	@ (8000c88 <MX_GPIO_Init+0x600>)
 8000c14:	f000 fd76 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 8000c18:	f248 0304 	movw	r3, #32772	@ 0x8004
 8000c1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c22:	2300      	movs	r3, #0
 8000c24:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000c26:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000c2a:	4619      	mov	r1, r3
 8000c2c:	481c      	ldr	r0, [pc, #112]	@ (8000ca0 <MX_GPIO_Init+0x618>)
 8000c2e:	f000 fd69 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_PWR_EN_Pin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 8000c32:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c38:	2301      	movs	r3, #1
 8000c3a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c40:	2300      	movs	r3, #0
 8000c42:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000c44:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000c48:	4619      	mov	r1, r3
 8000c4a:	4815      	ldr	r0, [pc, #84]	@ (8000ca0 <MX_GPIO_Init+0x618>)
 8000c4c:	f000 fd5a 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D4_Pin DCMI_D3_Pin DCMI_D0_Pin DCMI_D2_Pin
                           DCMI_D1_Pin */
  GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 8000c50:	f44f 43bc 	mov.w	r3, #24064	@ 0x5e00
 8000c54:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |DCMI_D1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c56:	2302      	movs	r3, #2
 8000c58:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000c62:	230d      	movs	r3, #13
 8000c64:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000c66:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	480c      	ldr	r0, [pc, #48]	@ (8000ca0 <MX_GPIO_Init+0x618>)
 8000c6e:	f000 fd49 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_CS_D5_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 8000c72:	2301      	movs	r3, #1
 8000c74:	e016      	b.n	8000ca4 <MX_GPIO_Init+0x61c>
 8000c76:	bf00      	nop
 8000c78:	40021000 	.word	0x40021000
 8000c7c:	40020400 	.word	0x40020400
 8000c80:	40021800 	.word	0x40021800
 8000c84:	40022400 	.word	0x40022400
 8000c88:	40020c00 	.word	0x40020c00
 8000c8c:	40020000 	.word	0x40020000
 8000c90:	40022000 	.word	0x40022000
 8000c94:	40022800 	.word	0x40022800
 8000c98:	40020800 	.word	0x40020800
 8000c9c:	40021400 	.word	0x40021400
 8000ca0:	40021c00 	.word	0x40021c00
 8000ca4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca6:	2302      	movs	r3, #2
 8000ca8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000caa:	2300      	movs	r3, #0
 8000cac:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8000cb2:	2302      	movs	r3, #2
 8000cb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 8000cb6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000cba:	4619      	mov	r1, r3
 8000cbc:	48a6      	ldr	r0, [pc, #664]	@ (8000f58 <MX_GPIO_Init+0x8d0>)
 8000cbe:	f000 fd21 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pin : PI11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000cc2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000cc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000cd0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	48a0      	ldr	r0, [pc, #640]	@ (8000f58 <MX_GPIO_Init+0x8d0>)
 8000cd8:	f000 fd14 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_D10_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 8000cdc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ce0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce2:	2302      	movs	r3, #2
 8000ce4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cea:	2300      	movs	r3, #0
 8000cec:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000cee:	2301      	movs	r3, #1
 8000cf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 8000cf2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	4898      	ldr	r0, [pc, #608]	@ (8000f5c <MX_GPIO_Init+0x8d4>)
 8000cfa:	f000 fd03 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8000cfe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000d04:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000d08:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8000d0e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000d12:	4619      	mov	r1, r3
 8000d14:	4890      	ldr	r0, [pc, #576]	@ (8000f58 <MX_GPIO_Init+0x8d0>)
 8000d16:	f000 fcf5 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_RX_D0_Pin ARDUINO_TX_D1_Pin */
  GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8000d1a:	23c0      	movs	r3, #192	@ 0xc0
 8000d1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d1e:	2302      	movs	r3, #2
 8000d20:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d22:	2300      	movs	r3, #0
 8000d24:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d26:	2303      	movs	r3, #3
 8000d28:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8000d2a:	2308      	movs	r3, #8
 8000d2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d2e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000d32:	4619      	mov	r1, r3
 8000d34:	488a      	ldr	r0, [pc, #552]	@ (8000f60 <MX_GPIO_Init+0x8d8>)
 8000d36:	f000 fce5 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8000d3a:	2310      	movs	r3, #16
 8000d3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d3e:	2302      	movs	r3, #2
 8000d40:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d42:	2300      	movs	r3, #0
 8000d44:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d46:	2303      	movs	r3, #3
 8000d48:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000d4a:	230a      	movs	r3, #10
 8000d4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8000d4e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000d52:	4619      	mov	r1, r3
 8000d54:	4883      	ldr	r0, [pc, #524]	@ (8000f64 <MX_GPIO_Init+0x8dc>)
 8000d56:	f000 fcd5 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_SDNME_Pin FMC_SDNE0_Pin */
  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8000d5a:	2328      	movs	r3, #40	@ 0x28
 8000d5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d5e:	2302      	movs	r3, #2
 8000d60:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d62:	2300      	movs	r3, #0
 8000d64:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d66:	2303      	movs	r3, #3
 8000d68:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000d6a:	230c      	movs	r3, #12
 8000d6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000d6e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000d72:	4619      	mov	r1, r3
 8000d74:	487b      	ldr	r0, [pc, #492]	@ (8000f64 <MX_GPIO_Init+0x8dc>)
 8000d76:	f000 fcc5 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8000d7a:	23c8      	movs	r3, #200	@ 0xc8
 8000d7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d7e:	2301      	movs	r3, #1
 8000d80:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d82:	2300      	movs	r3, #0
 8000d84:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d86:	2300      	movs	r3, #0
 8000d88:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d8a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000d8e:	4619      	mov	r1, r3
 8000d90:	4875      	ldr	r0, [pc, #468]	@ (8000f68 <MX_GPIO_Init+0x8e0>)
 8000d92:	f000 fcb7 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_A4_Pin ARDUINO_A5_Pin ARDUINO_A1_Pin ARDUINO_A2_Pin
                           ARDUINO_A3_Pin */
  GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 8000d96:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 8000d9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ARDUINO_A3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d9c:	2303      	movs	r3, #3
 8000d9e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da0:	2300      	movs	r3, #0
 8000da2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000da4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000da8:	4619      	mov	r1, r3
 8000daa:	4870      	ldr	r0, [pc, #448]	@ (8000f6c <MX_GPIO_Init+0x8e4>)
 8000dac:	f000 fcaa 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pin : FMC_SDCKE0_Pin */
  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8000db0:	2308      	movs	r3, #8
 8000db2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db4:	2302      	movs	r3, #2
 8000db6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db8:	2300      	movs	r3, #0
 8000dba:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dbc:	2303      	movs	r3, #3
 8000dbe:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000dc0:	230c      	movs	r3, #12
 8000dc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8000dc4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000dc8:	4619      	mov	r1, r3
 8000dca:	4865      	ldr	r0, [pc, #404]	@ (8000f60 <MX_GPIO_Init+0x8d8>)
 8000dcc:	f000 fc9a 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8000dd0:	2305      	movs	r3, #5
 8000dd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dd4:	2302      	movs	r3, #2
 8000dd6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ddc:	2303      	movs	r3, #3
 8000dde:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000de0:	230a      	movs	r3, #10
 8000de2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000de4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000de8:	4619      	mov	r1, r3
 8000dea:	485d      	ldr	r0, [pc, #372]	@ (8000f60 <MX_GPIO_Init+0x8d8>)
 8000dec:	f000 fc8a 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000df0:	2332      	movs	r3, #50	@ 0x32
 8000df2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df4:	2302      	movs	r3, #2
 8000df6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dfc:	2303      	movs	r3, #3
 8000dfe:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e00:	230b      	movs	r3, #11
 8000e02:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e04:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e08:	4619      	mov	r1, r3
 8000e0a:	4855      	ldr	r0, [pc, #340]	@ (8000f60 <MX_GPIO_Init+0x8d8>)
 8000e0c:	f000 fc7a 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000e10:	2304      	movs	r3, #4
 8000e12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e14:	2302      	movs	r3, #2
 8000e16:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e1c:	2303      	movs	r3, #3
 8000e1e:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000e20:	2309      	movs	r3, #9
 8000e22:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e24:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e28:	4619      	mov	r1, r3
 8000e2a:	4851      	ldr	r0, [pc, #324]	@ (8000f70 <MX_GPIO_Init+0x8e8>)
 8000e2c:	f000 fc6a 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pins : QSPI_D1_Pin QSPI_D3_Pin QSPI_D0_Pin */
  GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8000e30:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8000e34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e36:	2302      	movs	r3, #2
 8000e38:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e3e:	2303      	movs	r3, #3
 8000e40:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000e42:	2309      	movs	r3, #9
 8000e44:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e46:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	4849      	ldr	r0, [pc, #292]	@ (8000f74 <MX_GPIO_Init+0x8ec>)
 8000e4e:	f000 fc59 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RXER_Pin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 8000e52:	2304      	movs	r3, #4
 8000e54:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e56:	2300      	movs	r3, #0
 8000e58:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 8000e5e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e62:	4619      	mov	r1, r3
 8000e64:	4840      	ldr	r0, [pc, #256]	@ (8000f68 <MX_GPIO_Init+0x8e0>)
 8000e66:	f000 fc4d 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_CRS_DV_Pin;
 8000e6a:	2382      	movs	r3, #130	@ 0x82
 8000e6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e6e:	2302      	movs	r3, #2
 8000e70:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e72:	2300      	movs	r3, #0
 8000e74:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e76:	2303      	movs	r3, #3
 8000e78:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e7a:	230b      	movs	r3, #11
 8000e7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e7e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e82:	4619      	mov	r1, r3
 8000e84:	4835      	ldr	r0, [pc, #212]	@ (8000f5c <MX_GPIO_Init+0x8d4>)
 8000e86:	f000 fc3d 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_HSYNC_Pin PA6 */
  GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 8000e8a:	2350      	movs	r3, #80	@ 0x50
 8000e8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e8e:	2302      	movs	r3, #2
 8000e90:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e92:	2300      	movs	r3, #0
 8000e94:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e96:	2300      	movs	r3, #0
 8000e98:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000e9a:	230d      	movs	r3, #13
 8000e9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e9e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ea2:	4619      	mov	r1, r3
 8000ea4:	482d      	ldr	r0, [pc, #180]	@ (8000f5c <MX_GPIO_Init+0x8d4>)
 8000ea6:	f000 fc2d 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_SCL_Pin LCD_SDA_Pin */
  GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8000eaa:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000eae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000eb0:	2312      	movs	r3, #18
 8000eb2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eb8:	2303      	movs	r3, #3
 8000eba:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000ebc:	2304      	movs	r3, #4
 8000ebe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000ec0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	4827      	ldr	r0, [pc, #156]	@ (8000f64 <MX_GPIO_Init+0x8dc>)
 8000ec8:	f000 fc1c 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000ecc:	230c      	movs	r3, #12
 8000ece:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ed0:	2302      	movs	r3, #2
 8000ed2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ed8:	2303      	movs	r3, #3
 8000eda:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000edc:	2307      	movs	r3, #7
 8000ede:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ee0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	481d      	ldr	r0, [pc, #116]	@ (8000f5c <MX_GPIO_Init+0x8d4>)
 8000ee8:	f000 fc0c 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_CLK_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin;
 8000eec:	2320      	movs	r3, #32
 8000eee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ef0:	2302      	movs	r3, #2
 8000ef2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ef8:	2303      	movs	r3, #3
 8000efa:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000efc:	230a      	movs	r3, #10
 8000efe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ULPI_CLK_GPIO_Port, &GPIO_InitStruct);
 8000f00:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000f04:	4619      	mov	r1, r3
 8000f06:	4815      	ldr	r0, [pc, #84]	@ (8000f5c <MX_GPIO_Init+0x8d4>)
 8000f08:	f000 fbfc 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_D6_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 8000f0c:	2340      	movs	r3, #64	@ 0x40
 8000f0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f10:	2302      	movs	r3, #2
 8000f12:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f14:	2300      	movs	r3, #0
 8000f16:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8000f1c:	2309      	movs	r3, #9
 8000f1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 8000f20:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000f24:	4619      	mov	r1, r3
 8000f26:	480f      	ldr	r0, [pc, #60]	@ (8000f64 <MX_GPIO_Init+0x8dc>)
 8000f28:	f000 fbec 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_MISO_D12_Pin ARDUINO_MOSI_PWM_D11_Pin */
  GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8000f2c:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000f30:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f32:	2302      	movs	r3, #2
 8000f34:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f36:	2300      	movs	r3, #0
 8000f38:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f3e:	2305      	movs	r3, #5
 8000f40:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f42:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000f46:	4619      	mov	r1, r3
 8000f48:	4809      	ldr	r0, [pc, #36]	@ (8000f70 <MX_GPIO_Init+0x8e8>)
 8000f4a:	f000 fbdb 	bl	8001704 <HAL_GPIO_Init>

}
 8000f4e:	bf00      	nop
 8000f50:	3740      	adds	r7, #64	@ 0x40
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	40022000 	.word	0x40022000
 8000f5c:	40020000 	.word	0x40020000
 8000f60:	40020800 	.word	0x40020800
 8000f64:	40021c00 	.word	0x40021c00
 8000f68:	40021800 	.word	0x40021800
 8000f6c:	40021400 	.word	0x40021400
 8000f70:	40020400 	.word	0x40020400
 8000f74:	40020c00 	.word	0x40020c00

08000f78 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int chr)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 HAL_UART_Transmit(&huart1, (uint8_t*)&chr, 1, HAL_MAX_DELAY);
 8000f80:	1d39      	adds	r1, r7, #4
 8000f82:	f04f 33ff 	mov.w	r3, #4294967295
 8000f86:	2201      	movs	r2, #1
 8000f88:	4803      	ldr	r0, [pc, #12]	@ (8000f98 <__io_putchar+0x20>)
 8000f8a:	f001 feb3 	bl	8002cf4 <HAL_UART_Transmit>
 return chr;
 8000f8e:	687b      	ldr	r3, [r7, #4]
}
 8000f90:	4618      	mov	r0, r3
 8000f92:	3708      	adds	r7, #8
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	200002e8 	.word	0x200002e8

08000f9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fa0:	f000 fa6d 	bl	800147e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fa4:	f000 f816 	bl	8000fd4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fa8:	f7ff fb6e 	bl	8000688 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000fac:	f000 f98c 	bl	80012c8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("\r\n==== Noyau temps reel ====\r\n");
 8000fb0:	4806      	ldr	r0, [pc, #24]	@ (8000fcc <main+0x30>)
 8000fb2:	f005 f88b 	bl	80060cc <puts>
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_1, GPIO_PIN_RESET); // LED éteinte au début
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	2102      	movs	r1, #2
 8000fba:	4805      	ldr	r0, [pc, #20]	@ (8000fd0 <main+0x34>)
 8000fbc:	f000 fd4e 	bl	8001a5c <HAL_GPIO_WritePin>

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000fc0:	f7ff fab8 	bl	8000534 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000fc4:	f002 fb78 	bl	80036b8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000fc8:	bf00      	nop
 8000fca:	e7fd      	b.n	8000fc8 <main+0x2c>
 8000fcc:	0800695c 	.word	0x0800695c
 8000fd0:	40022000 	.word	0x40022000

08000fd4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b094      	sub	sp, #80	@ 0x50
 8000fd8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fda:	f107 0320 	add.w	r3, r7, #32
 8000fde:	2230      	movs	r2, #48	@ 0x30
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f005 f952 	bl	800628c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fe8:	f107 030c 	add.w	r3, r7, #12
 8000fec:	2200      	movs	r2, #0
 8000fee:	601a      	str	r2, [r3, #0]
 8000ff0:	605a      	str	r2, [r3, #4]
 8000ff2:	609a      	str	r2, [r3, #8]
 8000ff4:	60da      	str	r2, [r3, #12]
 8000ff6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ff8:	4b2b      	ldr	r3, [pc, #172]	@ (80010a8 <SystemClock_Config+0xd4>)
 8000ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ffc:	4a2a      	ldr	r2, [pc, #168]	@ (80010a8 <SystemClock_Config+0xd4>)
 8000ffe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001002:	6413      	str	r3, [r2, #64]	@ 0x40
 8001004:	4b28      	ldr	r3, [pc, #160]	@ (80010a8 <SystemClock_Config+0xd4>)
 8001006:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001008:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800100c:	60bb      	str	r3, [r7, #8]
 800100e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001010:	4b26      	ldr	r3, [pc, #152]	@ (80010ac <SystemClock_Config+0xd8>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	4a25      	ldr	r2, [pc, #148]	@ (80010ac <SystemClock_Config+0xd8>)
 8001016:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800101a:	6013      	str	r3, [r2, #0]
 800101c:	4b23      	ldr	r3, [pc, #140]	@ (80010ac <SystemClock_Config+0xd8>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001024:	607b      	str	r3, [r7, #4]
 8001026:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001028:	2301      	movs	r3, #1
 800102a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800102c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001030:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001032:	2302      	movs	r3, #2
 8001034:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001036:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800103a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 800103c:	2319      	movs	r3, #25
 800103e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 432;
 8001040:	f44f 73d8 	mov.w	r3, #432	@ 0x1b0
 8001044:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001046:	2302      	movs	r3, #2
 8001048:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800104a:	2302      	movs	r3, #2
 800104c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800104e:	f107 0320 	add.w	r3, r7, #32
 8001052:	4618      	mov	r0, r3
 8001054:	f000 fd86 	bl	8001b64 <HAL_RCC_OscConfig>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800105e:	f000 f827 	bl	80010b0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001062:	f000 fd2f 	bl	8001ac4 <HAL_PWREx_EnableOverDrive>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800106c:	f000 f820 	bl	80010b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001070:	230f      	movs	r3, #15
 8001072:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001074:	2302      	movs	r3, #2
 8001076:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001078:	2300      	movs	r3, #0
 800107a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800107c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001080:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001082:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001086:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001088:	f107 030c 	add.w	r3, r7, #12
 800108c:	2107      	movs	r1, #7
 800108e:	4618      	mov	r0, r3
 8001090:	f001 f80c 	bl	80020ac <HAL_RCC_ClockConfig>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800109a:	f000 f809 	bl	80010b0 <Error_Handler>
  }
}
 800109e:	bf00      	nop
 80010a0:	3750      	adds	r7, #80	@ 0x50
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	40023800 	.word	0x40023800
 80010ac:	40007000 	.word	0x40007000

080010b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010b4:	b672      	cpsid	i
}
 80010b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010b8:	bf00      	nop
 80010ba:	e7fd      	b.n	80010b8 <Error_Handler+0x8>

080010bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80010c2:	4b11      	ldr	r3, [pc, #68]	@ (8001108 <HAL_MspInit+0x4c>)
 80010c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010c6:	4a10      	ldr	r2, [pc, #64]	@ (8001108 <HAL_MspInit+0x4c>)
 80010c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80010ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001108 <HAL_MspInit+0x4c>)
 80010d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010d6:	607b      	str	r3, [r7, #4]
 80010d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010da:	4b0b      	ldr	r3, [pc, #44]	@ (8001108 <HAL_MspInit+0x4c>)
 80010dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010de:	4a0a      	ldr	r2, [pc, #40]	@ (8001108 <HAL_MspInit+0x4c>)
 80010e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80010e6:	4b08      	ldr	r3, [pc, #32]	@ (8001108 <HAL_MspInit+0x4c>)
 80010e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010ee:	603b      	str	r3, [r7, #0]
 80010f0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80010f2:	2200      	movs	r2, #0
 80010f4:	210f      	movs	r1, #15
 80010f6:	f06f 0001 	mvn.w	r0, #1
 80010fa:	f000 fada 	bl	80016b2 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010fe:	bf00      	nop
 8001100:	3708      	adds	r7, #8
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	40023800 	.word	0x40023800

0800110c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800110c:	b480      	push	{r7}
 800110e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001110:	bf00      	nop
 8001112:	e7fd      	b.n	8001110 <NMI_Handler+0x4>

08001114 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001114:	b480      	push	{r7}
 8001116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001118:	bf00      	nop
 800111a:	e7fd      	b.n	8001118 <HardFault_Handler+0x4>

0800111c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001120:	bf00      	nop
 8001122:	e7fd      	b.n	8001120 <MemManage_Handler+0x4>

08001124 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001128:	bf00      	nop
 800112a:	e7fd      	b.n	8001128 <BusFault_Handler+0x4>

0800112c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001130:	bf00      	nop
 8001132:	e7fd      	b.n	8001130 <UsageFault_Handler+0x4>

08001134 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001138:	bf00      	nop
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr

08001142 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001142:	b580      	push	{r7, lr}
 8001144:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001146:	f000 f9d7 	bl	80014f8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800114a:	f004 f83d 	bl	80051c8 <xTaskGetSchedulerState>
 800114e:	4603      	mov	r3, r0
 8001150:	2b01      	cmp	r3, #1
 8001152:	d001      	beq.n	8001158 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001154:	f004 fc20 	bl	8005998 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001158:	bf00      	nop
 800115a:	bd80      	pop	{r7, pc}

0800115c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b086      	sub	sp, #24
 8001160:	af00      	add	r7, sp, #0
 8001162:	60f8      	str	r0, [r7, #12]
 8001164:	60b9      	str	r1, [r7, #8]
 8001166:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001168:	2300      	movs	r3, #0
 800116a:	617b      	str	r3, [r7, #20]
 800116c:	e00a      	b.n	8001184 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800116e:	f3af 8000 	nop.w
 8001172:	4601      	mov	r1, r0
 8001174:	68bb      	ldr	r3, [r7, #8]
 8001176:	1c5a      	adds	r2, r3, #1
 8001178:	60ba      	str	r2, [r7, #8]
 800117a:	b2ca      	uxtb	r2, r1
 800117c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	3301      	adds	r3, #1
 8001182:	617b      	str	r3, [r7, #20]
 8001184:	697a      	ldr	r2, [r7, #20]
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	429a      	cmp	r2, r3
 800118a:	dbf0      	blt.n	800116e <_read+0x12>
  }

  return len;
 800118c:	687b      	ldr	r3, [r7, #4]
}
 800118e:	4618      	mov	r0, r3
 8001190:	3718      	adds	r7, #24
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}

08001196 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001196:	b580      	push	{r7, lr}
 8001198:	b086      	sub	sp, #24
 800119a:	af00      	add	r7, sp, #0
 800119c:	60f8      	str	r0, [r7, #12]
 800119e:	60b9      	str	r1, [r7, #8]
 80011a0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011a2:	2300      	movs	r3, #0
 80011a4:	617b      	str	r3, [r7, #20]
 80011a6:	e009      	b.n	80011bc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80011a8:	68bb      	ldr	r3, [r7, #8]
 80011aa:	1c5a      	adds	r2, r3, #1
 80011ac:	60ba      	str	r2, [r7, #8]
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7ff fee1 	bl	8000f78 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011b6:	697b      	ldr	r3, [r7, #20]
 80011b8:	3301      	adds	r3, #1
 80011ba:	617b      	str	r3, [r7, #20]
 80011bc:	697a      	ldr	r2, [r7, #20]
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	429a      	cmp	r2, r3
 80011c2:	dbf1      	blt.n	80011a8 <_write+0x12>
  }
  return len;
 80011c4:	687b      	ldr	r3, [r7, #4]
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	3718      	adds	r7, #24
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}

080011ce <_close>:

int _close(int file)
{
 80011ce:	b480      	push	{r7}
 80011d0:	b083      	sub	sp, #12
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80011d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011da:	4618      	mov	r0, r3
 80011dc:	370c      	adds	r7, #12
 80011de:	46bd      	mov	sp, r7
 80011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e4:	4770      	bx	lr

080011e6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80011e6:	b480      	push	{r7}
 80011e8:	b083      	sub	sp, #12
 80011ea:	af00      	add	r7, sp, #0
 80011ec:	6078      	str	r0, [r7, #4]
 80011ee:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80011f6:	605a      	str	r2, [r3, #4]
  return 0;
 80011f8:	2300      	movs	r3, #0
}
 80011fa:	4618      	mov	r0, r3
 80011fc:	370c      	adds	r7, #12
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr

08001206 <_isatty>:

int _isatty(int file)
{
 8001206:	b480      	push	{r7}
 8001208:	b083      	sub	sp, #12
 800120a:	af00      	add	r7, sp, #0
 800120c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800120e:	2301      	movs	r3, #1
}
 8001210:	4618      	mov	r0, r3
 8001212:	370c      	adds	r7, #12
 8001214:	46bd      	mov	sp, r7
 8001216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121a:	4770      	bx	lr

0800121c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800121c:	b480      	push	{r7}
 800121e:	b085      	sub	sp, #20
 8001220:	af00      	add	r7, sp, #0
 8001222:	60f8      	str	r0, [r7, #12]
 8001224:	60b9      	str	r1, [r7, #8]
 8001226:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001228:	2300      	movs	r3, #0
}
 800122a:	4618      	mov	r0, r3
 800122c:	3714      	adds	r7, #20
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr
	...

08001238 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b086      	sub	sp, #24
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001240:	4a14      	ldr	r2, [pc, #80]	@ (8001294 <_sbrk+0x5c>)
 8001242:	4b15      	ldr	r3, [pc, #84]	@ (8001298 <_sbrk+0x60>)
 8001244:	1ad3      	subs	r3, r2, r3
 8001246:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001248:	697b      	ldr	r3, [r7, #20]
 800124a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800124c:	4b13      	ldr	r3, [pc, #76]	@ (800129c <_sbrk+0x64>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d102      	bne.n	800125a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001254:	4b11      	ldr	r3, [pc, #68]	@ (800129c <_sbrk+0x64>)
 8001256:	4a12      	ldr	r2, [pc, #72]	@ (80012a0 <_sbrk+0x68>)
 8001258:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800125a:	4b10      	ldr	r3, [pc, #64]	@ (800129c <_sbrk+0x64>)
 800125c:	681a      	ldr	r2, [r3, #0]
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	4413      	add	r3, r2
 8001262:	693a      	ldr	r2, [r7, #16]
 8001264:	429a      	cmp	r2, r3
 8001266:	d207      	bcs.n	8001278 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001268:	f005 f85e 	bl	8006328 <__errno>
 800126c:	4603      	mov	r3, r0
 800126e:	220c      	movs	r2, #12
 8001270:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001272:	f04f 33ff 	mov.w	r3, #4294967295
 8001276:	e009      	b.n	800128c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001278:	4b08      	ldr	r3, [pc, #32]	@ (800129c <_sbrk+0x64>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800127e:	4b07      	ldr	r3, [pc, #28]	@ (800129c <_sbrk+0x64>)
 8001280:	681a      	ldr	r2, [r3, #0]
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	4413      	add	r3, r2
 8001286:	4a05      	ldr	r2, [pc, #20]	@ (800129c <_sbrk+0x64>)
 8001288:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800128a:	68fb      	ldr	r3, [r7, #12]
}
 800128c:	4618      	mov	r0, r3
 800128e:	3718      	adds	r7, #24
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	20050000 	.word	0x20050000
 8001298:	00000400 	.word	0x00000400
 800129c:	200002e4 	.word	0x200002e4
 80012a0:	20004210 	.word	0x20004210

080012a4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012a8:	4b06      	ldr	r3, [pc, #24]	@ (80012c4 <SystemInit+0x20>)
 80012aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012ae:	4a05      	ldr	r2, [pc, #20]	@ (80012c4 <SystemInit+0x20>)
 80012b0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012b4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012b8:	bf00      	nop
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr
 80012c2:	bf00      	nop
 80012c4:	e000ed00 	.word	0xe000ed00

080012c8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80012cc:	4b14      	ldr	r3, [pc, #80]	@ (8001320 <MX_USART1_UART_Init+0x58>)
 80012ce:	4a15      	ldr	r2, [pc, #84]	@ (8001324 <MX_USART1_UART_Init+0x5c>)
 80012d0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80012d2:	4b13      	ldr	r3, [pc, #76]	@ (8001320 <MX_USART1_UART_Init+0x58>)
 80012d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012d8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80012da:	4b11      	ldr	r3, [pc, #68]	@ (8001320 <MX_USART1_UART_Init+0x58>)
 80012dc:	2200      	movs	r2, #0
 80012de:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80012e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001320 <MX_USART1_UART_Init+0x58>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80012e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001320 <MX_USART1_UART_Init+0x58>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80012ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001320 <MX_USART1_UART_Init+0x58>)
 80012ee:	220c      	movs	r2, #12
 80012f0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001320 <MX_USART1_UART_Init+0x58>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80012f8:	4b09      	ldr	r3, [pc, #36]	@ (8001320 <MX_USART1_UART_Init+0x58>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012fe:	4b08      	ldr	r3, [pc, #32]	@ (8001320 <MX_USART1_UART_Init+0x58>)
 8001300:	2200      	movs	r2, #0
 8001302:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001304:	4b06      	ldr	r3, [pc, #24]	@ (8001320 <MX_USART1_UART_Init+0x58>)
 8001306:	2200      	movs	r2, #0
 8001308:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800130a:	4805      	ldr	r0, [pc, #20]	@ (8001320 <MX_USART1_UART_Init+0x58>)
 800130c:	f001 fca4 	bl	8002c58 <HAL_UART_Init>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001316:	f7ff fecb 	bl	80010b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800131a:	bf00      	nop
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	200002e8 	.word	0x200002e8
 8001324:	40011000 	.word	0x40011000

08001328 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b0ac      	sub	sp, #176	@ 0xb0
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001330:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]
 8001338:	605a      	str	r2, [r3, #4]
 800133a:	609a      	str	r2, [r3, #8]
 800133c:	60da      	str	r2, [r3, #12]
 800133e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001340:	f107 0318 	add.w	r3, r7, #24
 8001344:	2284      	movs	r2, #132	@ 0x84
 8001346:	2100      	movs	r1, #0
 8001348:	4618      	mov	r0, r3
 800134a:	f004 ff9f 	bl	800628c <memset>
  if(uartHandle->Instance==USART1)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4a32      	ldr	r2, [pc, #200]	@ (800141c <HAL_UART_MspInit+0xf4>)
 8001354:	4293      	cmp	r3, r2
 8001356:	d15c      	bne.n	8001412 <HAL_UART_MspInit+0xea>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001358:	2340      	movs	r3, #64	@ 0x40
 800135a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800135c:	2300      	movs	r3, #0
 800135e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001360:	f107 0318 	add.w	r3, r7, #24
 8001364:	4618      	mov	r0, r3
 8001366:	f001 f887 	bl	8002478 <HAL_RCCEx_PeriphCLKConfig>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001370:	f7ff fe9e 	bl	80010b0 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001374:	4b2a      	ldr	r3, [pc, #168]	@ (8001420 <HAL_UART_MspInit+0xf8>)
 8001376:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001378:	4a29      	ldr	r2, [pc, #164]	@ (8001420 <HAL_UART_MspInit+0xf8>)
 800137a:	f043 0310 	orr.w	r3, r3, #16
 800137e:	6453      	str	r3, [r2, #68]	@ 0x44
 8001380:	4b27      	ldr	r3, [pc, #156]	@ (8001420 <HAL_UART_MspInit+0xf8>)
 8001382:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001384:	f003 0310 	and.w	r3, r3, #16
 8001388:	617b      	str	r3, [r7, #20]
 800138a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800138c:	4b24      	ldr	r3, [pc, #144]	@ (8001420 <HAL_UART_MspInit+0xf8>)
 800138e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001390:	4a23      	ldr	r2, [pc, #140]	@ (8001420 <HAL_UART_MspInit+0xf8>)
 8001392:	f043 0302 	orr.w	r3, r3, #2
 8001396:	6313      	str	r3, [r2, #48]	@ 0x30
 8001398:	4b21      	ldr	r3, [pc, #132]	@ (8001420 <HAL_UART_MspInit+0xf8>)
 800139a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800139c:	f003 0302 	and.w	r3, r3, #2
 80013a0:	613b      	str	r3, [r7, #16]
 80013a2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013a4:	4b1e      	ldr	r3, [pc, #120]	@ (8001420 <HAL_UART_MspInit+0xf8>)
 80013a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013a8:	4a1d      	ldr	r2, [pc, #116]	@ (8001420 <HAL_UART_MspInit+0xf8>)
 80013aa:	f043 0301 	orr.w	r3, r3, #1
 80013ae:	6313      	str	r3, [r2, #48]	@ 0x30
 80013b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001420 <HAL_UART_MspInit+0xf8>)
 80013b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013b4:	f003 0301 	and.w	r3, r3, #1
 80013b8:	60fb      	str	r3, [r7, #12]
 80013ba:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80013bc:	2380      	movs	r3, #128	@ 0x80
 80013be:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013c2:	2302      	movs	r3, #2
 80013c4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c8:	2300      	movs	r3, #0
 80013ca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013ce:	2303      	movs	r3, #3
 80013d0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80013d4:	2307      	movs	r3, #7
 80013d6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013da:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80013de:	4619      	mov	r1, r3
 80013e0:	4810      	ldr	r0, [pc, #64]	@ (8001424 <HAL_UART_MspInit+0xfc>)
 80013e2:	f000 f98f 	bl	8001704 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80013e6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80013ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ee:	2302      	movs	r3, #2
 80013f0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f4:	2300      	movs	r3, #0
 80013f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013fa:	2303      	movs	r3, #3
 80013fc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001400:	2307      	movs	r3, #7
 8001402:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001406:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800140a:	4619      	mov	r1, r3
 800140c:	4806      	ldr	r0, [pc, #24]	@ (8001428 <HAL_UART_MspInit+0x100>)
 800140e:	f000 f979 	bl	8001704 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001412:	bf00      	nop
 8001414:	37b0      	adds	r7, #176	@ 0xb0
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	40011000 	.word	0x40011000
 8001420:	40023800 	.word	0x40023800
 8001424:	40020400 	.word	0x40020400
 8001428:	40020000 	.word	0x40020000

0800142c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800142c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001464 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001430:	f7ff ff38 	bl	80012a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001434:	480c      	ldr	r0, [pc, #48]	@ (8001468 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001436:	490d      	ldr	r1, [pc, #52]	@ (800146c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001438:	4a0d      	ldr	r2, [pc, #52]	@ (8001470 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800143a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800143c:	e002      	b.n	8001444 <LoopCopyDataInit>

0800143e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800143e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001440:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001442:	3304      	adds	r3, #4

08001444 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001444:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001446:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001448:	d3f9      	bcc.n	800143e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800144a:	4a0a      	ldr	r2, [pc, #40]	@ (8001474 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800144c:	4c0a      	ldr	r4, [pc, #40]	@ (8001478 <LoopFillZerobss+0x22>)
  movs r3, #0
 800144e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001450:	e001      	b.n	8001456 <LoopFillZerobss>

08001452 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001452:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001454:	3204      	adds	r2, #4

08001456 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001456:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001458:	d3fb      	bcc.n	8001452 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800145a:	f004 ff6b 	bl	8006334 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800145e:	f7ff fd9d 	bl	8000f9c <main>
  bx  lr    
 8001462:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001464:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001468:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800146c:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001470:	080069ac 	.word	0x080069ac
  ldr r2, =_sbss
 8001474:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001478:	2000420c 	.word	0x2000420c

0800147c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800147c:	e7fe      	b.n	800147c <ADC_IRQHandler>

0800147e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800147e:	b580      	push	{r7, lr}
 8001480:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001482:	2003      	movs	r0, #3
 8001484:	f000 f90a 	bl	800169c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001488:	200f      	movs	r0, #15
 800148a:	f000 f805 	bl	8001498 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800148e:	f7ff fe15 	bl	80010bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001492:	2300      	movs	r3, #0
}
 8001494:	4618      	mov	r0, r3
 8001496:	bd80      	pop	{r7, pc}

08001498 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014a0:	4b12      	ldr	r3, [pc, #72]	@ (80014ec <HAL_InitTick+0x54>)
 80014a2:	681a      	ldr	r2, [r3, #0]
 80014a4:	4b12      	ldr	r3, [pc, #72]	@ (80014f0 <HAL_InitTick+0x58>)
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	4619      	mov	r1, r3
 80014aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80014b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80014b6:	4618      	mov	r0, r3
 80014b8:	f000 f917 	bl	80016ea <HAL_SYSTICK_Config>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d001      	beq.n	80014c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014c2:	2301      	movs	r3, #1
 80014c4:	e00e      	b.n	80014e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	2b0f      	cmp	r3, #15
 80014ca:	d80a      	bhi.n	80014e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014cc:	2200      	movs	r2, #0
 80014ce:	6879      	ldr	r1, [r7, #4]
 80014d0:	f04f 30ff 	mov.w	r0, #4294967295
 80014d4:	f000 f8ed 	bl	80016b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014d8:	4a06      	ldr	r2, [pc, #24]	@ (80014f4 <HAL_InitTick+0x5c>)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014de:	2300      	movs	r3, #0
 80014e0:	e000      	b.n	80014e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014e2:	2301      	movs	r3, #1
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	3708      	adds	r7, #8
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	20000000 	.word	0x20000000
 80014f0:	20000008 	.word	0x20000008
 80014f4:	20000004 	.word	0x20000004

080014f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014fc:	4b06      	ldr	r3, [pc, #24]	@ (8001518 <HAL_IncTick+0x20>)
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	461a      	mov	r2, r3
 8001502:	4b06      	ldr	r3, [pc, #24]	@ (800151c <HAL_IncTick+0x24>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4413      	add	r3, r2
 8001508:	4a04      	ldr	r2, [pc, #16]	@ (800151c <HAL_IncTick+0x24>)
 800150a:	6013      	str	r3, [r2, #0]
}
 800150c:	bf00      	nop
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr
 8001516:	bf00      	nop
 8001518:	20000008 	.word	0x20000008
 800151c:	20000370 	.word	0x20000370

08001520 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  return uwTick;
 8001524:	4b03      	ldr	r3, [pc, #12]	@ (8001534 <HAL_GetTick+0x14>)
 8001526:	681b      	ldr	r3, [r3, #0]
}
 8001528:	4618      	mov	r0, r3
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	20000370 	.word	0x20000370

08001538 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001538:	b480      	push	{r7}
 800153a:	b085      	sub	sp, #20
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	f003 0307 	and.w	r3, r3, #7
 8001546:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001548:	4b0b      	ldr	r3, [pc, #44]	@ (8001578 <__NVIC_SetPriorityGrouping+0x40>)
 800154a:	68db      	ldr	r3, [r3, #12]
 800154c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800154e:	68ba      	ldr	r2, [r7, #8]
 8001550:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001554:	4013      	ands	r3, r2
 8001556:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800155c:	68bb      	ldr	r3, [r7, #8]
 800155e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001560:	4b06      	ldr	r3, [pc, #24]	@ (800157c <__NVIC_SetPriorityGrouping+0x44>)
 8001562:	4313      	orrs	r3, r2
 8001564:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001566:	4a04      	ldr	r2, [pc, #16]	@ (8001578 <__NVIC_SetPriorityGrouping+0x40>)
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	60d3      	str	r3, [r2, #12]
}
 800156c:	bf00      	nop
 800156e:	3714      	adds	r7, #20
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr
 8001578:	e000ed00 	.word	0xe000ed00
 800157c:	05fa0000 	.word	0x05fa0000

08001580 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001584:	4b04      	ldr	r3, [pc, #16]	@ (8001598 <__NVIC_GetPriorityGrouping+0x18>)
 8001586:	68db      	ldr	r3, [r3, #12]
 8001588:	0a1b      	lsrs	r3, r3, #8
 800158a:	f003 0307 	and.w	r3, r3, #7
}
 800158e:	4618      	mov	r0, r3
 8001590:	46bd      	mov	sp, r7
 8001592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001596:	4770      	bx	lr
 8001598:	e000ed00 	.word	0xe000ed00

0800159c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	4603      	mov	r3, r0
 80015a4:	6039      	str	r1, [r7, #0]
 80015a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	db0a      	blt.n	80015c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	b2da      	uxtb	r2, r3
 80015b4:	490c      	ldr	r1, [pc, #48]	@ (80015e8 <__NVIC_SetPriority+0x4c>)
 80015b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ba:	0112      	lsls	r2, r2, #4
 80015bc:	b2d2      	uxtb	r2, r2
 80015be:	440b      	add	r3, r1
 80015c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015c4:	e00a      	b.n	80015dc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	b2da      	uxtb	r2, r3
 80015ca:	4908      	ldr	r1, [pc, #32]	@ (80015ec <__NVIC_SetPriority+0x50>)
 80015cc:	79fb      	ldrb	r3, [r7, #7]
 80015ce:	f003 030f 	and.w	r3, r3, #15
 80015d2:	3b04      	subs	r3, #4
 80015d4:	0112      	lsls	r2, r2, #4
 80015d6:	b2d2      	uxtb	r2, r2
 80015d8:	440b      	add	r3, r1
 80015da:	761a      	strb	r2, [r3, #24]
}
 80015dc:	bf00      	nop
 80015de:	370c      	adds	r7, #12
 80015e0:	46bd      	mov	sp, r7
 80015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e6:	4770      	bx	lr
 80015e8:	e000e100 	.word	0xe000e100
 80015ec:	e000ed00 	.word	0xe000ed00

080015f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b089      	sub	sp, #36	@ 0x24
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	60f8      	str	r0, [r7, #12]
 80015f8:	60b9      	str	r1, [r7, #8]
 80015fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	f003 0307 	and.w	r3, r3, #7
 8001602:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001604:	69fb      	ldr	r3, [r7, #28]
 8001606:	f1c3 0307 	rsb	r3, r3, #7
 800160a:	2b04      	cmp	r3, #4
 800160c:	bf28      	it	cs
 800160e:	2304      	movcs	r3, #4
 8001610:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001612:	69fb      	ldr	r3, [r7, #28]
 8001614:	3304      	adds	r3, #4
 8001616:	2b06      	cmp	r3, #6
 8001618:	d902      	bls.n	8001620 <NVIC_EncodePriority+0x30>
 800161a:	69fb      	ldr	r3, [r7, #28]
 800161c:	3b03      	subs	r3, #3
 800161e:	e000      	b.n	8001622 <NVIC_EncodePriority+0x32>
 8001620:	2300      	movs	r3, #0
 8001622:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001624:	f04f 32ff 	mov.w	r2, #4294967295
 8001628:	69bb      	ldr	r3, [r7, #24]
 800162a:	fa02 f303 	lsl.w	r3, r2, r3
 800162e:	43da      	mvns	r2, r3
 8001630:	68bb      	ldr	r3, [r7, #8]
 8001632:	401a      	ands	r2, r3
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001638:	f04f 31ff 	mov.w	r1, #4294967295
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	fa01 f303 	lsl.w	r3, r1, r3
 8001642:	43d9      	mvns	r1, r3
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001648:	4313      	orrs	r3, r2
         );
}
 800164a:	4618      	mov	r0, r3
 800164c:	3724      	adds	r7, #36	@ 0x24
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr
	...

08001658 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	3b01      	subs	r3, #1
 8001664:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001668:	d301      	bcc.n	800166e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800166a:	2301      	movs	r3, #1
 800166c:	e00f      	b.n	800168e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800166e:	4a0a      	ldr	r2, [pc, #40]	@ (8001698 <SysTick_Config+0x40>)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	3b01      	subs	r3, #1
 8001674:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001676:	210f      	movs	r1, #15
 8001678:	f04f 30ff 	mov.w	r0, #4294967295
 800167c:	f7ff ff8e 	bl	800159c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001680:	4b05      	ldr	r3, [pc, #20]	@ (8001698 <SysTick_Config+0x40>)
 8001682:	2200      	movs	r2, #0
 8001684:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001686:	4b04      	ldr	r3, [pc, #16]	@ (8001698 <SysTick_Config+0x40>)
 8001688:	2207      	movs	r2, #7
 800168a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800168c:	2300      	movs	r3, #0
}
 800168e:	4618      	mov	r0, r3
 8001690:	3708      	adds	r7, #8
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	e000e010 	.word	0xe000e010

0800169c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b082      	sub	sp, #8
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016a4:	6878      	ldr	r0, [r7, #4]
 80016a6:	f7ff ff47 	bl	8001538 <__NVIC_SetPriorityGrouping>
}
 80016aa:	bf00      	nop
 80016ac:	3708      	adds	r7, #8
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}

080016b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016b2:	b580      	push	{r7, lr}
 80016b4:	b086      	sub	sp, #24
 80016b6:	af00      	add	r7, sp, #0
 80016b8:	4603      	mov	r3, r0
 80016ba:	60b9      	str	r1, [r7, #8]
 80016bc:	607a      	str	r2, [r7, #4]
 80016be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80016c0:	2300      	movs	r3, #0
 80016c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016c4:	f7ff ff5c 	bl	8001580 <__NVIC_GetPriorityGrouping>
 80016c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016ca:	687a      	ldr	r2, [r7, #4]
 80016cc:	68b9      	ldr	r1, [r7, #8]
 80016ce:	6978      	ldr	r0, [r7, #20]
 80016d0:	f7ff ff8e 	bl	80015f0 <NVIC_EncodePriority>
 80016d4:	4602      	mov	r2, r0
 80016d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016da:	4611      	mov	r1, r2
 80016dc:	4618      	mov	r0, r3
 80016de:	f7ff ff5d 	bl	800159c <__NVIC_SetPriority>
}
 80016e2:	bf00      	nop
 80016e4:	3718      	adds	r7, #24
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}

080016ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016ea:	b580      	push	{r7, lr}
 80016ec:	b082      	sub	sp, #8
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016f2:	6878      	ldr	r0, [r7, #4]
 80016f4:	f7ff ffb0 	bl	8001658 <SysTick_Config>
 80016f8:	4603      	mov	r3, r0
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	3708      	adds	r7, #8
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
	...

08001704 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001704:	b480      	push	{r7}
 8001706:	b089      	sub	sp, #36	@ 0x24
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
 800170c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800170e:	2300      	movs	r3, #0
 8001710:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001712:	2300      	movs	r3, #0
 8001714:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001716:	2300      	movs	r3, #0
 8001718:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800171a:	2300      	movs	r3, #0
 800171c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800171e:	2300      	movs	r3, #0
 8001720:	61fb      	str	r3, [r7, #28]
 8001722:	e175      	b.n	8001a10 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001724:	2201      	movs	r2, #1
 8001726:	69fb      	ldr	r3, [r7, #28]
 8001728:	fa02 f303 	lsl.w	r3, r2, r3
 800172c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	697a      	ldr	r2, [r7, #20]
 8001734:	4013      	ands	r3, r2
 8001736:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001738:	693a      	ldr	r2, [r7, #16]
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	429a      	cmp	r2, r3
 800173e:	f040 8164 	bne.w	8001a0a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	f003 0303 	and.w	r3, r3, #3
 800174a:	2b01      	cmp	r3, #1
 800174c:	d005      	beq.n	800175a <HAL_GPIO_Init+0x56>
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	f003 0303 	and.w	r3, r3, #3
 8001756:	2b02      	cmp	r3, #2
 8001758:	d130      	bne.n	80017bc <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	689b      	ldr	r3, [r3, #8]
 800175e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001760:	69fb      	ldr	r3, [r7, #28]
 8001762:	005b      	lsls	r3, r3, #1
 8001764:	2203      	movs	r2, #3
 8001766:	fa02 f303 	lsl.w	r3, r2, r3
 800176a:	43db      	mvns	r3, r3
 800176c:	69ba      	ldr	r2, [r7, #24]
 800176e:	4013      	ands	r3, r2
 8001770:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	68da      	ldr	r2, [r3, #12]
 8001776:	69fb      	ldr	r3, [r7, #28]
 8001778:	005b      	lsls	r3, r3, #1
 800177a:	fa02 f303 	lsl.w	r3, r2, r3
 800177e:	69ba      	ldr	r2, [r7, #24]
 8001780:	4313      	orrs	r3, r2
 8001782:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	69ba      	ldr	r2, [r7, #24]
 8001788:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001790:	2201      	movs	r2, #1
 8001792:	69fb      	ldr	r3, [r7, #28]
 8001794:	fa02 f303 	lsl.w	r3, r2, r3
 8001798:	43db      	mvns	r3, r3
 800179a:	69ba      	ldr	r2, [r7, #24]
 800179c:	4013      	ands	r3, r2
 800179e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	091b      	lsrs	r3, r3, #4
 80017a6:	f003 0201 	and.w	r2, r3, #1
 80017aa:	69fb      	ldr	r3, [r7, #28]
 80017ac:	fa02 f303 	lsl.w	r3, r2, r3
 80017b0:	69ba      	ldr	r2, [r7, #24]
 80017b2:	4313      	orrs	r3, r2
 80017b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	69ba      	ldr	r2, [r7, #24]
 80017ba:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	f003 0303 	and.w	r3, r3, #3
 80017c4:	2b03      	cmp	r3, #3
 80017c6:	d017      	beq.n	80017f8 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	68db      	ldr	r3, [r3, #12]
 80017cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80017ce:	69fb      	ldr	r3, [r7, #28]
 80017d0:	005b      	lsls	r3, r3, #1
 80017d2:	2203      	movs	r2, #3
 80017d4:	fa02 f303 	lsl.w	r3, r2, r3
 80017d8:	43db      	mvns	r3, r3
 80017da:	69ba      	ldr	r2, [r7, #24]
 80017dc:	4013      	ands	r3, r2
 80017de:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	689a      	ldr	r2, [r3, #8]
 80017e4:	69fb      	ldr	r3, [r7, #28]
 80017e6:	005b      	lsls	r3, r3, #1
 80017e8:	fa02 f303 	lsl.w	r3, r2, r3
 80017ec:	69ba      	ldr	r2, [r7, #24]
 80017ee:	4313      	orrs	r3, r2
 80017f0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	69ba      	ldr	r2, [r7, #24]
 80017f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	f003 0303 	and.w	r3, r3, #3
 8001800:	2b02      	cmp	r3, #2
 8001802:	d123      	bne.n	800184c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001804:	69fb      	ldr	r3, [r7, #28]
 8001806:	08da      	lsrs	r2, r3, #3
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	3208      	adds	r2, #8
 800180c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001810:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001812:	69fb      	ldr	r3, [r7, #28]
 8001814:	f003 0307 	and.w	r3, r3, #7
 8001818:	009b      	lsls	r3, r3, #2
 800181a:	220f      	movs	r2, #15
 800181c:	fa02 f303 	lsl.w	r3, r2, r3
 8001820:	43db      	mvns	r3, r3
 8001822:	69ba      	ldr	r2, [r7, #24]
 8001824:	4013      	ands	r3, r2
 8001826:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	691a      	ldr	r2, [r3, #16]
 800182c:	69fb      	ldr	r3, [r7, #28]
 800182e:	f003 0307 	and.w	r3, r3, #7
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	fa02 f303 	lsl.w	r3, r2, r3
 8001838:	69ba      	ldr	r2, [r7, #24]
 800183a:	4313      	orrs	r3, r2
 800183c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800183e:	69fb      	ldr	r3, [r7, #28]
 8001840:	08da      	lsrs	r2, r3, #3
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	3208      	adds	r2, #8
 8001846:	69b9      	ldr	r1, [r7, #24]
 8001848:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001852:	69fb      	ldr	r3, [r7, #28]
 8001854:	005b      	lsls	r3, r3, #1
 8001856:	2203      	movs	r2, #3
 8001858:	fa02 f303 	lsl.w	r3, r2, r3
 800185c:	43db      	mvns	r3, r3
 800185e:	69ba      	ldr	r2, [r7, #24]
 8001860:	4013      	ands	r3, r2
 8001862:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	f003 0203 	and.w	r2, r3, #3
 800186c:	69fb      	ldr	r3, [r7, #28]
 800186e:	005b      	lsls	r3, r3, #1
 8001870:	fa02 f303 	lsl.w	r3, r2, r3
 8001874:	69ba      	ldr	r2, [r7, #24]
 8001876:	4313      	orrs	r3, r2
 8001878:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	69ba      	ldr	r2, [r7, #24]
 800187e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001888:	2b00      	cmp	r3, #0
 800188a:	f000 80be 	beq.w	8001a0a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800188e:	4b66      	ldr	r3, [pc, #408]	@ (8001a28 <HAL_GPIO_Init+0x324>)
 8001890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001892:	4a65      	ldr	r2, [pc, #404]	@ (8001a28 <HAL_GPIO_Init+0x324>)
 8001894:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001898:	6453      	str	r3, [r2, #68]	@ 0x44
 800189a:	4b63      	ldr	r3, [pc, #396]	@ (8001a28 <HAL_GPIO_Init+0x324>)
 800189c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800189e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018a2:	60fb      	str	r3, [r7, #12]
 80018a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80018a6:	4a61      	ldr	r2, [pc, #388]	@ (8001a2c <HAL_GPIO_Init+0x328>)
 80018a8:	69fb      	ldr	r3, [r7, #28]
 80018aa:	089b      	lsrs	r3, r3, #2
 80018ac:	3302      	adds	r3, #2
 80018ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80018b4:	69fb      	ldr	r3, [r7, #28]
 80018b6:	f003 0303 	and.w	r3, r3, #3
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	220f      	movs	r2, #15
 80018be:	fa02 f303 	lsl.w	r3, r2, r3
 80018c2:	43db      	mvns	r3, r3
 80018c4:	69ba      	ldr	r2, [r7, #24]
 80018c6:	4013      	ands	r3, r2
 80018c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	4a58      	ldr	r2, [pc, #352]	@ (8001a30 <HAL_GPIO_Init+0x32c>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d037      	beq.n	8001942 <HAL_GPIO_Init+0x23e>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	4a57      	ldr	r2, [pc, #348]	@ (8001a34 <HAL_GPIO_Init+0x330>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d031      	beq.n	800193e <HAL_GPIO_Init+0x23a>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	4a56      	ldr	r2, [pc, #344]	@ (8001a38 <HAL_GPIO_Init+0x334>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d02b      	beq.n	800193a <HAL_GPIO_Init+0x236>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	4a55      	ldr	r2, [pc, #340]	@ (8001a3c <HAL_GPIO_Init+0x338>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d025      	beq.n	8001936 <HAL_GPIO_Init+0x232>
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	4a54      	ldr	r2, [pc, #336]	@ (8001a40 <HAL_GPIO_Init+0x33c>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d01f      	beq.n	8001932 <HAL_GPIO_Init+0x22e>
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	4a53      	ldr	r2, [pc, #332]	@ (8001a44 <HAL_GPIO_Init+0x340>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d019      	beq.n	800192e <HAL_GPIO_Init+0x22a>
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	4a52      	ldr	r2, [pc, #328]	@ (8001a48 <HAL_GPIO_Init+0x344>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d013      	beq.n	800192a <HAL_GPIO_Init+0x226>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	4a51      	ldr	r2, [pc, #324]	@ (8001a4c <HAL_GPIO_Init+0x348>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d00d      	beq.n	8001926 <HAL_GPIO_Init+0x222>
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	4a50      	ldr	r2, [pc, #320]	@ (8001a50 <HAL_GPIO_Init+0x34c>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d007      	beq.n	8001922 <HAL_GPIO_Init+0x21e>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	4a4f      	ldr	r2, [pc, #316]	@ (8001a54 <HAL_GPIO_Init+0x350>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d101      	bne.n	800191e <HAL_GPIO_Init+0x21a>
 800191a:	2309      	movs	r3, #9
 800191c:	e012      	b.n	8001944 <HAL_GPIO_Init+0x240>
 800191e:	230a      	movs	r3, #10
 8001920:	e010      	b.n	8001944 <HAL_GPIO_Init+0x240>
 8001922:	2308      	movs	r3, #8
 8001924:	e00e      	b.n	8001944 <HAL_GPIO_Init+0x240>
 8001926:	2307      	movs	r3, #7
 8001928:	e00c      	b.n	8001944 <HAL_GPIO_Init+0x240>
 800192a:	2306      	movs	r3, #6
 800192c:	e00a      	b.n	8001944 <HAL_GPIO_Init+0x240>
 800192e:	2305      	movs	r3, #5
 8001930:	e008      	b.n	8001944 <HAL_GPIO_Init+0x240>
 8001932:	2304      	movs	r3, #4
 8001934:	e006      	b.n	8001944 <HAL_GPIO_Init+0x240>
 8001936:	2303      	movs	r3, #3
 8001938:	e004      	b.n	8001944 <HAL_GPIO_Init+0x240>
 800193a:	2302      	movs	r3, #2
 800193c:	e002      	b.n	8001944 <HAL_GPIO_Init+0x240>
 800193e:	2301      	movs	r3, #1
 8001940:	e000      	b.n	8001944 <HAL_GPIO_Init+0x240>
 8001942:	2300      	movs	r3, #0
 8001944:	69fa      	ldr	r2, [r7, #28]
 8001946:	f002 0203 	and.w	r2, r2, #3
 800194a:	0092      	lsls	r2, r2, #2
 800194c:	4093      	lsls	r3, r2
 800194e:	69ba      	ldr	r2, [r7, #24]
 8001950:	4313      	orrs	r3, r2
 8001952:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001954:	4935      	ldr	r1, [pc, #212]	@ (8001a2c <HAL_GPIO_Init+0x328>)
 8001956:	69fb      	ldr	r3, [r7, #28]
 8001958:	089b      	lsrs	r3, r3, #2
 800195a:	3302      	adds	r3, #2
 800195c:	69ba      	ldr	r2, [r7, #24]
 800195e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001962:	4b3d      	ldr	r3, [pc, #244]	@ (8001a58 <HAL_GPIO_Init+0x354>)
 8001964:	689b      	ldr	r3, [r3, #8]
 8001966:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001968:	693b      	ldr	r3, [r7, #16]
 800196a:	43db      	mvns	r3, r3
 800196c:	69ba      	ldr	r2, [r7, #24]
 800196e:	4013      	ands	r3, r2
 8001970:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800197a:	2b00      	cmp	r3, #0
 800197c:	d003      	beq.n	8001986 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800197e:	69ba      	ldr	r2, [r7, #24]
 8001980:	693b      	ldr	r3, [r7, #16]
 8001982:	4313      	orrs	r3, r2
 8001984:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001986:	4a34      	ldr	r2, [pc, #208]	@ (8001a58 <HAL_GPIO_Init+0x354>)
 8001988:	69bb      	ldr	r3, [r7, #24]
 800198a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800198c:	4b32      	ldr	r3, [pc, #200]	@ (8001a58 <HAL_GPIO_Init+0x354>)
 800198e:	68db      	ldr	r3, [r3, #12]
 8001990:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001992:	693b      	ldr	r3, [r7, #16]
 8001994:	43db      	mvns	r3, r3
 8001996:	69ba      	ldr	r2, [r7, #24]
 8001998:	4013      	ands	r3, r2
 800199a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d003      	beq.n	80019b0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80019a8:	69ba      	ldr	r2, [r7, #24]
 80019aa:	693b      	ldr	r3, [r7, #16]
 80019ac:	4313      	orrs	r3, r2
 80019ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80019b0:	4a29      	ldr	r2, [pc, #164]	@ (8001a58 <HAL_GPIO_Init+0x354>)
 80019b2:	69bb      	ldr	r3, [r7, #24]
 80019b4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80019b6:	4b28      	ldr	r3, [pc, #160]	@ (8001a58 <HAL_GPIO_Init+0x354>)
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019bc:	693b      	ldr	r3, [r7, #16]
 80019be:	43db      	mvns	r3, r3
 80019c0:	69ba      	ldr	r2, [r7, #24]
 80019c2:	4013      	ands	r3, r2
 80019c4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d003      	beq.n	80019da <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80019d2:	69ba      	ldr	r2, [r7, #24]
 80019d4:	693b      	ldr	r3, [r7, #16]
 80019d6:	4313      	orrs	r3, r2
 80019d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80019da:	4a1f      	ldr	r2, [pc, #124]	@ (8001a58 <HAL_GPIO_Init+0x354>)
 80019dc:	69bb      	ldr	r3, [r7, #24]
 80019de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80019e0:	4b1d      	ldr	r3, [pc, #116]	@ (8001a58 <HAL_GPIO_Init+0x354>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019e6:	693b      	ldr	r3, [r7, #16]
 80019e8:	43db      	mvns	r3, r3
 80019ea:	69ba      	ldr	r2, [r7, #24]
 80019ec:	4013      	ands	r3, r2
 80019ee:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d003      	beq.n	8001a04 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80019fc:	69ba      	ldr	r2, [r7, #24]
 80019fe:	693b      	ldr	r3, [r7, #16]
 8001a00:	4313      	orrs	r3, r2
 8001a02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a04:	4a14      	ldr	r2, [pc, #80]	@ (8001a58 <HAL_GPIO_Init+0x354>)
 8001a06:	69bb      	ldr	r3, [r7, #24]
 8001a08:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001a0a:	69fb      	ldr	r3, [r7, #28]
 8001a0c:	3301      	adds	r3, #1
 8001a0e:	61fb      	str	r3, [r7, #28]
 8001a10:	69fb      	ldr	r3, [r7, #28]
 8001a12:	2b0f      	cmp	r3, #15
 8001a14:	f67f ae86 	bls.w	8001724 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001a18:	bf00      	nop
 8001a1a:	bf00      	nop
 8001a1c:	3724      	adds	r7, #36	@ 0x24
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
 8001a26:	bf00      	nop
 8001a28:	40023800 	.word	0x40023800
 8001a2c:	40013800 	.word	0x40013800
 8001a30:	40020000 	.word	0x40020000
 8001a34:	40020400 	.word	0x40020400
 8001a38:	40020800 	.word	0x40020800
 8001a3c:	40020c00 	.word	0x40020c00
 8001a40:	40021000 	.word	0x40021000
 8001a44:	40021400 	.word	0x40021400
 8001a48:	40021800 	.word	0x40021800
 8001a4c:	40021c00 	.word	0x40021c00
 8001a50:	40022000 	.word	0x40022000
 8001a54:	40022400 	.word	0x40022400
 8001a58:	40013c00 	.word	0x40013c00

08001a5c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b083      	sub	sp, #12
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
 8001a64:	460b      	mov	r3, r1
 8001a66:	807b      	strh	r3, [r7, #2]
 8001a68:	4613      	mov	r3, r2
 8001a6a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a6c:	787b      	ldrb	r3, [r7, #1]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d003      	beq.n	8001a7a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a72:	887a      	ldrh	r2, [r7, #2]
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001a78:	e003      	b.n	8001a82 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001a7a:	887b      	ldrh	r3, [r7, #2]
 8001a7c:	041a      	lsls	r2, r3, #16
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	619a      	str	r2, [r3, #24]
}
 8001a82:	bf00      	nop
 8001a84:	370c      	adds	r7, #12
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr

08001a8e <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a8e:	b480      	push	{r7}
 8001a90:	b085      	sub	sp, #20
 8001a92:	af00      	add	r7, sp, #0
 8001a94:	6078      	str	r0, [r7, #4]
 8001a96:	460b      	mov	r3, r1
 8001a98:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	695b      	ldr	r3, [r3, #20]
 8001a9e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001aa0:	887a      	ldrh	r2, [r7, #2]
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	4013      	ands	r3, r2
 8001aa6:	041a      	lsls	r2, r3, #16
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	43d9      	mvns	r1, r3
 8001aac:	887b      	ldrh	r3, [r7, #2]
 8001aae:	400b      	ands	r3, r1
 8001ab0:	431a      	orrs	r2, r3
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	619a      	str	r2, [r3, #24]
}
 8001ab6:	bf00      	nop
 8001ab8:	3714      	adds	r7, #20
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr
	...

08001ac4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8001aca:	2300      	movs	r3, #0
 8001acc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001ace:	4b23      	ldr	r3, [pc, #140]	@ (8001b5c <HAL_PWREx_EnableOverDrive+0x98>)
 8001ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ad2:	4a22      	ldr	r2, [pc, #136]	@ (8001b5c <HAL_PWREx_EnableOverDrive+0x98>)
 8001ad4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ad8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ada:	4b20      	ldr	r3, [pc, #128]	@ (8001b5c <HAL_PWREx_EnableOverDrive+0x98>)
 8001adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ade:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ae2:	603b      	str	r3, [r7, #0]
 8001ae4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001ae6:	4b1e      	ldr	r3, [pc, #120]	@ (8001b60 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4a1d      	ldr	r2, [pc, #116]	@ (8001b60 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001aec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001af0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001af2:	f7ff fd15 	bl	8001520 <HAL_GetTick>
 8001af6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001af8:	e009      	b.n	8001b0e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001afa:	f7ff fd11 	bl	8001520 <HAL_GetTick>
 8001afe:	4602      	mov	r2, r0
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	1ad3      	subs	r3, r2, r3
 8001b04:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001b08:	d901      	bls.n	8001b0e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8001b0a:	2303      	movs	r3, #3
 8001b0c:	e022      	b.n	8001b54 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001b0e:	4b14      	ldr	r3, [pc, #80]	@ (8001b60 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b1a:	d1ee      	bne.n	8001afa <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001b1c:	4b10      	ldr	r3, [pc, #64]	@ (8001b60 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a0f      	ldr	r2, [pc, #60]	@ (8001b60 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001b22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b26:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001b28:	f7ff fcfa 	bl	8001520 <HAL_GetTick>
 8001b2c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001b2e:	e009      	b.n	8001b44 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001b30:	f7ff fcf6 	bl	8001520 <HAL_GetTick>
 8001b34:	4602      	mov	r2, r0
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	1ad3      	subs	r3, r2, r3
 8001b3a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001b3e:	d901      	bls.n	8001b44 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8001b40:	2303      	movs	r3, #3
 8001b42:	e007      	b.n	8001b54 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001b44:	4b06      	ldr	r3, [pc, #24]	@ (8001b60 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b4c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001b50:	d1ee      	bne.n	8001b30 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8001b52:	2300      	movs	r3, #0
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	3708      	adds	r7, #8
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	40023800 	.word	0x40023800
 8001b60:	40007000 	.word	0x40007000

08001b64 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b086      	sub	sp, #24
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d101      	bne.n	8001b7a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	e291      	b.n	800209e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f003 0301 	and.w	r3, r3, #1
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	f000 8087 	beq.w	8001c96 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b88:	4b96      	ldr	r3, [pc, #600]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001b8a:	689b      	ldr	r3, [r3, #8]
 8001b8c:	f003 030c 	and.w	r3, r3, #12
 8001b90:	2b04      	cmp	r3, #4
 8001b92:	d00c      	beq.n	8001bae <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b94:	4b93      	ldr	r3, [pc, #588]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	f003 030c 	and.w	r3, r3, #12
 8001b9c:	2b08      	cmp	r3, #8
 8001b9e:	d112      	bne.n	8001bc6 <HAL_RCC_OscConfig+0x62>
 8001ba0:	4b90      	ldr	r3, [pc, #576]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ba8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001bac:	d10b      	bne.n	8001bc6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bae:	4b8d      	ldr	r3, [pc, #564]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d06c      	beq.n	8001c94 <HAL_RCC_OscConfig+0x130>
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d168      	bne.n	8001c94 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	e26b      	b.n	800209e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001bce:	d106      	bne.n	8001bde <HAL_RCC_OscConfig+0x7a>
 8001bd0:	4b84      	ldr	r3, [pc, #528]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a83      	ldr	r2, [pc, #524]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001bd6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bda:	6013      	str	r3, [r2, #0]
 8001bdc:	e02e      	b.n	8001c3c <HAL_RCC_OscConfig+0xd8>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d10c      	bne.n	8001c00 <HAL_RCC_OscConfig+0x9c>
 8001be6:	4b7f      	ldr	r3, [pc, #508]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a7e      	ldr	r2, [pc, #504]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001bec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001bf0:	6013      	str	r3, [r2, #0]
 8001bf2:	4b7c      	ldr	r3, [pc, #496]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4a7b      	ldr	r2, [pc, #492]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001bf8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001bfc:	6013      	str	r3, [r2, #0]
 8001bfe:	e01d      	b.n	8001c3c <HAL_RCC_OscConfig+0xd8>
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001c08:	d10c      	bne.n	8001c24 <HAL_RCC_OscConfig+0xc0>
 8001c0a:	4b76      	ldr	r3, [pc, #472]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a75      	ldr	r2, [pc, #468]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001c10:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c14:	6013      	str	r3, [r2, #0]
 8001c16:	4b73      	ldr	r3, [pc, #460]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4a72      	ldr	r2, [pc, #456]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001c1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c20:	6013      	str	r3, [r2, #0]
 8001c22:	e00b      	b.n	8001c3c <HAL_RCC_OscConfig+0xd8>
 8001c24:	4b6f      	ldr	r3, [pc, #444]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4a6e      	ldr	r2, [pc, #440]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001c2a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c2e:	6013      	str	r3, [r2, #0]
 8001c30:	4b6c      	ldr	r3, [pc, #432]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4a6b      	ldr	r2, [pc, #428]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001c36:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c3a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d013      	beq.n	8001c6c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c44:	f7ff fc6c 	bl	8001520 <HAL_GetTick>
 8001c48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c4a:	e008      	b.n	8001c5e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c4c:	f7ff fc68 	bl	8001520 <HAL_GetTick>
 8001c50:	4602      	mov	r2, r0
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	1ad3      	subs	r3, r2, r3
 8001c56:	2b64      	cmp	r3, #100	@ 0x64
 8001c58:	d901      	bls.n	8001c5e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001c5a:	2303      	movs	r3, #3
 8001c5c:	e21f      	b.n	800209e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c5e:	4b61      	ldr	r3, [pc, #388]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d0f0      	beq.n	8001c4c <HAL_RCC_OscConfig+0xe8>
 8001c6a:	e014      	b.n	8001c96 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c6c:	f7ff fc58 	bl	8001520 <HAL_GetTick>
 8001c70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c72:	e008      	b.n	8001c86 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c74:	f7ff fc54 	bl	8001520 <HAL_GetTick>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	693b      	ldr	r3, [r7, #16]
 8001c7c:	1ad3      	subs	r3, r2, r3
 8001c7e:	2b64      	cmp	r3, #100	@ 0x64
 8001c80:	d901      	bls.n	8001c86 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001c82:	2303      	movs	r3, #3
 8001c84:	e20b      	b.n	800209e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c86:	4b57      	ldr	r3, [pc, #348]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d1f0      	bne.n	8001c74 <HAL_RCC_OscConfig+0x110>
 8001c92:	e000      	b.n	8001c96 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f003 0302 	and.w	r3, r3, #2
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d069      	beq.n	8001d76 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ca2:	4b50      	ldr	r3, [pc, #320]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	f003 030c 	and.w	r3, r3, #12
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d00b      	beq.n	8001cc6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001cae:	4b4d      	ldr	r3, [pc, #308]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	f003 030c 	and.w	r3, r3, #12
 8001cb6:	2b08      	cmp	r3, #8
 8001cb8:	d11c      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x190>
 8001cba:	4b4a      	ldr	r3, [pc, #296]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d116      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cc6:	4b47      	ldr	r3, [pc, #284]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f003 0302 	and.w	r3, r3, #2
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d005      	beq.n	8001cde <HAL_RCC_OscConfig+0x17a>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	68db      	ldr	r3, [r3, #12]
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d001      	beq.n	8001cde <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	e1df      	b.n	800209e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cde:	4b41      	ldr	r3, [pc, #260]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	691b      	ldr	r3, [r3, #16]
 8001cea:	00db      	lsls	r3, r3, #3
 8001cec:	493d      	ldr	r1, [pc, #244]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cf2:	e040      	b.n	8001d76 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	68db      	ldr	r3, [r3, #12]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d023      	beq.n	8001d44 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cfc:	4b39      	ldr	r3, [pc, #228]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a38      	ldr	r2, [pc, #224]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001d02:	f043 0301 	orr.w	r3, r3, #1
 8001d06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d08:	f7ff fc0a 	bl	8001520 <HAL_GetTick>
 8001d0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d0e:	e008      	b.n	8001d22 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d10:	f7ff fc06 	bl	8001520 <HAL_GetTick>
 8001d14:	4602      	mov	r2, r0
 8001d16:	693b      	ldr	r3, [r7, #16]
 8001d18:	1ad3      	subs	r3, r2, r3
 8001d1a:	2b02      	cmp	r3, #2
 8001d1c:	d901      	bls.n	8001d22 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001d1e:	2303      	movs	r3, #3
 8001d20:	e1bd      	b.n	800209e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d22:	4b30      	ldr	r3, [pc, #192]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f003 0302 	and.w	r3, r3, #2
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d0f0      	beq.n	8001d10 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d2e:	4b2d      	ldr	r3, [pc, #180]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	691b      	ldr	r3, [r3, #16]
 8001d3a:	00db      	lsls	r3, r3, #3
 8001d3c:	4929      	ldr	r1, [pc, #164]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	600b      	str	r3, [r1, #0]
 8001d42:	e018      	b.n	8001d76 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d44:	4b27      	ldr	r3, [pc, #156]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a26      	ldr	r2, [pc, #152]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001d4a:	f023 0301 	bic.w	r3, r3, #1
 8001d4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d50:	f7ff fbe6 	bl	8001520 <HAL_GetTick>
 8001d54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d56:	e008      	b.n	8001d6a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d58:	f7ff fbe2 	bl	8001520 <HAL_GetTick>
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	693b      	ldr	r3, [r7, #16]
 8001d60:	1ad3      	subs	r3, r2, r3
 8001d62:	2b02      	cmp	r3, #2
 8001d64:	d901      	bls.n	8001d6a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001d66:	2303      	movs	r3, #3
 8001d68:	e199      	b.n	800209e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d6a:	4b1e      	ldr	r3, [pc, #120]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f003 0302 	and.w	r3, r3, #2
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d1f0      	bne.n	8001d58 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f003 0308 	and.w	r3, r3, #8
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d038      	beq.n	8001df4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	695b      	ldr	r3, [r3, #20]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d019      	beq.n	8001dbe <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d8a:	4b16      	ldr	r3, [pc, #88]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001d8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d8e:	4a15      	ldr	r2, [pc, #84]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001d90:	f043 0301 	orr.w	r3, r3, #1
 8001d94:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d96:	f7ff fbc3 	bl	8001520 <HAL_GetTick>
 8001d9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d9c:	e008      	b.n	8001db0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d9e:	f7ff fbbf 	bl	8001520 <HAL_GetTick>
 8001da2:	4602      	mov	r2, r0
 8001da4:	693b      	ldr	r3, [r7, #16]
 8001da6:	1ad3      	subs	r3, r2, r3
 8001da8:	2b02      	cmp	r3, #2
 8001daa:	d901      	bls.n	8001db0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001dac:	2303      	movs	r3, #3
 8001dae:	e176      	b.n	800209e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001db0:	4b0c      	ldr	r3, [pc, #48]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001db2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001db4:	f003 0302 	and.w	r3, r3, #2
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d0f0      	beq.n	8001d9e <HAL_RCC_OscConfig+0x23a>
 8001dbc:	e01a      	b.n	8001df4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001dbe:	4b09      	ldr	r3, [pc, #36]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001dc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001dc2:	4a08      	ldr	r2, [pc, #32]	@ (8001de4 <HAL_RCC_OscConfig+0x280>)
 8001dc4:	f023 0301 	bic.w	r3, r3, #1
 8001dc8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dca:	f7ff fba9 	bl	8001520 <HAL_GetTick>
 8001dce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dd0:	e00a      	b.n	8001de8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001dd2:	f7ff fba5 	bl	8001520 <HAL_GetTick>
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	693b      	ldr	r3, [r7, #16]
 8001dda:	1ad3      	subs	r3, r2, r3
 8001ddc:	2b02      	cmp	r3, #2
 8001dde:	d903      	bls.n	8001de8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001de0:	2303      	movs	r3, #3
 8001de2:	e15c      	b.n	800209e <HAL_RCC_OscConfig+0x53a>
 8001de4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001de8:	4b91      	ldr	r3, [pc, #580]	@ (8002030 <HAL_RCC_OscConfig+0x4cc>)
 8001dea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001dec:	f003 0302 	and.w	r3, r3, #2
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d1ee      	bne.n	8001dd2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f003 0304 	and.w	r3, r3, #4
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	f000 80a4 	beq.w	8001f4a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e02:	4b8b      	ldr	r3, [pc, #556]	@ (8002030 <HAL_RCC_OscConfig+0x4cc>)
 8001e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d10d      	bne.n	8001e2a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e0e:	4b88      	ldr	r3, [pc, #544]	@ (8002030 <HAL_RCC_OscConfig+0x4cc>)
 8001e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e12:	4a87      	ldr	r2, [pc, #540]	@ (8002030 <HAL_RCC_OscConfig+0x4cc>)
 8001e14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e18:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e1a:	4b85      	ldr	r3, [pc, #532]	@ (8002030 <HAL_RCC_OscConfig+0x4cc>)
 8001e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e22:	60bb      	str	r3, [r7, #8]
 8001e24:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e26:	2301      	movs	r3, #1
 8001e28:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e2a:	4b82      	ldr	r3, [pc, #520]	@ (8002034 <HAL_RCC_OscConfig+0x4d0>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d118      	bne.n	8001e68 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8001e36:	4b7f      	ldr	r3, [pc, #508]	@ (8002034 <HAL_RCC_OscConfig+0x4d0>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4a7e      	ldr	r2, [pc, #504]	@ (8002034 <HAL_RCC_OscConfig+0x4d0>)
 8001e3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e40:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e42:	f7ff fb6d 	bl	8001520 <HAL_GetTick>
 8001e46:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e48:	e008      	b.n	8001e5c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e4a:	f7ff fb69 	bl	8001520 <HAL_GetTick>
 8001e4e:	4602      	mov	r2, r0
 8001e50:	693b      	ldr	r3, [r7, #16]
 8001e52:	1ad3      	subs	r3, r2, r3
 8001e54:	2b64      	cmp	r3, #100	@ 0x64
 8001e56:	d901      	bls.n	8001e5c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001e58:	2303      	movs	r3, #3
 8001e5a:	e120      	b.n	800209e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e5c:	4b75      	ldr	r3, [pc, #468]	@ (8002034 <HAL_RCC_OscConfig+0x4d0>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d0f0      	beq.n	8001e4a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	689b      	ldr	r3, [r3, #8]
 8001e6c:	2b01      	cmp	r3, #1
 8001e6e:	d106      	bne.n	8001e7e <HAL_RCC_OscConfig+0x31a>
 8001e70:	4b6f      	ldr	r3, [pc, #444]	@ (8002030 <HAL_RCC_OscConfig+0x4cc>)
 8001e72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e74:	4a6e      	ldr	r2, [pc, #440]	@ (8002030 <HAL_RCC_OscConfig+0x4cc>)
 8001e76:	f043 0301 	orr.w	r3, r3, #1
 8001e7a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e7c:	e02d      	b.n	8001eda <HAL_RCC_OscConfig+0x376>
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	689b      	ldr	r3, [r3, #8]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d10c      	bne.n	8001ea0 <HAL_RCC_OscConfig+0x33c>
 8001e86:	4b6a      	ldr	r3, [pc, #424]	@ (8002030 <HAL_RCC_OscConfig+0x4cc>)
 8001e88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e8a:	4a69      	ldr	r2, [pc, #420]	@ (8002030 <HAL_RCC_OscConfig+0x4cc>)
 8001e8c:	f023 0301 	bic.w	r3, r3, #1
 8001e90:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e92:	4b67      	ldr	r3, [pc, #412]	@ (8002030 <HAL_RCC_OscConfig+0x4cc>)
 8001e94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e96:	4a66      	ldr	r2, [pc, #408]	@ (8002030 <HAL_RCC_OscConfig+0x4cc>)
 8001e98:	f023 0304 	bic.w	r3, r3, #4
 8001e9c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e9e:	e01c      	b.n	8001eda <HAL_RCC_OscConfig+0x376>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	2b05      	cmp	r3, #5
 8001ea6:	d10c      	bne.n	8001ec2 <HAL_RCC_OscConfig+0x35e>
 8001ea8:	4b61      	ldr	r3, [pc, #388]	@ (8002030 <HAL_RCC_OscConfig+0x4cc>)
 8001eaa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001eac:	4a60      	ldr	r2, [pc, #384]	@ (8002030 <HAL_RCC_OscConfig+0x4cc>)
 8001eae:	f043 0304 	orr.w	r3, r3, #4
 8001eb2:	6713      	str	r3, [r2, #112]	@ 0x70
 8001eb4:	4b5e      	ldr	r3, [pc, #376]	@ (8002030 <HAL_RCC_OscConfig+0x4cc>)
 8001eb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001eb8:	4a5d      	ldr	r2, [pc, #372]	@ (8002030 <HAL_RCC_OscConfig+0x4cc>)
 8001eba:	f043 0301 	orr.w	r3, r3, #1
 8001ebe:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ec0:	e00b      	b.n	8001eda <HAL_RCC_OscConfig+0x376>
 8001ec2:	4b5b      	ldr	r3, [pc, #364]	@ (8002030 <HAL_RCC_OscConfig+0x4cc>)
 8001ec4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ec6:	4a5a      	ldr	r2, [pc, #360]	@ (8002030 <HAL_RCC_OscConfig+0x4cc>)
 8001ec8:	f023 0301 	bic.w	r3, r3, #1
 8001ecc:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ece:	4b58      	ldr	r3, [pc, #352]	@ (8002030 <HAL_RCC_OscConfig+0x4cc>)
 8001ed0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ed2:	4a57      	ldr	r2, [pc, #348]	@ (8002030 <HAL_RCC_OscConfig+0x4cc>)
 8001ed4:	f023 0304 	bic.w	r3, r3, #4
 8001ed8:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d015      	beq.n	8001f0e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ee2:	f7ff fb1d 	bl	8001520 <HAL_GetTick>
 8001ee6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ee8:	e00a      	b.n	8001f00 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eea:	f7ff fb19 	bl	8001520 <HAL_GetTick>
 8001eee:	4602      	mov	r2, r0
 8001ef0:	693b      	ldr	r3, [r7, #16]
 8001ef2:	1ad3      	subs	r3, r2, r3
 8001ef4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	d901      	bls.n	8001f00 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001efc:	2303      	movs	r3, #3
 8001efe:	e0ce      	b.n	800209e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f00:	4b4b      	ldr	r3, [pc, #300]	@ (8002030 <HAL_RCC_OscConfig+0x4cc>)
 8001f02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f04:	f003 0302 	and.w	r3, r3, #2
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d0ee      	beq.n	8001eea <HAL_RCC_OscConfig+0x386>
 8001f0c:	e014      	b.n	8001f38 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f0e:	f7ff fb07 	bl	8001520 <HAL_GetTick>
 8001f12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f14:	e00a      	b.n	8001f2c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f16:	f7ff fb03 	bl	8001520 <HAL_GetTick>
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	693b      	ldr	r3, [r7, #16]
 8001f1e:	1ad3      	subs	r3, r2, r3
 8001f20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d901      	bls.n	8001f2c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001f28:	2303      	movs	r3, #3
 8001f2a:	e0b8      	b.n	800209e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f2c:	4b40      	ldr	r3, [pc, #256]	@ (8002030 <HAL_RCC_OscConfig+0x4cc>)
 8001f2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f30:	f003 0302 	and.w	r3, r3, #2
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d1ee      	bne.n	8001f16 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001f38:	7dfb      	ldrb	r3, [r7, #23]
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d105      	bne.n	8001f4a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f3e:	4b3c      	ldr	r3, [pc, #240]	@ (8002030 <HAL_RCC_OscConfig+0x4cc>)
 8001f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f42:	4a3b      	ldr	r2, [pc, #236]	@ (8002030 <HAL_RCC_OscConfig+0x4cc>)
 8001f44:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001f48:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	699b      	ldr	r3, [r3, #24]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	f000 80a4 	beq.w	800209c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f54:	4b36      	ldr	r3, [pc, #216]	@ (8002030 <HAL_RCC_OscConfig+0x4cc>)
 8001f56:	689b      	ldr	r3, [r3, #8]
 8001f58:	f003 030c 	and.w	r3, r3, #12
 8001f5c:	2b08      	cmp	r3, #8
 8001f5e:	d06b      	beq.n	8002038 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	699b      	ldr	r3, [r3, #24]
 8001f64:	2b02      	cmp	r3, #2
 8001f66:	d149      	bne.n	8001ffc <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f68:	4b31      	ldr	r3, [pc, #196]	@ (8002030 <HAL_RCC_OscConfig+0x4cc>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a30      	ldr	r2, [pc, #192]	@ (8002030 <HAL_RCC_OscConfig+0x4cc>)
 8001f6e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001f72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f74:	f7ff fad4 	bl	8001520 <HAL_GetTick>
 8001f78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f7a:	e008      	b.n	8001f8e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f7c:	f7ff fad0 	bl	8001520 <HAL_GetTick>
 8001f80:	4602      	mov	r2, r0
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	1ad3      	subs	r3, r2, r3
 8001f86:	2b02      	cmp	r3, #2
 8001f88:	d901      	bls.n	8001f8e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	e087      	b.n	800209e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f8e:	4b28      	ldr	r3, [pc, #160]	@ (8002030 <HAL_RCC_OscConfig+0x4cc>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d1f0      	bne.n	8001f7c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	69da      	ldr	r2, [r3, #28]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6a1b      	ldr	r3, [r3, #32]
 8001fa2:	431a      	orrs	r2, r3
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fa8:	019b      	lsls	r3, r3, #6
 8001faa:	431a      	orrs	r2, r3
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fb0:	085b      	lsrs	r3, r3, #1
 8001fb2:	3b01      	subs	r3, #1
 8001fb4:	041b      	lsls	r3, r3, #16
 8001fb6:	431a      	orrs	r2, r3
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fbc:	061b      	lsls	r3, r3, #24
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	4a1b      	ldr	r2, [pc, #108]	@ (8002030 <HAL_RCC_OscConfig+0x4cc>)
 8001fc2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001fc6:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001fc8:	4b19      	ldr	r3, [pc, #100]	@ (8002030 <HAL_RCC_OscConfig+0x4cc>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a18      	ldr	r2, [pc, #96]	@ (8002030 <HAL_RCC_OscConfig+0x4cc>)
 8001fce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001fd2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fd4:	f7ff faa4 	bl	8001520 <HAL_GetTick>
 8001fd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fda:	e008      	b.n	8001fee <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fdc:	f7ff faa0 	bl	8001520 <HAL_GetTick>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	1ad3      	subs	r3, r2, r3
 8001fe6:	2b02      	cmp	r3, #2
 8001fe8:	d901      	bls.n	8001fee <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8001fea:	2303      	movs	r3, #3
 8001fec:	e057      	b.n	800209e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fee:	4b10      	ldr	r3, [pc, #64]	@ (8002030 <HAL_RCC_OscConfig+0x4cc>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d0f0      	beq.n	8001fdc <HAL_RCC_OscConfig+0x478>
 8001ffa:	e04f      	b.n	800209c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ffc:	4b0c      	ldr	r3, [pc, #48]	@ (8002030 <HAL_RCC_OscConfig+0x4cc>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a0b      	ldr	r2, [pc, #44]	@ (8002030 <HAL_RCC_OscConfig+0x4cc>)
 8002002:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002006:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002008:	f7ff fa8a 	bl	8001520 <HAL_GetTick>
 800200c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800200e:	e008      	b.n	8002022 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002010:	f7ff fa86 	bl	8001520 <HAL_GetTick>
 8002014:	4602      	mov	r2, r0
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	1ad3      	subs	r3, r2, r3
 800201a:	2b02      	cmp	r3, #2
 800201c:	d901      	bls.n	8002022 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800201e:	2303      	movs	r3, #3
 8002020:	e03d      	b.n	800209e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002022:	4b03      	ldr	r3, [pc, #12]	@ (8002030 <HAL_RCC_OscConfig+0x4cc>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800202a:	2b00      	cmp	r3, #0
 800202c:	d1f0      	bne.n	8002010 <HAL_RCC_OscConfig+0x4ac>
 800202e:	e035      	b.n	800209c <HAL_RCC_OscConfig+0x538>
 8002030:	40023800 	.word	0x40023800
 8002034:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002038:	4b1b      	ldr	r3, [pc, #108]	@ (80020a8 <HAL_RCC_OscConfig+0x544>)
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	699b      	ldr	r3, [r3, #24]
 8002042:	2b01      	cmp	r3, #1
 8002044:	d028      	beq.n	8002098 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002050:	429a      	cmp	r2, r3
 8002052:	d121      	bne.n	8002098 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800205e:	429a      	cmp	r2, r3
 8002060:	d11a      	bne.n	8002098 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002062:	68fa      	ldr	r2, [r7, #12]
 8002064:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002068:	4013      	ands	r3, r2
 800206a:	687a      	ldr	r2, [r7, #4]
 800206c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800206e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002070:	4293      	cmp	r3, r2
 8002072:	d111      	bne.n	8002098 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800207e:	085b      	lsrs	r3, r3, #1
 8002080:	3b01      	subs	r3, #1
 8002082:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002084:	429a      	cmp	r2, r3
 8002086:	d107      	bne.n	8002098 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002092:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002094:	429a      	cmp	r2, r3
 8002096:	d001      	beq.n	800209c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8002098:	2301      	movs	r3, #1
 800209a:	e000      	b.n	800209e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800209c:	2300      	movs	r3, #0
}
 800209e:	4618      	mov	r0, r3
 80020a0:	3718      	adds	r7, #24
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	40023800 	.word	0x40023800

080020ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b084      	sub	sp, #16
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
 80020b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80020b6:	2300      	movs	r3, #0
 80020b8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d101      	bne.n	80020c4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80020c0:	2301      	movs	r3, #1
 80020c2:	e0d0      	b.n	8002266 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80020c4:	4b6a      	ldr	r3, [pc, #424]	@ (8002270 <HAL_RCC_ClockConfig+0x1c4>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f003 030f 	and.w	r3, r3, #15
 80020cc:	683a      	ldr	r2, [r7, #0]
 80020ce:	429a      	cmp	r2, r3
 80020d0:	d910      	bls.n	80020f4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020d2:	4b67      	ldr	r3, [pc, #412]	@ (8002270 <HAL_RCC_ClockConfig+0x1c4>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f023 020f 	bic.w	r2, r3, #15
 80020da:	4965      	ldr	r1, [pc, #404]	@ (8002270 <HAL_RCC_ClockConfig+0x1c4>)
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	4313      	orrs	r3, r2
 80020e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020e2:	4b63      	ldr	r3, [pc, #396]	@ (8002270 <HAL_RCC_ClockConfig+0x1c4>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f003 030f 	and.w	r3, r3, #15
 80020ea:	683a      	ldr	r2, [r7, #0]
 80020ec:	429a      	cmp	r2, r3
 80020ee:	d001      	beq.n	80020f4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80020f0:	2301      	movs	r3, #1
 80020f2:	e0b8      	b.n	8002266 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f003 0302 	and.w	r3, r3, #2
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d020      	beq.n	8002142 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f003 0304 	and.w	r3, r3, #4
 8002108:	2b00      	cmp	r3, #0
 800210a:	d005      	beq.n	8002118 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800210c:	4b59      	ldr	r3, [pc, #356]	@ (8002274 <HAL_RCC_ClockConfig+0x1c8>)
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	4a58      	ldr	r2, [pc, #352]	@ (8002274 <HAL_RCC_ClockConfig+0x1c8>)
 8002112:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002116:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f003 0308 	and.w	r3, r3, #8
 8002120:	2b00      	cmp	r3, #0
 8002122:	d005      	beq.n	8002130 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002124:	4b53      	ldr	r3, [pc, #332]	@ (8002274 <HAL_RCC_ClockConfig+0x1c8>)
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	4a52      	ldr	r2, [pc, #328]	@ (8002274 <HAL_RCC_ClockConfig+0x1c8>)
 800212a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800212e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002130:	4b50      	ldr	r3, [pc, #320]	@ (8002274 <HAL_RCC_ClockConfig+0x1c8>)
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	689b      	ldr	r3, [r3, #8]
 800213c:	494d      	ldr	r1, [pc, #308]	@ (8002274 <HAL_RCC_ClockConfig+0x1c8>)
 800213e:	4313      	orrs	r3, r2
 8002140:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f003 0301 	and.w	r3, r3, #1
 800214a:	2b00      	cmp	r3, #0
 800214c:	d040      	beq.n	80021d0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	2b01      	cmp	r3, #1
 8002154:	d107      	bne.n	8002166 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002156:	4b47      	ldr	r3, [pc, #284]	@ (8002274 <HAL_RCC_ClockConfig+0x1c8>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800215e:	2b00      	cmp	r3, #0
 8002160:	d115      	bne.n	800218e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002162:	2301      	movs	r3, #1
 8002164:	e07f      	b.n	8002266 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	2b02      	cmp	r3, #2
 800216c:	d107      	bne.n	800217e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800216e:	4b41      	ldr	r3, [pc, #260]	@ (8002274 <HAL_RCC_ClockConfig+0x1c8>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002176:	2b00      	cmp	r3, #0
 8002178:	d109      	bne.n	800218e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800217a:	2301      	movs	r3, #1
 800217c:	e073      	b.n	8002266 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800217e:	4b3d      	ldr	r3, [pc, #244]	@ (8002274 <HAL_RCC_ClockConfig+0x1c8>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f003 0302 	and.w	r3, r3, #2
 8002186:	2b00      	cmp	r3, #0
 8002188:	d101      	bne.n	800218e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800218a:	2301      	movs	r3, #1
 800218c:	e06b      	b.n	8002266 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800218e:	4b39      	ldr	r3, [pc, #228]	@ (8002274 <HAL_RCC_ClockConfig+0x1c8>)
 8002190:	689b      	ldr	r3, [r3, #8]
 8002192:	f023 0203 	bic.w	r2, r3, #3
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	4936      	ldr	r1, [pc, #216]	@ (8002274 <HAL_RCC_ClockConfig+0x1c8>)
 800219c:	4313      	orrs	r3, r2
 800219e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80021a0:	f7ff f9be 	bl	8001520 <HAL_GetTick>
 80021a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021a6:	e00a      	b.n	80021be <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021a8:	f7ff f9ba 	bl	8001520 <HAL_GetTick>
 80021ac:	4602      	mov	r2, r0
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	1ad3      	subs	r3, r2, r3
 80021b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d901      	bls.n	80021be <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80021ba:	2303      	movs	r3, #3
 80021bc:	e053      	b.n	8002266 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021be:	4b2d      	ldr	r3, [pc, #180]	@ (8002274 <HAL_RCC_ClockConfig+0x1c8>)
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	f003 020c 	and.w	r2, r3, #12
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	429a      	cmp	r2, r3
 80021ce:	d1eb      	bne.n	80021a8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80021d0:	4b27      	ldr	r3, [pc, #156]	@ (8002270 <HAL_RCC_ClockConfig+0x1c4>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f003 030f 	and.w	r3, r3, #15
 80021d8:	683a      	ldr	r2, [r7, #0]
 80021da:	429a      	cmp	r2, r3
 80021dc:	d210      	bcs.n	8002200 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021de:	4b24      	ldr	r3, [pc, #144]	@ (8002270 <HAL_RCC_ClockConfig+0x1c4>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f023 020f 	bic.w	r2, r3, #15
 80021e6:	4922      	ldr	r1, [pc, #136]	@ (8002270 <HAL_RCC_ClockConfig+0x1c4>)
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	4313      	orrs	r3, r2
 80021ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021ee:	4b20      	ldr	r3, [pc, #128]	@ (8002270 <HAL_RCC_ClockConfig+0x1c4>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f003 030f 	and.w	r3, r3, #15
 80021f6:	683a      	ldr	r2, [r7, #0]
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d001      	beq.n	8002200 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80021fc:	2301      	movs	r3, #1
 80021fe:	e032      	b.n	8002266 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f003 0304 	and.w	r3, r3, #4
 8002208:	2b00      	cmp	r3, #0
 800220a:	d008      	beq.n	800221e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800220c:	4b19      	ldr	r3, [pc, #100]	@ (8002274 <HAL_RCC_ClockConfig+0x1c8>)
 800220e:	689b      	ldr	r3, [r3, #8]
 8002210:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	4916      	ldr	r1, [pc, #88]	@ (8002274 <HAL_RCC_ClockConfig+0x1c8>)
 800221a:	4313      	orrs	r3, r2
 800221c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f003 0308 	and.w	r3, r3, #8
 8002226:	2b00      	cmp	r3, #0
 8002228:	d009      	beq.n	800223e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800222a:	4b12      	ldr	r3, [pc, #72]	@ (8002274 <HAL_RCC_ClockConfig+0x1c8>)
 800222c:	689b      	ldr	r3, [r3, #8]
 800222e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	691b      	ldr	r3, [r3, #16]
 8002236:	00db      	lsls	r3, r3, #3
 8002238:	490e      	ldr	r1, [pc, #56]	@ (8002274 <HAL_RCC_ClockConfig+0x1c8>)
 800223a:	4313      	orrs	r3, r2
 800223c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800223e:	f000 f821 	bl	8002284 <HAL_RCC_GetSysClockFreq>
 8002242:	4602      	mov	r2, r0
 8002244:	4b0b      	ldr	r3, [pc, #44]	@ (8002274 <HAL_RCC_ClockConfig+0x1c8>)
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	091b      	lsrs	r3, r3, #4
 800224a:	f003 030f 	and.w	r3, r3, #15
 800224e:	490a      	ldr	r1, [pc, #40]	@ (8002278 <HAL_RCC_ClockConfig+0x1cc>)
 8002250:	5ccb      	ldrb	r3, [r1, r3]
 8002252:	fa22 f303 	lsr.w	r3, r2, r3
 8002256:	4a09      	ldr	r2, [pc, #36]	@ (800227c <HAL_RCC_ClockConfig+0x1d0>)
 8002258:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800225a:	4b09      	ldr	r3, [pc, #36]	@ (8002280 <HAL_RCC_ClockConfig+0x1d4>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4618      	mov	r0, r3
 8002260:	f7ff f91a 	bl	8001498 <HAL_InitTick>

  return HAL_OK;
 8002264:	2300      	movs	r3, #0
}
 8002266:	4618      	mov	r0, r3
 8002268:	3710      	adds	r7, #16
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	40023c00 	.word	0x40023c00
 8002274:	40023800 	.word	0x40023800
 8002278:	08006984 	.word	0x08006984
 800227c:	20000000 	.word	0x20000000
 8002280:	20000004 	.word	0x20000004

08002284 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002284:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002288:	b090      	sub	sp, #64	@ 0x40
 800228a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800228c:	2300      	movs	r3, #0
 800228e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002290:	2300      	movs	r3, #0
 8002292:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002294:	2300      	movs	r3, #0
 8002296:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8002298:	2300      	movs	r3, #0
 800229a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800229c:	4b59      	ldr	r3, [pc, #356]	@ (8002404 <HAL_RCC_GetSysClockFreq+0x180>)
 800229e:	689b      	ldr	r3, [r3, #8]
 80022a0:	f003 030c 	and.w	r3, r3, #12
 80022a4:	2b08      	cmp	r3, #8
 80022a6:	d00d      	beq.n	80022c4 <HAL_RCC_GetSysClockFreq+0x40>
 80022a8:	2b08      	cmp	r3, #8
 80022aa:	f200 80a1 	bhi.w	80023f0 <HAL_RCC_GetSysClockFreq+0x16c>
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d002      	beq.n	80022b8 <HAL_RCC_GetSysClockFreq+0x34>
 80022b2:	2b04      	cmp	r3, #4
 80022b4:	d003      	beq.n	80022be <HAL_RCC_GetSysClockFreq+0x3a>
 80022b6:	e09b      	b.n	80023f0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80022b8:	4b53      	ldr	r3, [pc, #332]	@ (8002408 <HAL_RCC_GetSysClockFreq+0x184>)
 80022ba:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80022bc:	e09b      	b.n	80023f6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80022be:	4b53      	ldr	r3, [pc, #332]	@ (800240c <HAL_RCC_GetSysClockFreq+0x188>)
 80022c0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80022c2:	e098      	b.n	80023f6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80022c4:	4b4f      	ldr	r3, [pc, #316]	@ (8002404 <HAL_RCC_GetSysClockFreq+0x180>)
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80022cc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80022ce:	4b4d      	ldr	r3, [pc, #308]	@ (8002404 <HAL_RCC_GetSysClockFreq+0x180>)
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d028      	beq.n	800232c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022da:	4b4a      	ldr	r3, [pc, #296]	@ (8002404 <HAL_RCC_GetSysClockFreq+0x180>)
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	099b      	lsrs	r3, r3, #6
 80022e0:	2200      	movs	r2, #0
 80022e2:	623b      	str	r3, [r7, #32]
 80022e4:	627a      	str	r2, [r7, #36]	@ 0x24
 80022e6:	6a3b      	ldr	r3, [r7, #32]
 80022e8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80022ec:	2100      	movs	r1, #0
 80022ee:	4b47      	ldr	r3, [pc, #284]	@ (800240c <HAL_RCC_GetSysClockFreq+0x188>)
 80022f0:	fb03 f201 	mul.w	r2, r3, r1
 80022f4:	2300      	movs	r3, #0
 80022f6:	fb00 f303 	mul.w	r3, r0, r3
 80022fa:	4413      	add	r3, r2
 80022fc:	4a43      	ldr	r2, [pc, #268]	@ (800240c <HAL_RCC_GetSysClockFreq+0x188>)
 80022fe:	fba0 1202 	umull	r1, r2, r0, r2
 8002302:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002304:	460a      	mov	r2, r1
 8002306:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002308:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800230a:	4413      	add	r3, r2
 800230c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800230e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002310:	2200      	movs	r2, #0
 8002312:	61bb      	str	r3, [r7, #24]
 8002314:	61fa      	str	r2, [r7, #28]
 8002316:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800231a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800231e:	f7fd ff77 	bl	8000210 <__aeabi_uldivmod>
 8002322:	4602      	mov	r2, r0
 8002324:	460b      	mov	r3, r1
 8002326:	4613      	mov	r3, r2
 8002328:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800232a:	e053      	b.n	80023d4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800232c:	4b35      	ldr	r3, [pc, #212]	@ (8002404 <HAL_RCC_GetSysClockFreq+0x180>)
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	099b      	lsrs	r3, r3, #6
 8002332:	2200      	movs	r2, #0
 8002334:	613b      	str	r3, [r7, #16]
 8002336:	617a      	str	r2, [r7, #20]
 8002338:	693b      	ldr	r3, [r7, #16]
 800233a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800233e:	f04f 0b00 	mov.w	fp, #0
 8002342:	4652      	mov	r2, sl
 8002344:	465b      	mov	r3, fp
 8002346:	f04f 0000 	mov.w	r0, #0
 800234a:	f04f 0100 	mov.w	r1, #0
 800234e:	0159      	lsls	r1, r3, #5
 8002350:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002354:	0150      	lsls	r0, r2, #5
 8002356:	4602      	mov	r2, r0
 8002358:	460b      	mov	r3, r1
 800235a:	ebb2 080a 	subs.w	r8, r2, sl
 800235e:	eb63 090b 	sbc.w	r9, r3, fp
 8002362:	f04f 0200 	mov.w	r2, #0
 8002366:	f04f 0300 	mov.w	r3, #0
 800236a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800236e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002372:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002376:	ebb2 0408 	subs.w	r4, r2, r8
 800237a:	eb63 0509 	sbc.w	r5, r3, r9
 800237e:	f04f 0200 	mov.w	r2, #0
 8002382:	f04f 0300 	mov.w	r3, #0
 8002386:	00eb      	lsls	r3, r5, #3
 8002388:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800238c:	00e2      	lsls	r2, r4, #3
 800238e:	4614      	mov	r4, r2
 8002390:	461d      	mov	r5, r3
 8002392:	eb14 030a 	adds.w	r3, r4, sl
 8002396:	603b      	str	r3, [r7, #0]
 8002398:	eb45 030b 	adc.w	r3, r5, fp
 800239c:	607b      	str	r3, [r7, #4]
 800239e:	f04f 0200 	mov.w	r2, #0
 80023a2:	f04f 0300 	mov.w	r3, #0
 80023a6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80023aa:	4629      	mov	r1, r5
 80023ac:	028b      	lsls	r3, r1, #10
 80023ae:	4621      	mov	r1, r4
 80023b0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80023b4:	4621      	mov	r1, r4
 80023b6:	028a      	lsls	r2, r1, #10
 80023b8:	4610      	mov	r0, r2
 80023ba:	4619      	mov	r1, r3
 80023bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023be:	2200      	movs	r2, #0
 80023c0:	60bb      	str	r3, [r7, #8]
 80023c2:	60fa      	str	r2, [r7, #12]
 80023c4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80023c8:	f7fd ff22 	bl	8000210 <__aeabi_uldivmod>
 80023cc:	4602      	mov	r2, r0
 80023ce:	460b      	mov	r3, r1
 80023d0:	4613      	mov	r3, r2
 80023d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80023d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002404 <HAL_RCC_GetSysClockFreq+0x180>)
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	0c1b      	lsrs	r3, r3, #16
 80023da:	f003 0303 	and.w	r3, r3, #3
 80023de:	3301      	adds	r3, #1
 80023e0:	005b      	lsls	r3, r3, #1
 80023e2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80023e4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80023e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80023ec:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80023ee:	e002      	b.n	80023f6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80023f0:	4b05      	ldr	r3, [pc, #20]	@ (8002408 <HAL_RCC_GetSysClockFreq+0x184>)
 80023f2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80023f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80023f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	3740      	adds	r7, #64	@ 0x40
 80023fc:	46bd      	mov	sp, r7
 80023fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002402:	bf00      	nop
 8002404:	40023800 	.word	0x40023800
 8002408:	00f42400 	.word	0x00f42400
 800240c:	017d7840 	.word	0x017d7840

08002410 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002410:	b480      	push	{r7}
 8002412:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002414:	4b03      	ldr	r3, [pc, #12]	@ (8002424 <HAL_RCC_GetHCLKFreq+0x14>)
 8002416:	681b      	ldr	r3, [r3, #0]
}
 8002418:	4618      	mov	r0, r3
 800241a:	46bd      	mov	sp, r7
 800241c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002420:	4770      	bx	lr
 8002422:	bf00      	nop
 8002424:	20000000 	.word	0x20000000

08002428 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800242c:	f7ff fff0 	bl	8002410 <HAL_RCC_GetHCLKFreq>
 8002430:	4602      	mov	r2, r0
 8002432:	4b05      	ldr	r3, [pc, #20]	@ (8002448 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002434:	689b      	ldr	r3, [r3, #8]
 8002436:	0a9b      	lsrs	r3, r3, #10
 8002438:	f003 0307 	and.w	r3, r3, #7
 800243c:	4903      	ldr	r1, [pc, #12]	@ (800244c <HAL_RCC_GetPCLK1Freq+0x24>)
 800243e:	5ccb      	ldrb	r3, [r1, r3]
 8002440:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002444:	4618      	mov	r0, r3
 8002446:	bd80      	pop	{r7, pc}
 8002448:	40023800 	.word	0x40023800
 800244c:	08006994 	.word	0x08006994

08002450 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002454:	f7ff ffdc 	bl	8002410 <HAL_RCC_GetHCLKFreq>
 8002458:	4602      	mov	r2, r0
 800245a:	4b05      	ldr	r3, [pc, #20]	@ (8002470 <HAL_RCC_GetPCLK2Freq+0x20>)
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	0b5b      	lsrs	r3, r3, #13
 8002460:	f003 0307 	and.w	r3, r3, #7
 8002464:	4903      	ldr	r1, [pc, #12]	@ (8002474 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002466:	5ccb      	ldrb	r3, [r1, r3]
 8002468:	fa22 f303 	lsr.w	r3, r2, r3
}
 800246c:	4618      	mov	r0, r3
 800246e:	bd80      	pop	{r7, pc}
 8002470:	40023800 	.word	0x40023800
 8002474:	08006994 	.word	0x08006994

08002478 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b088      	sub	sp, #32
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002480:	2300      	movs	r3, #0
 8002482:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002484:	2300      	movs	r3, #0
 8002486:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002488:	2300      	movs	r3, #0
 800248a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800248c:	2300      	movs	r3, #0
 800248e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002490:	2300      	movs	r3, #0
 8002492:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f003 0301 	and.w	r3, r3, #1
 800249c:	2b00      	cmp	r3, #0
 800249e:	d012      	beq.n	80024c6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80024a0:	4b69      	ldr	r3, [pc, #420]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024a2:	689b      	ldr	r3, [r3, #8]
 80024a4:	4a68      	ldr	r2, [pc, #416]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024a6:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80024aa:	6093      	str	r3, [r2, #8]
 80024ac:	4b66      	ldr	r3, [pc, #408]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024ae:	689a      	ldr	r2, [r3, #8]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024b4:	4964      	ldr	r1, [pc, #400]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024b6:	4313      	orrs	r3, r2
 80024b8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d101      	bne.n	80024c6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80024c2:	2301      	movs	r3, #1
 80024c4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d017      	beq.n	8002502 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80024d2:	4b5d      	ldr	r3, [pc, #372]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80024d8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024e0:	4959      	ldr	r1, [pc, #356]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024e2:	4313      	orrs	r3, r2
 80024e4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024ec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80024f0:	d101      	bne.n	80024f6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80024f2:	2301      	movs	r3, #1
 80024f4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d101      	bne.n	8002502 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80024fe:	2301      	movs	r3, #1
 8002500:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800250a:	2b00      	cmp	r3, #0
 800250c:	d017      	beq.n	800253e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800250e:	4b4e      	ldr	r3, [pc, #312]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002510:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002514:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800251c:	494a      	ldr	r1, [pc, #296]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800251e:	4313      	orrs	r3, r2
 8002520:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002528:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800252c:	d101      	bne.n	8002532 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800252e:	2301      	movs	r3, #1
 8002530:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002536:	2b00      	cmp	r3, #0
 8002538:	d101      	bne.n	800253e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800253a:	2301      	movs	r3, #1
 800253c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002546:	2b00      	cmp	r3, #0
 8002548:	d001      	beq.n	800254e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800254a:	2301      	movs	r3, #1
 800254c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f003 0320 	and.w	r3, r3, #32
 8002556:	2b00      	cmp	r3, #0
 8002558:	f000 808b 	beq.w	8002672 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800255c:	4b3a      	ldr	r3, [pc, #232]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800255e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002560:	4a39      	ldr	r2, [pc, #228]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002562:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002566:	6413      	str	r3, [r2, #64]	@ 0x40
 8002568:	4b37      	ldr	r3, [pc, #220]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800256a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800256c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002570:	60bb      	str	r3, [r7, #8]
 8002572:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002574:	4b35      	ldr	r3, [pc, #212]	@ (800264c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a34      	ldr	r2, [pc, #208]	@ (800264c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800257a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800257e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002580:	f7fe ffce 	bl	8001520 <HAL_GetTick>
 8002584:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002586:	e008      	b.n	800259a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002588:	f7fe ffca 	bl	8001520 <HAL_GetTick>
 800258c:	4602      	mov	r2, r0
 800258e:	697b      	ldr	r3, [r7, #20]
 8002590:	1ad3      	subs	r3, r2, r3
 8002592:	2b64      	cmp	r3, #100	@ 0x64
 8002594:	d901      	bls.n	800259a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002596:	2303      	movs	r3, #3
 8002598:	e357      	b.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800259a:	4b2c      	ldr	r3, [pc, #176]	@ (800264c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d0f0      	beq.n	8002588 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80025a6:	4b28      	ldr	r3, [pc, #160]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80025ae:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80025b0:	693b      	ldr	r3, [r7, #16]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d035      	beq.n	8002622 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80025be:	693a      	ldr	r2, [r7, #16]
 80025c0:	429a      	cmp	r2, r3
 80025c2:	d02e      	beq.n	8002622 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80025c4:	4b20      	ldr	r3, [pc, #128]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80025cc:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80025ce:	4b1e      	ldr	r3, [pc, #120]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025d2:	4a1d      	ldr	r2, [pc, #116]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025d8:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80025da:	4b1b      	ldr	r3, [pc, #108]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025de:	4a1a      	ldr	r2, [pc, #104]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025e4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80025e6:	4a18      	ldr	r2, [pc, #96]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80025ec:	4b16      	ldr	r3, [pc, #88]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025f0:	f003 0301 	and.w	r3, r3, #1
 80025f4:	2b01      	cmp	r3, #1
 80025f6:	d114      	bne.n	8002622 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025f8:	f7fe ff92 	bl	8001520 <HAL_GetTick>
 80025fc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025fe:	e00a      	b.n	8002616 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002600:	f7fe ff8e 	bl	8001520 <HAL_GetTick>
 8002604:	4602      	mov	r2, r0
 8002606:	697b      	ldr	r3, [r7, #20]
 8002608:	1ad3      	subs	r3, r2, r3
 800260a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800260e:	4293      	cmp	r3, r2
 8002610:	d901      	bls.n	8002616 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002612:	2303      	movs	r3, #3
 8002614:	e319      	b.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002616:	4b0c      	ldr	r3, [pc, #48]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002618:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800261a:	f003 0302 	and.w	r3, r3, #2
 800261e:	2b00      	cmp	r3, #0
 8002620:	d0ee      	beq.n	8002600 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002626:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800262a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800262e:	d111      	bne.n	8002654 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002630:	4b05      	ldr	r3, [pc, #20]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002632:	689b      	ldr	r3, [r3, #8]
 8002634:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800263c:	4b04      	ldr	r3, [pc, #16]	@ (8002650 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800263e:	400b      	ands	r3, r1
 8002640:	4901      	ldr	r1, [pc, #4]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002642:	4313      	orrs	r3, r2
 8002644:	608b      	str	r3, [r1, #8]
 8002646:	e00b      	b.n	8002660 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002648:	40023800 	.word	0x40023800
 800264c:	40007000 	.word	0x40007000
 8002650:	0ffffcff 	.word	0x0ffffcff
 8002654:	4baa      	ldr	r3, [pc, #680]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	4aa9      	ldr	r2, [pc, #676]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800265a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800265e:	6093      	str	r3, [r2, #8]
 8002660:	4ba7      	ldr	r3, [pc, #668]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002662:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002668:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800266c:	49a4      	ldr	r1, [pc, #656]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800266e:	4313      	orrs	r3, r2
 8002670:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f003 0310 	and.w	r3, r3, #16
 800267a:	2b00      	cmp	r3, #0
 800267c:	d010      	beq.n	80026a0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800267e:	4ba0      	ldr	r3, [pc, #640]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002680:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002684:	4a9e      	ldr	r2, [pc, #632]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002686:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800268a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800268e:	4b9c      	ldr	r3, [pc, #624]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002690:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002698:	4999      	ldr	r1, [pc, #612]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800269a:	4313      	orrs	r3, r2
 800269c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d00a      	beq.n	80026c2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80026ac:	4b94      	ldr	r3, [pc, #592]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80026ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026b2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80026ba:	4991      	ldr	r1, [pc, #580]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80026bc:	4313      	orrs	r3, r2
 80026be:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d00a      	beq.n	80026e4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80026ce:	4b8c      	ldr	r3, [pc, #560]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80026d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026d4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80026dc:	4988      	ldr	r1, [pc, #544]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80026de:	4313      	orrs	r3, r2
 80026e0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d00a      	beq.n	8002706 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80026f0:	4b83      	ldr	r3, [pc, #524]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80026f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026f6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80026fe:	4980      	ldr	r1, [pc, #512]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002700:	4313      	orrs	r3, r2
 8002702:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800270e:	2b00      	cmp	r3, #0
 8002710:	d00a      	beq.n	8002728 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002712:	4b7b      	ldr	r3, [pc, #492]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002714:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002718:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002720:	4977      	ldr	r1, [pc, #476]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002722:	4313      	orrs	r3, r2
 8002724:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002730:	2b00      	cmp	r3, #0
 8002732:	d00a      	beq.n	800274a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002734:	4b72      	ldr	r3, [pc, #456]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002736:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800273a:	f023 0203 	bic.w	r2, r3, #3
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002742:	496f      	ldr	r1, [pc, #444]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002744:	4313      	orrs	r3, r2
 8002746:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002752:	2b00      	cmp	r3, #0
 8002754:	d00a      	beq.n	800276c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002756:	4b6a      	ldr	r3, [pc, #424]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002758:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800275c:	f023 020c 	bic.w	r2, r3, #12
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002764:	4966      	ldr	r1, [pc, #408]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002766:	4313      	orrs	r3, r2
 8002768:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002774:	2b00      	cmp	r3, #0
 8002776:	d00a      	beq.n	800278e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002778:	4b61      	ldr	r3, [pc, #388]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800277a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800277e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002786:	495e      	ldr	r1, [pc, #376]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002788:	4313      	orrs	r3, r2
 800278a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002796:	2b00      	cmp	r3, #0
 8002798:	d00a      	beq.n	80027b0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800279a:	4b59      	ldr	r3, [pc, #356]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800279c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027a0:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80027a8:	4955      	ldr	r1, [pc, #340]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80027aa:	4313      	orrs	r3, r2
 80027ac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d00a      	beq.n	80027d2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80027bc:	4b50      	ldr	r3, [pc, #320]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80027be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027c2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027ca:	494d      	ldr	r1, [pc, #308]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80027cc:	4313      	orrs	r3, r2
 80027ce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d00a      	beq.n	80027f4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80027de:	4b48      	ldr	r3, [pc, #288]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80027e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027e4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027ec:	4944      	ldr	r1, [pc, #272]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80027ee:	4313      	orrs	r3, r2
 80027f0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d00a      	beq.n	8002816 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002800:	4b3f      	ldr	r3, [pc, #252]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002802:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002806:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800280e:	493c      	ldr	r1, [pc, #240]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002810:	4313      	orrs	r3, r2
 8002812:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800281e:	2b00      	cmp	r3, #0
 8002820:	d00a      	beq.n	8002838 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002822:	4b37      	ldr	r3, [pc, #220]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002824:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002828:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002830:	4933      	ldr	r1, [pc, #204]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002832:	4313      	orrs	r3, r2
 8002834:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002840:	2b00      	cmp	r3, #0
 8002842:	d00a      	beq.n	800285a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002844:	4b2e      	ldr	r3, [pc, #184]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002846:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800284a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002852:	492b      	ldr	r1, [pc, #172]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002854:	4313      	orrs	r3, r2
 8002856:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002862:	2b00      	cmp	r3, #0
 8002864:	d011      	beq.n	800288a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002866:	4b26      	ldr	r3, [pc, #152]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002868:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800286c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002874:	4922      	ldr	r1, [pc, #136]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002876:	4313      	orrs	r3, r2
 8002878:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002880:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002884:	d101      	bne.n	800288a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002886:	2301      	movs	r3, #1
 8002888:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 0308 	and.w	r3, r3, #8
 8002892:	2b00      	cmp	r3, #0
 8002894:	d001      	beq.n	800289a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002896:	2301      	movs	r3, #1
 8002898:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d00a      	beq.n	80028bc <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80028a6:	4b16      	ldr	r3, [pc, #88]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028ac:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028b4:	4912      	ldr	r1, [pc, #72]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028b6:	4313      	orrs	r3, r2
 80028b8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d00b      	beq.n	80028e0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80028c8:	4b0d      	ldr	r3, [pc, #52]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028ce:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80028d8:	4909      	ldr	r1, [pc, #36]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028da:	4313      	orrs	r3, r2
 80028dc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80028e0:	69fb      	ldr	r3, [r7, #28]
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d006      	beq.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	f000 80d9 	beq.w	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80028f4:	4b02      	ldr	r3, [pc, #8]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a01      	ldr	r2, [pc, #4]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028fa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80028fe:	e001      	b.n	8002904 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8002900:	40023800 	.word	0x40023800
 8002904:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002906:	f7fe fe0b 	bl	8001520 <HAL_GetTick>
 800290a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800290c:	e008      	b.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800290e:	f7fe fe07 	bl	8001520 <HAL_GetTick>
 8002912:	4602      	mov	r2, r0
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	1ad3      	subs	r3, r2, r3
 8002918:	2b64      	cmp	r3, #100	@ 0x64
 800291a:	d901      	bls.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800291c:	2303      	movs	r3, #3
 800291e:	e194      	b.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002920:	4b6c      	ldr	r3, [pc, #432]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002928:	2b00      	cmp	r3, #0
 800292a:	d1f0      	bne.n	800290e <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f003 0301 	and.w	r3, r3, #1
 8002934:	2b00      	cmp	r3, #0
 8002936:	d021      	beq.n	800297c <HAL_RCCEx_PeriphCLKConfig+0x504>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800293c:	2b00      	cmp	r3, #0
 800293e:	d11d      	bne.n	800297c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002940:	4b64      	ldr	r3, [pc, #400]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002942:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002946:	0c1b      	lsrs	r3, r3, #16
 8002948:	f003 0303 	and.w	r3, r3, #3
 800294c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800294e:	4b61      	ldr	r3, [pc, #388]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002950:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002954:	0e1b      	lsrs	r3, r3, #24
 8002956:	f003 030f 	and.w	r3, r3, #15
 800295a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	019a      	lsls	r2, r3, #6
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	041b      	lsls	r3, r3, #16
 8002966:	431a      	orrs	r2, r3
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	061b      	lsls	r3, r3, #24
 800296c:	431a      	orrs	r2, r3
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	689b      	ldr	r3, [r3, #8]
 8002972:	071b      	lsls	r3, r3, #28
 8002974:	4957      	ldr	r1, [pc, #348]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002976:	4313      	orrs	r3, r2
 8002978:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002984:	2b00      	cmp	r3, #0
 8002986:	d004      	beq.n	8002992 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800298c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002990:	d00a      	beq.n	80029a8 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800299a:	2b00      	cmp	r3, #0
 800299c:	d02e      	beq.n	80029fc <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80029a6:	d129      	bne.n	80029fc <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80029a8:	4b4a      	ldr	r3, [pc, #296]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80029aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80029ae:	0c1b      	lsrs	r3, r3, #16
 80029b0:	f003 0303 	and.w	r3, r3, #3
 80029b4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80029b6:	4b47      	ldr	r3, [pc, #284]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80029b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80029bc:	0f1b      	lsrs	r3, r3, #28
 80029be:	f003 0307 	and.w	r3, r3, #7
 80029c2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	019a      	lsls	r2, r3, #6
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	041b      	lsls	r3, r3, #16
 80029ce:	431a      	orrs	r2, r3
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	68db      	ldr	r3, [r3, #12]
 80029d4:	061b      	lsls	r3, r3, #24
 80029d6:	431a      	orrs	r2, r3
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	071b      	lsls	r3, r3, #28
 80029dc:	493d      	ldr	r1, [pc, #244]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80029de:	4313      	orrs	r3, r2
 80029e0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80029e4:	4b3b      	ldr	r3, [pc, #236]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80029e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80029ea:	f023 021f 	bic.w	r2, r3, #31
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029f2:	3b01      	subs	r3, #1
 80029f4:	4937      	ldr	r1, [pc, #220]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80029f6:	4313      	orrs	r3, r2
 80029f8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d01d      	beq.n	8002a44 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002a08:	4b32      	ldr	r3, [pc, #200]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002a0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002a0e:	0e1b      	lsrs	r3, r3, #24
 8002a10:	f003 030f 	and.w	r3, r3, #15
 8002a14:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002a16:	4b2f      	ldr	r3, [pc, #188]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002a18:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002a1c:	0f1b      	lsrs	r3, r3, #28
 8002a1e:	f003 0307 	and.w	r3, r3, #7
 8002a22:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	019a      	lsls	r2, r3, #6
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	691b      	ldr	r3, [r3, #16]
 8002a2e:	041b      	lsls	r3, r3, #16
 8002a30:	431a      	orrs	r2, r3
 8002a32:	693b      	ldr	r3, [r7, #16]
 8002a34:	061b      	lsls	r3, r3, #24
 8002a36:	431a      	orrs	r2, r3
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	071b      	lsls	r3, r3, #28
 8002a3c:	4925      	ldr	r1, [pc, #148]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d011      	beq.n	8002a74 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	019a      	lsls	r2, r3, #6
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	691b      	ldr	r3, [r3, #16]
 8002a5a:	041b      	lsls	r3, r3, #16
 8002a5c:	431a      	orrs	r2, r3
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	68db      	ldr	r3, [r3, #12]
 8002a62:	061b      	lsls	r3, r3, #24
 8002a64:	431a      	orrs	r2, r3
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	071b      	lsls	r3, r3, #28
 8002a6c:	4919      	ldr	r1, [pc, #100]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002a74:	4b17      	ldr	r3, [pc, #92]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a16      	ldr	r2, [pc, #88]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002a7a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002a7e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a80:	f7fe fd4e 	bl	8001520 <HAL_GetTick>
 8002a84:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002a86:	e008      	b.n	8002a9a <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002a88:	f7fe fd4a 	bl	8001520 <HAL_GetTick>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	697b      	ldr	r3, [r7, #20]
 8002a90:	1ad3      	subs	r3, r2, r3
 8002a92:	2b64      	cmp	r3, #100	@ 0x64
 8002a94:	d901      	bls.n	8002a9a <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002a96:	2303      	movs	r3, #3
 8002a98:	e0d7      	b.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002a9a:	4b0e      	ldr	r3, [pc, #56]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d0f0      	beq.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002aa6:	69bb      	ldr	r3, [r7, #24]
 8002aa8:	2b01      	cmp	r3, #1
 8002aaa:	f040 80cd 	bne.w	8002c48 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002aae:	4b09      	ldr	r3, [pc, #36]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a08      	ldr	r2, [pc, #32]	@ (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002ab4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ab8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002aba:	f7fe fd31 	bl	8001520 <HAL_GetTick>
 8002abe:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002ac0:	e00a      	b.n	8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002ac2:	f7fe fd2d 	bl	8001520 <HAL_GetTick>
 8002ac6:	4602      	mov	r2, r0
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	1ad3      	subs	r3, r2, r3
 8002acc:	2b64      	cmp	r3, #100	@ 0x64
 8002ace:	d903      	bls.n	8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002ad0:	2303      	movs	r3, #3
 8002ad2:	e0ba      	b.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8002ad4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002ad8:	4b5e      	ldr	r3, [pc, #376]	@ (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002ae0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002ae4:	d0ed      	beq.n	8002ac2 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d003      	beq.n	8002afa <HAL_RCCEx_PeriphCLKConfig+0x682>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d009      	beq.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d02e      	beq.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d12a      	bne.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002b0e:	4b51      	ldr	r3, [pc, #324]	@ (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002b10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b14:	0c1b      	lsrs	r3, r3, #16
 8002b16:	f003 0303 	and.w	r3, r3, #3
 8002b1a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002b1c:	4b4d      	ldr	r3, [pc, #308]	@ (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002b1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b22:	0f1b      	lsrs	r3, r3, #28
 8002b24:	f003 0307 	and.w	r3, r3, #7
 8002b28:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	695b      	ldr	r3, [r3, #20]
 8002b2e:	019a      	lsls	r2, r3, #6
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	041b      	lsls	r3, r3, #16
 8002b34:	431a      	orrs	r2, r3
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	699b      	ldr	r3, [r3, #24]
 8002b3a:	061b      	lsls	r3, r3, #24
 8002b3c:	431a      	orrs	r2, r3
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	071b      	lsls	r3, r3, #28
 8002b42:	4944      	ldr	r1, [pc, #272]	@ (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002b44:	4313      	orrs	r3, r2
 8002b46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002b4a:	4b42      	ldr	r3, [pc, #264]	@ (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002b4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002b50:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b58:	3b01      	subs	r3, #1
 8002b5a:	021b      	lsls	r3, r3, #8
 8002b5c:	493d      	ldr	r1, [pc, #244]	@ (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d022      	beq.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002b74:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002b78:	d11d      	bne.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002b7a:	4b36      	ldr	r3, [pc, #216]	@ (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002b7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b80:	0e1b      	lsrs	r3, r3, #24
 8002b82:	f003 030f 	and.w	r3, r3, #15
 8002b86:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002b88:	4b32      	ldr	r3, [pc, #200]	@ (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002b8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b8e:	0f1b      	lsrs	r3, r3, #28
 8002b90:	f003 0307 	and.w	r3, r3, #7
 8002b94:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	695b      	ldr	r3, [r3, #20]
 8002b9a:	019a      	lsls	r2, r3, #6
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6a1b      	ldr	r3, [r3, #32]
 8002ba0:	041b      	lsls	r3, r3, #16
 8002ba2:	431a      	orrs	r2, r3
 8002ba4:	693b      	ldr	r3, [r7, #16]
 8002ba6:	061b      	lsls	r3, r3, #24
 8002ba8:	431a      	orrs	r2, r3
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	071b      	lsls	r3, r3, #28
 8002bae:	4929      	ldr	r1, [pc, #164]	@ (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 0308 	and.w	r3, r3, #8
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d028      	beq.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002bc2:	4b24      	ldr	r3, [pc, #144]	@ (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002bc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bc8:	0e1b      	lsrs	r3, r3, #24
 8002bca:	f003 030f 	and.w	r3, r3, #15
 8002bce:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002bd0:	4b20      	ldr	r3, [pc, #128]	@ (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002bd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bd6:	0c1b      	lsrs	r3, r3, #16
 8002bd8:	f003 0303 	and.w	r3, r3, #3
 8002bdc:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	695b      	ldr	r3, [r3, #20]
 8002be2:	019a      	lsls	r2, r3, #6
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	041b      	lsls	r3, r3, #16
 8002be8:	431a      	orrs	r2, r3
 8002bea:	693b      	ldr	r3, [r7, #16]
 8002bec:	061b      	lsls	r3, r3, #24
 8002bee:	431a      	orrs	r2, r3
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	69db      	ldr	r3, [r3, #28]
 8002bf4:	071b      	lsls	r3, r3, #28
 8002bf6:	4917      	ldr	r1, [pc, #92]	@ (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002bfe:	4b15      	ldr	r3, [pc, #84]	@ (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002c00:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002c04:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c0c:	4911      	ldr	r1, [pc, #68]	@ (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002c14:	4b0f      	ldr	r3, [pc, #60]	@ (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a0e      	ldr	r2, [pc, #56]	@ (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002c1a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c1e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c20:	f7fe fc7e 	bl	8001520 <HAL_GetTick>
 8002c24:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002c26:	e008      	b.n	8002c3a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002c28:	f7fe fc7a 	bl	8001520 <HAL_GetTick>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	1ad3      	subs	r3, r2, r3
 8002c32:	2b64      	cmp	r3, #100	@ 0x64
 8002c34:	d901      	bls.n	8002c3a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002c36:	2303      	movs	r3, #3
 8002c38:	e007      	b.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002c3a:	4b06      	ldr	r3, [pc, #24]	@ (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002c42:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002c46:	d1ef      	bne.n	8002c28 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8002c48:	2300      	movs	r3, #0
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	3720      	adds	r7, #32
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}
 8002c52:	bf00      	nop
 8002c54:	40023800 	.word	0x40023800

08002c58 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b082      	sub	sp, #8
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d101      	bne.n	8002c6a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e040      	b.n	8002cec <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d106      	bne.n	8002c80 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2200      	movs	r2, #0
 8002c76:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	f7fe fb54 	bl	8001328 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2224      	movs	r2, #36	@ 0x24
 8002c84:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	681a      	ldr	r2, [r3, #0]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f022 0201 	bic.w	r2, r2, #1
 8002c94:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d002      	beq.n	8002ca4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002c9e:	6878      	ldr	r0, [r7, #4]
 8002ca0:	f000 fb16 	bl	80032d0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002ca4:	6878      	ldr	r0, [r7, #4]
 8002ca6:	f000 f8af 	bl	8002e08 <UART_SetConfig>
 8002caa:	4603      	mov	r3, r0
 8002cac:	2b01      	cmp	r3, #1
 8002cae:	d101      	bne.n	8002cb4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e01b      	b.n	8002cec <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	685a      	ldr	r2, [r3, #4]
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002cc2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	689a      	ldr	r2, [r3, #8]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002cd2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f042 0201 	orr.w	r2, r2, #1
 8002ce2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002ce4:	6878      	ldr	r0, [r7, #4]
 8002ce6:	f000 fb95 	bl	8003414 <UART_CheckIdleState>
 8002cea:	4603      	mov	r3, r0
}
 8002cec:	4618      	mov	r0, r3
 8002cee:	3708      	adds	r7, #8
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bd80      	pop	{r7, pc}

08002cf4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b08a      	sub	sp, #40	@ 0x28
 8002cf8:	af02      	add	r7, sp, #8
 8002cfa:	60f8      	str	r0, [r7, #12]
 8002cfc:	60b9      	str	r1, [r7, #8]
 8002cfe:	603b      	str	r3, [r7, #0]
 8002d00:	4613      	mov	r3, r2
 8002d02:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002d08:	2b20      	cmp	r3, #32
 8002d0a:	d177      	bne.n	8002dfc <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d002      	beq.n	8002d18 <HAL_UART_Transmit+0x24>
 8002d12:	88fb      	ldrh	r3, [r7, #6]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d101      	bne.n	8002d1c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e070      	b.n	8002dfe <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	2221      	movs	r2, #33	@ 0x21
 8002d28:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002d2a:	f7fe fbf9 	bl	8001520 <HAL_GetTick>
 8002d2e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	88fa      	ldrh	r2, [r7, #6]
 8002d34:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	88fa      	ldrh	r2, [r7, #6]
 8002d3c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d48:	d108      	bne.n	8002d5c <HAL_UART_Transmit+0x68>
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	691b      	ldr	r3, [r3, #16]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d104      	bne.n	8002d5c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002d52:	2300      	movs	r3, #0
 8002d54:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002d56:	68bb      	ldr	r3, [r7, #8]
 8002d58:	61bb      	str	r3, [r7, #24]
 8002d5a:	e003      	b.n	8002d64 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d60:	2300      	movs	r3, #0
 8002d62:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002d64:	e02f      	b.n	8002dc6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	9300      	str	r3, [sp, #0]
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	2180      	movs	r1, #128	@ 0x80
 8002d70:	68f8      	ldr	r0, [r7, #12]
 8002d72:	f000 fba6 	bl	80034c2 <UART_WaitOnFlagUntilTimeout>
 8002d76:	4603      	mov	r3, r0
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d004      	beq.n	8002d86 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	2220      	movs	r2, #32
 8002d80:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002d82:	2303      	movs	r3, #3
 8002d84:	e03b      	b.n	8002dfe <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8002d86:	69fb      	ldr	r3, [r7, #28]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d10b      	bne.n	8002da4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002d8c:	69bb      	ldr	r3, [r7, #24]
 8002d8e:	881b      	ldrh	r3, [r3, #0]
 8002d90:	461a      	mov	r2, r3
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d9a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002d9c:	69bb      	ldr	r3, [r7, #24]
 8002d9e:	3302      	adds	r3, #2
 8002da0:	61bb      	str	r3, [r7, #24]
 8002da2:	e007      	b.n	8002db4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002da4:	69fb      	ldr	r3, [r7, #28]
 8002da6:	781a      	ldrb	r2, [r3, #0]
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002dae:	69fb      	ldr	r3, [r7, #28]
 8002db0:	3301      	adds	r3, #1
 8002db2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002dba:	b29b      	uxth	r3, r3
 8002dbc:	3b01      	subs	r3, #1
 8002dbe:	b29a      	uxth	r2, r3
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002dcc:	b29b      	uxth	r3, r3
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d1c9      	bne.n	8002d66 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	9300      	str	r3, [sp, #0]
 8002dd6:	697b      	ldr	r3, [r7, #20]
 8002dd8:	2200      	movs	r2, #0
 8002dda:	2140      	movs	r1, #64	@ 0x40
 8002ddc:	68f8      	ldr	r0, [r7, #12]
 8002dde:	f000 fb70 	bl	80034c2 <UART_WaitOnFlagUntilTimeout>
 8002de2:	4603      	mov	r3, r0
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d004      	beq.n	8002df2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	2220      	movs	r2, #32
 8002dec:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002dee:	2303      	movs	r3, #3
 8002df0:	e005      	b.n	8002dfe <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	2220      	movs	r2, #32
 8002df6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	e000      	b.n	8002dfe <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8002dfc:	2302      	movs	r3, #2
  }
}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	3720      	adds	r7, #32
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}
	...

08002e08 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b088      	sub	sp, #32
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002e10:	2300      	movs	r3, #0
 8002e12:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	689a      	ldr	r2, [r3, #8]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	691b      	ldr	r3, [r3, #16]
 8002e1c:	431a      	orrs	r2, r3
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	695b      	ldr	r3, [r3, #20]
 8002e22:	431a      	orrs	r2, r3
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	69db      	ldr	r3, [r3, #28]
 8002e28:	4313      	orrs	r3, r2
 8002e2a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	4ba6      	ldr	r3, [pc, #664]	@ (80030cc <UART_SetConfig+0x2c4>)
 8002e34:	4013      	ands	r3, r2
 8002e36:	687a      	ldr	r2, [r7, #4]
 8002e38:	6812      	ldr	r2, [r2, #0]
 8002e3a:	6979      	ldr	r1, [r7, #20]
 8002e3c:	430b      	orrs	r3, r1
 8002e3e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	68da      	ldr	r2, [r3, #12]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	430a      	orrs	r2, r1
 8002e54:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	699b      	ldr	r3, [r3, #24]
 8002e5a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6a1b      	ldr	r3, [r3, #32]
 8002e60:	697a      	ldr	r2, [r7, #20]
 8002e62:	4313      	orrs	r3, r2
 8002e64:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	697a      	ldr	r2, [r7, #20]
 8002e76:	430a      	orrs	r2, r1
 8002e78:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a94      	ldr	r2, [pc, #592]	@ (80030d0 <UART_SetConfig+0x2c8>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d120      	bne.n	8002ec6 <UART_SetConfig+0xbe>
 8002e84:	4b93      	ldr	r3, [pc, #588]	@ (80030d4 <UART_SetConfig+0x2cc>)
 8002e86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e8a:	f003 0303 	and.w	r3, r3, #3
 8002e8e:	2b03      	cmp	r3, #3
 8002e90:	d816      	bhi.n	8002ec0 <UART_SetConfig+0xb8>
 8002e92:	a201      	add	r2, pc, #4	@ (adr r2, 8002e98 <UART_SetConfig+0x90>)
 8002e94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e98:	08002ea9 	.word	0x08002ea9
 8002e9c:	08002eb5 	.word	0x08002eb5
 8002ea0:	08002eaf 	.word	0x08002eaf
 8002ea4:	08002ebb 	.word	0x08002ebb
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	77fb      	strb	r3, [r7, #31]
 8002eac:	e150      	b.n	8003150 <UART_SetConfig+0x348>
 8002eae:	2302      	movs	r3, #2
 8002eb0:	77fb      	strb	r3, [r7, #31]
 8002eb2:	e14d      	b.n	8003150 <UART_SetConfig+0x348>
 8002eb4:	2304      	movs	r3, #4
 8002eb6:	77fb      	strb	r3, [r7, #31]
 8002eb8:	e14a      	b.n	8003150 <UART_SetConfig+0x348>
 8002eba:	2308      	movs	r3, #8
 8002ebc:	77fb      	strb	r3, [r7, #31]
 8002ebe:	e147      	b.n	8003150 <UART_SetConfig+0x348>
 8002ec0:	2310      	movs	r3, #16
 8002ec2:	77fb      	strb	r3, [r7, #31]
 8002ec4:	e144      	b.n	8003150 <UART_SetConfig+0x348>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a83      	ldr	r2, [pc, #524]	@ (80030d8 <UART_SetConfig+0x2d0>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d132      	bne.n	8002f36 <UART_SetConfig+0x12e>
 8002ed0:	4b80      	ldr	r3, [pc, #512]	@ (80030d4 <UART_SetConfig+0x2cc>)
 8002ed2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ed6:	f003 030c 	and.w	r3, r3, #12
 8002eda:	2b0c      	cmp	r3, #12
 8002edc:	d828      	bhi.n	8002f30 <UART_SetConfig+0x128>
 8002ede:	a201      	add	r2, pc, #4	@ (adr r2, 8002ee4 <UART_SetConfig+0xdc>)
 8002ee0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ee4:	08002f19 	.word	0x08002f19
 8002ee8:	08002f31 	.word	0x08002f31
 8002eec:	08002f31 	.word	0x08002f31
 8002ef0:	08002f31 	.word	0x08002f31
 8002ef4:	08002f25 	.word	0x08002f25
 8002ef8:	08002f31 	.word	0x08002f31
 8002efc:	08002f31 	.word	0x08002f31
 8002f00:	08002f31 	.word	0x08002f31
 8002f04:	08002f1f 	.word	0x08002f1f
 8002f08:	08002f31 	.word	0x08002f31
 8002f0c:	08002f31 	.word	0x08002f31
 8002f10:	08002f31 	.word	0x08002f31
 8002f14:	08002f2b 	.word	0x08002f2b
 8002f18:	2300      	movs	r3, #0
 8002f1a:	77fb      	strb	r3, [r7, #31]
 8002f1c:	e118      	b.n	8003150 <UART_SetConfig+0x348>
 8002f1e:	2302      	movs	r3, #2
 8002f20:	77fb      	strb	r3, [r7, #31]
 8002f22:	e115      	b.n	8003150 <UART_SetConfig+0x348>
 8002f24:	2304      	movs	r3, #4
 8002f26:	77fb      	strb	r3, [r7, #31]
 8002f28:	e112      	b.n	8003150 <UART_SetConfig+0x348>
 8002f2a:	2308      	movs	r3, #8
 8002f2c:	77fb      	strb	r3, [r7, #31]
 8002f2e:	e10f      	b.n	8003150 <UART_SetConfig+0x348>
 8002f30:	2310      	movs	r3, #16
 8002f32:	77fb      	strb	r3, [r7, #31]
 8002f34:	e10c      	b.n	8003150 <UART_SetConfig+0x348>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a68      	ldr	r2, [pc, #416]	@ (80030dc <UART_SetConfig+0x2d4>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d120      	bne.n	8002f82 <UART_SetConfig+0x17a>
 8002f40:	4b64      	ldr	r3, [pc, #400]	@ (80030d4 <UART_SetConfig+0x2cc>)
 8002f42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f46:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002f4a:	2b30      	cmp	r3, #48	@ 0x30
 8002f4c:	d013      	beq.n	8002f76 <UART_SetConfig+0x16e>
 8002f4e:	2b30      	cmp	r3, #48	@ 0x30
 8002f50:	d814      	bhi.n	8002f7c <UART_SetConfig+0x174>
 8002f52:	2b20      	cmp	r3, #32
 8002f54:	d009      	beq.n	8002f6a <UART_SetConfig+0x162>
 8002f56:	2b20      	cmp	r3, #32
 8002f58:	d810      	bhi.n	8002f7c <UART_SetConfig+0x174>
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d002      	beq.n	8002f64 <UART_SetConfig+0x15c>
 8002f5e:	2b10      	cmp	r3, #16
 8002f60:	d006      	beq.n	8002f70 <UART_SetConfig+0x168>
 8002f62:	e00b      	b.n	8002f7c <UART_SetConfig+0x174>
 8002f64:	2300      	movs	r3, #0
 8002f66:	77fb      	strb	r3, [r7, #31]
 8002f68:	e0f2      	b.n	8003150 <UART_SetConfig+0x348>
 8002f6a:	2302      	movs	r3, #2
 8002f6c:	77fb      	strb	r3, [r7, #31]
 8002f6e:	e0ef      	b.n	8003150 <UART_SetConfig+0x348>
 8002f70:	2304      	movs	r3, #4
 8002f72:	77fb      	strb	r3, [r7, #31]
 8002f74:	e0ec      	b.n	8003150 <UART_SetConfig+0x348>
 8002f76:	2308      	movs	r3, #8
 8002f78:	77fb      	strb	r3, [r7, #31]
 8002f7a:	e0e9      	b.n	8003150 <UART_SetConfig+0x348>
 8002f7c:	2310      	movs	r3, #16
 8002f7e:	77fb      	strb	r3, [r7, #31]
 8002f80:	e0e6      	b.n	8003150 <UART_SetConfig+0x348>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a56      	ldr	r2, [pc, #344]	@ (80030e0 <UART_SetConfig+0x2d8>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d120      	bne.n	8002fce <UART_SetConfig+0x1c6>
 8002f8c:	4b51      	ldr	r3, [pc, #324]	@ (80030d4 <UART_SetConfig+0x2cc>)
 8002f8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f92:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002f96:	2bc0      	cmp	r3, #192	@ 0xc0
 8002f98:	d013      	beq.n	8002fc2 <UART_SetConfig+0x1ba>
 8002f9a:	2bc0      	cmp	r3, #192	@ 0xc0
 8002f9c:	d814      	bhi.n	8002fc8 <UART_SetConfig+0x1c0>
 8002f9e:	2b80      	cmp	r3, #128	@ 0x80
 8002fa0:	d009      	beq.n	8002fb6 <UART_SetConfig+0x1ae>
 8002fa2:	2b80      	cmp	r3, #128	@ 0x80
 8002fa4:	d810      	bhi.n	8002fc8 <UART_SetConfig+0x1c0>
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d002      	beq.n	8002fb0 <UART_SetConfig+0x1a8>
 8002faa:	2b40      	cmp	r3, #64	@ 0x40
 8002fac:	d006      	beq.n	8002fbc <UART_SetConfig+0x1b4>
 8002fae:	e00b      	b.n	8002fc8 <UART_SetConfig+0x1c0>
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	77fb      	strb	r3, [r7, #31]
 8002fb4:	e0cc      	b.n	8003150 <UART_SetConfig+0x348>
 8002fb6:	2302      	movs	r3, #2
 8002fb8:	77fb      	strb	r3, [r7, #31]
 8002fba:	e0c9      	b.n	8003150 <UART_SetConfig+0x348>
 8002fbc:	2304      	movs	r3, #4
 8002fbe:	77fb      	strb	r3, [r7, #31]
 8002fc0:	e0c6      	b.n	8003150 <UART_SetConfig+0x348>
 8002fc2:	2308      	movs	r3, #8
 8002fc4:	77fb      	strb	r3, [r7, #31]
 8002fc6:	e0c3      	b.n	8003150 <UART_SetConfig+0x348>
 8002fc8:	2310      	movs	r3, #16
 8002fca:	77fb      	strb	r3, [r7, #31]
 8002fcc:	e0c0      	b.n	8003150 <UART_SetConfig+0x348>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4a44      	ldr	r2, [pc, #272]	@ (80030e4 <UART_SetConfig+0x2dc>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d125      	bne.n	8003024 <UART_SetConfig+0x21c>
 8002fd8:	4b3e      	ldr	r3, [pc, #248]	@ (80030d4 <UART_SetConfig+0x2cc>)
 8002fda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fde:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002fe2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002fe6:	d017      	beq.n	8003018 <UART_SetConfig+0x210>
 8002fe8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002fec:	d817      	bhi.n	800301e <UART_SetConfig+0x216>
 8002fee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ff2:	d00b      	beq.n	800300c <UART_SetConfig+0x204>
 8002ff4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ff8:	d811      	bhi.n	800301e <UART_SetConfig+0x216>
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d003      	beq.n	8003006 <UART_SetConfig+0x1fe>
 8002ffe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003002:	d006      	beq.n	8003012 <UART_SetConfig+0x20a>
 8003004:	e00b      	b.n	800301e <UART_SetConfig+0x216>
 8003006:	2300      	movs	r3, #0
 8003008:	77fb      	strb	r3, [r7, #31]
 800300a:	e0a1      	b.n	8003150 <UART_SetConfig+0x348>
 800300c:	2302      	movs	r3, #2
 800300e:	77fb      	strb	r3, [r7, #31]
 8003010:	e09e      	b.n	8003150 <UART_SetConfig+0x348>
 8003012:	2304      	movs	r3, #4
 8003014:	77fb      	strb	r3, [r7, #31]
 8003016:	e09b      	b.n	8003150 <UART_SetConfig+0x348>
 8003018:	2308      	movs	r3, #8
 800301a:	77fb      	strb	r3, [r7, #31]
 800301c:	e098      	b.n	8003150 <UART_SetConfig+0x348>
 800301e:	2310      	movs	r3, #16
 8003020:	77fb      	strb	r3, [r7, #31]
 8003022:	e095      	b.n	8003150 <UART_SetConfig+0x348>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a2f      	ldr	r2, [pc, #188]	@ (80030e8 <UART_SetConfig+0x2e0>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d125      	bne.n	800307a <UART_SetConfig+0x272>
 800302e:	4b29      	ldr	r3, [pc, #164]	@ (80030d4 <UART_SetConfig+0x2cc>)
 8003030:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003034:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003038:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800303c:	d017      	beq.n	800306e <UART_SetConfig+0x266>
 800303e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003042:	d817      	bhi.n	8003074 <UART_SetConfig+0x26c>
 8003044:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003048:	d00b      	beq.n	8003062 <UART_SetConfig+0x25a>
 800304a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800304e:	d811      	bhi.n	8003074 <UART_SetConfig+0x26c>
 8003050:	2b00      	cmp	r3, #0
 8003052:	d003      	beq.n	800305c <UART_SetConfig+0x254>
 8003054:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003058:	d006      	beq.n	8003068 <UART_SetConfig+0x260>
 800305a:	e00b      	b.n	8003074 <UART_SetConfig+0x26c>
 800305c:	2301      	movs	r3, #1
 800305e:	77fb      	strb	r3, [r7, #31]
 8003060:	e076      	b.n	8003150 <UART_SetConfig+0x348>
 8003062:	2302      	movs	r3, #2
 8003064:	77fb      	strb	r3, [r7, #31]
 8003066:	e073      	b.n	8003150 <UART_SetConfig+0x348>
 8003068:	2304      	movs	r3, #4
 800306a:	77fb      	strb	r3, [r7, #31]
 800306c:	e070      	b.n	8003150 <UART_SetConfig+0x348>
 800306e:	2308      	movs	r3, #8
 8003070:	77fb      	strb	r3, [r7, #31]
 8003072:	e06d      	b.n	8003150 <UART_SetConfig+0x348>
 8003074:	2310      	movs	r3, #16
 8003076:	77fb      	strb	r3, [r7, #31]
 8003078:	e06a      	b.n	8003150 <UART_SetConfig+0x348>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a1b      	ldr	r2, [pc, #108]	@ (80030ec <UART_SetConfig+0x2e4>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d138      	bne.n	80030f6 <UART_SetConfig+0x2ee>
 8003084:	4b13      	ldr	r3, [pc, #76]	@ (80030d4 <UART_SetConfig+0x2cc>)
 8003086:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800308a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800308e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003092:	d017      	beq.n	80030c4 <UART_SetConfig+0x2bc>
 8003094:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003098:	d82a      	bhi.n	80030f0 <UART_SetConfig+0x2e8>
 800309a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800309e:	d00b      	beq.n	80030b8 <UART_SetConfig+0x2b0>
 80030a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030a4:	d824      	bhi.n	80030f0 <UART_SetConfig+0x2e8>
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d003      	beq.n	80030b2 <UART_SetConfig+0x2aa>
 80030aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030ae:	d006      	beq.n	80030be <UART_SetConfig+0x2b6>
 80030b0:	e01e      	b.n	80030f0 <UART_SetConfig+0x2e8>
 80030b2:	2300      	movs	r3, #0
 80030b4:	77fb      	strb	r3, [r7, #31]
 80030b6:	e04b      	b.n	8003150 <UART_SetConfig+0x348>
 80030b8:	2302      	movs	r3, #2
 80030ba:	77fb      	strb	r3, [r7, #31]
 80030bc:	e048      	b.n	8003150 <UART_SetConfig+0x348>
 80030be:	2304      	movs	r3, #4
 80030c0:	77fb      	strb	r3, [r7, #31]
 80030c2:	e045      	b.n	8003150 <UART_SetConfig+0x348>
 80030c4:	2308      	movs	r3, #8
 80030c6:	77fb      	strb	r3, [r7, #31]
 80030c8:	e042      	b.n	8003150 <UART_SetConfig+0x348>
 80030ca:	bf00      	nop
 80030cc:	efff69f3 	.word	0xefff69f3
 80030d0:	40011000 	.word	0x40011000
 80030d4:	40023800 	.word	0x40023800
 80030d8:	40004400 	.word	0x40004400
 80030dc:	40004800 	.word	0x40004800
 80030e0:	40004c00 	.word	0x40004c00
 80030e4:	40005000 	.word	0x40005000
 80030e8:	40011400 	.word	0x40011400
 80030ec:	40007800 	.word	0x40007800
 80030f0:	2310      	movs	r3, #16
 80030f2:	77fb      	strb	r3, [r7, #31]
 80030f4:	e02c      	b.n	8003150 <UART_SetConfig+0x348>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a72      	ldr	r2, [pc, #456]	@ (80032c4 <UART_SetConfig+0x4bc>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d125      	bne.n	800314c <UART_SetConfig+0x344>
 8003100:	4b71      	ldr	r3, [pc, #452]	@ (80032c8 <UART_SetConfig+0x4c0>)
 8003102:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003106:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800310a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800310e:	d017      	beq.n	8003140 <UART_SetConfig+0x338>
 8003110:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003114:	d817      	bhi.n	8003146 <UART_SetConfig+0x33e>
 8003116:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800311a:	d00b      	beq.n	8003134 <UART_SetConfig+0x32c>
 800311c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003120:	d811      	bhi.n	8003146 <UART_SetConfig+0x33e>
 8003122:	2b00      	cmp	r3, #0
 8003124:	d003      	beq.n	800312e <UART_SetConfig+0x326>
 8003126:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800312a:	d006      	beq.n	800313a <UART_SetConfig+0x332>
 800312c:	e00b      	b.n	8003146 <UART_SetConfig+0x33e>
 800312e:	2300      	movs	r3, #0
 8003130:	77fb      	strb	r3, [r7, #31]
 8003132:	e00d      	b.n	8003150 <UART_SetConfig+0x348>
 8003134:	2302      	movs	r3, #2
 8003136:	77fb      	strb	r3, [r7, #31]
 8003138:	e00a      	b.n	8003150 <UART_SetConfig+0x348>
 800313a:	2304      	movs	r3, #4
 800313c:	77fb      	strb	r3, [r7, #31]
 800313e:	e007      	b.n	8003150 <UART_SetConfig+0x348>
 8003140:	2308      	movs	r3, #8
 8003142:	77fb      	strb	r3, [r7, #31]
 8003144:	e004      	b.n	8003150 <UART_SetConfig+0x348>
 8003146:	2310      	movs	r3, #16
 8003148:	77fb      	strb	r3, [r7, #31]
 800314a:	e001      	b.n	8003150 <UART_SetConfig+0x348>
 800314c:	2310      	movs	r3, #16
 800314e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	69db      	ldr	r3, [r3, #28]
 8003154:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003158:	d15b      	bne.n	8003212 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800315a:	7ffb      	ldrb	r3, [r7, #31]
 800315c:	2b08      	cmp	r3, #8
 800315e:	d828      	bhi.n	80031b2 <UART_SetConfig+0x3aa>
 8003160:	a201      	add	r2, pc, #4	@ (adr r2, 8003168 <UART_SetConfig+0x360>)
 8003162:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003166:	bf00      	nop
 8003168:	0800318d 	.word	0x0800318d
 800316c:	08003195 	.word	0x08003195
 8003170:	0800319d 	.word	0x0800319d
 8003174:	080031b3 	.word	0x080031b3
 8003178:	080031a3 	.word	0x080031a3
 800317c:	080031b3 	.word	0x080031b3
 8003180:	080031b3 	.word	0x080031b3
 8003184:	080031b3 	.word	0x080031b3
 8003188:	080031ab 	.word	0x080031ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800318c:	f7ff f94c 	bl	8002428 <HAL_RCC_GetPCLK1Freq>
 8003190:	61b8      	str	r0, [r7, #24]
        break;
 8003192:	e013      	b.n	80031bc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003194:	f7ff f95c 	bl	8002450 <HAL_RCC_GetPCLK2Freq>
 8003198:	61b8      	str	r0, [r7, #24]
        break;
 800319a:	e00f      	b.n	80031bc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800319c:	4b4b      	ldr	r3, [pc, #300]	@ (80032cc <UART_SetConfig+0x4c4>)
 800319e:	61bb      	str	r3, [r7, #24]
        break;
 80031a0:	e00c      	b.n	80031bc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80031a2:	f7ff f86f 	bl	8002284 <HAL_RCC_GetSysClockFreq>
 80031a6:	61b8      	str	r0, [r7, #24]
        break;
 80031a8:	e008      	b.n	80031bc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80031aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80031ae:	61bb      	str	r3, [r7, #24]
        break;
 80031b0:	e004      	b.n	80031bc <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80031b2:	2300      	movs	r3, #0
 80031b4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80031b6:	2301      	movs	r3, #1
 80031b8:	77bb      	strb	r3, [r7, #30]
        break;
 80031ba:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80031bc:	69bb      	ldr	r3, [r7, #24]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d074      	beq.n	80032ac <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80031c2:	69bb      	ldr	r3, [r7, #24]
 80031c4:	005a      	lsls	r2, r3, #1
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	085b      	lsrs	r3, r3, #1
 80031cc:	441a      	add	r2, r3
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80031d6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	2b0f      	cmp	r3, #15
 80031dc:	d916      	bls.n	800320c <UART_SetConfig+0x404>
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031e4:	d212      	bcs.n	800320c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80031e6:	693b      	ldr	r3, [r7, #16]
 80031e8:	b29b      	uxth	r3, r3
 80031ea:	f023 030f 	bic.w	r3, r3, #15
 80031ee:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80031f0:	693b      	ldr	r3, [r7, #16]
 80031f2:	085b      	lsrs	r3, r3, #1
 80031f4:	b29b      	uxth	r3, r3
 80031f6:	f003 0307 	and.w	r3, r3, #7
 80031fa:	b29a      	uxth	r2, r3
 80031fc:	89fb      	ldrh	r3, [r7, #14]
 80031fe:	4313      	orrs	r3, r2
 8003200:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	89fa      	ldrh	r2, [r7, #14]
 8003208:	60da      	str	r2, [r3, #12]
 800320a:	e04f      	b.n	80032ac <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800320c:	2301      	movs	r3, #1
 800320e:	77bb      	strb	r3, [r7, #30]
 8003210:	e04c      	b.n	80032ac <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003212:	7ffb      	ldrb	r3, [r7, #31]
 8003214:	2b08      	cmp	r3, #8
 8003216:	d828      	bhi.n	800326a <UART_SetConfig+0x462>
 8003218:	a201      	add	r2, pc, #4	@ (adr r2, 8003220 <UART_SetConfig+0x418>)
 800321a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800321e:	bf00      	nop
 8003220:	08003245 	.word	0x08003245
 8003224:	0800324d 	.word	0x0800324d
 8003228:	08003255 	.word	0x08003255
 800322c:	0800326b 	.word	0x0800326b
 8003230:	0800325b 	.word	0x0800325b
 8003234:	0800326b 	.word	0x0800326b
 8003238:	0800326b 	.word	0x0800326b
 800323c:	0800326b 	.word	0x0800326b
 8003240:	08003263 	.word	0x08003263
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003244:	f7ff f8f0 	bl	8002428 <HAL_RCC_GetPCLK1Freq>
 8003248:	61b8      	str	r0, [r7, #24]
        break;
 800324a:	e013      	b.n	8003274 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800324c:	f7ff f900 	bl	8002450 <HAL_RCC_GetPCLK2Freq>
 8003250:	61b8      	str	r0, [r7, #24]
        break;
 8003252:	e00f      	b.n	8003274 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003254:	4b1d      	ldr	r3, [pc, #116]	@ (80032cc <UART_SetConfig+0x4c4>)
 8003256:	61bb      	str	r3, [r7, #24]
        break;
 8003258:	e00c      	b.n	8003274 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800325a:	f7ff f813 	bl	8002284 <HAL_RCC_GetSysClockFreq>
 800325e:	61b8      	str	r0, [r7, #24]
        break;
 8003260:	e008      	b.n	8003274 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003262:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003266:	61bb      	str	r3, [r7, #24]
        break;
 8003268:	e004      	b.n	8003274 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800326a:	2300      	movs	r3, #0
 800326c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	77bb      	strb	r3, [r7, #30]
        break;
 8003272:	bf00      	nop
    }

    if (pclk != 0U)
 8003274:	69bb      	ldr	r3, [r7, #24]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d018      	beq.n	80032ac <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	085a      	lsrs	r2, r3, #1
 8003280:	69bb      	ldr	r3, [r7, #24]
 8003282:	441a      	add	r2, r3
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	fbb2 f3f3 	udiv	r3, r2, r3
 800328c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800328e:	693b      	ldr	r3, [r7, #16]
 8003290:	2b0f      	cmp	r3, #15
 8003292:	d909      	bls.n	80032a8 <UART_SetConfig+0x4a0>
 8003294:	693b      	ldr	r3, [r7, #16]
 8003296:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800329a:	d205      	bcs.n	80032a8 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800329c:	693b      	ldr	r3, [r7, #16]
 800329e:	b29a      	uxth	r2, r3
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	60da      	str	r2, [r3, #12]
 80032a6:	e001      	b.n	80032ac <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80032a8:	2301      	movs	r3, #1
 80032aa:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2200      	movs	r2, #0
 80032b0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2200      	movs	r2, #0
 80032b6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80032b8:	7fbb      	ldrb	r3, [r7, #30]
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	3720      	adds	r7, #32
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}
 80032c2:	bf00      	nop
 80032c4:	40007c00 	.word	0x40007c00
 80032c8:	40023800 	.word	0x40023800
 80032cc:	00f42400 	.word	0x00f42400

080032d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b083      	sub	sp, #12
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032dc:	f003 0308 	and.w	r3, r3, #8
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d00a      	beq.n	80032fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	430a      	orrs	r2, r1
 80032f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032fe:	f003 0301 	and.w	r3, r3, #1
 8003302:	2b00      	cmp	r3, #0
 8003304:	d00a      	beq.n	800331c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	430a      	orrs	r2, r1
 800331a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003320:	f003 0302 	and.w	r3, r3, #2
 8003324:	2b00      	cmp	r3, #0
 8003326:	d00a      	beq.n	800333e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	430a      	orrs	r2, r1
 800333c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003342:	f003 0304 	and.w	r3, r3, #4
 8003346:	2b00      	cmp	r3, #0
 8003348:	d00a      	beq.n	8003360 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	430a      	orrs	r2, r1
 800335e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003364:	f003 0310 	and.w	r3, r3, #16
 8003368:	2b00      	cmp	r3, #0
 800336a:	d00a      	beq.n	8003382 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	430a      	orrs	r2, r1
 8003380:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003386:	f003 0320 	and.w	r3, r3, #32
 800338a:	2b00      	cmp	r3, #0
 800338c:	d00a      	beq.n	80033a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	430a      	orrs	r2, r1
 80033a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d01a      	beq.n	80033e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	430a      	orrs	r2, r1
 80033c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80033ce:	d10a      	bne.n	80033e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	430a      	orrs	r2, r1
 80033e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d00a      	beq.n	8003408 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	430a      	orrs	r2, r1
 8003406:	605a      	str	r2, [r3, #4]
  }
}
 8003408:	bf00      	nop
 800340a:	370c      	adds	r7, #12
 800340c:	46bd      	mov	sp, r7
 800340e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003412:	4770      	bx	lr

08003414 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b08c      	sub	sp, #48	@ 0x30
 8003418:	af02      	add	r7, sp, #8
 800341a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2200      	movs	r2, #0
 8003420:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003424:	f7fe f87c 	bl	8001520 <HAL_GetTick>
 8003428:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f003 0308 	and.w	r3, r3, #8
 8003434:	2b08      	cmp	r3, #8
 8003436:	d12e      	bne.n	8003496 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003438:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800343c:	9300      	str	r3, [sp, #0]
 800343e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003440:	2200      	movs	r2, #0
 8003442:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003446:	6878      	ldr	r0, [r7, #4]
 8003448:	f000 f83b 	bl	80034c2 <UART_WaitOnFlagUntilTimeout>
 800344c:	4603      	mov	r3, r0
 800344e:	2b00      	cmp	r3, #0
 8003450:	d021      	beq.n	8003496 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	e853 3f00 	ldrex	r3, [r3]
 800345e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003466:	623b      	str	r3, [r7, #32]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	461a      	mov	r2, r3
 800346e:	6a3b      	ldr	r3, [r7, #32]
 8003470:	61fb      	str	r3, [r7, #28]
 8003472:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003474:	69b9      	ldr	r1, [r7, #24]
 8003476:	69fa      	ldr	r2, [r7, #28]
 8003478:	e841 2300 	strex	r3, r2, [r1]
 800347c:	617b      	str	r3, [r7, #20]
   return(result);
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d1e6      	bne.n	8003452 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2220      	movs	r2, #32
 8003488:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2200      	movs	r2, #0
 800348e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003492:	2303      	movs	r3, #3
 8003494:	e011      	b.n	80034ba <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2220      	movs	r2, #32
 800349a:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2220      	movs	r2, #32
 80034a0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2200      	movs	r2, #0
 80034a8:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2200      	movs	r2, #0
 80034ae:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2200      	movs	r2, #0
 80034b4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80034b8:	2300      	movs	r3, #0
}
 80034ba:	4618      	mov	r0, r3
 80034bc:	3728      	adds	r7, #40	@ 0x28
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}

080034c2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80034c2:	b580      	push	{r7, lr}
 80034c4:	b084      	sub	sp, #16
 80034c6:	af00      	add	r7, sp, #0
 80034c8:	60f8      	str	r0, [r7, #12]
 80034ca:	60b9      	str	r1, [r7, #8]
 80034cc:	603b      	str	r3, [r7, #0]
 80034ce:	4613      	mov	r3, r2
 80034d0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034d2:	e04f      	b.n	8003574 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034d4:	69bb      	ldr	r3, [r7, #24]
 80034d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034da:	d04b      	beq.n	8003574 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034dc:	f7fe f820 	bl	8001520 <HAL_GetTick>
 80034e0:	4602      	mov	r2, r0
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	1ad3      	subs	r3, r2, r3
 80034e6:	69ba      	ldr	r2, [r7, #24]
 80034e8:	429a      	cmp	r2, r3
 80034ea:	d302      	bcc.n	80034f2 <UART_WaitOnFlagUntilTimeout+0x30>
 80034ec:	69bb      	ldr	r3, [r7, #24]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d101      	bne.n	80034f6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80034f2:	2303      	movs	r3, #3
 80034f4:	e04e      	b.n	8003594 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 0304 	and.w	r3, r3, #4
 8003500:	2b00      	cmp	r3, #0
 8003502:	d037      	beq.n	8003574 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	2b80      	cmp	r3, #128	@ 0x80
 8003508:	d034      	beq.n	8003574 <UART_WaitOnFlagUntilTimeout+0xb2>
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	2b40      	cmp	r3, #64	@ 0x40
 800350e:	d031      	beq.n	8003574 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	69db      	ldr	r3, [r3, #28]
 8003516:	f003 0308 	and.w	r3, r3, #8
 800351a:	2b08      	cmp	r3, #8
 800351c:	d110      	bne.n	8003540 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	2208      	movs	r2, #8
 8003524:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003526:	68f8      	ldr	r0, [r7, #12]
 8003528:	f000 f838 	bl	800359c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	2208      	movs	r2, #8
 8003530:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	2200      	movs	r2, #0
 8003538:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800353c:	2301      	movs	r3, #1
 800353e:	e029      	b.n	8003594 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	69db      	ldr	r3, [r3, #28]
 8003546:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800354a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800354e:	d111      	bne.n	8003574 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003558:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800355a:	68f8      	ldr	r0, [r7, #12]
 800355c:	f000 f81e 	bl	800359c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	2220      	movs	r2, #32
 8003564:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	2200      	movs	r2, #0
 800356c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003570:	2303      	movs	r3, #3
 8003572:	e00f      	b.n	8003594 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	69da      	ldr	r2, [r3, #28]
 800357a:	68bb      	ldr	r3, [r7, #8]
 800357c:	4013      	ands	r3, r2
 800357e:	68ba      	ldr	r2, [r7, #8]
 8003580:	429a      	cmp	r2, r3
 8003582:	bf0c      	ite	eq
 8003584:	2301      	moveq	r3, #1
 8003586:	2300      	movne	r3, #0
 8003588:	b2db      	uxtb	r3, r3
 800358a:	461a      	mov	r2, r3
 800358c:	79fb      	ldrb	r3, [r7, #7]
 800358e:	429a      	cmp	r2, r3
 8003590:	d0a0      	beq.n	80034d4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003592:	2300      	movs	r3, #0
}
 8003594:	4618      	mov	r0, r3
 8003596:	3710      	adds	r7, #16
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}

0800359c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800359c:	b480      	push	{r7}
 800359e:	b095      	sub	sp, #84	@ 0x54
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035ac:	e853 3f00 	ldrex	r3, [r3]
 80035b0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80035b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80035b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	461a      	mov	r2, r3
 80035c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80035c2:	643b      	str	r3, [r7, #64]	@ 0x40
 80035c4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035c6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80035c8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80035ca:	e841 2300 	strex	r3, r2, [r1]
 80035ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80035d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d1e6      	bne.n	80035a4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	3308      	adds	r3, #8
 80035dc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035de:	6a3b      	ldr	r3, [r7, #32]
 80035e0:	e853 3f00 	ldrex	r3, [r3]
 80035e4:	61fb      	str	r3, [r7, #28]
   return(result);
 80035e6:	69fb      	ldr	r3, [r7, #28]
 80035e8:	f023 0301 	bic.w	r3, r3, #1
 80035ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	3308      	adds	r3, #8
 80035f4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80035f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80035f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80035fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80035fe:	e841 2300 	strex	r3, r2, [r1]
 8003602:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003606:	2b00      	cmp	r3, #0
 8003608:	d1e5      	bne.n	80035d6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800360e:	2b01      	cmp	r3, #1
 8003610:	d118      	bne.n	8003644 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	e853 3f00 	ldrex	r3, [r3]
 800361e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003620:	68bb      	ldr	r3, [r7, #8]
 8003622:	f023 0310 	bic.w	r3, r3, #16
 8003626:	647b      	str	r3, [r7, #68]	@ 0x44
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	461a      	mov	r2, r3
 800362e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003630:	61bb      	str	r3, [r7, #24]
 8003632:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003634:	6979      	ldr	r1, [r7, #20]
 8003636:	69ba      	ldr	r2, [r7, #24]
 8003638:	e841 2300 	strex	r3, r2, [r1]
 800363c:	613b      	str	r3, [r7, #16]
   return(result);
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d1e6      	bne.n	8003612 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2220      	movs	r2, #32
 8003648:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2200      	movs	r2, #0
 8003650:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2200      	movs	r2, #0
 8003656:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003658:	bf00      	nop
 800365a:	3754      	adds	r7, #84	@ 0x54
 800365c:	46bd      	mov	sp, r7
 800365e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003662:	4770      	bx	lr

08003664 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003664:	b480      	push	{r7}
 8003666:	b085      	sub	sp, #20
 8003668:	af00      	add	r7, sp, #0
 800366a:	4603      	mov	r3, r0
 800366c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800366e:	2300      	movs	r3, #0
 8003670:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003672:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003676:	2b84      	cmp	r3, #132	@ 0x84
 8003678:	d005      	beq.n	8003686 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800367a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	4413      	add	r3, r2
 8003682:	3303      	adds	r3, #3
 8003684:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003686:	68fb      	ldr	r3, [r7, #12]
}
 8003688:	4618      	mov	r0, r3
 800368a:	3714      	adds	r7, #20
 800368c:	46bd      	mov	sp, r7
 800368e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003692:	4770      	bx	lr

08003694 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8003694:	b480      	push	{r7}
 8003696:	b083      	sub	sp, #12
 8003698:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800369a:	f3ef 8305 	mrs	r3, IPSR
 800369e:	607b      	str	r3, [r7, #4]
  return(result);
 80036a0:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	bf14      	ite	ne
 80036a6:	2301      	movne	r3, #1
 80036a8:	2300      	moveq	r3, #0
 80036aa:	b2db      	uxtb	r3, r3
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	370c      	adds	r7, #12
 80036b0:	46bd      	mov	sp, r7
 80036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b6:	4770      	bx	lr

080036b8 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80036bc:	f001 f966 	bl	800498c <vTaskStartScheduler>
  
  return osOK;
 80036c0:	2300      	movs	r3, #0
}
 80036c2:	4618      	mov	r0, r3
 80036c4:	bd80      	pop	{r7, pc}

080036c6 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80036c6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80036c8:	b089      	sub	sp, #36	@ 0x24
 80036ca:	af04      	add	r7, sp, #16
 80036cc:	6078      	str	r0, [r7, #4]
 80036ce:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	695b      	ldr	r3, [r3, #20]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d020      	beq.n	800371a <osThreadCreate+0x54>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	699b      	ldr	r3, [r3, #24]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d01c      	beq.n	800371a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	685c      	ldr	r4, [r3, #4]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	691e      	ldr	r6, [r3, #16]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80036f2:	4618      	mov	r0, r3
 80036f4:	f7ff ffb6 	bl	8003664 <makeFreeRtosPriority>
 80036f8:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	695b      	ldr	r3, [r3, #20]
 80036fe:	687a      	ldr	r2, [r7, #4]
 8003700:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003702:	9202      	str	r2, [sp, #8]
 8003704:	9301      	str	r3, [sp, #4]
 8003706:	9100      	str	r1, [sp, #0]
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	4632      	mov	r2, r6
 800370c:	4629      	mov	r1, r5
 800370e:	4620      	mov	r0, r4
 8003710:	f000 ff64 	bl	80045dc <xTaskCreateStatic>
 8003714:	4603      	mov	r3, r0
 8003716:	60fb      	str	r3, [r7, #12]
 8003718:	e01c      	b.n	8003754 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	685c      	ldr	r4, [r3, #4]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003726:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800372e:	4618      	mov	r0, r3
 8003730:	f7ff ff98 	bl	8003664 <makeFreeRtosPriority>
 8003734:	4602      	mov	r2, r0
 8003736:	f107 030c 	add.w	r3, r7, #12
 800373a:	9301      	str	r3, [sp, #4]
 800373c:	9200      	str	r2, [sp, #0]
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	4632      	mov	r2, r6
 8003742:	4629      	mov	r1, r5
 8003744:	4620      	mov	r0, r4
 8003746:	f000 ffaf 	bl	80046a8 <xTaskCreate>
 800374a:	4603      	mov	r3, r0
 800374c:	2b01      	cmp	r3, #1
 800374e:	d001      	beq.n	8003754 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003750:	2300      	movs	r3, #0
 8003752:	e000      	b.n	8003756 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003754:	68fb      	ldr	r3, [r7, #12]
}
 8003756:	4618      	mov	r0, r3
 8003758:	3714      	adds	r7, #20
 800375a:	46bd      	mov	sp, r7
 800375c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800375e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800375e:	b580      	push	{r7, lr}
 8003760:	b084      	sub	sp, #16
 8003762:	af00      	add	r7, sp, #0
 8003764:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d001      	beq.n	8003774 <osDelay+0x16>
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	e000      	b.n	8003776 <osDelay+0x18>
 8003774:	2301      	movs	r3, #1
 8003776:	4618      	mov	r0, r3
 8003778:	f001 f8d0 	bl	800491c <vTaskDelay>
  
  return osOK;
 800377c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800377e:	4618      	mov	r0, r3
 8003780:	3710      	adds	r7, #16
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}

08003786 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8003786:	b580      	push	{r7, lr}
 8003788:	b086      	sub	sp, #24
 800378a:	af02      	add	r7, sp, #8
 800378c:	6078      	str	r0, [r7, #4]
 800378e:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d00f      	beq.n	80037b8 <osSemaphoreCreate+0x32>
    if (count == 1) {
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	2b01      	cmp	r3, #1
 800379c:	d10a      	bne.n	80037b4 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	2203      	movs	r2, #3
 80037a4:	9200      	str	r2, [sp, #0]
 80037a6:	2200      	movs	r2, #0
 80037a8:	2100      	movs	r1, #0
 80037aa:	2001      	movs	r0, #1
 80037ac:	f000 f9c2 	bl	8003b34 <xQueueGenericCreateStatic>
 80037b0:	4603      	mov	r3, r0
 80037b2:	e016      	b.n	80037e2 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 80037b4:	2300      	movs	r3, #0
 80037b6:	e014      	b.n	80037e2 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	2b01      	cmp	r3, #1
 80037bc:	d110      	bne.n	80037e0 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 80037be:	2203      	movs	r2, #3
 80037c0:	2100      	movs	r1, #0
 80037c2:	2001      	movs	r0, #1
 80037c4:	f000 fa3d 	bl	8003c42 <xQueueGenericCreate>
 80037c8:	60f8      	str	r0, [r7, #12]
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d005      	beq.n	80037dc <osSemaphoreCreate+0x56>
 80037d0:	2300      	movs	r3, #0
 80037d2:	2200      	movs	r2, #0
 80037d4:	2100      	movs	r1, #0
 80037d6:	68f8      	ldr	r0, [r7, #12]
 80037d8:	f000 fa96 	bl	8003d08 <xQueueGenericSend>
      return sema;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	e000      	b.n	80037e2 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 80037e0:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3710      	adds	r7, #16
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
	...

080037ec <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b084      	sub	sp, #16
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
 80037f4:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80037f6:	2300      	movs	r3, #0
 80037f8:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d101      	bne.n	8003804 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8003800:	2380      	movs	r3, #128	@ 0x80
 8003802:	e03a      	b.n	800387a <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8003804:	2300      	movs	r3, #0
 8003806:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800380e:	d103      	bne.n	8003818 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8003810:	f04f 33ff 	mov.w	r3, #4294967295
 8003814:	60fb      	str	r3, [r7, #12]
 8003816:	e009      	b.n	800382c <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d006      	beq.n	800382c <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d101      	bne.n	800382c <osSemaphoreWait+0x40>
      ticks = 1;
 8003828:	2301      	movs	r3, #1
 800382a:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800382c:	f7ff ff32 	bl	8003694 <inHandlerMode>
 8003830:	4603      	mov	r3, r0
 8003832:	2b00      	cmp	r3, #0
 8003834:	d017      	beq.n	8003866 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8003836:	f107 0308 	add.w	r3, r7, #8
 800383a:	461a      	mov	r2, r3
 800383c:	2100      	movs	r1, #0
 800383e:	6878      	ldr	r0, [r7, #4]
 8003840:	f000 fd1c 	bl	800427c <xQueueReceiveFromISR>
 8003844:	4603      	mov	r3, r0
 8003846:	2b01      	cmp	r3, #1
 8003848:	d001      	beq.n	800384e <osSemaphoreWait+0x62>
      return osErrorOS;
 800384a:	23ff      	movs	r3, #255	@ 0xff
 800384c:	e015      	b.n	800387a <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d011      	beq.n	8003878 <osSemaphoreWait+0x8c>
 8003854:	4b0b      	ldr	r3, [pc, #44]	@ (8003884 <osSemaphoreWait+0x98>)
 8003856:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800385a:	601a      	str	r2, [r3, #0]
 800385c:	f3bf 8f4f 	dsb	sy
 8003860:	f3bf 8f6f 	isb	sy
 8003864:	e008      	b.n	8003878 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8003866:	68f9      	ldr	r1, [r7, #12]
 8003868:	6878      	ldr	r0, [r7, #4]
 800386a:	f000 fbef 	bl	800404c <xQueueSemaphoreTake>
 800386e:	4603      	mov	r3, r0
 8003870:	2b01      	cmp	r3, #1
 8003872:	d001      	beq.n	8003878 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8003874:	23ff      	movs	r3, #255	@ 0xff
 8003876:	e000      	b.n	800387a <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8003878:	2300      	movs	r3, #0
}
 800387a:	4618      	mov	r0, r3
 800387c:	3710      	adds	r7, #16
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}
 8003882:	bf00      	nop
 8003884:	e000ed04 	.word	0xe000ed04

08003888 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b084      	sub	sp, #16
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8003890:	2300      	movs	r3, #0
 8003892:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8003894:	2300      	movs	r3, #0
 8003896:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8003898:	f7ff fefc 	bl	8003694 <inHandlerMode>
 800389c:	4603      	mov	r3, r0
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d016      	beq.n	80038d0 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 80038a2:	f107 0308 	add.w	r3, r7, #8
 80038a6:	4619      	mov	r1, r3
 80038a8:	6878      	ldr	r0, [r7, #4]
 80038aa:	f000 fb37 	bl	8003f1c <xQueueGiveFromISR>
 80038ae:	4603      	mov	r3, r0
 80038b0:	2b01      	cmp	r3, #1
 80038b2:	d001      	beq.n	80038b8 <osSemaphoreRelease+0x30>
      return osErrorOS;
 80038b4:	23ff      	movs	r3, #255	@ 0xff
 80038b6:	e017      	b.n	80038e8 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80038b8:	68bb      	ldr	r3, [r7, #8]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d013      	beq.n	80038e6 <osSemaphoreRelease+0x5e>
 80038be:	4b0c      	ldr	r3, [pc, #48]	@ (80038f0 <osSemaphoreRelease+0x68>)
 80038c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80038c4:	601a      	str	r2, [r3, #0]
 80038c6:	f3bf 8f4f 	dsb	sy
 80038ca:	f3bf 8f6f 	isb	sy
 80038ce:	e00a      	b.n	80038e6 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 80038d0:	2300      	movs	r3, #0
 80038d2:	2200      	movs	r2, #0
 80038d4:	2100      	movs	r1, #0
 80038d6:	6878      	ldr	r0, [r7, #4]
 80038d8:	f000 fa16 	bl	8003d08 <xQueueGenericSend>
 80038dc:	4603      	mov	r3, r0
 80038de:	2b01      	cmp	r3, #1
 80038e0:	d001      	beq.n	80038e6 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 80038e2:	23ff      	movs	r3, #255	@ 0xff
 80038e4:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 80038e6:	68fb      	ldr	r3, [r7, #12]
}
 80038e8:	4618      	mov	r0, r3
 80038ea:	3710      	adds	r7, #16
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bd80      	pop	{r7, pc}
 80038f0:	e000ed04 	.word	0xe000ed04

080038f4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80038f4:	b480      	push	{r7}
 80038f6:	b083      	sub	sp, #12
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	f103 0208 	add.w	r2, r3, #8
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	f04f 32ff 	mov.w	r2, #4294967295
 800390c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	f103 0208 	add.w	r2, r3, #8
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	f103 0208 	add.w	r2, r3, #8
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2200      	movs	r2, #0
 8003926:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003928:	bf00      	nop
 800392a:	370c      	adds	r7, #12
 800392c:	46bd      	mov	sp, r7
 800392e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003932:	4770      	bx	lr

08003934 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003934:	b480      	push	{r7}
 8003936:	b083      	sub	sp, #12
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2200      	movs	r2, #0
 8003940:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003942:	bf00      	nop
 8003944:	370c      	adds	r7, #12
 8003946:	46bd      	mov	sp, r7
 8003948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394c:	4770      	bx	lr

0800394e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800394e:	b480      	push	{r7}
 8003950:	b085      	sub	sp, #20
 8003952:	af00      	add	r7, sp, #0
 8003954:	6078      	str	r0, [r7, #4]
 8003956:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	68fa      	ldr	r2, [r7, #12]
 8003962:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	689a      	ldr	r2, [r3, #8]
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	683a      	ldr	r2, [r7, #0]
 8003972:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	683a      	ldr	r2, [r7, #0]
 8003978:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	687a      	ldr	r2, [r7, #4]
 800397e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	1c5a      	adds	r2, r3, #1
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	601a      	str	r2, [r3, #0]
}
 800398a:	bf00      	nop
 800398c:	3714      	adds	r7, #20
 800398e:	46bd      	mov	sp, r7
 8003990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003994:	4770      	bx	lr

08003996 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003996:	b480      	push	{r7}
 8003998:	b085      	sub	sp, #20
 800399a:	af00      	add	r7, sp, #0
 800399c:	6078      	str	r0, [r7, #4]
 800399e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80039a6:	68bb      	ldr	r3, [r7, #8]
 80039a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039ac:	d103      	bne.n	80039b6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	691b      	ldr	r3, [r3, #16]
 80039b2:	60fb      	str	r3, [r7, #12]
 80039b4:	e00c      	b.n	80039d0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	3308      	adds	r3, #8
 80039ba:	60fb      	str	r3, [r7, #12]
 80039bc:	e002      	b.n	80039c4 <vListInsert+0x2e>
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	60fb      	str	r3, [r7, #12]
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	68ba      	ldr	r2, [r7, #8]
 80039cc:	429a      	cmp	r2, r3
 80039ce:	d2f6      	bcs.n	80039be <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	685a      	ldr	r2, [r3, #4]
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	683a      	ldr	r2, [r7, #0]
 80039de:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	68fa      	ldr	r2, [r7, #12]
 80039e4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	683a      	ldr	r2, [r7, #0]
 80039ea:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	687a      	ldr	r2, [r7, #4]
 80039f0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	1c5a      	adds	r2, r3, #1
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	601a      	str	r2, [r3, #0]
}
 80039fc:	bf00      	nop
 80039fe:	3714      	adds	r7, #20
 8003a00:	46bd      	mov	sp, r7
 8003a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a06:	4770      	bx	lr

08003a08 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003a08:	b480      	push	{r7}
 8003a0a:	b085      	sub	sp, #20
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	691b      	ldr	r3, [r3, #16]
 8003a14:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	687a      	ldr	r2, [r7, #4]
 8003a1c:	6892      	ldr	r2, [r2, #8]
 8003a1e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	687a      	ldr	r2, [r7, #4]
 8003a26:	6852      	ldr	r2, [r2, #4]
 8003a28:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	687a      	ldr	r2, [r7, #4]
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d103      	bne.n	8003a3c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	689a      	ldr	r2, [r3, #8]
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2200      	movs	r2, #0
 8003a40:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	1e5a      	subs	r2, r3, #1
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
}
 8003a50:	4618      	mov	r0, r3
 8003a52:	3714      	adds	r7, #20
 8003a54:	46bd      	mov	sp, r7
 8003a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5a:	4770      	bx	lr

08003a5c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b084      	sub	sp, #16
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
 8003a64:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d10d      	bne.n	8003a8c <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003a70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a74:	b672      	cpsid	i
 8003a76:	f383 8811 	msr	BASEPRI, r3
 8003a7a:	f3bf 8f6f 	isb	sy
 8003a7e:	f3bf 8f4f 	dsb	sy
 8003a82:	b662      	cpsie	i
 8003a84:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003a86:	bf00      	nop
 8003a88:	bf00      	nop
 8003a8a:	e7fd      	b.n	8003a88 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8003a8c:	f001 feee 	bl	800586c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a98:	68f9      	ldr	r1, [r7, #12]
 8003a9a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003a9c:	fb01 f303 	mul.w	r3, r1, r3
 8003aa0:	441a      	add	r2, r3
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681a      	ldr	r2, [r3, #0]
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681a      	ldr	r2, [r3, #0]
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003abc:	3b01      	subs	r3, #1
 8003abe:	68f9      	ldr	r1, [r7, #12]
 8003ac0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003ac2:	fb01 f303 	mul.w	r3, r1, r3
 8003ac6:	441a      	add	r2, r3
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	22ff      	movs	r2, #255	@ 0xff
 8003ad0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	22ff      	movs	r2, #255	@ 0xff
 8003ad8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d114      	bne.n	8003b0c <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	691b      	ldr	r3, [r3, #16]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d01a      	beq.n	8003b20 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	3310      	adds	r3, #16
 8003aee:	4618      	mov	r0, r3
 8003af0:	f001 f9a2 	bl	8004e38 <xTaskRemoveFromEventList>
 8003af4:	4603      	mov	r3, r0
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d012      	beq.n	8003b20 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003afa:	4b0d      	ldr	r3, [pc, #52]	@ (8003b30 <xQueueGenericReset+0xd4>)
 8003afc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b00:	601a      	str	r2, [r3, #0]
 8003b02:	f3bf 8f4f 	dsb	sy
 8003b06:	f3bf 8f6f 	isb	sy
 8003b0a:	e009      	b.n	8003b20 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	3310      	adds	r3, #16
 8003b10:	4618      	mov	r0, r3
 8003b12:	f7ff feef 	bl	80038f4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	3324      	adds	r3, #36	@ 0x24
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f7ff feea 	bl	80038f4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003b20:	f001 feda 	bl	80058d8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003b24:	2301      	movs	r3, #1
}
 8003b26:	4618      	mov	r0, r3
 8003b28:	3710      	adds	r7, #16
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bd80      	pop	{r7, pc}
 8003b2e:	bf00      	nop
 8003b30:	e000ed04 	.word	0xe000ed04

08003b34 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b08e      	sub	sp, #56	@ 0x38
 8003b38:	af02      	add	r7, sp, #8
 8003b3a:	60f8      	str	r0, [r7, #12]
 8003b3c:	60b9      	str	r1, [r7, #8]
 8003b3e:	607a      	str	r2, [r7, #4]
 8003b40:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d10d      	bne.n	8003b64 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8003b48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b4c:	b672      	cpsid	i
 8003b4e:	f383 8811 	msr	BASEPRI, r3
 8003b52:	f3bf 8f6f 	isb	sy
 8003b56:	f3bf 8f4f 	dsb	sy
 8003b5a:	b662      	cpsie	i
 8003b5c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003b5e:	bf00      	nop
 8003b60:	bf00      	nop
 8003b62:	e7fd      	b.n	8003b60 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d10d      	bne.n	8003b86 <xQueueGenericCreateStatic+0x52>
	__asm volatile
 8003b6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b6e:	b672      	cpsid	i
 8003b70:	f383 8811 	msr	BASEPRI, r3
 8003b74:	f3bf 8f6f 	isb	sy
 8003b78:	f3bf 8f4f 	dsb	sy
 8003b7c:	b662      	cpsie	i
 8003b7e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003b80:	bf00      	nop
 8003b82:	bf00      	nop
 8003b84:	e7fd      	b.n	8003b82 <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d002      	beq.n	8003b92 <xQueueGenericCreateStatic+0x5e>
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d001      	beq.n	8003b96 <xQueueGenericCreateStatic+0x62>
 8003b92:	2301      	movs	r3, #1
 8003b94:	e000      	b.n	8003b98 <xQueueGenericCreateStatic+0x64>
 8003b96:	2300      	movs	r3, #0
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d10d      	bne.n	8003bb8 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 8003b9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ba0:	b672      	cpsid	i
 8003ba2:	f383 8811 	msr	BASEPRI, r3
 8003ba6:	f3bf 8f6f 	isb	sy
 8003baa:	f3bf 8f4f 	dsb	sy
 8003bae:	b662      	cpsie	i
 8003bb0:	623b      	str	r3, [r7, #32]
}
 8003bb2:	bf00      	nop
 8003bb4:	bf00      	nop
 8003bb6:	e7fd      	b.n	8003bb4 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d102      	bne.n	8003bc4 <xQueueGenericCreateStatic+0x90>
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d101      	bne.n	8003bc8 <xQueueGenericCreateStatic+0x94>
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	e000      	b.n	8003bca <xQueueGenericCreateStatic+0x96>
 8003bc8:	2300      	movs	r3, #0
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d10d      	bne.n	8003bea <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 8003bce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bd2:	b672      	cpsid	i
 8003bd4:	f383 8811 	msr	BASEPRI, r3
 8003bd8:	f3bf 8f6f 	isb	sy
 8003bdc:	f3bf 8f4f 	dsb	sy
 8003be0:	b662      	cpsie	i
 8003be2:	61fb      	str	r3, [r7, #28]
}
 8003be4:	bf00      	nop
 8003be6:	bf00      	nop
 8003be8:	e7fd      	b.n	8003be6 <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003bea:	2348      	movs	r3, #72	@ 0x48
 8003bec:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003bee:	697b      	ldr	r3, [r7, #20]
 8003bf0:	2b48      	cmp	r3, #72	@ 0x48
 8003bf2:	d00d      	beq.n	8003c10 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 8003bf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bf8:	b672      	cpsid	i
 8003bfa:	f383 8811 	msr	BASEPRI, r3
 8003bfe:	f3bf 8f6f 	isb	sy
 8003c02:	f3bf 8f4f 	dsb	sy
 8003c06:	b662      	cpsie	i
 8003c08:	61bb      	str	r3, [r7, #24]
}
 8003c0a:	bf00      	nop
 8003c0c:	bf00      	nop
 8003c0e:	e7fd      	b.n	8003c0c <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003c10:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8003c16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d00d      	beq.n	8003c38 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003c1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c1e:	2201      	movs	r2, #1
 8003c20:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003c24:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8003c28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c2a:	9300      	str	r3, [sp, #0]
 8003c2c:	4613      	mov	r3, r2
 8003c2e:	687a      	ldr	r2, [r7, #4]
 8003c30:	68b9      	ldr	r1, [r7, #8]
 8003c32:	68f8      	ldr	r0, [r7, #12]
 8003c34:	f000 f848 	bl	8003cc8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003c38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	3730      	adds	r7, #48	@ 0x30
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}

08003c42 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003c42:	b580      	push	{r7, lr}
 8003c44:	b08a      	sub	sp, #40	@ 0x28
 8003c46:	af02      	add	r7, sp, #8
 8003c48:	60f8      	str	r0, [r7, #12]
 8003c4a:	60b9      	str	r1, [r7, #8]
 8003c4c:	4613      	mov	r3, r2
 8003c4e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d10d      	bne.n	8003c72 <xQueueGenericCreate+0x30>
	__asm volatile
 8003c56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c5a:	b672      	cpsid	i
 8003c5c:	f383 8811 	msr	BASEPRI, r3
 8003c60:	f3bf 8f6f 	isb	sy
 8003c64:	f3bf 8f4f 	dsb	sy
 8003c68:	b662      	cpsie	i
 8003c6a:	613b      	str	r3, [r7, #16]
}
 8003c6c:	bf00      	nop
 8003c6e:	bf00      	nop
 8003c70:	e7fd      	b.n	8003c6e <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d102      	bne.n	8003c7e <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8003c78:	2300      	movs	r3, #0
 8003c7a:	61fb      	str	r3, [r7, #28]
 8003c7c:	e004      	b.n	8003c88 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	68ba      	ldr	r2, [r7, #8]
 8003c82:	fb02 f303 	mul.w	r3, r2, r3
 8003c86:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003c88:	69fb      	ldr	r3, [r7, #28]
 8003c8a:	3348      	adds	r3, #72	@ 0x48
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	f001 ff1b 	bl	8005ac8 <pvPortMalloc>
 8003c92:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003c94:	69bb      	ldr	r3, [r7, #24]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d011      	beq.n	8003cbe <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003c9a:	69bb      	ldr	r3, [r7, #24]
 8003c9c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	3348      	adds	r3, #72	@ 0x48
 8003ca2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003ca4:	69bb      	ldr	r3, [r7, #24]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003cac:	79fa      	ldrb	r2, [r7, #7]
 8003cae:	69bb      	ldr	r3, [r7, #24]
 8003cb0:	9300      	str	r3, [sp, #0]
 8003cb2:	4613      	mov	r3, r2
 8003cb4:	697a      	ldr	r2, [r7, #20]
 8003cb6:	68b9      	ldr	r1, [r7, #8]
 8003cb8:	68f8      	ldr	r0, [r7, #12]
 8003cba:	f000 f805 	bl	8003cc8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003cbe:	69bb      	ldr	r3, [r7, #24]
	}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	3720      	adds	r7, #32
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bd80      	pop	{r7, pc}

08003cc8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b084      	sub	sp, #16
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	60f8      	str	r0, [r7, #12]
 8003cd0:	60b9      	str	r1, [r7, #8]
 8003cd2:	607a      	str	r2, [r7, #4]
 8003cd4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d103      	bne.n	8003ce4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003cdc:	69bb      	ldr	r3, [r7, #24]
 8003cde:	69ba      	ldr	r2, [r7, #24]
 8003ce0:	601a      	str	r2, [r3, #0]
 8003ce2:	e002      	b.n	8003cea <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003ce4:	69bb      	ldr	r3, [r7, #24]
 8003ce6:	687a      	ldr	r2, [r7, #4]
 8003ce8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003cea:	69bb      	ldr	r3, [r7, #24]
 8003cec:	68fa      	ldr	r2, [r7, #12]
 8003cee:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003cf0:	69bb      	ldr	r3, [r7, #24]
 8003cf2:	68ba      	ldr	r2, [r7, #8]
 8003cf4:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003cf6:	2101      	movs	r1, #1
 8003cf8:	69b8      	ldr	r0, [r7, #24]
 8003cfa:	f7ff feaf 	bl	8003a5c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003cfe:	bf00      	nop
 8003d00:	3710      	adds	r7, #16
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}
	...

08003d08 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b08e      	sub	sp, #56	@ 0x38
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	60f8      	str	r0, [r7, #12]
 8003d10:	60b9      	str	r1, [r7, #8]
 8003d12:	607a      	str	r2, [r7, #4]
 8003d14:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003d16:	2300      	movs	r3, #0
 8003d18:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d10d      	bne.n	8003d40 <xQueueGenericSend+0x38>
	__asm volatile
 8003d24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d28:	b672      	cpsid	i
 8003d2a:	f383 8811 	msr	BASEPRI, r3
 8003d2e:	f3bf 8f6f 	isb	sy
 8003d32:	f3bf 8f4f 	dsb	sy
 8003d36:	b662      	cpsie	i
 8003d38:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003d3a:	bf00      	nop
 8003d3c:	bf00      	nop
 8003d3e:	e7fd      	b.n	8003d3c <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d103      	bne.n	8003d4e <xQueueGenericSend+0x46>
 8003d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d101      	bne.n	8003d52 <xQueueGenericSend+0x4a>
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e000      	b.n	8003d54 <xQueueGenericSend+0x4c>
 8003d52:	2300      	movs	r3, #0
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d10d      	bne.n	8003d74 <xQueueGenericSend+0x6c>
	__asm volatile
 8003d58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d5c:	b672      	cpsid	i
 8003d5e:	f383 8811 	msr	BASEPRI, r3
 8003d62:	f3bf 8f6f 	isb	sy
 8003d66:	f3bf 8f4f 	dsb	sy
 8003d6a:	b662      	cpsie	i
 8003d6c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003d6e:	bf00      	nop
 8003d70:	bf00      	nop
 8003d72:	e7fd      	b.n	8003d70 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	2b02      	cmp	r3, #2
 8003d78:	d103      	bne.n	8003d82 <xQueueGenericSend+0x7a>
 8003d7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d7e:	2b01      	cmp	r3, #1
 8003d80:	d101      	bne.n	8003d86 <xQueueGenericSend+0x7e>
 8003d82:	2301      	movs	r3, #1
 8003d84:	e000      	b.n	8003d88 <xQueueGenericSend+0x80>
 8003d86:	2300      	movs	r3, #0
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d10d      	bne.n	8003da8 <xQueueGenericSend+0xa0>
	__asm volatile
 8003d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d90:	b672      	cpsid	i
 8003d92:	f383 8811 	msr	BASEPRI, r3
 8003d96:	f3bf 8f6f 	isb	sy
 8003d9a:	f3bf 8f4f 	dsb	sy
 8003d9e:	b662      	cpsie	i
 8003da0:	623b      	str	r3, [r7, #32]
}
 8003da2:	bf00      	nop
 8003da4:	bf00      	nop
 8003da6:	e7fd      	b.n	8003da4 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003da8:	f001 fa0e 	bl	80051c8 <xTaskGetSchedulerState>
 8003dac:	4603      	mov	r3, r0
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d102      	bne.n	8003db8 <xQueueGenericSend+0xb0>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d101      	bne.n	8003dbc <xQueueGenericSend+0xb4>
 8003db8:	2301      	movs	r3, #1
 8003dba:	e000      	b.n	8003dbe <xQueueGenericSend+0xb6>
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d10d      	bne.n	8003dde <xQueueGenericSend+0xd6>
	__asm volatile
 8003dc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dc6:	b672      	cpsid	i
 8003dc8:	f383 8811 	msr	BASEPRI, r3
 8003dcc:	f3bf 8f6f 	isb	sy
 8003dd0:	f3bf 8f4f 	dsb	sy
 8003dd4:	b662      	cpsie	i
 8003dd6:	61fb      	str	r3, [r7, #28]
}
 8003dd8:	bf00      	nop
 8003dda:	bf00      	nop
 8003ddc:	e7fd      	b.n	8003dda <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003dde:	f001 fd45 	bl	800586c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003de2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003de4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003de8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dea:	429a      	cmp	r2, r3
 8003dec:	d302      	bcc.n	8003df4 <xQueueGenericSend+0xec>
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	2b02      	cmp	r3, #2
 8003df2:	d129      	bne.n	8003e48 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003df4:	683a      	ldr	r2, [r7, #0]
 8003df6:	68b9      	ldr	r1, [r7, #8]
 8003df8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003dfa:	f000 fadf 	bl	80043bc <prvCopyDataToQueue>
 8003dfe:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003e00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d010      	beq.n	8003e2a <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003e08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e0a:	3324      	adds	r3, #36	@ 0x24
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	f001 f813 	bl	8004e38 <xTaskRemoveFromEventList>
 8003e12:	4603      	mov	r3, r0
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d013      	beq.n	8003e40 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003e18:	4b3f      	ldr	r3, [pc, #252]	@ (8003f18 <xQueueGenericSend+0x210>)
 8003e1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e1e:	601a      	str	r2, [r3, #0]
 8003e20:	f3bf 8f4f 	dsb	sy
 8003e24:	f3bf 8f6f 	isb	sy
 8003e28:	e00a      	b.n	8003e40 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003e2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d007      	beq.n	8003e40 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003e30:	4b39      	ldr	r3, [pc, #228]	@ (8003f18 <xQueueGenericSend+0x210>)
 8003e32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e36:	601a      	str	r2, [r3, #0]
 8003e38:	f3bf 8f4f 	dsb	sy
 8003e3c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003e40:	f001 fd4a 	bl	80058d8 <vPortExitCritical>
				return pdPASS;
 8003e44:	2301      	movs	r3, #1
 8003e46:	e063      	b.n	8003f10 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d103      	bne.n	8003e56 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003e4e:	f001 fd43 	bl	80058d8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003e52:	2300      	movs	r3, #0
 8003e54:	e05c      	b.n	8003f10 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003e56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d106      	bne.n	8003e6a <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003e5c:	f107 0314 	add.w	r3, r7, #20
 8003e60:	4618      	mov	r0, r3
 8003e62:	f001 f84f 	bl	8004f04 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003e66:	2301      	movs	r3, #1
 8003e68:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003e6a:	f001 fd35 	bl	80058d8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003e6e:	f000 fdf3 	bl	8004a58 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003e72:	f001 fcfb 	bl	800586c <vPortEnterCritical>
 8003e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e78:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003e7c:	b25b      	sxtb	r3, r3
 8003e7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e82:	d103      	bne.n	8003e8c <xQueueGenericSend+0x184>
 8003e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e86:	2200      	movs	r2, #0
 8003e88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003e8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e8e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003e92:	b25b      	sxtb	r3, r3
 8003e94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e98:	d103      	bne.n	8003ea2 <xQueueGenericSend+0x19a>
 8003e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003ea2:	f001 fd19 	bl	80058d8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003ea6:	1d3a      	adds	r2, r7, #4
 8003ea8:	f107 0314 	add.w	r3, r7, #20
 8003eac:	4611      	mov	r1, r2
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f001 f83e 	bl	8004f30 <xTaskCheckForTimeOut>
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d124      	bne.n	8003f04 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003eba:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003ebc:	f000 fb76 	bl	80045ac <prvIsQueueFull>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d018      	beq.n	8003ef8 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003ec6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ec8:	3310      	adds	r3, #16
 8003eca:	687a      	ldr	r2, [r7, #4]
 8003ecc:	4611      	mov	r1, r2
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f000 ff8a 	bl	8004de8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003ed4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003ed6:	f000 fb01 	bl	80044dc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003eda:	f000 fdcb 	bl	8004a74 <xTaskResumeAll>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	f47f af7c 	bne.w	8003dde <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 8003ee6:	4b0c      	ldr	r3, [pc, #48]	@ (8003f18 <xQueueGenericSend+0x210>)
 8003ee8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003eec:	601a      	str	r2, [r3, #0]
 8003eee:	f3bf 8f4f 	dsb	sy
 8003ef2:	f3bf 8f6f 	isb	sy
 8003ef6:	e772      	b.n	8003dde <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003ef8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003efa:	f000 faef 	bl	80044dc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003efe:	f000 fdb9 	bl	8004a74 <xTaskResumeAll>
 8003f02:	e76c      	b.n	8003dde <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003f04:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003f06:	f000 fae9 	bl	80044dc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003f0a:	f000 fdb3 	bl	8004a74 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003f0e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	3738      	adds	r7, #56	@ 0x38
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd80      	pop	{r7, pc}
 8003f18:	e000ed04 	.word	0xe000ed04

08003f1c <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b08e      	sub	sp, #56	@ 0x38
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8003f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d10d      	bne.n	8003f4c <xQueueGiveFromISR+0x30>
	__asm volatile
 8003f30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f34:	b672      	cpsid	i
 8003f36:	f383 8811 	msr	BASEPRI, r3
 8003f3a:	f3bf 8f6f 	isb	sy
 8003f3e:	f3bf 8f4f 	dsb	sy
 8003f42:	b662      	cpsie	i
 8003f44:	623b      	str	r3, [r7, #32]
}
 8003f46:	bf00      	nop
 8003f48:	bf00      	nop
 8003f4a:	e7fd      	b.n	8003f48 <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8003f4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d00d      	beq.n	8003f70 <xQueueGiveFromISR+0x54>
	__asm volatile
 8003f54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f58:	b672      	cpsid	i
 8003f5a:	f383 8811 	msr	BASEPRI, r3
 8003f5e:	f3bf 8f6f 	isb	sy
 8003f62:	f3bf 8f4f 	dsb	sy
 8003f66:	b662      	cpsie	i
 8003f68:	61fb      	str	r3, [r7, #28]
}
 8003f6a:	bf00      	nop
 8003f6c:	bf00      	nop
 8003f6e:	e7fd      	b.n	8003f6c <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8003f70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d103      	bne.n	8003f80 <xQueueGiveFromISR+0x64>
 8003f78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d101      	bne.n	8003f84 <xQueueGiveFromISR+0x68>
 8003f80:	2301      	movs	r3, #1
 8003f82:	e000      	b.n	8003f86 <xQueueGiveFromISR+0x6a>
 8003f84:	2300      	movs	r3, #0
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d10d      	bne.n	8003fa6 <xQueueGiveFromISR+0x8a>
	__asm volatile
 8003f8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f8e:	b672      	cpsid	i
 8003f90:	f383 8811 	msr	BASEPRI, r3
 8003f94:	f3bf 8f6f 	isb	sy
 8003f98:	f3bf 8f4f 	dsb	sy
 8003f9c:	b662      	cpsie	i
 8003f9e:	61bb      	str	r3, [r7, #24]
}
 8003fa0:	bf00      	nop
 8003fa2:	bf00      	nop
 8003fa4:	e7fd      	b.n	8003fa2 <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003fa6:	f001 fd49 	bl	8005a3c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003faa:	f3ef 8211 	mrs	r2, BASEPRI
 8003fae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fb2:	b672      	cpsid	i
 8003fb4:	f383 8811 	msr	BASEPRI, r3
 8003fb8:	f3bf 8f6f 	isb	sy
 8003fbc:	f3bf 8f4f 	dsb	sy
 8003fc0:	b662      	cpsie	i
 8003fc2:	617a      	str	r2, [r7, #20]
 8003fc4:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003fc6:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003fc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fce:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8003fd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fd4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003fd6:	429a      	cmp	r2, r3
 8003fd8:	d22b      	bcs.n	8004032 <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003fda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fdc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003fe0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003fe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fe6:	1c5a      	adds	r2, r3, #1
 8003fe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fea:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003fec:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8003ff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ff4:	d112      	bne.n	800401c <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003ff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ff8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d016      	beq.n	800402c <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003ffe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004000:	3324      	adds	r3, #36	@ 0x24
 8004002:	4618      	mov	r0, r3
 8004004:	f000 ff18 	bl	8004e38 <xTaskRemoveFromEventList>
 8004008:	4603      	mov	r3, r0
 800400a:	2b00      	cmp	r3, #0
 800400c:	d00e      	beq.n	800402c <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d00b      	beq.n	800402c <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	2201      	movs	r2, #1
 8004018:	601a      	str	r2, [r3, #0]
 800401a:	e007      	b.n	800402c <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800401c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004020:	3301      	adds	r3, #1
 8004022:	b2db      	uxtb	r3, r3
 8004024:	b25a      	sxtb	r2, r3
 8004026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004028:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800402c:	2301      	movs	r3, #1
 800402e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004030:	e001      	b.n	8004036 <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004032:	2300      	movs	r3, #0
 8004034:	637b      	str	r3, [r7, #52]	@ 0x34
 8004036:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004038:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004040:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004042:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8004044:	4618      	mov	r0, r3
 8004046:	3738      	adds	r7, #56	@ 0x38
 8004048:	46bd      	mov	sp, r7
 800404a:	bd80      	pop	{r7, pc}

0800404c <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b08e      	sub	sp, #56	@ 0x38
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
 8004054:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8004056:	2300      	movs	r3, #0
 8004058:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800405e:	2300      	movs	r3, #0
 8004060:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004062:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004064:	2b00      	cmp	r3, #0
 8004066:	d10d      	bne.n	8004084 <xQueueSemaphoreTake+0x38>
	__asm volatile
 8004068:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800406c:	b672      	cpsid	i
 800406e:	f383 8811 	msr	BASEPRI, r3
 8004072:	f3bf 8f6f 	isb	sy
 8004076:	f3bf 8f4f 	dsb	sy
 800407a:	b662      	cpsie	i
 800407c:	623b      	str	r3, [r7, #32]
}
 800407e:	bf00      	nop
 8004080:	bf00      	nop
 8004082:	e7fd      	b.n	8004080 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004084:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004086:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004088:	2b00      	cmp	r3, #0
 800408a:	d00d      	beq.n	80040a8 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 800408c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004090:	b672      	cpsid	i
 8004092:	f383 8811 	msr	BASEPRI, r3
 8004096:	f3bf 8f6f 	isb	sy
 800409a:	f3bf 8f4f 	dsb	sy
 800409e:	b662      	cpsie	i
 80040a0:	61fb      	str	r3, [r7, #28]
}
 80040a2:	bf00      	nop
 80040a4:	bf00      	nop
 80040a6:	e7fd      	b.n	80040a4 <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80040a8:	f001 f88e 	bl	80051c8 <xTaskGetSchedulerState>
 80040ac:	4603      	mov	r3, r0
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d102      	bne.n	80040b8 <xQueueSemaphoreTake+0x6c>
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d101      	bne.n	80040bc <xQueueSemaphoreTake+0x70>
 80040b8:	2301      	movs	r3, #1
 80040ba:	e000      	b.n	80040be <xQueueSemaphoreTake+0x72>
 80040bc:	2300      	movs	r3, #0
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d10d      	bne.n	80040de <xQueueSemaphoreTake+0x92>
	__asm volatile
 80040c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040c6:	b672      	cpsid	i
 80040c8:	f383 8811 	msr	BASEPRI, r3
 80040cc:	f3bf 8f6f 	isb	sy
 80040d0:	f3bf 8f4f 	dsb	sy
 80040d4:	b662      	cpsie	i
 80040d6:	61bb      	str	r3, [r7, #24]
}
 80040d8:	bf00      	nop
 80040da:	bf00      	nop
 80040dc:	e7fd      	b.n	80040da <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80040de:	f001 fbc5 	bl	800586c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80040e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040e6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80040e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d024      	beq.n	8004138 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80040ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040f0:	1e5a      	subs	r2, r3, #1
 80040f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040f4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80040f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d104      	bne.n	8004108 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80040fe:	f001 fa2d 	bl	800555c <pvTaskIncrementMutexHeldCount>
 8004102:	4602      	mov	r2, r0
 8004104:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004106:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800410a:	691b      	ldr	r3, [r3, #16]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d00f      	beq.n	8004130 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004110:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004112:	3310      	adds	r3, #16
 8004114:	4618      	mov	r0, r3
 8004116:	f000 fe8f 	bl	8004e38 <xTaskRemoveFromEventList>
 800411a:	4603      	mov	r3, r0
 800411c:	2b00      	cmp	r3, #0
 800411e:	d007      	beq.n	8004130 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004120:	4b55      	ldr	r3, [pc, #340]	@ (8004278 <xQueueSemaphoreTake+0x22c>)
 8004122:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004126:	601a      	str	r2, [r3, #0]
 8004128:	f3bf 8f4f 	dsb	sy
 800412c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004130:	f001 fbd2 	bl	80058d8 <vPortExitCritical>
				return pdPASS;
 8004134:	2301      	movs	r3, #1
 8004136:	e09a      	b.n	800426e <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d114      	bne.n	8004168 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800413e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004140:	2b00      	cmp	r3, #0
 8004142:	d00d      	beq.n	8004160 <xQueueSemaphoreTake+0x114>
	__asm volatile
 8004144:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004148:	b672      	cpsid	i
 800414a:	f383 8811 	msr	BASEPRI, r3
 800414e:	f3bf 8f6f 	isb	sy
 8004152:	f3bf 8f4f 	dsb	sy
 8004156:	b662      	cpsie	i
 8004158:	617b      	str	r3, [r7, #20]
}
 800415a:	bf00      	nop
 800415c:	bf00      	nop
 800415e:	e7fd      	b.n	800415c <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8004160:	f001 fbba 	bl	80058d8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004164:	2300      	movs	r3, #0
 8004166:	e082      	b.n	800426e <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004168:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800416a:	2b00      	cmp	r3, #0
 800416c:	d106      	bne.n	800417c <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800416e:	f107 030c 	add.w	r3, r7, #12
 8004172:	4618      	mov	r0, r3
 8004174:	f000 fec6 	bl	8004f04 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004178:	2301      	movs	r3, #1
 800417a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800417c:	f001 fbac 	bl	80058d8 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004180:	f000 fc6a 	bl	8004a58 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004184:	f001 fb72 	bl	800586c <vPortEnterCritical>
 8004188:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800418a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800418e:	b25b      	sxtb	r3, r3
 8004190:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004194:	d103      	bne.n	800419e <xQueueSemaphoreTake+0x152>
 8004196:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004198:	2200      	movs	r2, #0
 800419a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800419e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041a0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80041a4:	b25b      	sxtb	r3, r3
 80041a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041aa:	d103      	bne.n	80041b4 <xQueueSemaphoreTake+0x168>
 80041ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041ae:	2200      	movs	r2, #0
 80041b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80041b4:	f001 fb90 	bl	80058d8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80041b8:	463a      	mov	r2, r7
 80041ba:	f107 030c 	add.w	r3, r7, #12
 80041be:	4611      	mov	r1, r2
 80041c0:	4618      	mov	r0, r3
 80041c2:	f000 feb5 	bl	8004f30 <xTaskCheckForTimeOut>
 80041c6:	4603      	mov	r3, r0
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d132      	bne.n	8004232 <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80041cc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80041ce:	f000 f9d7 	bl	8004580 <prvIsQueueEmpty>
 80041d2:	4603      	mov	r3, r0
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d026      	beq.n	8004226 <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80041d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d109      	bne.n	80041f4 <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 80041e0:	f001 fb44 	bl	800586c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80041e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041e6:	689b      	ldr	r3, [r3, #8]
 80041e8:	4618      	mov	r0, r3
 80041ea:	f001 f80b 	bl	8005204 <xTaskPriorityInherit>
 80041ee:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80041f0:	f001 fb72 	bl	80058d8 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80041f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041f6:	3324      	adds	r3, #36	@ 0x24
 80041f8:	683a      	ldr	r2, [r7, #0]
 80041fa:	4611      	mov	r1, r2
 80041fc:	4618      	mov	r0, r3
 80041fe:	f000 fdf3 	bl	8004de8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004202:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004204:	f000 f96a 	bl	80044dc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004208:	f000 fc34 	bl	8004a74 <xTaskResumeAll>
 800420c:	4603      	mov	r3, r0
 800420e:	2b00      	cmp	r3, #0
 8004210:	f47f af65 	bne.w	80040de <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 8004214:	4b18      	ldr	r3, [pc, #96]	@ (8004278 <xQueueSemaphoreTake+0x22c>)
 8004216:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800421a:	601a      	str	r2, [r3, #0]
 800421c:	f3bf 8f4f 	dsb	sy
 8004220:	f3bf 8f6f 	isb	sy
 8004224:	e75b      	b.n	80040de <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8004226:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004228:	f000 f958 	bl	80044dc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800422c:	f000 fc22 	bl	8004a74 <xTaskResumeAll>
 8004230:	e755      	b.n	80040de <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8004232:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004234:	f000 f952 	bl	80044dc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004238:	f000 fc1c 	bl	8004a74 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800423c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800423e:	f000 f99f 	bl	8004580 <prvIsQueueEmpty>
 8004242:	4603      	mov	r3, r0
 8004244:	2b00      	cmp	r3, #0
 8004246:	f43f af4a 	beq.w	80040de <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800424a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800424c:	2b00      	cmp	r3, #0
 800424e:	d00d      	beq.n	800426c <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 8004250:	f001 fb0c 	bl	800586c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8004254:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004256:	f000 f899 	bl	800438c <prvGetDisinheritPriorityAfterTimeout>
 800425a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800425c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800425e:	689b      	ldr	r3, [r3, #8]
 8004260:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004262:	4618      	mov	r0, r3
 8004264:	f001 f8da 	bl	800541c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004268:	f001 fb36 	bl	80058d8 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800426c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800426e:	4618      	mov	r0, r3
 8004270:	3738      	adds	r7, #56	@ 0x38
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}
 8004276:	bf00      	nop
 8004278:	e000ed04 	.word	0xe000ed04

0800427c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b08e      	sub	sp, #56	@ 0x38
 8004280:	af00      	add	r7, sp, #0
 8004282:	60f8      	str	r0, [r7, #12]
 8004284:	60b9      	str	r1, [r7, #8]
 8004286:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800428c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800428e:	2b00      	cmp	r3, #0
 8004290:	d10d      	bne.n	80042ae <xQueueReceiveFromISR+0x32>
	__asm volatile
 8004292:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004296:	b672      	cpsid	i
 8004298:	f383 8811 	msr	BASEPRI, r3
 800429c:	f3bf 8f6f 	isb	sy
 80042a0:	f3bf 8f4f 	dsb	sy
 80042a4:	b662      	cpsie	i
 80042a6:	623b      	str	r3, [r7, #32]
}
 80042a8:	bf00      	nop
 80042aa:	bf00      	nop
 80042ac:	e7fd      	b.n	80042aa <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d103      	bne.n	80042bc <xQueueReceiveFromISR+0x40>
 80042b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d101      	bne.n	80042c0 <xQueueReceiveFromISR+0x44>
 80042bc:	2301      	movs	r3, #1
 80042be:	e000      	b.n	80042c2 <xQueueReceiveFromISR+0x46>
 80042c0:	2300      	movs	r3, #0
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d10d      	bne.n	80042e2 <xQueueReceiveFromISR+0x66>
	__asm volatile
 80042c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042ca:	b672      	cpsid	i
 80042cc:	f383 8811 	msr	BASEPRI, r3
 80042d0:	f3bf 8f6f 	isb	sy
 80042d4:	f3bf 8f4f 	dsb	sy
 80042d8:	b662      	cpsie	i
 80042da:	61fb      	str	r3, [r7, #28]
}
 80042dc:	bf00      	nop
 80042de:	bf00      	nop
 80042e0:	e7fd      	b.n	80042de <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80042e2:	f001 fbab 	bl	8005a3c <vPortValidateInterruptPriority>
	__asm volatile
 80042e6:	f3ef 8211 	mrs	r2, BASEPRI
 80042ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042ee:	b672      	cpsid	i
 80042f0:	f383 8811 	msr	BASEPRI, r3
 80042f4:	f3bf 8f6f 	isb	sy
 80042f8:	f3bf 8f4f 	dsb	sy
 80042fc:	b662      	cpsie	i
 80042fe:	61ba      	str	r2, [r7, #24]
 8004300:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8004302:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004304:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004306:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004308:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800430a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800430c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800430e:	2b00      	cmp	r3, #0
 8004310:	d02f      	beq.n	8004372 <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8004312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004314:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004318:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800431c:	68b9      	ldr	r1, [r7, #8]
 800431e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004320:	f000 f8b6 	bl	8004490 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004324:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004326:	1e5a      	subs	r2, r3, #1
 8004328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800432a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800432c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8004330:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004334:	d112      	bne.n	800435c <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004336:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004338:	691b      	ldr	r3, [r3, #16]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d016      	beq.n	800436c <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800433e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004340:	3310      	adds	r3, #16
 8004342:	4618      	mov	r0, r3
 8004344:	f000 fd78 	bl	8004e38 <xTaskRemoveFromEventList>
 8004348:	4603      	mov	r3, r0
 800434a:	2b00      	cmp	r3, #0
 800434c:	d00e      	beq.n	800436c <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d00b      	beq.n	800436c <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2201      	movs	r2, #1
 8004358:	601a      	str	r2, [r3, #0]
 800435a:	e007      	b.n	800436c <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800435c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004360:	3301      	adds	r3, #1
 8004362:	b2db      	uxtb	r3, r3
 8004364:	b25a      	sxtb	r2, r3
 8004366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004368:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800436c:	2301      	movs	r3, #1
 800436e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004370:	e001      	b.n	8004376 <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 8004372:	2300      	movs	r3, #0
 8004374:	637b      	str	r3, [r7, #52]	@ 0x34
 8004376:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004378:	613b      	str	r3, [r7, #16]
	__asm volatile
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	f383 8811 	msr	BASEPRI, r3
}
 8004380:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004382:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8004384:	4618      	mov	r0, r3
 8004386:	3738      	adds	r7, #56	@ 0x38
 8004388:	46bd      	mov	sp, r7
 800438a:	bd80      	pop	{r7, pc}

0800438c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800438c:	b480      	push	{r7}
 800438e:	b085      	sub	sp, #20
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004398:	2b00      	cmp	r3, #0
 800439a:	d006      	beq.n	80043aa <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f1c3 0307 	rsb	r3, r3, #7
 80043a6:	60fb      	str	r3, [r7, #12]
 80043a8:	e001      	b.n	80043ae <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80043aa:	2300      	movs	r3, #0
 80043ac:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80043ae:	68fb      	ldr	r3, [r7, #12]
	}
 80043b0:	4618      	mov	r0, r3
 80043b2:	3714      	adds	r7, #20
 80043b4:	46bd      	mov	sp, r7
 80043b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ba:	4770      	bx	lr

080043bc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b086      	sub	sp, #24
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	60f8      	str	r0, [r7, #12]
 80043c4:	60b9      	str	r1, [r7, #8]
 80043c6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80043c8:	2300      	movs	r3, #0
 80043ca:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043d0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d10d      	bne.n	80043f6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d14d      	bne.n	800447e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	689b      	ldr	r3, [r3, #8]
 80043e6:	4618      	mov	r0, r3
 80043e8:	f000 ff8c 	bl	8005304 <xTaskPriorityDisinherit>
 80043ec:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2200      	movs	r2, #0
 80043f2:	609a      	str	r2, [r3, #8]
 80043f4:	e043      	b.n	800447e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d119      	bne.n	8004430 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	6858      	ldr	r0, [r3, #4]
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004404:	461a      	mov	r2, r3
 8004406:	68b9      	ldr	r1, [r7, #8]
 8004408:	f001 ffbb 	bl	8006382 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	685a      	ldr	r2, [r3, #4]
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004414:	441a      	add	r2, r3
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	685a      	ldr	r2, [r3, #4]
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	689b      	ldr	r3, [r3, #8]
 8004422:	429a      	cmp	r2, r3
 8004424:	d32b      	bcc.n	800447e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681a      	ldr	r2, [r3, #0]
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	605a      	str	r2, [r3, #4]
 800442e:	e026      	b.n	800447e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	68d8      	ldr	r0, [r3, #12]
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004438:	461a      	mov	r2, r3
 800443a:	68b9      	ldr	r1, [r7, #8]
 800443c:	f001 ffa1 	bl	8006382 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	68da      	ldr	r2, [r3, #12]
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004448:	425b      	negs	r3, r3
 800444a:	441a      	add	r2, r3
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	68da      	ldr	r2, [r3, #12]
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	429a      	cmp	r2, r3
 800445a:	d207      	bcs.n	800446c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	689a      	ldr	r2, [r3, #8]
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004464:	425b      	negs	r3, r3
 8004466:	441a      	add	r2, r3
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2b02      	cmp	r3, #2
 8004470:	d105      	bne.n	800447e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d002      	beq.n	800447e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004478:	693b      	ldr	r3, [r7, #16]
 800447a:	3b01      	subs	r3, #1
 800447c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	1c5a      	adds	r2, r3, #1
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004486:	697b      	ldr	r3, [r7, #20]
}
 8004488:	4618      	mov	r0, r3
 800448a:	3718      	adds	r7, #24
 800448c:	46bd      	mov	sp, r7
 800448e:	bd80      	pop	{r7, pc}

08004490 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b082      	sub	sp, #8
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
 8004498:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d018      	beq.n	80044d4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	68da      	ldr	r2, [r3, #12]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044aa:	441a      	add	r2, r3
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	68da      	ldr	r2, [r3, #12]
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	689b      	ldr	r3, [r3, #8]
 80044b8:	429a      	cmp	r2, r3
 80044ba:	d303      	bcc.n	80044c4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681a      	ldr	r2, [r3, #0]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	68d9      	ldr	r1, [r3, #12]
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044cc:	461a      	mov	r2, r3
 80044ce:	6838      	ldr	r0, [r7, #0]
 80044d0:	f001 ff57 	bl	8006382 <memcpy>
	}
}
 80044d4:	bf00      	nop
 80044d6:	3708      	adds	r7, #8
 80044d8:	46bd      	mov	sp, r7
 80044da:	bd80      	pop	{r7, pc}

080044dc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b084      	sub	sp, #16
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80044e4:	f001 f9c2 	bl	800586c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80044ee:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80044f0:	e011      	b.n	8004516 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d012      	beq.n	8004520 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	3324      	adds	r3, #36	@ 0x24
 80044fe:	4618      	mov	r0, r3
 8004500:	f000 fc9a 	bl	8004e38 <xTaskRemoveFromEventList>
 8004504:	4603      	mov	r3, r0
 8004506:	2b00      	cmp	r3, #0
 8004508:	d001      	beq.n	800450e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800450a:	f000 fd79 	bl	8005000 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800450e:	7bfb      	ldrb	r3, [r7, #15]
 8004510:	3b01      	subs	r3, #1
 8004512:	b2db      	uxtb	r3, r3
 8004514:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004516:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800451a:	2b00      	cmp	r3, #0
 800451c:	dce9      	bgt.n	80044f2 <prvUnlockQueue+0x16>
 800451e:	e000      	b.n	8004522 <prvUnlockQueue+0x46>
					break;
 8004520:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	22ff      	movs	r2, #255	@ 0xff
 8004526:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800452a:	f001 f9d5 	bl	80058d8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800452e:	f001 f99d 	bl	800586c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004538:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800453a:	e011      	b.n	8004560 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	691b      	ldr	r3, [r3, #16]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d012      	beq.n	800456a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	3310      	adds	r3, #16
 8004548:	4618      	mov	r0, r3
 800454a:	f000 fc75 	bl	8004e38 <xTaskRemoveFromEventList>
 800454e:	4603      	mov	r3, r0
 8004550:	2b00      	cmp	r3, #0
 8004552:	d001      	beq.n	8004558 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004554:	f000 fd54 	bl	8005000 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004558:	7bbb      	ldrb	r3, [r7, #14]
 800455a:	3b01      	subs	r3, #1
 800455c:	b2db      	uxtb	r3, r3
 800455e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004560:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004564:	2b00      	cmp	r3, #0
 8004566:	dce9      	bgt.n	800453c <prvUnlockQueue+0x60>
 8004568:	e000      	b.n	800456c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800456a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	22ff      	movs	r2, #255	@ 0xff
 8004570:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004574:	f001 f9b0 	bl	80058d8 <vPortExitCritical>
}
 8004578:	bf00      	nop
 800457a:	3710      	adds	r7, #16
 800457c:	46bd      	mov	sp, r7
 800457e:	bd80      	pop	{r7, pc}

08004580 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b084      	sub	sp, #16
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004588:	f001 f970 	bl	800586c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004590:	2b00      	cmp	r3, #0
 8004592:	d102      	bne.n	800459a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004594:	2301      	movs	r3, #1
 8004596:	60fb      	str	r3, [r7, #12]
 8004598:	e001      	b.n	800459e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800459a:	2300      	movs	r3, #0
 800459c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800459e:	f001 f99b 	bl	80058d8 <vPortExitCritical>

	return xReturn;
 80045a2:	68fb      	ldr	r3, [r7, #12]
}
 80045a4:	4618      	mov	r0, r3
 80045a6:	3710      	adds	r7, #16
 80045a8:	46bd      	mov	sp, r7
 80045aa:	bd80      	pop	{r7, pc}

080045ac <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b084      	sub	sp, #16
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80045b4:	f001 f95a 	bl	800586c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045c0:	429a      	cmp	r2, r3
 80045c2:	d102      	bne.n	80045ca <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80045c4:	2301      	movs	r3, #1
 80045c6:	60fb      	str	r3, [r7, #12]
 80045c8:	e001      	b.n	80045ce <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80045ca:	2300      	movs	r3, #0
 80045cc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80045ce:	f001 f983 	bl	80058d8 <vPortExitCritical>

	return xReturn;
 80045d2:	68fb      	ldr	r3, [r7, #12]
}
 80045d4:	4618      	mov	r0, r3
 80045d6:	3710      	adds	r7, #16
 80045d8:	46bd      	mov	sp, r7
 80045da:	bd80      	pop	{r7, pc}

080045dc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b08e      	sub	sp, #56	@ 0x38
 80045e0:	af04      	add	r7, sp, #16
 80045e2:	60f8      	str	r0, [r7, #12]
 80045e4:	60b9      	str	r1, [r7, #8]
 80045e6:	607a      	str	r2, [r7, #4]
 80045e8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80045ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d10d      	bne.n	800460c <xTaskCreateStatic+0x30>
	__asm volatile
 80045f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045f4:	b672      	cpsid	i
 80045f6:	f383 8811 	msr	BASEPRI, r3
 80045fa:	f3bf 8f6f 	isb	sy
 80045fe:	f3bf 8f4f 	dsb	sy
 8004602:	b662      	cpsie	i
 8004604:	623b      	str	r3, [r7, #32]
}
 8004606:	bf00      	nop
 8004608:	bf00      	nop
 800460a:	e7fd      	b.n	8004608 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800460c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800460e:	2b00      	cmp	r3, #0
 8004610:	d10d      	bne.n	800462e <xTaskCreateStatic+0x52>
	__asm volatile
 8004612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004616:	b672      	cpsid	i
 8004618:	f383 8811 	msr	BASEPRI, r3
 800461c:	f3bf 8f6f 	isb	sy
 8004620:	f3bf 8f4f 	dsb	sy
 8004624:	b662      	cpsie	i
 8004626:	61fb      	str	r3, [r7, #28]
}
 8004628:	bf00      	nop
 800462a:	bf00      	nop
 800462c:	e7fd      	b.n	800462a <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800462e:	2354      	movs	r3, #84	@ 0x54
 8004630:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	2b54      	cmp	r3, #84	@ 0x54
 8004636:	d00d      	beq.n	8004654 <xTaskCreateStatic+0x78>
	__asm volatile
 8004638:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800463c:	b672      	cpsid	i
 800463e:	f383 8811 	msr	BASEPRI, r3
 8004642:	f3bf 8f6f 	isb	sy
 8004646:	f3bf 8f4f 	dsb	sy
 800464a:	b662      	cpsie	i
 800464c:	61bb      	str	r3, [r7, #24]
}
 800464e:	bf00      	nop
 8004650:	bf00      	nop
 8004652:	e7fd      	b.n	8004650 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004654:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004658:	2b00      	cmp	r3, #0
 800465a:	d01e      	beq.n	800469a <xTaskCreateStatic+0xbe>
 800465c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800465e:	2b00      	cmp	r3, #0
 8004660:	d01b      	beq.n	800469a <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004662:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004664:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004668:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800466a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800466c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800466e:	2202      	movs	r2, #2
 8004670:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004674:	2300      	movs	r3, #0
 8004676:	9303      	str	r3, [sp, #12]
 8004678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800467a:	9302      	str	r3, [sp, #8]
 800467c:	f107 0314 	add.w	r3, r7, #20
 8004680:	9301      	str	r3, [sp, #4]
 8004682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004684:	9300      	str	r3, [sp, #0]
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	687a      	ldr	r2, [r7, #4]
 800468a:	68b9      	ldr	r1, [r7, #8]
 800468c:	68f8      	ldr	r0, [r7, #12]
 800468e:	f000 f850 	bl	8004732 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004692:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004694:	f000 f8d8 	bl	8004848 <prvAddNewTaskToReadyList>
 8004698:	e001      	b.n	800469e <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 800469a:	2300      	movs	r3, #0
 800469c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800469e:	697b      	ldr	r3, [r7, #20]
	}
 80046a0:	4618      	mov	r0, r3
 80046a2:	3728      	adds	r7, #40	@ 0x28
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}

080046a8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b08c      	sub	sp, #48	@ 0x30
 80046ac:	af04      	add	r7, sp, #16
 80046ae:	60f8      	str	r0, [r7, #12]
 80046b0:	60b9      	str	r1, [r7, #8]
 80046b2:	603b      	str	r3, [r7, #0]
 80046b4:	4613      	mov	r3, r2
 80046b6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80046b8:	88fb      	ldrh	r3, [r7, #6]
 80046ba:	009b      	lsls	r3, r3, #2
 80046bc:	4618      	mov	r0, r3
 80046be:	f001 fa03 	bl	8005ac8 <pvPortMalloc>
 80046c2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80046c4:	697b      	ldr	r3, [r7, #20]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d00e      	beq.n	80046e8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80046ca:	2054      	movs	r0, #84	@ 0x54
 80046cc:	f001 f9fc 	bl	8005ac8 <pvPortMalloc>
 80046d0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80046d2:	69fb      	ldr	r3, [r7, #28]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d003      	beq.n	80046e0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80046d8:	69fb      	ldr	r3, [r7, #28]
 80046da:	697a      	ldr	r2, [r7, #20]
 80046dc:	631a      	str	r2, [r3, #48]	@ 0x30
 80046de:	e005      	b.n	80046ec <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80046e0:	6978      	ldr	r0, [r7, #20]
 80046e2:	f001 fabf 	bl	8005c64 <vPortFree>
 80046e6:	e001      	b.n	80046ec <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80046e8:	2300      	movs	r3, #0
 80046ea:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80046ec:	69fb      	ldr	r3, [r7, #28]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d017      	beq.n	8004722 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80046f2:	69fb      	ldr	r3, [r7, #28]
 80046f4:	2200      	movs	r2, #0
 80046f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80046fa:	88fa      	ldrh	r2, [r7, #6]
 80046fc:	2300      	movs	r3, #0
 80046fe:	9303      	str	r3, [sp, #12]
 8004700:	69fb      	ldr	r3, [r7, #28]
 8004702:	9302      	str	r3, [sp, #8]
 8004704:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004706:	9301      	str	r3, [sp, #4]
 8004708:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800470a:	9300      	str	r3, [sp, #0]
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	68b9      	ldr	r1, [r7, #8]
 8004710:	68f8      	ldr	r0, [r7, #12]
 8004712:	f000 f80e 	bl	8004732 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004716:	69f8      	ldr	r0, [r7, #28]
 8004718:	f000 f896 	bl	8004848 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800471c:	2301      	movs	r3, #1
 800471e:	61bb      	str	r3, [r7, #24]
 8004720:	e002      	b.n	8004728 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004722:	f04f 33ff 	mov.w	r3, #4294967295
 8004726:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004728:	69bb      	ldr	r3, [r7, #24]
	}
 800472a:	4618      	mov	r0, r3
 800472c:	3720      	adds	r7, #32
 800472e:	46bd      	mov	sp, r7
 8004730:	bd80      	pop	{r7, pc}

08004732 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004732:	b580      	push	{r7, lr}
 8004734:	b088      	sub	sp, #32
 8004736:	af00      	add	r7, sp, #0
 8004738:	60f8      	str	r0, [r7, #12]
 800473a:	60b9      	str	r1, [r7, #8]
 800473c:	607a      	str	r2, [r7, #4]
 800473e:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004742:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004744:	6879      	ldr	r1, [r7, #4]
 8004746:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800474a:	440b      	add	r3, r1
 800474c:	009b      	lsls	r3, r3, #2
 800474e:	4413      	add	r3, r2
 8004750:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004752:	69bb      	ldr	r3, [r7, #24]
 8004754:	f023 0307 	bic.w	r3, r3, #7
 8004758:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800475a:	69bb      	ldr	r3, [r7, #24]
 800475c:	f003 0307 	and.w	r3, r3, #7
 8004760:	2b00      	cmp	r3, #0
 8004762:	d00d      	beq.n	8004780 <prvInitialiseNewTask+0x4e>
	__asm volatile
 8004764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004768:	b672      	cpsid	i
 800476a:	f383 8811 	msr	BASEPRI, r3
 800476e:	f3bf 8f6f 	isb	sy
 8004772:	f3bf 8f4f 	dsb	sy
 8004776:	b662      	cpsie	i
 8004778:	617b      	str	r3, [r7, #20]
}
 800477a:	bf00      	nop
 800477c:	bf00      	nop
 800477e:	e7fd      	b.n	800477c <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d01f      	beq.n	80047c6 <prvInitialiseNewTask+0x94>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004786:	2300      	movs	r3, #0
 8004788:	61fb      	str	r3, [r7, #28]
 800478a:	e012      	b.n	80047b2 <prvInitialiseNewTask+0x80>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800478c:	68ba      	ldr	r2, [r7, #8]
 800478e:	69fb      	ldr	r3, [r7, #28]
 8004790:	4413      	add	r3, r2
 8004792:	7819      	ldrb	r1, [r3, #0]
 8004794:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004796:	69fb      	ldr	r3, [r7, #28]
 8004798:	4413      	add	r3, r2
 800479a:	3334      	adds	r3, #52	@ 0x34
 800479c:	460a      	mov	r2, r1
 800479e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80047a0:	68ba      	ldr	r2, [r7, #8]
 80047a2:	69fb      	ldr	r3, [r7, #28]
 80047a4:	4413      	add	r3, r2
 80047a6:	781b      	ldrb	r3, [r3, #0]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d006      	beq.n	80047ba <prvInitialiseNewTask+0x88>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80047ac:	69fb      	ldr	r3, [r7, #28]
 80047ae:	3301      	adds	r3, #1
 80047b0:	61fb      	str	r3, [r7, #28]
 80047b2:	69fb      	ldr	r3, [r7, #28]
 80047b4:	2b0f      	cmp	r3, #15
 80047b6:	d9e9      	bls.n	800478c <prvInitialiseNewTask+0x5a>
 80047b8:	e000      	b.n	80047bc <prvInitialiseNewTask+0x8a>
			{
				break;
 80047ba:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80047bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047be:	2200      	movs	r2, #0
 80047c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80047c4:	e003      	b.n	80047ce <prvInitialiseNewTask+0x9c>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80047c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047c8:	2200      	movs	r2, #0
 80047ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80047ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047d0:	2b06      	cmp	r3, #6
 80047d2:	d901      	bls.n	80047d8 <prvInitialiseNewTask+0xa6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80047d4:	2306      	movs	r3, #6
 80047d6:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80047d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80047dc:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80047de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80047e2:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80047e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047e6:	2200      	movs	r2, #0
 80047e8:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80047ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047ec:	3304      	adds	r3, #4
 80047ee:	4618      	mov	r0, r3
 80047f0:	f7ff f8a0 	bl	8003934 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80047f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047f6:	3318      	adds	r3, #24
 80047f8:	4618      	mov	r0, r3
 80047fa:	f7ff f89b 	bl	8003934 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80047fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004800:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004802:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004806:	f1c3 0207 	rsb	r2, r3, #7
 800480a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800480c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800480e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004810:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004812:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004816:	2200      	movs	r2, #0
 8004818:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800481a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800481c:	2200      	movs	r2, #0
 800481e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004822:	683a      	ldr	r2, [r7, #0]
 8004824:	68f9      	ldr	r1, [r7, #12]
 8004826:	69b8      	ldr	r0, [r7, #24]
 8004828:	f000 ff12 	bl	8005650 <pxPortInitialiseStack>
 800482c:	4602      	mov	r2, r0
 800482e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004830:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004832:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004834:	2b00      	cmp	r3, #0
 8004836:	d002      	beq.n	800483e <prvInitialiseNewTask+0x10c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004838:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800483a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800483c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800483e:	bf00      	nop
 8004840:	3720      	adds	r7, #32
 8004842:	46bd      	mov	sp, r7
 8004844:	bd80      	pop	{r7, pc}
	...

08004848 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b082      	sub	sp, #8
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004850:	f001 f80c 	bl	800586c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004854:	4b2a      	ldr	r3, [pc, #168]	@ (8004900 <prvAddNewTaskToReadyList+0xb8>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	3301      	adds	r3, #1
 800485a:	4a29      	ldr	r2, [pc, #164]	@ (8004900 <prvAddNewTaskToReadyList+0xb8>)
 800485c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800485e:	4b29      	ldr	r3, [pc, #164]	@ (8004904 <prvAddNewTaskToReadyList+0xbc>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d109      	bne.n	800487a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004866:	4a27      	ldr	r2, [pc, #156]	@ (8004904 <prvAddNewTaskToReadyList+0xbc>)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800486c:	4b24      	ldr	r3, [pc, #144]	@ (8004900 <prvAddNewTaskToReadyList+0xb8>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	2b01      	cmp	r3, #1
 8004872:	d110      	bne.n	8004896 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004874:	f000 fbe8 	bl	8005048 <prvInitialiseTaskLists>
 8004878:	e00d      	b.n	8004896 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800487a:	4b23      	ldr	r3, [pc, #140]	@ (8004908 <prvAddNewTaskToReadyList+0xc0>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d109      	bne.n	8004896 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004882:	4b20      	ldr	r3, [pc, #128]	@ (8004904 <prvAddNewTaskToReadyList+0xbc>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800488c:	429a      	cmp	r2, r3
 800488e:	d802      	bhi.n	8004896 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004890:	4a1c      	ldr	r2, [pc, #112]	@ (8004904 <prvAddNewTaskToReadyList+0xbc>)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004896:	4b1d      	ldr	r3, [pc, #116]	@ (800490c <prvAddNewTaskToReadyList+0xc4>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	3301      	adds	r3, #1
 800489c:	4a1b      	ldr	r2, [pc, #108]	@ (800490c <prvAddNewTaskToReadyList+0xc4>)
 800489e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048a4:	2201      	movs	r2, #1
 80048a6:	409a      	lsls	r2, r3
 80048a8:	4b19      	ldr	r3, [pc, #100]	@ (8004910 <prvAddNewTaskToReadyList+0xc8>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4313      	orrs	r3, r2
 80048ae:	4a18      	ldr	r2, [pc, #96]	@ (8004910 <prvAddNewTaskToReadyList+0xc8>)
 80048b0:	6013      	str	r3, [r2, #0]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048b6:	4613      	mov	r3, r2
 80048b8:	009b      	lsls	r3, r3, #2
 80048ba:	4413      	add	r3, r2
 80048bc:	009b      	lsls	r3, r3, #2
 80048be:	4a15      	ldr	r2, [pc, #84]	@ (8004914 <prvAddNewTaskToReadyList+0xcc>)
 80048c0:	441a      	add	r2, r3
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	3304      	adds	r3, #4
 80048c6:	4619      	mov	r1, r3
 80048c8:	4610      	mov	r0, r2
 80048ca:	f7ff f840 	bl	800394e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80048ce:	f001 f803 	bl	80058d8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80048d2:	4b0d      	ldr	r3, [pc, #52]	@ (8004908 <prvAddNewTaskToReadyList+0xc0>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d00e      	beq.n	80048f8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80048da:	4b0a      	ldr	r3, [pc, #40]	@ (8004904 <prvAddNewTaskToReadyList+0xbc>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048e4:	429a      	cmp	r2, r3
 80048e6:	d207      	bcs.n	80048f8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80048e8:	4b0b      	ldr	r3, [pc, #44]	@ (8004918 <prvAddNewTaskToReadyList+0xd0>)
 80048ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80048ee:	601a      	str	r2, [r3, #0]
 80048f0:	f3bf 8f4f 	dsb	sy
 80048f4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80048f8:	bf00      	nop
 80048fa:	3708      	adds	r7, #8
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bd80      	pop	{r7, pc}
 8004900:	20000474 	.word	0x20000474
 8004904:	20000374 	.word	0x20000374
 8004908:	20000480 	.word	0x20000480
 800490c:	20000490 	.word	0x20000490
 8004910:	2000047c 	.word	0x2000047c
 8004914:	20000378 	.word	0x20000378
 8004918:	e000ed04 	.word	0xe000ed04

0800491c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800491c:	b580      	push	{r7, lr}
 800491e:	b084      	sub	sp, #16
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004924:	2300      	movs	r3, #0
 8004926:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d01a      	beq.n	8004964 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800492e:	4b15      	ldr	r3, [pc, #84]	@ (8004984 <vTaskDelay+0x68>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d00d      	beq.n	8004952 <vTaskDelay+0x36>
	__asm volatile
 8004936:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800493a:	b672      	cpsid	i
 800493c:	f383 8811 	msr	BASEPRI, r3
 8004940:	f3bf 8f6f 	isb	sy
 8004944:	f3bf 8f4f 	dsb	sy
 8004948:	b662      	cpsie	i
 800494a:	60bb      	str	r3, [r7, #8]
}
 800494c:	bf00      	nop
 800494e:	bf00      	nop
 8004950:	e7fd      	b.n	800494e <vTaskDelay+0x32>
			vTaskSuspendAll();
 8004952:	f000 f881 	bl	8004a58 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004956:	2100      	movs	r1, #0
 8004958:	6878      	ldr	r0, [r7, #4]
 800495a:	f000 fe13 	bl	8005584 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800495e:	f000 f889 	bl	8004a74 <xTaskResumeAll>
 8004962:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d107      	bne.n	800497a <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 800496a:	4b07      	ldr	r3, [pc, #28]	@ (8004988 <vTaskDelay+0x6c>)
 800496c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004970:	601a      	str	r2, [r3, #0]
 8004972:	f3bf 8f4f 	dsb	sy
 8004976:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800497a:	bf00      	nop
 800497c:	3710      	adds	r7, #16
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}
 8004982:	bf00      	nop
 8004984:	2000049c 	.word	0x2000049c
 8004988:	e000ed04 	.word	0xe000ed04

0800498c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b08a      	sub	sp, #40	@ 0x28
 8004990:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004992:	2300      	movs	r3, #0
 8004994:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004996:	2300      	movs	r3, #0
 8004998:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800499a:	463a      	mov	r2, r7
 800499c:	1d39      	adds	r1, r7, #4
 800499e:	f107 0308 	add.w	r3, r7, #8
 80049a2:	4618      	mov	r0, r3
 80049a4:	f7fb fdac 	bl	8000500 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80049a8:	6839      	ldr	r1, [r7, #0]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	68ba      	ldr	r2, [r7, #8]
 80049ae:	9202      	str	r2, [sp, #8]
 80049b0:	9301      	str	r3, [sp, #4]
 80049b2:	2300      	movs	r3, #0
 80049b4:	9300      	str	r3, [sp, #0]
 80049b6:	2300      	movs	r3, #0
 80049b8:	460a      	mov	r2, r1
 80049ba:	4921      	ldr	r1, [pc, #132]	@ (8004a40 <vTaskStartScheduler+0xb4>)
 80049bc:	4821      	ldr	r0, [pc, #132]	@ (8004a44 <vTaskStartScheduler+0xb8>)
 80049be:	f7ff fe0d 	bl	80045dc <xTaskCreateStatic>
 80049c2:	4603      	mov	r3, r0
 80049c4:	4a20      	ldr	r2, [pc, #128]	@ (8004a48 <vTaskStartScheduler+0xbc>)
 80049c6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80049c8:	4b1f      	ldr	r3, [pc, #124]	@ (8004a48 <vTaskStartScheduler+0xbc>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d002      	beq.n	80049d6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80049d0:	2301      	movs	r3, #1
 80049d2:	617b      	str	r3, [r7, #20]
 80049d4:	e001      	b.n	80049da <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80049d6:	2300      	movs	r3, #0
 80049d8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80049da:	697b      	ldr	r3, [r7, #20]
 80049dc:	2b01      	cmp	r3, #1
 80049de:	d118      	bne.n	8004a12 <vTaskStartScheduler+0x86>
	__asm volatile
 80049e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049e4:	b672      	cpsid	i
 80049e6:	f383 8811 	msr	BASEPRI, r3
 80049ea:	f3bf 8f6f 	isb	sy
 80049ee:	f3bf 8f4f 	dsb	sy
 80049f2:	b662      	cpsie	i
 80049f4:	613b      	str	r3, [r7, #16]
}
 80049f6:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80049f8:	4b14      	ldr	r3, [pc, #80]	@ (8004a4c <vTaskStartScheduler+0xc0>)
 80049fa:	f04f 32ff 	mov.w	r2, #4294967295
 80049fe:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004a00:	4b13      	ldr	r3, [pc, #76]	@ (8004a50 <vTaskStartScheduler+0xc4>)
 8004a02:	2201      	movs	r2, #1
 8004a04:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004a06:	4b13      	ldr	r3, [pc, #76]	@ (8004a54 <vTaskStartScheduler+0xc8>)
 8004a08:	2200      	movs	r2, #0
 8004a0a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004a0c:	f000 feb0 	bl	8005770 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004a10:	e011      	b.n	8004a36 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a18:	d10d      	bne.n	8004a36 <vTaskStartScheduler+0xaa>
	__asm volatile
 8004a1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a1e:	b672      	cpsid	i
 8004a20:	f383 8811 	msr	BASEPRI, r3
 8004a24:	f3bf 8f6f 	isb	sy
 8004a28:	f3bf 8f4f 	dsb	sy
 8004a2c:	b662      	cpsie	i
 8004a2e:	60fb      	str	r3, [r7, #12]
}
 8004a30:	bf00      	nop
 8004a32:	bf00      	nop
 8004a34:	e7fd      	b.n	8004a32 <vTaskStartScheduler+0xa6>
}
 8004a36:	bf00      	nop
 8004a38:	3718      	adds	r7, #24
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	bd80      	pop	{r7, pc}
 8004a3e:	bf00      	nop
 8004a40:	0800697c 	.word	0x0800697c
 8004a44:	08005019 	.word	0x08005019
 8004a48:	20000498 	.word	0x20000498
 8004a4c:	20000494 	.word	0x20000494
 8004a50:	20000480 	.word	0x20000480
 8004a54:	20000478 	.word	0x20000478

08004a58 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004a58:	b480      	push	{r7}
 8004a5a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8004a5c:	4b04      	ldr	r3, [pc, #16]	@ (8004a70 <vTaskSuspendAll+0x18>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	3301      	adds	r3, #1
 8004a62:	4a03      	ldr	r2, [pc, #12]	@ (8004a70 <vTaskSuspendAll+0x18>)
 8004a64:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8004a66:	bf00      	nop
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6e:	4770      	bx	lr
 8004a70:	2000049c 	.word	0x2000049c

08004a74 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b084      	sub	sp, #16
 8004a78:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004a7e:	2300      	movs	r3, #0
 8004a80:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004a82:	4b43      	ldr	r3, [pc, #268]	@ (8004b90 <xTaskResumeAll+0x11c>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d10d      	bne.n	8004aa6 <xTaskResumeAll+0x32>
	__asm volatile
 8004a8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a8e:	b672      	cpsid	i
 8004a90:	f383 8811 	msr	BASEPRI, r3
 8004a94:	f3bf 8f6f 	isb	sy
 8004a98:	f3bf 8f4f 	dsb	sy
 8004a9c:	b662      	cpsie	i
 8004a9e:	603b      	str	r3, [r7, #0]
}
 8004aa0:	bf00      	nop
 8004aa2:	bf00      	nop
 8004aa4:	e7fd      	b.n	8004aa2 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004aa6:	f000 fee1 	bl	800586c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004aaa:	4b39      	ldr	r3, [pc, #228]	@ (8004b90 <xTaskResumeAll+0x11c>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	3b01      	subs	r3, #1
 8004ab0:	4a37      	ldr	r2, [pc, #220]	@ (8004b90 <xTaskResumeAll+0x11c>)
 8004ab2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004ab4:	4b36      	ldr	r3, [pc, #216]	@ (8004b90 <xTaskResumeAll+0x11c>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d161      	bne.n	8004b80 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004abc:	4b35      	ldr	r3, [pc, #212]	@ (8004b94 <xTaskResumeAll+0x120>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d05d      	beq.n	8004b80 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004ac4:	e02e      	b.n	8004b24 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004ac6:	4b34      	ldr	r3, [pc, #208]	@ (8004b98 <xTaskResumeAll+0x124>)
 8004ac8:	68db      	ldr	r3, [r3, #12]
 8004aca:	68db      	ldr	r3, [r3, #12]
 8004acc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	3318      	adds	r3, #24
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f7fe ff98 	bl	8003a08 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	3304      	adds	r3, #4
 8004adc:	4618      	mov	r0, r3
 8004ade:	f7fe ff93 	bl	8003a08 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	409a      	lsls	r2, r3
 8004aea:	4b2c      	ldr	r3, [pc, #176]	@ (8004b9c <xTaskResumeAll+0x128>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4313      	orrs	r3, r2
 8004af0:	4a2a      	ldr	r2, [pc, #168]	@ (8004b9c <xTaskResumeAll+0x128>)
 8004af2:	6013      	str	r3, [r2, #0]
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004af8:	4613      	mov	r3, r2
 8004afa:	009b      	lsls	r3, r3, #2
 8004afc:	4413      	add	r3, r2
 8004afe:	009b      	lsls	r3, r3, #2
 8004b00:	4a27      	ldr	r2, [pc, #156]	@ (8004ba0 <xTaskResumeAll+0x12c>)
 8004b02:	441a      	add	r2, r3
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	3304      	adds	r3, #4
 8004b08:	4619      	mov	r1, r3
 8004b0a:	4610      	mov	r0, r2
 8004b0c:	f7fe ff1f 	bl	800394e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b14:	4b23      	ldr	r3, [pc, #140]	@ (8004ba4 <xTaskResumeAll+0x130>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b1a:	429a      	cmp	r2, r3
 8004b1c:	d302      	bcc.n	8004b24 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8004b1e:	4b22      	ldr	r3, [pc, #136]	@ (8004ba8 <xTaskResumeAll+0x134>)
 8004b20:	2201      	movs	r2, #1
 8004b22:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004b24:	4b1c      	ldr	r3, [pc, #112]	@ (8004b98 <xTaskResumeAll+0x124>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d1cc      	bne.n	8004ac6 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d001      	beq.n	8004b36 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004b32:	f000 fb29 	bl	8005188 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004b36:	4b1d      	ldr	r3, [pc, #116]	@ (8004bac <xTaskResumeAll+0x138>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d010      	beq.n	8004b64 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004b42:	f000 f837 	bl	8004bb4 <xTaskIncrementTick>
 8004b46:	4603      	mov	r3, r0
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d002      	beq.n	8004b52 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8004b4c:	4b16      	ldr	r3, [pc, #88]	@ (8004ba8 <xTaskResumeAll+0x134>)
 8004b4e:	2201      	movs	r2, #1
 8004b50:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	3b01      	subs	r3, #1
 8004b56:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d1f1      	bne.n	8004b42 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8004b5e:	4b13      	ldr	r3, [pc, #76]	@ (8004bac <xTaskResumeAll+0x138>)
 8004b60:	2200      	movs	r2, #0
 8004b62:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004b64:	4b10      	ldr	r3, [pc, #64]	@ (8004ba8 <xTaskResumeAll+0x134>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d009      	beq.n	8004b80 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004b70:	4b0f      	ldr	r3, [pc, #60]	@ (8004bb0 <xTaskResumeAll+0x13c>)
 8004b72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b76:	601a      	str	r2, [r3, #0]
 8004b78:	f3bf 8f4f 	dsb	sy
 8004b7c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004b80:	f000 feaa 	bl	80058d8 <vPortExitCritical>

	return xAlreadyYielded;
 8004b84:	68bb      	ldr	r3, [r7, #8]
}
 8004b86:	4618      	mov	r0, r3
 8004b88:	3710      	adds	r7, #16
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	bd80      	pop	{r7, pc}
 8004b8e:	bf00      	nop
 8004b90:	2000049c 	.word	0x2000049c
 8004b94:	20000474 	.word	0x20000474
 8004b98:	20000434 	.word	0x20000434
 8004b9c:	2000047c 	.word	0x2000047c
 8004ba0:	20000378 	.word	0x20000378
 8004ba4:	20000374 	.word	0x20000374
 8004ba8:	20000488 	.word	0x20000488
 8004bac:	20000484 	.word	0x20000484
 8004bb0:	e000ed04 	.word	0xe000ed04

08004bb4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b086      	sub	sp, #24
 8004bb8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004bba:	2300      	movs	r3, #0
 8004bbc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004bbe:	4b50      	ldr	r3, [pc, #320]	@ (8004d00 <xTaskIncrementTick+0x14c>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	f040 808b 	bne.w	8004cde <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004bc8:	4b4e      	ldr	r3, [pc, #312]	@ (8004d04 <xTaskIncrementTick+0x150>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	3301      	adds	r3, #1
 8004bce:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004bd0:	4a4c      	ldr	r2, [pc, #304]	@ (8004d04 <xTaskIncrementTick+0x150>)
 8004bd2:	693b      	ldr	r3, [r7, #16]
 8004bd4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d123      	bne.n	8004c24 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8004bdc:	4b4a      	ldr	r3, [pc, #296]	@ (8004d08 <xTaskIncrementTick+0x154>)
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d00d      	beq.n	8004c02 <xTaskIncrementTick+0x4e>
	__asm volatile
 8004be6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bea:	b672      	cpsid	i
 8004bec:	f383 8811 	msr	BASEPRI, r3
 8004bf0:	f3bf 8f6f 	isb	sy
 8004bf4:	f3bf 8f4f 	dsb	sy
 8004bf8:	b662      	cpsie	i
 8004bfa:	603b      	str	r3, [r7, #0]
}
 8004bfc:	bf00      	nop
 8004bfe:	bf00      	nop
 8004c00:	e7fd      	b.n	8004bfe <xTaskIncrementTick+0x4a>
 8004c02:	4b41      	ldr	r3, [pc, #260]	@ (8004d08 <xTaskIncrementTick+0x154>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	60fb      	str	r3, [r7, #12]
 8004c08:	4b40      	ldr	r3, [pc, #256]	@ (8004d0c <xTaskIncrementTick+0x158>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4a3e      	ldr	r2, [pc, #248]	@ (8004d08 <xTaskIncrementTick+0x154>)
 8004c0e:	6013      	str	r3, [r2, #0]
 8004c10:	4a3e      	ldr	r2, [pc, #248]	@ (8004d0c <xTaskIncrementTick+0x158>)
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	6013      	str	r3, [r2, #0]
 8004c16:	4b3e      	ldr	r3, [pc, #248]	@ (8004d10 <xTaskIncrementTick+0x15c>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	3301      	adds	r3, #1
 8004c1c:	4a3c      	ldr	r2, [pc, #240]	@ (8004d10 <xTaskIncrementTick+0x15c>)
 8004c1e:	6013      	str	r3, [r2, #0]
 8004c20:	f000 fab2 	bl	8005188 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004c24:	4b3b      	ldr	r3, [pc, #236]	@ (8004d14 <xTaskIncrementTick+0x160>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	693a      	ldr	r2, [r7, #16]
 8004c2a:	429a      	cmp	r2, r3
 8004c2c:	d348      	bcc.n	8004cc0 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004c2e:	4b36      	ldr	r3, [pc, #216]	@ (8004d08 <xTaskIncrementTick+0x154>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d104      	bne.n	8004c42 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004c38:	4b36      	ldr	r3, [pc, #216]	@ (8004d14 <xTaskIncrementTick+0x160>)
 8004c3a:	f04f 32ff 	mov.w	r2, #4294967295
 8004c3e:	601a      	str	r2, [r3, #0]
					break;
 8004c40:	e03e      	b.n	8004cc0 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c42:	4b31      	ldr	r3, [pc, #196]	@ (8004d08 <xTaskIncrementTick+0x154>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	68db      	ldr	r3, [r3, #12]
 8004c48:	68db      	ldr	r3, [r3, #12]
 8004c4a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004c52:	693a      	ldr	r2, [r7, #16]
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	429a      	cmp	r2, r3
 8004c58:	d203      	bcs.n	8004c62 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004c5a:	4a2e      	ldr	r2, [pc, #184]	@ (8004d14 <xTaskIncrementTick+0x160>)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004c60:	e02e      	b.n	8004cc0 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004c62:	68bb      	ldr	r3, [r7, #8]
 8004c64:	3304      	adds	r3, #4
 8004c66:	4618      	mov	r0, r3
 8004c68:	f7fe fece 	bl	8003a08 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d004      	beq.n	8004c7e <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004c74:	68bb      	ldr	r3, [r7, #8]
 8004c76:	3318      	adds	r3, #24
 8004c78:	4618      	mov	r0, r3
 8004c7a:	f7fe fec5 	bl	8003a08 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c82:	2201      	movs	r2, #1
 8004c84:	409a      	lsls	r2, r3
 8004c86:	4b24      	ldr	r3, [pc, #144]	@ (8004d18 <xTaskIncrementTick+0x164>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	4a22      	ldr	r2, [pc, #136]	@ (8004d18 <xTaskIncrementTick+0x164>)
 8004c8e:	6013      	str	r3, [r2, #0]
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c94:	4613      	mov	r3, r2
 8004c96:	009b      	lsls	r3, r3, #2
 8004c98:	4413      	add	r3, r2
 8004c9a:	009b      	lsls	r3, r3, #2
 8004c9c:	4a1f      	ldr	r2, [pc, #124]	@ (8004d1c <xTaskIncrementTick+0x168>)
 8004c9e:	441a      	add	r2, r3
 8004ca0:	68bb      	ldr	r3, [r7, #8]
 8004ca2:	3304      	adds	r3, #4
 8004ca4:	4619      	mov	r1, r3
 8004ca6:	4610      	mov	r0, r2
 8004ca8:	f7fe fe51 	bl	800394e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cb0:	4b1b      	ldr	r3, [pc, #108]	@ (8004d20 <xTaskIncrementTick+0x16c>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cb6:	429a      	cmp	r2, r3
 8004cb8:	d3b9      	bcc.n	8004c2e <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004cbe:	e7b6      	b.n	8004c2e <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004cc0:	4b17      	ldr	r3, [pc, #92]	@ (8004d20 <xTaskIncrementTick+0x16c>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cc6:	4915      	ldr	r1, [pc, #84]	@ (8004d1c <xTaskIncrementTick+0x168>)
 8004cc8:	4613      	mov	r3, r2
 8004cca:	009b      	lsls	r3, r3, #2
 8004ccc:	4413      	add	r3, r2
 8004cce:	009b      	lsls	r3, r3, #2
 8004cd0:	440b      	add	r3, r1
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	2b01      	cmp	r3, #1
 8004cd6:	d907      	bls.n	8004ce8 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8004cd8:	2301      	movs	r3, #1
 8004cda:	617b      	str	r3, [r7, #20]
 8004cdc:	e004      	b.n	8004ce8 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8004cde:	4b11      	ldr	r3, [pc, #68]	@ (8004d24 <xTaskIncrementTick+0x170>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	3301      	adds	r3, #1
 8004ce4:	4a0f      	ldr	r2, [pc, #60]	@ (8004d24 <xTaskIncrementTick+0x170>)
 8004ce6:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004ce8:	4b0f      	ldr	r3, [pc, #60]	@ (8004d28 <xTaskIncrementTick+0x174>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d001      	beq.n	8004cf4 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8004cf4:	697b      	ldr	r3, [r7, #20]
}
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	3718      	adds	r7, #24
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bd80      	pop	{r7, pc}
 8004cfe:	bf00      	nop
 8004d00:	2000049c 	.word	0x2000049c
 8004d04:	20000478 	.word	0x20000478
 8004d08:	2000042c 	.word	0x2000042c
 8004d0c:	20000430 	.word	0x20000430
 8004d10:	2000048c 	.word	0x2000048c
 8004d14:	20000494 	.word	0x20000494
 8004d18:	2000047c 	.word	0x2000047c
 8004d1c:	20000378 	.word	0x20000378
 8004d20:	20000374 	.word	0x20000374
 8004d24:	20000484 	.word	0x20000484
 8004d28:	20000488 	.word	0x20000488

08004d2c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b087      	sub	sp, #28
 8004d30:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004d32:	4b28      	ldr	r3, [pc, #160]	@ (8004dd4 <vTaskSwitchContext+0xa8>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d003      	beq.n	8004d42 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004d3a:	4b27      	ldr	r3, [pc, #156]	@ (8004dd8 <vTaskSwitchContext+0xac>)
 8004d3c:	2201      	movs	r2, #1
 8004d3e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004d40:	e042      	b.n	8004dc8 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8004d42:	4b25      	ldr	r3, [pc, #148]	@ (8004dd8 <vTaskSwitchContext+0xac>)
 8004d44:	2200      	movs	r2, #0
 8004d46:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d48:	4b24      	ldr	r3, [pc, #144]	@ (8004ddc <vTaskSwitchContext+0xb0>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	fab3 f383 	clz	r3, r3
 8004d54:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004d56:	7afb      	ldrb	r3, [r7, #11]
 8004d58:	f1c3 031f 	rsb	r3, r3, #31
 8004d5c:	617b      	str	r3, [r7, #20]
 8004d5e:	4920      	ldr	r1, [pc, #128]	@ (8004de0 <vTaskSwitchContext+0xb4>)
 8004d60:	697a      	ldr	r2, [r7, #20]
 8004d62:	4613      	mov	r3, r2
 8004d64:	009b      	lsls	r3, r3, #2
 8004d66:	4413      	add	r3, r2
 8004d68:	009b      	lsls	r3, r3, #2
 8004d6a:	440b      	add	r3, r1
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d10d      	bne.n	8004d8e <vTaskSwitchContext+0x62>
	__asm volatile
 8004d72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d76:	b672      	cpsid	i
 8004d78:	f383 8811 	msr	BASEPRI, r3
 8004d7c:	f3bf 8f6f 	isb	sy
 8004d80:	f3bf 8f4f 	dsb	sy
 8004d84:	b662      	cpsie	i
 8004d86:	607b      	str	r3, [r7, #4]
}
 8004d88:	bf00      	nop
 8004d8a:	bf00      	nop
 8004d8c:	e7fd      	b.n	8004d8a <vTaskSwitchContext+0x5e>
 8004d8e:	697a      	ldr	r2, [r7, #20]
 8004d90:	4613      	mov	r3, r2
 8004d92:	009b      	lsls	r3, r3, #2
 8004d94:	4413      	add	r3, r2
 8004d96:	009b      	lsls	r3, r3, #2
 8004d98:	4a11      	ldr	r2, [pc, #68]	@ (8004de0 <vTaskSwitchContext+0xb4>)
 8004d9a:	4413      	add	r3, r2
 8004d9c:	613b      	str	r3, [r7, #16]
 8004d9e:	693b      	ldr	r3, [r7, #16]
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	685a      	ldr	r2, [r3, #4]
 8004da4:	693b      	ldr	r3, [r7, #16]
 8004da6:	605a      	str	r2, [r3, #4]
 8004da8:	693b      	ldr	r3, [r7, #16]
 8004daa:	685a      	ldr	r2, [r3, #4]
 8004dac:	693b      	ldr	r3, [r7, #16]
 8004dae:	3308      	adds	r3, #8
 8004db0:	429a      	cmp	r2, r3
 8004db2:	d104      	bne.n	8004dbe <vTaskSwitchContext+0x92>
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	685b      	ldr	r3, [r3, #4]
 8004db8:	685a      	ldr	r2, [r3, #4]
 8004dba:	693b      	ldr	r3, [r7, #16]
 8004dbc:	605a      	str	r2, [r3, #4]
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	68db      	ldr	r3, [r3, #12]
 8004dc4:	4a07      	ldr	r2, [pc, #28]	@ (8004de4 <vTaskSwitchContext+0xb8>)
 8004dc6:	6013      	str	r3, [r2, #0]
}
 8004dc8:	bf00      	nop
 8004dca:	371c      	adds	r7, #28
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd2:	4770      	bx	lr
 8004dd4:	2000049c 	.word	0x2000049c
 8004dd8:	20000488 	.word	0x20000488
 8004ddc:	2000047c 	.word	0x2000047c
 8004de0:	20000378 	.word	0x20000378
 8004de4:	20000374 	.word	0x20000374

08004de8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b084      	sub	sp, #16
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
 8004df0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d10d      	bne.n	8004e14 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8004df8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dfc:	b672      	cpsid	i
 8004dfe:	f383 8811 	msr	BASEPRI, r3
 8004e02:	f3bf 8f6f 	isb	sy
 8004e06:	f3bf 8f4f 	dsb	sy
 8004e0a:	b662      	cpsie	i
 8004e0c:	60fb      	str	r3, [r7, #12]
}
 8004e0e:	bf00      	nop
 8004e10:	bf00      	nop
 8004e12:	e7fd      	b.n	8004e10 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004e14:	4b07      	ldr	r3, [pc, #28]	@ (8004e34 <vTaskPlaceOnEventList+0x4c>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	3318      	adds	r3, #24
 8004e1a:	4619      	mov	r1, r3
 8004e1c:	6878      	ldr	r0, [r7, #4]
 8004e1e:	f7fe fdba 	bl	8003996 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004e22:	2101      	movs	r1, #1
 8004e24:	6838      	ldr	r0, [r7, #0]
 8004e26:	f000 fbad 	bl	8005584 <prvAddCurrentTaskToDelayedList>
}
 8004e2a:	bf00      	nop
 8004e2c:	3710      	adds	r7, #16
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	bd80      	pop	{r7, pc}
 8004e32:	bf00      	nop
 8004e34:	20000374 	.word	0x20000374

08004e38 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b086      	sub	sp, #24
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	68db      	ldr	r3, [r3, #12]
 8004e44:	68db      	ldr	r3, [r3, #12]
 8004e46:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004e48:	693b      	ldr	r3, [r7, #16]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d10d      	bne.n	8004e6a <xTaskRemoveFromEventList+0x32>
	__asm volatile
 8004e4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e52:	b672      	cpsid	i
 8004e54:	f383 8811 	msr	BASEPRI, r3
 8004e58:	f3bf 8f6f 	isb	sy
 8004e5c:	f3bf 8f4f 	dsb	sy
 8004e60:	b662      	cpsie	i
 8004e62:	60fb      	str	r3, [r7, #12]
}
 8004e64:	bf00      	nop
 8004e66:	bf00      	nop
 8004e68:	e7fd      	b.n	8004e66 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	3318      	adds	r3, #24
 8004e6e:	4618      	mov	r0, r3
 8004e70:	f7fe fdca 	bl	8003a08 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004e74:	4b1d      	ldr	r3, [pc, #116]	@ (8004eec <xTaskRemoveFromEventList+0xb4>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d11c      	bne.n	8004eb6 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004e7c:	693b      	ldr	r3, [r7, #16]
 8004e7e:	3304      	adds	r3, #4
 8004e80:	4618      	mov	r0, r3
 8004e82:	f7fe fdc1 	bl	8003a08 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004e86:	693b      	ldr	r3, [r7, #16]
 8004e88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	409a      	lsls	r2, r3
 8004e8e:	4b18      	ldr	r3, [pc, #96]	@ (8004ef0 <xTaskRemoveFromEventList+0xb8>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4313      	orrs	r3, r2
 8004e94:	4a16      	ldr	r2, [pc, #88]	@ (8004ef0 <xTaskRemoveFromEventList+0xb8>)
 8004e96:	6013      	str	r3, [r2, #0]
 8004e98:	693b      	ldr	r3, [r7, #16]
 8004e9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e9c:	4613      	mov	r3, r2
 8004e9e:	009b      	lsls	r3, r3, #2
 8004ea0:	4413      	add	r3, r2
 8004ea2:	009b      	lsls	r3, r3, #2
 8004ea4:	4a13      	ldr	r2, [pc, #76]	@ (8004ef4 <xTaskRemoveFromEventList+0xbc>)
 8004ea6:	441a      	add	r2, r3
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	3304      	adds	r3, #4
 8004eac:	4619      	mov	r1, r3
 8004eae:	4610      	mov	r0, r2
 8004eb0:	f7fe fd4d 	bl	800394e <vListInsertEnd>
 8004eb4:	e005      	b.n	8004ec2 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	3318      	adds	r3, #24
 8004eba:	4619      	mov	r1, r3
 8004ebc:	480e      	ldr	r0, [pc, #56]	@ (8004ef8 <xTaskRemoveFromEventList+0xc0>)
 8004ebe:	f7fe fd46 	bl	800394e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004ec2:	693b      	ldr	r3, [r7, #16]
 8004ec4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ec6:	4b0d      	ldr	r3, [pc, #52]	@ (8004efc <xTaskRemoveFromEventList+0xc4>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ecc:	429a      	cmp	r2, r3
 8004ece:	d905      	bls.n	8004edc <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004ed4:	4b0a      	ldr	r3, [pc, #40]	@ (8004f00 <xTaskRemoveFromEventList+0xc8>)
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	601a      	str	r2, [r3, #0]
 8004eda:	e001      	b.n	8004ee0 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8004edc:	2300      	movs	r3, #0
 8004ede:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004ee0:	697b      	ldr	r3, [r7, #20]
}
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	3718      	adds	r7, #24
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	bd80      	pop	{r7, pc}
 8004eea:	bf00      	nop
 8004eec:	2000049c 	.word	0x2000049c
 8004ef0:	2000047c 	.word	0x2000047c
 8004ef4:	20000378 	.word	0x20000378
 8004ef8:	20000434 	.word	0x20000434
 8004efc:	20000374 	.word	0x20000374
 8004f00:	20000488 	.word	0x20000488

08004f04 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004f04:	b480      	push	{r7}
 8004f06:	b083      	sub	sp, #12
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004f0c:	4b06      	ldr	r3, [pc, #24]	@ (8004f28 <vTaskInternalSetTimeOutState+0x24>)
 8004f0e:	681a      	ldr	r2, [r3, #0]
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004f14:	4b05      	ldr	r3, [pc, #20]	@ (8004f2c <vTaskInternalSetTimeOutState+0x28>)
 8004f16:	681a      	ldr	r2, [r3, #0]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	605a      	str	r2, [r3, #4]
}
 8004f1c:	bf00      	nop
 8004f1e:	370c      	adds	r7, #12
 8004f20:	46bd      	mov	sp, r7
 8004f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f26:	4770      	bx	lr
 8004f28:	2000048c 	.word	0x2000048c
 8004f2c:	20000478 	.word	0x20000478

08004f30 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b088      	sub	sp, #32
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
 8004f38:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d10d      	bne.n	8004f5c <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 8004f40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f44:	b672      	cpsid	i
 8004f46:	f383 8811 	msr	BASEPRI, r3
 8004f4a:	f3bf 8f6f 	isb	sy
 8004f4e:	f3bf 8f4f 	dsb	sy
 8004f52:	b662      	cpsie	i
 8004f54:	613b      	str	r3, [r7, #16]
}
 8004f56:	bf00      	nop
 8004f58:	bf00      	nop
 8004f5a:	e7fd      	b.n	8004f58 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d10d      	bne.n	8004f7e <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 8004f62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f66:	b672      	cpsid	i
 8004f68:	f383 8811 	msr	BASEPRI, r3
 8004f6c:	f3bf 8f6f 	isb	sy
 8004f70:	f3bf 8f4f 	dsb	sy
 8004f74:	b662      	cpsie	i
 8004f76:	60fb      	str	r3, [r7, #12]
}
 8004f78:	bf00      	nop
 8004f7a:	bf00      	nop
 8004f7c:	e7fd      	b.n	8004f7a <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 8004f7e:	f000 fc75 	bl	800586c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004f82:	4b1d      	ldr	r3, [pc, #116]	@ (8004ff8 <xTaskCheckForTimeOut+0xc8>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	69ba      	ldr	r2, [r7, #24]
 8004f8e:	1ad3      	subs	r3, r2, r3
 8004f90:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f9a:	d102      	bne.n	8004fa2 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	61fb      	str	r3, [r7, #28]
 8004fa0:	e023      	b.n	8004fea <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681a      	ldr	r2, [r3, #0]
 8004fa6:	4b15      	ldr	r3, [pc, #84]	@ (8004ffc <xTaskCheckForTimeOut+0xcc>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	429a      	cmp	r2, r3
 8004fac:	d007      	beq.n	8004fbe <xTaskCheckForTimeOut+0x8e>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	69ba      	ldr	r2, [r7, #24]
 8004fb4:	429a      	cmp	r2, r3
 8004fb6:	d302      	bcc.n	8004fbe <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004fb8:	2301      	movs	r3, #1
 8004fba:	61fb      	str	r3, [r7, #28]
 8004fbc:	e015      	b.n	8004fea <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	697a      	ldr	r2, [r7, #20]
 8004fc4:	429a      	cmp	r2, r3
 8004fc6:	d20b      	bcs.n	8004fe0 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	681a      	ldr	r2, [r3, #0]
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	1ad2      	subs	r2, r2, r3
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004fd4:	6878      	ldr	r0, [r7, #4]
 8004fd6:	f7ff ff95 	bl	8004f04 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004fda:	2300      	movs	r3, #0
 8004fdc:	61fb      	str	r3, [r7, #28]
 8004fde:	e004      	b.n	8004fea <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004fea:	f000 fc75 	bl	80058d8 <vPortExitCritical>

	return xReturn;
 8004fee:	69fb      	ldr	r3, [r7, #28]
}
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	3720      	adds	r7, #32
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	bd80      	pop	{r7, pc}
 8004ff8:	20000478 	.word	0x20000478
 8004ffc:	2000048c 	.word	0x2000048c

08005000 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005000:	b480      	push	{r7}
 8005002:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005004:	4b03      	ldr	r3, [pc, #12]	@ (8005014 <vTaskMissedYield+0x14>)
 8005006:	2201      	movs	r2, #1
 8005008:	601a      	str	r2, [r3, #0]
}
 800500a:	bf00      	nop
 800500c:	46bd      	mov	sp, r7
 800500e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005012:	4770      	bx	lr
 8005014:	20000488 	.word	0x20000488

08005018 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b082      	sub	sp, #8
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005020:	f000 f852 	bl	80050c8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005024:	4b06      	ldr	r3, [pc, #24]	@ (8005040 <prvIdleTask+0x28>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	2b01      	cmp	r3, #1
 800502a:	d9f9      	bls.n	8005020 <prvIdleTask+0x8>
			{
				taskYIELD();
 800502c:	4b05      	ldr	r3, [pc, #20]	@ (8005044 <prvIdleTask+0x2c>)
 800502e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005032:	601a      	str	r2, [r3, #0]
 8005034:	f3bf 8f4f 	dsb	sy
 8005038:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800503c:	e7f0      	b.n	8005020 <prvIdleTask+0x8>
 800503e:	bf00      	nop
 8005040:	20000378 	.word	0x20000378
 8005044:	e000ed04 	.word	0xe000ed04

08005048 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b082      	sub	sp, #8
 800504c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800504e:	2300      	movs	r3, #0
 8005050:	607b      	str	r3, [r7, #4]
 8005052:	e00c      	b.n	800506e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005054:	687a      	ldr	r2, [r7, #4]
 8005056:	4613      	mov	r3, r2
 8005058:	009b      	lsls	r3, r3, #2
 800505a:	4413      	add	r3, r2
 800505c:	009b      	lsls	r3, r3, #2
 800505e:	4a12      	ldr	r2, [pc, #72]	@ (80050a8 <prvInitialiseTaskLists+0x60>)
 8005060:	4413      	add	r3, r2
 8005062:	4618      	mov	r0, r3
 8005064:	f7fe fc46 	bl	80038f4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	3301      	adds	r3, #1
 800506c:	607b      	str	r3, [r7, #4]
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2b06      	cmp	r3, #6
 8005072:	d9ef      	bls.n	8005054 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005074:	480d      	ldr	r0, [pc, #52]	@ (80050ac <prvInitialiseTaskLists+0x64>)
 8005076:	f7fe fc3d 	bl	80038f4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800507a:	480d      	ldr	r0, [pc, #52]	@ (80050b0 <prvInitialiseTaskLists+0x68>)
 800507c:	f7fe fc3a 	bl	80038f4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005080:	480c      	ldr	r0, [pc, #48]	@ (80050b4 <prvInitialiseTaskLists+0x6c>)
 8005082:	f7fe fc37 	bl	80038f4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005086:	480c      	ldr	r0, [pc, #48]	@ (80050b8 <prvInitialiseTaskLists+0x70>)
 8005088:	f7fe fc34 	bl	80038f4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800508c:	480b      	ldr	r0, [pc, #44]	@ (80050bc <prvInitialiseTaskLists+0x74>)
 800508e:	f7fe fc31 	bl	80038f4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005092:	4b0b      	ldr	r3, [pc, #44]	@ (80050c0 <prvInitialiseTaskLists+0x78>)
 8005094:	4a05      	ldr	r2, [pc, #20]	@ (80050ac <prvInitialiseTaskLists+0x64>)
 8005096:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005098:	4b0a      	ldr	r3, [pc, #40]	@ (80050c4 <prvInitialiseTaskLists+0x7c>)
 800509a:	4a05      	ldr	r2, [pc, #20]	@ (80050b0 <prvInitialiseTaskLists+0x68>)
 800509c:	601a      	str	r2, [r3, #0]
}
 800509e:	bf00      	nop
 80050a0:	3708      	adds	r7, #8
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}
 80050a6:	bf00      	nop
 80050a8:	20000378 	.word	0x20000378
 80050ac:	20000404 	.word	0x20000404
 80050b0:	20000418 	.word	0x20000418
 80050b4:	20000434 	.word	0x20000434
 80050b8:	20000448 	.word	0x20000448
 80050bc:	20000460 	.word	0x20000460
 80050c0:	2000042c 	.word	0x2000042c
 80050c4:	20000430 	.word	0x20000430

080050c8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b082      	sub	sp, #8
 80050cc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80050ce:	e019      	b.n	8005104 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80050d0:	f000 fbcc 	bl	800586c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80050d4:	4b10      	ldr	r3, [pc, #64]	@ (8005118 <prvCheckTasksWaitingTermination+0x50>)
 80050d6:	68db      	ldr	r3, [r3, #12]
 80050d8:	68db      	ldr	r3, [r3, #12]
 80050da:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	3304      	adds	r3, #4
 80050e0:	4618      	mov	r0, r3
 80050e2:	f7fe fc91 	bl	8003a08 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80050e6:	4b0d      	ldr	r3, [pc, #52]	@ (800511c <prvCheckTasksWaitingTermination+0x54>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	3b01      	subs	r3, #1
 80050ec:	4a0b      	ldr	r2, [pc, #44]	@ (800511c <prvCheckTasksWaitingTermination+0x54>)
 80050ee:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80050f0:	4b0b      	ldr	r3, [pc, #44]	@ (8005120 <prvCheckTasksWaitingTermination+0x58>)
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	3b01      	subs	r3, #1
 80050f6:	4a0a      	ldr	r2, [pc, #40]	@ (8005120 <prvCheckTasksWaitingTermination+0x58>)
 80050f8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80050fa:	f000 fbed 	bl	80058d8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80050fe:	6878      	ldr	r0, [r7, #4]
 8005100:	f000 f810 	bl	8005124 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005104:	4b06      	ldr	r3, [pc, #24]	@ (8005120 <prvCheckTasksWaitingTermination+0x58>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d1e1      	bne.n	80050d0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800510c:	bf00      	nop
 800510e:	bf00      	nop
 8005110:	3708      	adds	r7, #8
 8005112:	46bd      	mov	sp, r7
 8005114:	bd80      	pop	{r7, pc}
 8005116:	bf00      	nop
 8005118:	20000448 	.word	0x20000448
 800511c:	20000474 	.word	0x20000474
 8005120:	2000045c 	.word	0x2000045c

08005124 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005124:	b580      	push	{r7, lr}
 8005126:	b084      	sub	sp, #16
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005132:	2b00      	cmp	r3, #0
 8005134:	d108      	bne.n	8005148 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800513a:	4618      	mov	r0, r3
 800513c:	f000 fd92 	bl	8005c64 <vPortFree>
				vPortFree( pxTCB );
 8005140:	6878      	ldr	r0, [r7, #4]
 8005142:	f000 fd8f 	bl	8005c64 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005146:	e01b      	b.n	8005180 <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800514e:	2b01      	cmp	r3, #1
 8005150:	d103      	bne.n	800515a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005152:	6878      	ldr	r0, [r7, #4]
 8005154:	f000 fd86 	bl	8005c64 <vPortFree>
	}
 8005158:	e012      	b.n	8005180 <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005160:	2b02      	cmp	r3, #2
 8005162:	d00d      	beq.n	8005180 <prvDeleteTCB+0x5c>
	__asm volatile
 8005164:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005168:	b672      	cpsid	i
 800516a:	f383 8811 	msr	BASEPRI, r3
 800516e:	f3bf 8f6f 	isb	sy
 8005172:	f3bf 8f4f 	dsb	sy
 8005176:	b662      	cpsie	i
 8005178:	60fb      	str	r3, [r7, #12]
}
 800517a:	bf00      	nop
 800517c:	bf00      	nop
 800517e:	e7fd      	b.n	800517c <prvDeleteTCB+0x58>
	}
 8005180:	bf00      	nop
 8005182:	3710      	adds	r7, #16
 8005184:	46bd      	mov	sp, r7
 8005186:	bd80      	pop	{r7, pc}

08005188 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005188:	b480      	push	{r7}
 800518a:	b083      	sub	sp, #12
 800518c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800518e:	4b0c      	ldr	r3, [pc, #48]	@ (80051c0 <prvResetNextTaskUnblockTime+0x38>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d104      	bne.n	80051a2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005198:	4b0a      	ldr	r3, [pc, #40]	@ (80051c4 <prvResetNextTaskUnblockTime+0x3c>)
 800519a:	f04f 32ff 	mov.w	r2, #4294967295
 800519e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80051a0:	e008      	b.n	80051b4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80051a2:	4b07      	ldr	r3, [pc, #28]	@ (80051c0 <prvResetNextTaskUnblockTime+0x38>)
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	68db      	ldr	r3, [r3, #12]
 80051a8:	68db      	ldr	r3, [r3, #12]
 80051aa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	4a04      	ldr	r2, [pc, #16]	@ (80051c4 <prvResetNextTaskUnblockTime+0x3c>)
 80051b2:	6013      	str	r3, [r2, #0]
}
 80051b4:	bf00      	nop
 80051b6:	370c      	adds	r7, #12
 80051b8:	46bd      	mov	sp, r7
 80051ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051be:	4770      	bx	lr
 80051c0:	2000042c 	.word	0x2000042c
 80051c4:	20000494 	.word	0x20000494

080051c8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80051c8:	b480      	push	{r7}
 80051ca:	b083      	sub	sp, #12
 80051cc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80051ce:	4b0b      	ldr	r3, [pc, #44]	@ (80051fc <xTaskGetSchedulerState+0x34>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d102      	bne.n	80051dc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80051d6:	2301      	movs	r3, #1
 80051d8:	607b      	str	r3, [r7, #4]
 80051da:	e008      	b.n	80051ee <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80051dc:	4b08      	ldr	r3, [pc, #32]	@ (8005200 <xTaskGetSchedulerState+0x38>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d102      	bne.n	80051ea <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80051e4:	2302      	movs	r3, #2
 80051e6:	607b      	str	r3, [r7, #4]
 80051e8:	e001      	b.n	80051ee <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80051ea:	2300      	movs	r3, #0
 80051ec:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80051ee:	687b      	ldr	r3, [r7, #4]
	}
 80051f0:	4618      	mov	r0, r3
 80051f2:	370c      	adds	r7, #12
 80051f4:	46bd      	mov	sp, r7
 80051f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fa:	4770      	bx	lr
 80051fc:	20000480 	.word	0x20000480
 8005200:	2000049c 	.word	0x2000049c

08005204 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8005204:	b580      	push	{r7, lr}
 8005206:	b084      	sub	sp, #16
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005210:	2300      	movs	r3, #0
 8005212:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d069      	beq.n	80052ee <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800521e:	4b36      	ldr	r3, [pc, #216]	@ (80052f8 <xTaskPriorityInherit+0xf4>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005224:	429a      	cmp	r2, r3
 8005226:	d259      	bcs.n	80052dc <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	699b      	ldr	r3, [r3, #24]
 800522c:	2b00      	cmp	r3, #0
 800522e:	db06      	blt.n	800523e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005230:	4b31      	ldr	r3, [pc, #196]	@ (80052f8 <xTaskPriorityInherit+0xf4>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005236:	f1c3 0207 	rsb	r2, r3, #7
 800523a:	68bb      	ldr	r3, [r7, #8]
 800523c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800523e:	68bb      	ldr	r3, [r7, #8]
 8005240:	6959      	ldr	r1, [r3, #20]
 8005242:	68bb      	ldr	r3, [r7, #8]
 8005244:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005246:	4613      	mov	r3, r2
 8005248:	009b      	lsls	r3, r3, #2
 800524a:	4413      	add	r3, r2
 800524c:	009b      	lsls	r3, r3, #2
 800524e:	4a2b      	ldr	r2, [pc, #172]	@ (80052fc <xTaskPriorityInherit+0xf8>)
 8005250:	4413      	add	r3, r2
 8005252:	4299      	cmp	r1, r3
 8005254:	d13a      	bne.n	80052cc <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005256:	68bb      	ldr	r3, [r7, #8]
 8005258:	3304      	adds	r3, #4
 800525a:	4618      	mov	r0, r3
 800525c:	f7fe fbd4 	bl	8003a08 <uxListRemove>
 8005260:	4603      	mov	r3, r0
 8005262:	2b00      	cmp	r3, #0
 8005264:	d115      	bne.n	8005292 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8005266:	68bb      	ldr	r3, [r7, #8]
 8005268:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800526a:	4924      	ldr	r1, [pc, #144]	@ (80052fc <xTaskPriorityInherit+0xf8>)
 800526c:	4613      	mov	r3, r2
 800526e:	009b      	lsls	r3, r3, #2
 8005270:	4413      	add	r3, r2
 8005272:	009b      	lsls	r3, r3, #2
 8005274:	440b      	add	r3, r1
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d10a      	bne.n	8005292 <xTaskPriorityInherit+0x8e>
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005280:	2201      	movs	r2, #1
 8005282:	fa02 f303 	lsl.w	r3, r2, r3
 8005286:	43da      	mvns	r2, r3
 8005288:	4b1d      	ldr	r3, [pc, #116]	@ (8005300 <xTaskPriorityInherit+0xfc>)
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4013      	ands	r3, r2
 800528e:	4a1c      	ldr	r2, [pc, #112]	@ (8005300 <xTaskPriorityInherit+0xfc>)
 8005290:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005292:	4b19      	ldr	r3, [pc, #100]	@ (80052f8 <xTaskPriorityInherit+0xf4>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005298:	68bb      	ldr	r3, [r7, #8]
 800529a:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800529c:	68bb      	ldr	r3, [r7, #8]
 800529e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052a0:	2201      	movs	r2, #1
 80052a2:	409a      	lsls	r2, r3
 80052a4:	4b16      	ldr	r3, [pc, #88]	@ (8005300 <xTaskPriorityInherit+0xfc>)
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	4313      	orrs	r3, r2
 80052aa:	4a15      	ldr	r2, [pc, #84]	@ (8005300 <xTaskPriorityInherit+0xfc>)
 80052ac:	6013      	str	r3, [r2, #0]
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052b2:	4613      	mov	r3, r2
 80052b4:	009b      	lsls	r3, r3, #2
 80052b6:	4413      	add	r3, r2
 80052b8:	009b      	lsls	r3, r3, #2
 80052ba:	4a10      	ldr	r2, [pc, #64]	@ (80052fc <xTaskPriorityInherit+0xf8>)
 80052bc:	441a      	add	r2, r3
 80052be:	68bb      	ldr	r3, [r7, #8]
 80052c0:	3304      	adds	r3, #4
 80052c2:	4619      	mov	r1, r3
 80052c4:	4610      	mov	r0, r2
 80052c6:	f7fe fb42 	bl	800394e <vListInsertEnd>
 80052ca:	e004      	b.n	80052d6 <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80052cc:	4b0a      	ldr	r3, [pc, #40]	@ (80052f8 <xTaskPriorityInherit+0xf4>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052d2:	68bb      	ldr	r3, [r7, #8]
 80052d4:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80052d6:	2301      	movs	r3, #1
 80052d8:	60fb      	str	r3, [r7, #12]
 80052da:	e008      	b.n	80052ee <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80052dc:	68bb      	ldr	r3, [r7, #8]
 80052de:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80052e0:	4b05      	ldr	r3, [pc, #20]	@ (80052f8 <xTaskPriorityInherit+0xf4>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052e6:	429a      	cmp	r2, r3
 80052e8:	d201      	bcs.n	80052ee <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80052ea:	2301      	movs	r3, #1
 80052ec:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80052ee:	68fb      	ldr	r3, [r7, #12]
	}
 80052f0:	4618      	mov	r0, r3
 80052f2:	3710      	adds	r7, #16
 80052f4:	46bd      	mov	sp, r7
 80052f6:	bd80      	pop	{r7, pc}
 80052f8:	20000374 	.word	0x20000374
 80052fc:	20000378 	.word	0x20000378
 8005300:	2000047c 	.word	0x2000047c

08005304 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005304:	b580      	push	{r7, lr}
 8005306:	b086      	sub	sp, #24
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005310:	2300      	movs	r3, #0
 8005312:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d074      	beq.n	8005404 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800531a:	4b3d      	ldr	r3, [pc, #244]	@ (8005410 <xTaskPriorityDisinherit+0x10c>)
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	693a      	ldr	r2, [r7, #16]
 8005320:	429a      	cmp	r2, r3
 8005322:	d00d      	beq.n	8005340 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8005324:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005328:	b672      	cpsid	i
 800532a:	f383 8811 	msr	BASEPRI, r3
 800532e:	f3bf 8f6f 	isb	sy
 8005332:	f3bf 8f4f 	dsb	sy
 8005336:	b662      	cpsie	i
 8005338:	60fb      	str	r3, [r7, #12]
}
 800533a:	bf00      	nop
 800533c:	bf00      	nop
 800533e:	e7fd      	b.n	800533c <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8005340:	693b      	ldr	r3, [r7, #16]
 8005342:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005344:	2b00      	cmp	r3, #0
 8005346:	d10d      	bne.n	8005364 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 8005348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800534c:	b672      	cpsid	i
 800534e:	f383 8811 	msr	BASEPRI, r3
 8005352:	f3bf 8f6f 	isb	sy
 8005356:	f3bf 8f4f 	dsb	sy
 800535a:	b662      	cpsie	i
 800535c:	60bb      	str	r3, [r7, #8]
}
 800535e:	bf00      	nop
 8005360:	bf00      	nop
 8005362:	e7fd      	b.n	8005360 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8005364:	693b      	ldr	r3, [r7, #16]
 8005366:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005368:	1e5a      	subs	r2, r3, #1
 800536a:	693b      	ldr	r3, [r7, #16]
 800536c:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005372:	693b      	ldr	r3, [r7, #16]
 8005374:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005376:	429a      	cmp	r2, r3
 8005378:	d044      	beq.n	8005404 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800537a:	693b      	ldr	r3, [r7, #16]
 800537c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800537e:	2b00      	cmp	r3, #0
 8005380:	d140      	bne.n	8005404 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005382:	693b      	ldr	r3, [r7, #16]
 8005384:	3304      	adds	r3, #4
 8005386:	4618      	mov	r0, r3
 8005388:	f7fe fb3e 	bl	8003a08 <uxListRemove>
 800538c:	4603      	mov	r3, r0
 800538e:	2b00      	cmp	r3, #0
 8005390:	d115      	bne.n	80053be <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005392:	693b      	ldr	r3, [r7, #16]
 8005394:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005396:	491f      	ldr	r1, [pc, #124]	@ (8005414 <xTaskPriorityDisinherit+0x110>)
 8005398:	4613      	mov	r3, r2
 800539a:	009b      	lsls	r3, r3, #2
 800539c:	4413      	add	r3, r2
 800539e:	009b      	lsls	r3, r3, #2
 80053a0:	440b      	add	r3, r1
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d10a      	bne.n	80053be <xTaskPriorityDisinherit+0xba>
 80053a8:	693b      	ldr	r3, [r7, #16]
 80053aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053ac:	2201      	movs	r2, #1
 80053ae:	fa02 f303 	lsl.w	r3, r2, r3
 80053b2:	43da      	mvns	r2, r3
 80053b4:	4b18      	ldr	r3, [pc, #96]	@ (8005418 <xTaskPriorityDisinherit+0x114>)
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	4013      	ands	r3, r2
 80053ba:	4a17      	ldr	r2, [pc, #92]	@ (8005418 <xTaskPriorityDisinherit+0x114>)
 80053bc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80053c2:	693b      	ldr	r3, [r7, #16]
 80053c4:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80053c6:	693b      	ldr	r3, [r7, #16]
 80053c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053ca:	f1c3 0207 	rsb	r2, r3, #7
 80053ce:	693b      	ldr	r3, [r7, #16]
 80053d0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80053d2:	693b      	ldr	r3, [r7, #16]
 80053d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053d6:	2201      	movs	r2, #1
 80053d8:	409a      	lsls	r2, r3
 80053da:	4b0f      	ldr	r3, [pc, #60]	@ (8005418 <xTaskPriorityDisinherit+0x114>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	4313      	orrs	r3, r2
 80053e0:	4a0d      	ldr	r2, [pc, #52]	@ (8005418 <xTaskPriorityDisinherit+0x114>)
 80053e2:	6013      	str	r3, [r2, #0]
 80053e4:	693b      	ldr	r3, [r7, #16]
 80053e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053e8:	4613      	mov	r3, r2
 80053ea:	009b      	lsls	r3, r3, #2
 80053ec:	4413      	add	r3, r2
 80053ee:	009b      	lsls	r3, r3, #2
 80053f0:	4a08      	ldr	r2, [pc, #32]	@ (8005414 <xTaskPriorityDisinherit+0x110>)
 80053f2:	441a      	add	r2, r3
 80053f4:	693b      	ldr	r3, [r7, #16]
 80053f6:	3304      	adds	r3, #4
 80053f8:	4619      	mov	r1, r3
 80053fa:	4610      	mov	r0, r2
 80053fc:	f7fe faa7 	bl	800394e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005400:	2301      	movs	r3, #1
 8005402:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005404:	697b      	ldr	r3, [r7, #20]
	}
 8005406:	4618      	mov	r0, r3
 8005408:	3718      	adds	r7, #24
 800540a:	46bd      	mov	sp, r7
 800540c:	bd80      	pop	{r7, pc}
 800540e:	bf00      	nop
 8005410:	20000374 	.word	0x20000374
 8005414:	20000378 	.word	0x20000378
 8005418:	2000047c 	.word	0x2000047c

0800541c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800541c:	b580      	push	{r7, lr}
 800541e:	b088      	sub	sp, #32
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
 8005424:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800542a:	2301      	movs	r3, #1
 800542c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2b00      	cmp	r3, #0
 8005432:	f000 8089 	beq.w	8005548 <vTaskPriorityDisinheritAfterTimeout+0x12c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8005436:	69bb      	ldr	r3, [r7, #24]
 8005438:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800543a:	2b00      	cmp	r3, #0
 800543c:	d10d      	bne.n	800545a <vTaskPriorityDisinheritAfterTimeout+0x3e>
	__asm volatile
 800543e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005442:	b672      	cpsid	i
 8005444:	f383 8811 	msr	BASEPRI, r3
 8005448:	f3bf 8f6f 	isb	sy
 800544c:	f3bf 8f4f 	dsb	sy
 8005450:	b662      	cpsie	i
 8005452:	60fb      	str	r3, [r7, #12]
}
 8005454:	bf00      	nop
 8005456:	bf00      	nop
 8005458:	e7fd      	b.n	8005456 <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800545a:	69bb      	ldr	r3, [r7, #24]
 800545c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800545e:	683a      	ldr	r2, [r7, #0]
 8005460:	429a      	cmp	r2, r3
 8005462:	d902      	bls.n	800546a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	61fb      	str	r3, [r7, #28]
 8005468:	e002      	b.n	8005470 <vTaskPriorityDisinheritAfterTimeout+0x54>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800546a:	69bb      	ldr	r3, [r7, #24]
 800546c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800546e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005470:	69bb      	ldr	r3, [r7, #24]
 8005472:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005474:	69fa      	ldr	r2, [r7, #28]
 8005476:	429a      	cmp	r2, r3
 8005478:	d066      	beq.n	8005548 <vTaskPriorityDisinheritAfterTimeout+0x12c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800547a:	69bb      	ldr	r3, [r7, #24]
 800547c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800547e:	697a      	ldr	r2, [r7, #20]
 8005480:	429a      	cmp	r2, r3
 8005482:	d161      	bne.n	8005548 <vTaskPriorityDisinheritAfterTimeout+0x12c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8005484:	4b32      	ldr	r3, [pc, #200]	@ (8005550 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	69ba      	ldr	r2, [r7, #24]
 800548a:	429a      	cmp	r2, r3
 800548c:	d10d      	bne.n	80054aa <vTaskPriorityDisinheritAfterTimeout+0x8e>
	__asm volatile
 800548e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005492:	b672      	cpsid	i
 8005494:	f383 8811 	msr	BASEPRI, r3
 8005498:	f3bf 8f6f 	isb	sy
 800549c:	f3bf 8f4f 	dsb	sy
 80054a0:	b662      	cpsie	i
 80054a2:	60bb      	str	r3, [r7, #8]
}
 80054a4:	bf00      	nop
 80054a6:	bf00      	nop
 80054a8:	e7fd      	b.n	80054a6 <vTaskPriorityDisinheritAfterTimeout+0x8a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80054aa:	69bb      	ldr	r3, [r7, #24]
 80054ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054ae:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80054b0:	69bb      	ldr	r3, [r7, #24]
 80054b2:	69fa      	ldr	r2, [r7, #28]
 80054b4:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80054b6:	69bb      	ldr	r3, [r7, #24]
 80054b8:	699b      	ldr	r3, [r3, #24]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	db04      	blt.n	80054c8 <vTaskPriorityDisinheritAfterTimeout+0xac>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80054be:	69fb      	ldr	r3, [r7, #28]
 80054c0:	f1c3 0207 	rsb	r2, r3, #7
 80054c4:	69bb      	ldr	r3, [r7, #24]
 80054c6:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80054c8:	69bb      	ldr	r3, [r7, #24]
 80054ca:	6959      	ldr	r1, [r3, #20]
 80054cc:	693a      	ldr	r2, [r7, #16]
 80054ce:	4613      	mov	r3, r2
 80054d0:	009b      	lsls	r3, r3, #2
 80054d2:	4413      	add	r3, r2
 80054d4:	009b      	lsls	r3, r3, #2
 80054d6:	4a1f      	ldr	r2, [pc, #124]	@ (8005554 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 80054d8:	4413      	add	r3, r2
 80054da:	4299      	cmp	r1, r3
 80054dc:	d134      	bne.n	8005548 <vTaskPriorityDisinheritAfterTimeout+0x12c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80054de:	69bb      	ldr	r3, [r7, #24]
 80054e0:	3304      	adds	r3, #4
 80054e2:	4618      	mov	r0, r3
 80054e4:	f7fe fa90 	bl	8003a08 <uxListRemove>
 80054e8:	4603      	mov	r3, r0
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d115      	bne.n	800551a <vTaskPriorityDisinheritAfterTimeout+0xfe>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80054ee:	69bb      	ldr	r3, [r7, #24]
 80054f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054f2:	4918      	ldr	r1, [pc, #96]	@ (8005554 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 80054f4:	4613      	mov	r3, r2
 80054f6:	009b      	lsls	r3, r3, #2
 80054f8:	4413      	add	r3, r2
 80054fa:	009b      	lsls	r3, r3, #2
 80054fc:	440b      	add	r3, r1
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d10a      	bne.n	800551a <vTaskPriorityDisinheritAfterTimeout+0xfe>
 8005504:	69bb      	ldr	r3, [r7, #24]
 8005506:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005508:	2201      	movs	r2, #1
 800550a:	fa02 f303 	lsl.w	r3, r2, r3
 800550e:	43da      	mvns	r2, r3
 8005510:	4b11      	ldr	r3, [pc, #68]	@ (8005558 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	4013      	ands	r3, r2
 8005516:	4a10      	ldr	r2, [pc, #64]	@ (8005558 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8005518:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800551a:	69bb      	ldr	r3, [r7, #24]
 800551c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800551e:	2201      	movs	r2, #1
 8005520:	409a      	lsls	r2, r3
 8005522:	4b0d      	ldr	r3, [pc, #52]	@ (8005558 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	4313      	orrs	r3, r2
 8005528:	4a0b      	ldr	r2, [pc, #44]	@ (8005558 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800552a:	6013      	str	r3, [r2, #0]
 800552c:	69bb      	ldr	r3, [r7, #24]
 800552e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005530:	4613      	mov	r3, r2
 8005532:	009b      	lsls	r3, r3, #2
 8005534:	4413      	add	r3, r2
 8005536:	009b      	lsls	r3, r3, #2
 8005538:	4a06      	ldr	r2, [pc, #24]	@ (8005554 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800553a:	441a      	add	r2, r3
 800553c:	69bb      	ldr	r3, [r7, #24]
 800553e:	3304      	adds	r3, #4
 8005540:	4619      	mov	r1, r3
 8005542:	4610      	mov	r0, r2
 8005544:	f7fe fa03 	bl	800394e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005548:	bf00      	nop
 800554a:	3720      	adds	r7, #32
 800554c:	46bd      	mov	sp, r7
 800554e:	bd80      	pop	{r7, pc}
 8005550:	20000374 	.word	0x20000374
 8005554:	20000378 	.word	0x20000378
 8005558:	2000047c 	.word	0x2000047c

0800555c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800555c:	b480      	push	{r7}
 800555e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8005560:	4b07      	ldr	r3, [pc, #28]	@ (8005580 <pvTaskIncrementMutexHeldCount+0x24>)
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d004      	beq.n	8005572 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8005568:	4b05      	ldr	r3, [pc, #20]	@ (8005580 <pvTaskIncrementMutexHeldCount+0x24>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800556e:	3201      	adds	r2, #1
 8005570:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8005572:	4b03      	ldr	r3, [pc, #12]	@ (8005580 <pvTaskIncrementMutexHeldCount+0x24>)
 8005574:	681b      	ldr	r3, [r3, #0]
	}
 8005576:	4618      	mov	r0, r3
 8005578:	46bd      	mov	sp, r7
 800557a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557e:	4770      	bx	lr
 8005580:	20000374 	.word	0x20000374

08005584 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b084      	sub	sp, #16
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
 800558c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800558e:	4b29      	ldr	r3, [pc, #164]	@ (8005634 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005594:	4b28      	ldr	r3, [pc, #160]	@ (8005638 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	3304      	adds	r3, #4
 800559a:	4618      	mov	r0, r3
 800559c:	f7fe fa34 	bl	8003a08 <uxListRemove>
 80055a0:	4603      	mov	r3, r0
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d10b      	bne.n	80055be <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80055a6:	4b24      	ldr	r3, [pc, #144]	@ (8005638 <prvAddCurrentTaskToDelayedList+0xb4>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055ac:	2201      	movs	r2, #1
 80055ae:	fa02 f303 	lsl.w	r3, r2, r3
 80055b2:	43da      	mvns	r2, r3
 80055b4:	4b21      	ldr	r3, [pc, #132]	@ (800563c <prvAddCurrentTaskToDelayedList+0xb8>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	4013      	ands	r3, r2
 80055ba:	4a20      	ldr	r2, [pc, #128]	@ (800563c <prvAddCurrentTaskToDelayedList+0xb8>)
 80055bc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055c4:	d10a      	bne.n	80055dc <prvAddCurrentTaskToDelayedList+0x58>
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d007      	beq.n	80055dc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80055cc:	4b1a      	ldr	r3, [pc, #104]	@ (8005638 <prvAddCurrentTaskToDelayedList+0xb4>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	3304      	adds	r3, #4
 80055d2:	4619      	mov	r1, r3
 80055d4:	481a      	ldr	r0, [pc, #104]	@ (8005640 <prvAddCurrentTaskToDelayedList+0xbc>)
 80055d6:	f7fe f9ba 	bl	800394e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80055da:	e026      	b.n	800562a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80055dc:	68fa      	ldr	r2, [r7, #12]
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	4413      	add	r3, r2
 80055e2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80055e4:	4b14      	ldr	r3, [pc, #80]	@ (8005638 <prvAddCurrentTaskToDelayedList+0xb4>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	68ba      	ldr	r2, [r7, #8]
 80055ea:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80055ec:	68ba      	ldr	r2, [r7, #8]
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	429a      	cmp	r2, r3
 80055f2:	d209      	bcs.n	8005608 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80055f4:	4b13      	ldr	r3, [pc, #76]	@ (8005644 <prvAddCurrentTaskToDelayedList+0xc0>)
 80055f6:	681a      	ldr	r2, [r3, #0]
 80055f8:	4b0f      	ldr	r3, [pc, #60]	@ (8005638 <prvAddCurrentTaskToDelayedList+0xb4>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	3304      	adds	r3, #4
 80055fe:	4619      	mov	r1, r3
 8005600:	4610      	mov	r0, r2
 8005602:	f7fe f9c8 	bl	8003996 <vListInsert>
}
 8005606:	e010      	b.n	800562a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005608:	4b0f      	ldr	r3, [pc, #60]	@ (8005648 <prvAddCurrentTaskToDelayedList+0xc4>)
 800560a:	681a      	ldr	r2, [r3, #0]
 800560c:	4b0a      	ldr	r3, [pc, #40]	@ (8005638 <prvAddCurrentTaskToDelayedList+0xb4>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	3304      	adds	r3, #4
 8005612:	4619      	mov	r1, r3
 8005614:	4610      	mov	r0, r2
 8005616:	f7fe f9be 	bl	8003996 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800561a:	4b0c      	ldr	r3, [pc, #48]	@ (800564c <prvAddCurrentTaskToDelayedList+0xc8>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	68ba      	ldr	r2, [r7, #8]
 8005620:	429a      	cmp	r2, r3
 8005622:	d202      	bcs.n	800562a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005624:	4a09      	ldr	r2, [pc, #36]	@ (800564c <prvAddCurrentTaskToDelayedList+0xc8>)
 8005626:	68bb      	ldr	r3, [r7, #8]
 8005628:	6013      	str	r3, [r2, #0]
}
 800562a:	bf00      	nop
 800562c:	3710      	adds	r7, #16
 800562e:	46bd      	mov	sp, r7
 8005630:	bd80      	pop	{r7, pc}
 8005632:	bf00      	nop
 8005634:	20000478 	.word	0x20000478
 8005638:	20000374 	.word	0x20000374
 800563c:	2000047c 	.word	0x2000047c
 8005640:	20000460 	.word	0x20000460
 8005644:	20000430 	.word	0x20000430
 8005648:	2000042c 	.word	0x2000042c
 800564c:	20000494 	.word	0x20000494

08005650 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005650:	b480      	push	{r7}
 8005652:	b085      	sub	sp, #20
 8005654:	af00      	add	r7, sp, #0
 8005656:	60f8      	str	r0, [r7, #12]
 8005658:	60b9      	str	r1, [r7, #8]
 800565a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	3b04      	subs	r3, #4
 8005660:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005668:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	3b04      	subs	r3, #4
 800566e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005670:	68bb      	ldr	r3, [r7, #8]
 8005672:	f023 0201 	bic.w	r2, r3, #1
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	3b04      	subs	r3, #4
 800567e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005680:	4a0c      	ldr	r2, [pc, #48]	@ (80056b4 <pxPortInitialiseStack+0x64>)
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	3b14      	subs	r3, #20
 800568a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800568c:	687a      	ldr	r2, [r7, #4]
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	3b04      	subs	r3, #4
 8005696:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f06f 0202 	mvn.w	r2, #2
 800569e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	3b20      	subs	r3, #32
 80056a4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80056a6:	68fb      	ldr	r3, [r7, #12]
}
 80056a8:	4618      	mov	r0, r3
 80056aa:	3714      	adds	r7, #20
 80056ac:	46bd      	mov	sp, r7
 80056ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b2:	4770      	bx	lr
 80056b4:	080056b9 	.word	0x080056b9

080056b8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80056b8:	b480      	push	{r7}
 80056ba:	b085      	sub	sp, #20
 80056bc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80056be:	2300      	movs	r3, #0
 80056c0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80056c2:	4b15      	ldr	r3, [pc, #84]	@ (8005718 <prvTaskExitError+0x60>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056ca:	d00d      	beq.n	80056e8 <prvTaskExitError+0x30>
	__asm volatile
 80056cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056d0:	b672      	cpsid	i
 80056d2:	f383 8811 	msr	BASEPRI, r3
 80056d6:	f3bf 8f6f 	isb	sy
 80056da:	f3bf 8f4f 	dsb	sy
 80056de:	b662      	cpsie	i
 80056e0:	60fb      	str	r3, [r7, #12]
}
 80056e2:	bf00      	nop
 80056e4:	bf00      	nop
 80056e6:	e7fd      	b.n	80056e4 <prvTaskExitError+0x2c>
	__asm volatile
 80056e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056ec:	b672      	cpsid	i
 80056ee:	f383 8811 	msr	BASEPRI, r3
 80056f2:	f3bf 8f6f 	isb	sy
 80056f6:	f3bf 8f4f 	dsb	sy
 80056fa:	b662      	cpsie	i
 80056fc:	60bb      	str	r3, [r7, #8]
}
 80056fe:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005700:	bf00      	nop
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d0fc      	beq.n	8005702 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005708:	bf00      	nop
 800570a:	bf00      	nop
 800570c:	3714      	adds	r7, #20
 800570e:	46bd      	mov	sp, r7
 8005710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005714:	4770      	bx	lr
 8005716:	bf00      	nop
 8005718:	2000000c 	.word	0x2000000c
 800571c:	00000000 	.word	0x00000000

08005720 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005720:	4b07      	ldr	r3, [pc, #28]	@ (8005740 <pxCurrentTCBConst2>)
 8005722:	6819      	ldr	r1, [r3, #0]
 8005724:	6808      	ldr	r0, [r1, #0]
 8005726:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800572a:	f380 8809 	msr	PSP, r0
 800572e:	f3bf 8f6f 	isb	sy
 8005732:	f04f 0000 	mov.w	r0, #0
 8005736:	f380 8811 	msr	BASEPRI, r0
 800573a:	4770      	bx	lr
 800573c:	f3af 8000 	nop.w

08005740 <pxCurrentTCBConst2>:
 8005740:	20000374 	.word	0x20000374
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005744:	bf00      	nop
 8005746:	bf00      	nop

08005748 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005748:	4808      	ldr	r0, [pc, #32]	@ (800576c <prvPortStartFirstTask+0x24>)
 800574a:	6800      	ldr	r0, [r0, #0]
 800574c:	6800      	ldr	r0, [r0, #0]
 800574e:	f380 8808 	msr	MSP, r0
 8005752:	f04f 0000 	mov.w	r0, #0
 8005756:	f380 8814 	msr	CONTROL, r0
 800575a:	b662      	cpsie	i
 800575c:	b661      	cpsie	f
 800575e:	f3bf 8f4f 	dsb	sy
 8005762:	f3bf 8f6f 	isb	sy
 8005766:	df00      	svc	0
 8005768:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800576a:	bf00      	nop
 800576c:	e000ed08 	.word	0xe000ed08

08005770 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005770:	b580      	push	{r7, lr}
 8005772:	b084      	sub	sp, #16
 8005774:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005776:	4b37      	ldr	r3, [pc, #220]	@ (8005854 <xPortStartScheduler+0xe4>)
 8005778:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	781b      	ldrb	r3, [r3, #0]
 800577e:	b2db      	uxtb	r3, r3
 8005780:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	22ff      	movs	r2, #255	@ 0xff
 8005786:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	781b      	ldrb	r3, [r3, #0]
 800578c:	b2db      	uxtb	r3, r3
 800578e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005790:	78fb      	ldrb	r3, [r7, #3]
 8005792:	b2db      	uxtb	r3, r3
 8005794:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005798:	b2da      	uxtb	r2, r3
 800579a:	4b2f      	ldr	r3, [pc, #188]	@ (8005858 <xPortStartScheduler+0xe8>)
 800579c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800579e:	4b2f      	ldr	r3, [pc, #188]	@ (800585c <xPortStartScheduler+0xec>)
 80057a0:	2207      	movs	r2, #7
 80057a2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80057a4:	e009      	b.n	80057ba <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80057a6:	4b2d      	ldr	r3, [pc, #180]	@ (800585c <xPortStartScheduler+0xec>)
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	3b01      	subs	r3, #1
 80057ac:	4a2b      	ldr	r2, [pc, #172]	@ (800585c <xPortStartScheduler+0xec>)
 80057ae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80057b0:	78fb      	ldrb	r3, [r7, #3]
 80057b2:	b2db      	uxtb	r3, r3
 80057b4:	005b      	lsls	r3, r3, #1
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80057ba:	78fb      	ldrb	r3, [r7, #3]
 80057bc:	b2db      	uxtb	r3, r3
 80057be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057c2:	2b80      	cmp	r3, #128	@ 0x80
 80057c4:	d0ef      	beq.n	80057a6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80057c6:	4b25      	ldr	r3, [pc, #148]	@ (800585c <xPortStartScheduler+0xec>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f1c3 0307 	rsb	r3, r3, #7
 80057ce:	2b04      	cmp	r3, #4
 80057d0:	d00d      	beq.n	80057ee <xPortStartScheduler+0x7e>
	__asm volatile
 80057d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057d6:	b672      	cpsid	i
 80057d8:	f383 8811 	msr	BASEPRI, r3
 80057dc:	f3bf 8f6f 	isb	sy
 80057e0:	f3bf 8f4f 	dsb	sy
 80057e4:	b662      	cpsie	i
 80057e6:	60bb      	str	r3, [r7, #8]
}
 80057e8:	bf00      	nop
 80057ea:	bf00      	nop
 80057ec:	e7fd      	b.n	80057ea <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80057ee:	4b1b      	ldr	r3, [pc, #108]	@ (800585c <xPortStartScheduler+0xec>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	021b      	lsls	r3, r3, #8
 80057f4:	4a19      	ldr	r2, [pc, #100]	@ (800585c <xPortStartScheduler+0xec>)
 80057f6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80057f8:	4b18      	ldr	r3, [pc, #96]	@ (800585c <xPortStartScheduler+0xec>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005800:	4a16      	ldr	r2, [pc, #88]	@ (800585c <xPortStartScheduler+0xec>)
 8005802:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	b2da      	uxtb	r2, r3
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800580c:	4b14      	ldr	r3, [pc, #80]	@ (8005860 <xPortStartScheduler+0xf0>)
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4a13      	ldr	r2, [pc, #76]	@ (8005860 <xPortStartScheduler+0xf0>)
 8005812:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005816:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005818:	4b11      	ldr	r3, [pc, #68]	@ (8005860 <xPortStartScheduler+0xf0>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	4a10      	ldr	r2, [pc, #64]	@ (8005860 <xPortStartScheduler+0xf0>)
 800581e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005822:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005824:	f000 f8dc 	bl	80059e0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005828:	4b0e      	ldr	r3, [pc, #56]	@ (8005864 <xPortStartScheduler+0xf4>)
 800582a:	2200      	movs	r2, #0
 800582c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800582e:	f000 f8fb 	bl	8005a28 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005832:	4b0d      	ldr	r3, [pc, #52]	@ (8005868 <xPortStartScheduler+0xf8>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4a0c      	ldr	r2, [pc, #48]	@ (8005868 <xPortStartScheduler+0xf8>)
 8005838:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800583c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800583e:	f7ff ff83 	bl	8005748 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005842:	f7ff fa73 	bl	8004d2c <vTaskSwitchContext>
	prvTaskExitError();
 8005846:	f7ff ff37 	bl	80056b8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800584a:	2300      	movs	r3, #0
}
 800584c:	4618      	mov	r0, r3
 800584e:	3710      	adds	r7, #16
 8005850:	46bd      	mov	sp, r7
 8005852:	bd80      	pop	{r7, pc}
 8005854:	e000e400 	.word	0xe000e400
 8005858:	200004a0 	.word	0x200004a0
 800585c:	200004a4 	.word	0x200004a4
 8005860:	e000ed20 	.word	0xe000ed20
 8005864:	2000000c 	.word	0x2000000c
 8005868:	e000ef34 	.word	0xe000ef34

0800586c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800586c:	b480      	push	{r7}
 800586e:	b083      	sub	sp, #12
 8005870:	af00      	add	r7, sp, #0
	__asm volatile
 8005872:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005876:	b672      	cpsid	i
 8005878:	f383 8811 	msr	BASEPRI, r3
 800587c:	f3bf 8f6f 	isb	sy
 8005880:	f3bf 8f4f 	dsb	sy
 8005884:	b662      	cpsie	i
 8005886:	607b      	str	r3, [r7, #4]
}
 8005888:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800588a:	4b11      	ldr	r3, [pc, #68]	@ (80058d0 <vPortEnterCritical+0x64>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	3301      	adds	r3, #1
 8005890:	4a0f      	ldr	r2, [pc, #60]	@ (80058d0 <vPortEnterCritical+0x64>)
 8005892:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005894:	4b0e      	ldr	r3, [pc, #56]	@ (80058d0 <vPortEnterCritical+0x64>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	2b01      	cmp	r3, #1
 800589a:	d112      	bne.n	80058c2 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800589c:	4b0d      	ldr	r3, [pc, #52]	@ (80058d4 <vPortEnterCritical+0x68>)
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	b2db      	uxtb	r3, r3
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d00d      	beq.n	80058c2 <vPortEnterCritical+0x56>
	__asm volatile
 80058a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058aa:	b672      	cpsid	i
 80058ac:	f383 8811 	msr	BASEPRI, r3
 80058b0:	f3bf 8f6f 	isb	sy
 80058b4:	f3bf 8f4f 	dsb	sy
 80058b8:	b662      	cpsie	i
 80058ba:	603b      	str	r3, [r7, #0]
}
 80058bc:	bf00      	nop
 80058be:	bf00      	nop
 80058c0:	e7fd      	b.n	80058be <vPortEnterCritical+0x52>
	}
}
 80058c2:	bf00      	nop
 80058c4:	370c      	adds	r7, #12
 80058c6:	46bd      	mov	sp, r7
 80058c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058cc:	4770      	bx	lr
 80058ce:	bf00      	nop
 80058d0:	2000000c 	.word	0x2000000c
 80058d4:	e000ed04 	.word	0xe000ed04

080058d8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80058d8:	b480      	push	{r7}
 80058da:	b083      	sub	sp, #12
 80058dc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80058de:	4b13      	ldr	r3, [pc, #76]	@ (800592c <vPortExitCritical+0x54>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d10d      	bne.n	8005902 <vPortExitCritical+0x2a>
	__asm volatile
 80058e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058ea:	b672      	cpsid	i
 80058ec:	f383 8811 	msr	BASEPRI, r3
 80058f0:	f3bf 8f6f 	isb	sy
 80058f4:	f3bf 8f4f 	dsb	sy
 80058f8:	b662      	cpsie	i
 80058fa:	607b      	str	r3, [r7, #4]
}
 80058fc:	bf00      	nop
 80058fe:	bf00      	nop
 8005900:	e7fd      	b.n	80058fe <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8005902:	4b0a      	ldr	r3, [pc, #40]	@ (800592c <vPortExitCritical+0x54>)
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	3b01      	subs	r3, #1
 8005908:	4a08      	ldr	r2, [pc, #32]	@ (800592c <vPortExitCritical+0x54>)
 800590a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800590c:	4b07      	ldr	r3, [pc, #28]	@ (800592c <vPortExitCritical+0x54>)
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d105      	bne.n	8005920 <vPortExitCritical+0x48>
 8005914:	2300      	movs	r3, #0
 8005916:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	f383 8811 	msr	BASEPRI, r3
}
 800591e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005920:	bf00      	nop
 8005922:	370c      	adds	r7, #12
 8005924:	46bd      	mov	sp, r7
 8005926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592a:	4770      	bx	lr
 800592c:	2000000c 	.word	0x2000000c

08005930 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005930:	f3ef 8009 	mrs	r0, PSP
 8005934:	f3bf 8f6f 	isb	sy
 8005938:	4b15      	ldr	r3, [pc, #84]	@ (8005990 <pxCurrentTCBConst>)
 800593a:	681a      	ldr	r2, [r3, #0]
 800593c:	f01e 0f10 	tst.w	lr, #16
 8005940:	bf08      	it	eq
 8005942:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005946:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800594a:	6010      	str	r0, [r2, #0]
 800594c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005950:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005954:	b672      	cpsid	i
 8005956:	f380 8811 	msr	BASEPRI, r0
 800595a:	f3bf 8f4f 	dsb	sy
 800595e:	f3bf 8f6f 	isb	sy
 8005962:	b662      	cpsie	i
 8005964:	f7ff f9e2 	bl	8004d2c <vTaskSwitchContext>
 8005968:	f04f 0000 	mov.w	r0, #0
 800596c:	f380 8811 	msr	BASEPRI, r0
 8005970:	bc09      	pop	{r0, r3}
 8005972:	6819      	ldr	r1, [r3, #0]
 8005974:	6808      	ldr	r0, [r1, #0]
 8005976:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800597a:	f01e 0f10 	tst.w	lr, #16
 800597e:	bf08      	it	eq
 8005980:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005984:	f380 8809 	msr	PSP, r0
 8005988:	f3bf 8f6f 	isb	sy
 800598c:	4770      	bx	lr
 800598e:	bf00      	nop

08005990 <pxCurrentTCBConst>:
 8005990:	20000374 	.word	0x20000374
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005994:	bf00      	nop
 8005996:	bf00      	nop

08005998 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b082      	sub	sp, #8
 800599c:	af00      	add	r7, sp, #0
	__asm volatile
 800599e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059a2:	b672      	cpsid	i
 80059a4:	f383 8811 	msr	BASEPRI, r3
 80059a8:	f3bf 8f6f 	isb	sy
 80059ac:	f3bf 8f4f 	dsb	sy
 80059b0:	b662      	cpsie	i
 80059b2:	607b      	str	r3, [r7, #4]
}
 80059b4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80059b6:	f7ff f8fd 	bl	8004bb4 <xTaskIncrementTick>
 80059ba:	4603      	mov	r3, r0
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d003      	beq.n	80059c8 <xPortSysTickHandler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80059c0:	4b06      	ldr	r3, [pc, #24]	@ (80059dc <xPortSysTickHandler+0x44>)
 80059c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80059c6:	601a      	str	r2, [r3, #0]
 80059c8:	2300      	movs	r3, #0
 80059ca:	603b      	str	r3, [r7, #0]
	__asm volatile
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	f383 8811 	msr	BASEPRI, r3
}
 80059d2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80059d4:	bf00      	nop
 80059d6:	3708      	adds	r7, #8
 80059d8:	46bd      	mov	sp, r7
 80059da:	bd80      	pop	{r7, pc}
 80059dc:	e000ed04 	.word	0xe000ed04

080059e0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80059e0:	b480      	push	{r7}
 80059e2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80059e4:	4b0b      	ldr	r3, [pc, #44]	@ (8005a14 <vPortSetupTimerInterrupt+0x34>)
 80059e6:	2200      	movs	r2, #0
 80059e8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80059ea:	4b0b      	ldr	r3, [pc, #44]	@ (8005a18 <vPortSetupTimerInterrupt+0x38>)
 80059ec:	2200      	movs	r2, #0
 80059ee:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80059f0:	4b0a      	ldr	r3, [pc, #40]	@ (8005a1c <vPortSetupTimerInterrupt+0x3c>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	4a0a      	ldr	r2, [pc, #40]	@ (8005a20 <vPortSetupTimerInterrupt+0x40>)
 80059f6:	fba2 2303 	umull	r2, r3, r2, r3
 80059fa:	099b      	lsrs	r3, r3, #6
 80059fc:	4a09      	ldr	r2, [pc, #36]	@ (8005a24 <vPortSetupTimerInterrupt+0x44>)
 80059fe:	3b01      	subs	r3, #1
 8005a00:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005a02:	4b04      	ldr	r3, [pc, #16]	@ (8005a14 <vPortSetupTimerInterrupt+0x34>)
 8005a04:	2207      	movs	r2, #7
 8005a06:	601a      	str	r2, [r3, #0]
}
 8005a08:	bf00      	nop
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a10:	4770      	bx	lr
 8005a12:	bf00      	nop
 8005a14:	e000e010 	.word	0xe000e010
 8005a18:	e000e018 	.word	0xe000e018
 8005a1c:	20000000 	.word	0x20000000
 8005a20:	10624dd3 	.word	0x10624dd3
 8005a24:	e000e014 	.word	0xe000e014

08005a28 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005a28:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005a38 <vPortEnableVFP+0x10>
 8005a2c:	6801      	ldr	r1, [r0, #0]
 8005a2e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8005a32:	6001      	str	r1, [r0, #0]
 8005a34:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005a36:	bf00      	nop
 8005a38:	e000ed88 	.word	0xe000ed88

08005a3c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005a3c:	b480      	push	{r7}
 8005a3e:	b085      	sub	sp, #20
 8005a40:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005a42:	f3ef 8305 	mrs	r3, IPSR
 8005a46:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	2b0f      	cmp	r3, #15
 8005a4c:	d917      	bls.n	8005a7e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005a4e:	4a1a      	ldr	r2, [pc, #104]	@ (8005ab8 <vPortValidateInterruptPriority+0x7c>)
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	4413      	add	r3, r2
 8005a54:	781b      	ldrb	r3, [r3, #0]
 8005a56:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005a58:	4b18      	ldr	r3, [pc, #96]	@ (8005abc <vPortValidateInterruptPriority+0x80>)
 8005a5a:	781b      	ldrb	r3, [r3, #0]
 8005a5c:	7afa      	ldrb	r2, [r7, #11]
 8005a5e:	429a      	cmp	r2, r3
 8005a60:	d20d      	bcs.n	8005a7e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8005a62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a66:	b672      	cpsid	i
 8005a68:	f383 8811 	msr	BASEPRI, r3
 8005a6c:	f3bf 8f6f 	isb	sy
 8005a70:	f3bf 8f4f 	dsb	sy
 8005a74:	b662      	cpsie	i
 8005a76:	607b      	str	r3, [r7, #4]
}
 8005a78:	bf00      	nop
 8005a7a:	bf00      	nop
 8005a7c:	e7fd      	b.n	8005a7a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005a7e:	4b10      	ldr	r3, [pc, #64]	@ (8005ac0 <vPortValidateInterruptPriority+0x84>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005a86:	4b0f      	ldr	r3, [pc, #60]	@ (8005ac4 <vPortValidateInterruptPriority+0x88>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	429a      	cmp	r2, r3
 8005a8c:	d90d      	bls.n	8005aaa <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 8005a8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a92:	b672      	cpsid	i
 8005a94:	f383 8811 	msr	BASEPRI, r3
 8005a98:	f3bf 8f6f 	isb	sy
 8005a9c:	f3bf 8f4f 	dsb	sy
 8005aa0:	b662      	cpsie	i
 8005aa2:	603b      	str	r3, [r7, #0]
}
 8005aa4:	bf00      	nop
 8005aa6:	bf00      	nop
 8005aa8:	e7fd      	b.n	8005aa6 <vPortValidateInterruptPriority+0x6a>
	}
 8005aaa:	bf00      	nop
 8005aac:	3714      	adds	r7, #20
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab4:	4770      	bx	lr
 8005ab6:	bf00      	nop
 8005ab8:	e000e3f0 	.word	0xe000e3f0
 8005abc:	200004a0 	.word	0x200004a0
 8005ac0:	e000ed0c 	.word	0xe000ed0c
 8005ac4:	200004a4 	.word	0x200004a4

08005ac8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b08a      	sub	sp, #40	@ 0x28
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005ad4:	f7fe ffc0 	bl	8004a58 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005ad8:	4b5d      	ldr	r3, [pc, #372]	@ (8005c50 <pvPortMalloc+0x188>)
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d101      	bne.n	8005ae4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005ae0:	f000 f920 	bl	8005d24 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005ae4:	4b5b      	ldr	r3, [pc, #364]	@ (8005c54 <pvPortMalloc+0x18c>)
 8005ae6:	681a      	ldr	r2, [r3, #0]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	4013      	ands	r3, r2
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	f040 8094 	bne.w	8005c1a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d020      	beq.n	8005b3a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8005af8:	2208      	movs	r2, #8
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	4413      	add	r3, r2
 8005afe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	f003 0307 	and.w	r3, r3, #7
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d017      	beq.n	8005b3a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	f023 0307 	bic.w	r3, r3, #7
 8005b10:	3308      	adds	r3, #8
 8005b12:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	f003 0307 	and.w	r3, r3, #7
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d00d      	beq.n	8005b3a <pvPortMalloc+0x72>
	__asm volatile
 8005b1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b22:	b672      	cpsid	i
 8005b24:	f383 8811 	msr	BASEPRI, r3
 8005b28:	f3bf 8f6f 	isb	sy
 8005b2c:	f3bf 8f4f 	dsb	sy
 8005b30:	b662      	cpsie	i
 8005b32:	617b      	str	r3, [r7, #20]
}
 8005b34:	bf00      	nop
 8005b36:	bf00      	nop
 8005b38:	e7fd      	b.n	8005b36 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d06c      	beq.n	8005c1a <pvPortMalloc+0x152>
 8005b40:	4b45      	ldr	r3, [pc, #276]	@ (8005c58 <pvPortMalloc+0x190>)
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	687a      	ldr	r2, [r7, #4]
 8005b46:	429a      	cmp	r2, r3
 8005b48:	d867      	bhi.n	8005c1a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005b4a:	4b44      	ldr	r3, [pc, #272]	@ (8005c5c <pvPortMalloc+0x194>)
 8005b4c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005b4e:	4b43      	ldr	r3, [pc, #268]	@ (8005c5c <pvPortMalloc+0x194>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005b54:	e004      	b.n	8005b60 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8005b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b58:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b62:	685b      	ldr	r3, [r3, #4]
 8005b64:	687a      	ldr	r2, [r7, #4]
 8005b66:	429a      	cmp	r2, r3
 8005b68:	d903      	bls.n	8005b72 <pvPortMalloc+0xaa>
 8005b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d1f1      	bne.n	8005b56 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005b72:	4b37      	ldr	r3, [pc, #220]	@ (8005c50 <pvPortMalloc+0x188>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b78:	429a      	cmp	r2, r3
 8005b7a:	d04e      	beq.n	8005c1a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005b7c:	6a3b      	ldr	r3, [r7, #32]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	2208      	movs	r2, #8
 8005b82:	4413      	add	r3, r2
 8005b84:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b88:	681a      	ldr	r2, [r3, #0]
 8005b8a:	6a3b      	ldr	r3, [r7, #32]
 8005b8c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b90:	685a      	ldr	r2, [r3, #4]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	1ad2      	subs	r2, r2, r3
 8005b96:	2308      	movs	r3, #8
 8005b98:	005b      	lsls	r3, r3, #1
 8005b9a:	429a      	cmp	r2, r3
 8005b9c:	d922      	bls.n	8005be4 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005b9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	4413      	add	r3, r2
 8005ba4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005ba6:	69bb      	ldr	r3, [r7, #24]
 8005ba8:	f003 0307 	and.w	r3, r3, #7
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d00d      	beq.n	8005bcc <pvPortMalloc+0x104>
	__asm volatile
 8005bb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bb4:	b672      	cpsid	i
 8005bb6:	f383 8811 	msr	BASEPRI, r3
 8005bba:	f3bf 8f6f 	isb	sy
 8005bbe:	f3bf 8f4f 	dsb	sy
 8005bc2:	b662      	cpsie	i
 8005bc4:	613b      	str	r3, [r7, #16]
}
 8005bc6:	bf00      	nop
 8005bc8:	bf00      	nop
 8005bca:	e7fd      	b.n	8005bc8 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bce:	685a      	ldr	r2, [r3, #4]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	1ad2      	subs	r2, r2, r3
 8005bd4:	69bb      	ldr	r3, [r7, #24]
 8005bd6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bda:	687a      	ldr	r2, [r7, #4]
 8005bdc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005bde:	69b8      	ldr	r0, [r7, #24]
 8005be0:	f000 f902 	bl	8005de8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005be4:	4b1c      	ldr	r3, [pc, #112]	@ (8005c58 <pvPortMalloc+0x190>)
 8005be6:	681a      	ldr	r2, [r3, #0]
 8005be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bea:	685b      	ldr	r3, [r3, #4]
 8005bec:	1ad3      	subs	r3, r2, r3
 8005bee:	4a1a      	ldr	r2, [pc, #104]	@ (8005c58 <pvPortMalloc+0x190>)
 8005bf0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005bf2:	4b19      	ldr	r3, [pc, #100]	@ (8005c58 <pvPortMalloc+0x190>)
 8005bf4:	681a      	ldr	r2, [r3, #0]
 8005bf6:	4b1a      	ldr	r3, [pc, #104]	@ (8005c60 <pvPortMalloc+0x198>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	429a      	cmp	r2, r3
 8005bfc:	d203      	bcs.n	8005c06 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005bfe:	4b16      	ldr	r3, [pc, #88]	@ (8005c58 <pvPortMalloc+0x190>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	4a17      	ldr	r2, [pc, #92]	@ (8005c60 <pvPortMalloc+0x198>)
 8005c04:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c08:	685a      	ldr	r2, [r3, #4]
 8005c0a:	4b12      	ldr	r3, [pc, #72]	@ (8005c54 <pvPortMalloc+0x18c>)
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	431a      	orrs	r2, r3
 8005c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c12:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c16:	2200      	movs	r2, #0
 8005c18:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005c1a:	f7fe ff2b 	bl	8004a74 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005c1e:	69fb      	ldr	r3, [r7, #28]
 8005c20:	f003 0307 	and.w	r3, r3, #7
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d00d      	beq.n	8005c44 <pvPortMalloc+0x17c>
	__asm volatile
 8005c28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c2c:	b672      	cpsid	i
 8005c2e:	f383 8811 	msr	BASEPRI, r3
 8005c32:	f3bf 8f6f 	isb	sy
 8005c36:	f3bf 8f4f 	dsb	sy
 8005c3a:	b662      	cpsie	i
 8005c3c:	60fb      	str	r3, [r7, #12]
}
 8005c3e:	bf00      	nop
 8005c40:	bf00      	nop
 8005c42:	e7fd      	b.n	8005c40 <pvPortMalloc+0x178>
	return pvReturn;
 8005c44:	69fb      	ldr	r3, [r7, #28]
}
 8005c46:	4618      	mov	r0, r3
 8005c48:	3728      	adds	r7, #40	@ 0x28
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}
 8005c4e:	bf00      	nop
 8005c50:	200040b0 	.word	0x200040b0
 8005c54:	200040bc 	.word	0x200040bc
 8005c58:	200040b4 	.word	0x200040b4
 8005c5c:	200040a8 	.word	0x200040a8
 8005c60:	200040b8 	.word	0x200040b8

08005c64 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b086      	sub	sp, #24
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d04e      	beq.n	8005d14 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005c76:	2308      	movs	r3, #8
 8005c78:	425b      	negs	r3, r3
 8005c7a:	697a      	ldr	r2, [r7, #20]
 8005c7c:	4413      	add	r3, r2
 8005c7e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005c80:	697b      	ldr	r3, [r7, #20]
 8005c82:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005c84:	693b      	ldr	r3, [r7, #16]
 8005c86:	685a      	ldr	r2, [r3, #4]
 8005c88:	4b24      	ldr	r3, [pc, #144]	@ (8005d1c <vPortFree+0xb8>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	4013      	ands	r3, r2
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d10d      	bne.n	8005cae <vPortFree+0x4a>
	__asm volatile
 8005c92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c96:	b672      	cpsid	i
 8005c98:	f383 8811 	msr	BASEPRI, r3
 8005c9c:	f3bf 8f6f 	isb	sy
 8005ca0:	f3bf 8f4f 	dsb	sy
 8005ca4:	b662      	cpsie	i
 8005ca6:	60fb      	str	r3, [r7, #12]
}
 8005ca8:	bf00      	nop
 8005caa:	bf00      	nop
 8005cac:	e7fd      	b.n	8005caa <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005cae:	693b      	ldr	r3, [r7, #16]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d00d      	beq.n	8005cd2 <vPortFree+0x6e>
	__asm volatile
 8005cb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cba:	b672      	cpsid	i
 8005cbc:	f383 8811 	msr	BASEPRI, r3
 8005cc0:	f3bf 8f6f 	isb	sy
 8005cc4:	f3bf 8f4f 	dsb	sy
 8005cc8:	b662      	cpsie	i
 8005cca:	60bb      	str	r3, [r7, #8]
}
 8005ccc:	bf00      	nop
 8005cce:	bf00      	nop
 8005cd0:	e7fd      	b.n	8005cce <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005cd2:	693b      	ldr	r3, [r7, #16]
 8005cd4:	685a      	ldr	r2, [r3, #4]
 8005cd6:	4b11      	ldr	r3, [pc, #68]	@ (8005d1c <vPortFree+0xb8>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4013      	ands	r3, r2
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d019      	beq.n	8005d14 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005ce0:	693b      	ldr	r3, [r7, #16]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d115      	bne.n	8005d14 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005ce8:	693b      	ldr	r3, [r7, #16]
 8005cea:	685a      	ldr	r2, [r3, #4]
 8005cec:	4b0b      	ldr	r3, [pc, #44]	@ (8005d1c <vPortFree+0xb8>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	43db      	mvns	r3, r3
 8005cf2:	401a      	ands	r2, r3
 8005cf4:	693b      	ldr	r3, [r7, #16]
 8005cf6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005cf8:	f7fe feae 	bl	8004a58 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005cfc:	693b      	ldr	r3, [r7, #16]
 8005cfe:	685a      	ldr	r2, [r3, #4]
 8005d00:	4b07      	ldr	r3, [pc, #28]	@ (8005d20 <vPortFree+0xbc>)
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	4413      	add	r3, r2
 8005d06:	4a06      	ldr	r2, [pc, #24]	@ (8005d20 <vPortFree+0xbc>)
 8005d08:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005d0a:	6938      	ldr	r0, [r7, #16]
 8005d0c:	f000 f86c 	bl	8005de8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8005d10:	f7fe feb0 	bl	8004a74 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005d14:	bf00      	nop
 8005d16:	3718      	adds	r7, #24
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	bd80      	pop	{r7, pc}
 8005d1c:	200040bc 	.word	0x200040bc
 8005d20:	200040b4 	.word	0x200040b4

08005d24 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005d24:	b480      	push	{r7}
 8005d26:	b085      	sub	sp, #20
 8005d28:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005d2a:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8005d2e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005d30:	4b27      	ldr	r3, [pc, #156]	@ (8005dd0 <prvHeapInit+0xac>)
 8005d32:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	f003 0307 	and.w	r3, r3, #7
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d00c      	beq.n	8005d58 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	3307      	adds	r3, #7
 8005d42:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	f023 0307 	bic.w	r3, r3, #7
 8005d4a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005d4c:	68ba      	ldr	r2, [r7, #8]
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	1ad3      	subs	r3, r2, r3
 8005d52:	4a1f      	ldr	r2, [pc, #124]	@ (8005dd0 <prvHeapInit+0xac>)
 8005d54:	4413      	add	r3, r2
 8005d56:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005d5c:	4a1d      	ldr	r2, [pc, #116]	@ (8005dd4 <prvHeapInit+0xb0>)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005d62:	4b1c      	ldr	r3, [pc, #112]	@ (8005dd4 <prvHeapInit+0xb0>)
 8005d64:	2200      	movs	r2, #0
 8005d66:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	68ba      	ldr	r2, [r7, #8]
 8005d6c:	4413      	add	r3, r2
 8005d6e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005d70:	2208      	movs	r2, #8
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	1a9b      	subs	r3, r3, r2
 8005d76:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	f023 0307 	bic.w	r3, r3, #7
 8005d7e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	4a15      	ldr	r2, [pc, #84]	@ (8005dd8 <prvHeapInit+0xb4>)
 8005d84:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005d86:	4b14      	ldr	r3, [pc, #80]	@ (8005dd8 <prvHeapInit+0xb4>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005d8e:	4b12      	ldr	r3, [pc, #72]	@ (8005dd8 <prvHeapInit+0xb4>)
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	2200      	movs	r2, #0
 8005d94:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	68fa      	ldr	r2, [r7, #12]
 8005d9e:	1ad2      	subs	r2, r2, r3
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005da4:	4b0c      	ldr	r3, [pc, #48]	@ (8005dd8 <prvHeapInit+0xb4>)
 8005da6:	681a      	ldr	r2, [r3, #0]
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	4a0a      	ldr	r2, [pc, #40]	@ (8005ddc <prvHeapInit+0xb8>)
 8005db2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	685b      	ldr	r3, [r3, #4]
 8005db8:	4a09      	ldr	r2, [pc, #36]	@ (8005de0 <prvHeapInit+0xbc>)
 8005dba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005dbc:	4b09      	ldr	r3, [pc, #36]	@ (8005de4 <prvHeapInit+0xc0>)
 8005dbe:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005dc2:	601a      	str	r2, [r3, #0]
}
 8005dc4:	bf00      	nop
 8005dc6:	3714      	adds	r7, #20
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dce:	4770      	bx	lr
 8005dd0:	200004a8 	.word	0x200004a8
 8005dd4:	200040a8 	.word	0x200040a8
 8005dd8:	200040b0 	.word	0x200040b0
 8005ddc:	200040b8 	.word	0x200040b8
 8005de0:	200040b4 	.word	0x200040b4
 8005de4:	200040bc 	.word	0x200040bc

08005de8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005de8:	b480      	push	{r7}
 8005dea:	b085      	sub	sp, #20
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005df0:	4b28      	ldr	r3, [pc, #160]	@ (8005e94 <prvInsertBlockIntoFreeList+0xac>)
 8005df2:	60fb      	str	r3, [r7, #12]
 8005df4:	e002      	b.n	8005dfc <prvInsertBlockIntoFreeList+0x14>
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	60fb      	str	r3, [r7, #12]
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	687a      	ldr	r2, [r7, #4]
 8005e02:	429a      	cmp	r2, r3
 8005e04:	d8f7      	bhi.n	8005df6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	68ba      	ldr	r2, [r7, #8]
 8005e10:	4413      	add	r3, r2
 8005e12:	687a      	ldr	r2, [r7, #4]
 8005e14:	429a      	cmp	r2, r3
 8005e16:	d108      	bne.n	8005e2a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	685a      	ldr	r2, [r3, #4]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	685b      	ldr	r3, [r3, #4]
 8005e20:	441a      	add	r2, r3
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	685b      	ldr	r3, [r3, #4]
 8005e32:	68ba      	ldr	r2, [r7, #8]
 8005e34:	441a      	add	r2, r3
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	429a      	cmp	r2, r3
 8005e3c:	d118      	bne.n	8005e70 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681a      	ldr	r2, [r3, #0]
 8005e42:	4b15      	ldr	r3, [pc, #84]	@ (8005e98 <prvInsertBlockIntoFreeList+0xb0>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	429a      	cmp	r2, r3
 8005e48:	d00d      	beq.n	8005e66 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	685a      	ldr	r2, [r3, #4]
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	685b      	ldr	r3, [r3, #4]
 8005e54:	441a      	add	r2, r3
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	681a      	ldr	r2, [r3, #0]
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	601a      	str	r2, [r3, #0]
 8005e64:	e008      	b.n	8005e78 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005e66:	4b0c      	ldr	r3, [pc, #48]	@ (8005e98 <prvInsertBlockIntoFreeList+0xb0>)
 8005e68:	681a      	ldr	r2, [r3, #0]
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	601a      	str	r2, [r3, #0]
 8005e6e:	e003      	b.n	8005e78 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681a      	ldr	r2, [r3, #0]
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005e78:	68fa      	ldr	r2, [r7, #12]
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	429a      	cmp	r2, r3
 8005e7e:	d002      	beq.n	8005e86 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	687a      	ldr	r2, [r7, #4]
 8005e84:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005e86:	bf00      	nop
 8005e88:	3714      	adds	r7, #20
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e90:	4770      	bx	lr
 8005e92:	bf00      	nop
 8005e94:	200040a8 	.word	0x200040a8
 8005e98:	200040b0 	.word	0x200040b0

08005e9c <std>:
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	b510      	push	{r4, lr}
 8005ea0:	4604      	mov	r4, r0
 8005ea2:	e9c0 3300 	strd	r3, r3, [r0]
 8005ea6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005eaa:	6083      	str	r3, [r0, #8]
 8005eac:	8181      	strh	r1, [r0, #12]
 8005eae:	6643      	str	r3, [r0, #100]	@ 0x64
 8005eb0:	81c2      	strh	r2, [r0, #14]
 8005eb2:	6183      	str	r3, [r0, #24]
 8005eb4:	4619      	mov	r1, r3
 8005eb6:	2208      	movs	r2, #8
 8005eb8:	305c      	adds	r0, #92	@ 0x5c
 8005eba:	f000 f9e7 	bl	800628c <memset>
 8005ebe:	4b0d      	ldr	r3, [pc, #52]	@ (8005ef4 <std+0x58>)
 8005ec0:	6263      	str	r3, [r4, #36]	@ 0x24
 8005ec2:	4b0d      	ldr	r3, [pc, #52]	@ (8005ef8 <std+0x5c>)
 8005ec4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005ec6:	4b0d      	ldr	r3, [pc, #52]	@ (8005efc <std+0x60>)
 8005ec8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005eca:	4b0d      	ldr	r3, [pc, #52]	@ (8005f00 <std+0x64>)
 8005ecc:	6323      	str	r3, [r4, #48]	@ 0x30
 8005ece:	4b0d      	ldr	r3, [pc, #52]	@ (8005f04 <std+0x68>)
 8005ed0:	6224      	str	r4, [r4, #32]
 8005ed2:	429c      	cmp	r4, r3
 8005ed4:	d006      	beq.n	8005ee4 <std+0x48>
 8005ed6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005eda:	4294      	cmp	r4, r2
 8005edc:	d002      	beq.n	8005ee4 <std+0x48>
 8005ede:	33d0      	adds	r3, #208	@ 0xd0
 8005ee0:	429c      	cmp	r4, r3
 8005ee2:	d105      	bne.n	8005ef0 <std+0x54>
 8005ee4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005ee8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005eec:	f000 ba46 	b.w	800637c <__retarget_lock_init_recursive>
 8005ef0:	bd10      	pop	{r4, pc}
 8005ef2:	bf00      	nop
 8005ef4:	080060dd 	.word	0x080060dd
 8005ef8:	080060ff 	.word	0x080060ff
 8005efc:	08006137 	.word	0x08006137
 8005f00:	0800615b 	.word	0x0800615b
 8005f04:	200040c0 	.word	0x200040c0

08005f08 <stdio_exit_handler>:
 8005f08:	4a02      	ldr	r2, [pc, #8]	@ (8005f14 <stdio_exit_handler+0xc>)
 8005f0a:	4903      	ldr	r1, [pc, #12]	@ (8005f18 <stdio_exit_handler+0x10>)
 8005f0c:	4803      	ldr	r0, [pc, #12]	@ (8005f1c <stdio_exit_handler+0x14>)
 8005f0e:	f000 b869 	b.w	8005fe4 <_fwalk_sglue>
 8005f12:	bf00      	nop
 8005f14:	20000010 	.word	0x20000010
 8005f18:	08006699 	.word	0x08006699
 8005f1c:	20000020 	.word	0x20000020

08005f20 <cleanup_stdio>:
 8005f20:	6841      	ldr	r1, [r0, #4]
 8005f22:	4b0c      	ldr	r3, [pc, #48]	@ (8005f54 <cleanup_stdio+0x34>)
 8005f24:	4299      	cmp	r1, r3
 8005f26:	b510      	push	{r4, lr}
 8005f28:	4604      	mov	r4, r0
 8005f2a:	d001      	beq.n	8005f30 <cleanup_stdio+0x10>
 8005f2c:	f000 fbb4 	bl	8006698 <_fflush_r>
 8005f30:	68a1      	ldr	r1, [r4, #8]
 8005f32:	4b09      	ldr	r3, [pc, #36]	@ (8005f58 <cleanup_stdio+0x38>)
 8005f34:	4299      	cmp	r1, r3
 8005f36:	d002      	beq.n	8005f3e <cleanup_stdio+0x1e>
 8005f38:	4620      	mov	r0, r4
 8005f3a:	f000 fbad 	bl	8006698 <_fflush_r>
 8005f3e:	68e1      	ldr	r1, [r4, #12]
 8005f40:	4b06      	ldr	r3, [pc, #24]	@ (8005f5c <cleanup_stdio+0x3c>)
 8005f42:	4299      	cmp	r1, r3
 8005f44:	d004      	beq.n	8005f50 <cleanup_stdio+0x30>
 8005f46:	4620      	mov	r0, r4
 8005f48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f4c:	f000 bba4 	b.w	8006698 <_fflush_r>
 8005f50:	bd10      	pop	{r4, pc}
 8005f52:	bf00      	nop
 8005f54:	200040c0 	.word	0x200040c0
 8005f58:	20004128 	.word	0x20004128
 8005f5c:	20004190 	.word	0x20004190

08005f60 <global_stdio_init.part.0>:
 8005f60:	b510      	push	{r4, lr}
 8005f62:	4b0b      	ldr	r3, [pc, #44]	@ (8005f90 <global_stdio_init.part.0+0x30>)
 8005f64:	4c0b      	ldr	r4, [pc, #44]	@ (8005f94 <global_stdio_init.part.0+0x34>)
 8005f66:	4a0c      	ldr	r2, [pc, #48]	@ (8005f98 <global_stdio_init.part.0+0x38>)
 8005f68:	601a      	str	r2, [r3, #0]
 8005f6a:	4620      	mov	r0, r4
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	2104      	movs	r1, #4
 8005f70:	f7ff ff94 	bl	8005e9c <std>
 8005f74:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005f78:	2201      	movs	r2, #1
 8005f7a:	2109      	movs	r1, #9
 8005f7c:	f7ff ff8e 	bl	8005e9c <std>
 8005f80:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005f84:	2202      	movs	r2, #2
 8005f86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f8a:	2112      	movs	r1, #18
 8005f8c:	f7ff bf86 	b.w	8005e9c <std>
 8005f90:	200041f8 	.word	0x200041f8
 8005f94:	200040c0 	.word	0x200040c0
 8005f98:	08005f09 	.word	0x08005f09

08005f9c <__sfp_lock_acquire>:
 8005f9c:	4801      	ldr	r0, [pc, #4]	@ (8005fa4 <__sfp_lock_acquire+0x8>)
 8005f9e:	f000 b9ee 	b.w	800637e <__retarget_lock_acquire_recursive>
 8005fa2:	bf00      	nop
 8005fa4:	20004201 	.word	0x20004201

08005fa8 <__sfp_lock_release>:
 8005fa8:	4801      	ldr	r0, [pc, #4]	@ (8005fb0 <__sfp_lock_release+0x8>)
 8005faa:	f000 b9e9 	b.w	8006380 <__retarget_lock_release_recursive>
 8005fae:	bf00      	nop
 8005fb0:	20004201 	.word	0x20004201

08005fb4 <__sinit>:
 8005fb4:	b510      	push	{r4, lr}
 8005fb6:	4604      	mov	r4, r0
 8005fb8:	f7ff fff0 	bl	8005f9c <__sfp_lock_acquire>
 8005fbc:	6a23      	ldr	r3, [r4, #32]
 8005fbe:	b11b      	cbz	r3, 8005fc8 <__sinit+0x14>
 8005fc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005fc4:	f7ff bff0 	b.w	8005fa8 <__sfp_lock_release>
 8005fc8:	4b04      	ldr	r3, [pc, #16]	@ (8005fdc <__sinit+0x28>)
 8005fca:	6223      	str	r3, [r4, #32]
 8005fcc:	4b04      	ldr	r3, [pc, #16]	@ (8005fe0 <__sinit+0x2c>)
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d1f5      	bne.n	8005fc0 <__sinit+0xc>
 8005fd4:	f7ff ffc4 	bl	8005f60 <global_stdio_init.part.0>
 8005fd8:	e7f2      	b.n	8005fc0 <__sinit+0xc>
 8005fda:	bf00      	nop
 8005fdc:	08005f21 	.word	0x08005f21
 8005fe0:	200041f8 	.word	0x200041f8

08005fe4 <_fwalk_sglue>:
 8005fe4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005fe8:	4607      	mov	r7, r0
 8005fea:	4688      	mov	r8, r1
 8005fec:	4614      	mov	r4, r2
 8005fee:	2600      	movs	r6, #0
 8005ff0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005ff4:	f1b9 0901 	subs.w	r9, r9, #1
 8005ff8:	d505      	bpl.n	8006006 <_fwalk_sglue+0x22>
 8005ffa:	6824      	ldr	r4, [r4, #0]
 8005ffc:	2c00      	cmp	r4, #0
 8005ffe:	d1f7      	bne.n	8005ff0 <_fwalk_sglue+0xc>
 8006000:	4630      	mov	r0, r6
 8006002:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006006:	89ab      	ldrh	r3, [r5, #12]
 8006008:	2b01      	cmp	r3, #1
 800600a:	d907      	bls.n	800601c <_fwalk_sglue+0x38>
 800600c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006010:	3301      	adds	r3, #1
 8006012:	d003      	beq.n	800601c <_fwalk_sglue+0x38>
 8006014:	4629      	mov	r1, r5
 8006016:	4638      	mov	r0, r7
 8006018:	47c0      	blx	r8
 800601a:	4306      	orrs	r6, r0
 800601c:	3568      	adds	r5, #104	@ 0x68
 800601e:	e7e9      	b.n	8005ff4 <_fwalk_sglue+0x10>

08006020 <_puts_r>:
 8006020:	6a03      	ldr	r3, [r0, #32]
 8006022:	b570      	push	{r4, r5, r6, lr}
 8006024:	6884      	ldr	r4, [r0, #8]
 8006026:	4605      	mov	r5, r0
 8006028:	460e      	mov	r6, r1
 800602a:	b90b      	cbnz	r3, 8006030 <_puts_r+0x10>
 800602c:	f7ff ffc2 	bl	8005fb4 <__sinit>
 8006030:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006032:	07db      	lsls	r3, r3, #31
 8006034:	d405      	bmi.n	8006042 <_puts_r+0x22>
 8006036:	89a3      	ldrh	r3, [r4, #12]
 8006038:	0598      	lsls	r0, r3, #22
 800603a:	d402      	bmi.n	8006042 <_puts_r+0x22>
 800603c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800603e:	f000 f99e 	bl	800637e <__retarget_lock_acquire_recursive>
 8006042:	89a3      	ldrh	r3, [r4, #12]
 8006044:	0719      	lsls	r1, r3, #28
 8006046:	d502      	bpl.n	800604e <_puts_r+0x2e>
 8006048:	6923      	ldr	r3, [r4, #16]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d135      	bne.n	80060ba <_puts_r+0x9a>
 800604e:	4621      	mov	r1, r4
 8006050:	4628      	mov	r0, r5
 8006052:	f000 f8c5 	bl	80061e0 <__swsetup_r>
 8006056:	b380      	cbz	r0, 80060ba <_puts_r+0x9a>
 8006058:	f04f 35ff 	mov.w	r5, #4294967295
 800605c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800605e:	07da      	lsls	r2, r3, #31
 8006060:	d405      	bmi.n	800606e <_puts_r+0x4e>
 8006062:	89a3      	ldrh	r3, [r4, #12]
 8006064:	059b      	lsls	r3, r3, #22
 8006066:	d402      	bmi.n	800606e <_puts_r+0x4e>
 8006068:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800606a:	f000 f989 	bl	8006380 <__retarget_lock_release_recursive>
 800606e:	4628      	mov	r0, r5
 8006070:	bd70      	pop	{r4, r5, r6, pc}
 8006072:	2b00      	cmp	r3, #0
 8006074:	da04      	bge.n	8006080 <_puts_r+0x60>
 8006076:	69a2      	ldr	r2, [r4, #24]
 8006078:	429a      	cmp	r2, r3
 800607a:	dc17      	bgt.n	80060ac <_puts_r+0x8c>
 800607c:	290a      	cmp	r1, #10
 800607e:	d015      	beq.n	80060ac <_puts_r+0x8c>
 8006080:	6823      	ldr	r3, [r4, #0]
 8006082:	1c5a      	adds	r2, r3, #1
 8006084:	6022      	str	r2, [r4, #0]
 8006086:	7019      	strb	r1, [r3, #0]
 8006088:	68a3      	ldr	r3, [r4, #8]
 800608a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800608e:	3b01      	subs	r3, #1
 8006090:	60a3      	str	r3, [r4, #8]
 8006092:	2900      	cmp	r1, #0
 8006094:	d1ed      	bne.n	8006072 <_puts_r+0x52>
 8006096:	2b00      	cmp	r3, #0
 8006098:	da11      	bge.n	80060be <_puts_r+0x9e>
 800609a:	4622      	mov	r2, r4
 800609c:	210a      	movs	r1, #10
 800609e:	4628      	mov	r0, r5
 80060a0:	f000 f85f 	bl	8006162 <__swbuf_r>
 80060a4:	3001      	adds	r0, #1
 80060a6:	d0d7      	beq.n	8006058 <_puts_r+0x38>
 80060a8:	250a      	movs	r5, #10
 80060aa:	e7d7      	b.n	800605c <_puts_r+0x3c>
 80060ac:	4622      	mov	r2, r4
 80060ae:	4628      	mov	r0, r5
 80060b0:	f000 f857 	bl	8006162 <__swbuf_r>
 80060b4:	3001      	adds	r0, #1
 80060b6:	d1e7      	bne.n	8006088 <_puts_r+0x68>
 80060b8:	e7ce      	b.n	8006058 <_puts_r+0x38>
 80060ba:	3e01      	subs	r6, #1
 80060bc:	e7e4      	b.n	8006088 <_puts_r+0x68>
 80060be:	6823      	ldr	r3, [r4, #0]
 80060c0:	1c5a      	adds	r2, r3, #1
 80060c2:	6022      	str	r2, [r4, #0]
 80060c4:	220a      	movs	r2, #10
 80060c6:	701a      	strb	r2, [r3, #0]
 80060c8:	e7ee      	b.n	80060a8 <_puts_r+0x88>
	...

080060cc <puts>:
 80060cc:	4b02      	ldr	r3, [pc, #8]	@ (80060d8 <puts+0xc>)
 80060ce:	4601      	mov	r1, r0
 80060d0:	6818      	ldr	r0, [r3, #0]
 80060d2:	f7ff bfa5 	b.w	8006020 <_puts_r>
 80060d6:	bf00      	nop
 80060d8:	2000001c 	.word	0x2000001c

080060dc <__sread>:
 80060dc:	b510      	push	{r4, lr}
 80060de:	460c      	mov	r4, r1
 80060e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060e4:	f000 f8fc 	bl	80062e0 <_read_r>
 80060e8:	2800      	cmp	r0, #0
 80060ea:	bfab      	itete	ge
 80060ec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80060ee:	89a3      	ldrhlt	r3, [r4, #12]
 80060f0:	181b      	addge	r3, r3, r0
 80060f2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80060f6:	bfac      	ite	ge
 80060f8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80060fa:	81a3      	strhlt	r3, [r4, #12]
 80060fc:	bd10      	pop	{r4, pc}

080060fe <__swrite>:
 80060fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006102:	461f      	mov	r7, r3
 8006104:	898b      	ldrh	r3, [r1, #12]
 8006106:	05db      	lsls	r3, r3, #23
 8006108:	4605      	mov	r5, r0
 800610a:	460c      	mov	r4, r1
 800610c:	4616      	mov	r6, r2
 800610e:	d505      	bpl.n	800611c <__swrite+0x1e>
 8006110:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006114:	2302      	movs	r3, #2
 8006116:	2200      	movs	r2, #0
 8006118:	f000 f8d0 	bl	80062bc <_lseek_r>
 800611c:	89a3      	ldrh	r3, [r4, #12]
 800611e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006122:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006126:	81a3      	strh	r3, [r4, #12]
 8006128:	4632      	mov	r2, r6
 800612a:	463b      	mov	r3, r7
 800612c:	4628      	mov	r0, r5
 800612e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006132:	f000 b8e7 	b.w	8006304 <_write_r>

08006136 <__sseek>:
 8006136:	b510      	push	{r4, lr}
 8006138:	460c      	mov	r4, r1
 800613a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800613e:	f000 f8bd 	bl	80062bc <_lseek_r>
 8006142:	1c43      	adds	r3, r0, #1
 8006144:	89a3      	ldrh	r3, [r4, #12]
 8006146:	bf15      	itete	ne
 8006148:	6560      	strne	r0, [r4, #84]	@ 0x54
 800614a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800614e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006152:	81a3      	strheq	r3, [r4, #12]
 8006154:	bf18      	it	ne
 8006156:	81a3      	strhne	r3, [r4, #12]
 8006158:	bd10      	pop	{r4, pc}

0800615a <__sclose>:
 800615a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800615e:	f000 b89d 	b.w	800629c <_close_r>

08006162 <__swbuf_r>:
 8006162:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006164:	460e      	mov	r6, r1
 8006166:	4614      	mov	r4, r2
 8006168:	4605      	mov	r5, r0
 800616a:	b118      	cbz	r0, 8006174 <__swbuf_r+0x12>
 800616c:	6a03      	ldr	r3, [r0, #32]
 800616e:	b90b      	cbnz	r3, 8006174 <__swbuf_r+0x12>
 8006170:	f7ff ff20 	bl	8005fb4 <__sinit>
 8006174:	69a3      	ldr	r3, [r4, #24]
 8006176:	60a3      	str	r3, [r4, #8]
 8006178:	89a3      	ldrh	r3, [r4, #12]
 800617a:	071a      	lsls	r2, r3, #28
 800617c:	d501      	bpl.n	8006182 <__swbuf_r+0x20>
 800617e:	6923      	ldr	r3, [r4, #16]
 8006180:	b943      	cbnz	r3, 8006194 <__swbuf_r+0x32>
 8006182:	4621      	mov	r1, r4
 8006184:	4628      	mov	r0, r5
 8006186:	f000 f82b 	bl	80061e0 <__swsetup_r>
 800618a:	b118      	cbz	r0, 8006194 <__swbuf_r+0x32>
 800618c:	f04f 37ff 	mov.w	r7, #4294967295
 8006190:	4638      	mov	r0, r7
 8006192:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006194:	6823      	ldr	r3, [r4, #0]
 8006196:	6922      	ldr	r2, [r4, #16]
 8006198:	1a98      	subs	r0, r3, r2
 800619a:	6963      	ldr	r3, [r4, #20]
 800619c:	b2f6      	uxtb	r6, r6
 800619e:	4283      	cmp	r3, r0
 80061a0:	4637      	mov	r7, r6
 80061a2:	dc05      	bgt.n	80061b0 <__swbuf_r+0x4e>
 80061a4:	4621      	mov	r1, r4
 80061a6:	4628      	mov	r0, r5
 80061a8:	f000 fa76 	bl	8006698 <_fflush_r>
 80061ac:	2800      	cmp	r0, #0
 80061ae:	d1ed      	bne.n	800618c <__swbuf_r+0x2a>
 80061b0:	68a3      	ldr	r3, [r4, #8]
 80061b2:	3b01      	subs	r3, #1
 80061b4:	60a3      	str	r3, [r4, #8]
 80061b6:	6823      	ldr	r3, [r4, #0]
 80061b8:	1c5a      	adds	r2, r3, #1
 80061ba:	6022      	str	r2, [r4, #0]
 80061bc:	701e      	strb	r6, [r3, #0]
 80061be:	6962      	ldr	r2, [r4, #20]
 80061c0:	1c43      	adds	r3, r0, #1
 80061c2:	429a      	cmp	r2, r3
 80061c4:	d004      	beq.n	80061d0 <__swbuf_r+0x6e>
 80061c6:	89a3      	ldrh	r3, [r4, #12]
 80061c8:	07db      	lsls	r3, r3, #31
 80061ca:	d5e1      	bpl.n	8006190 <__swbuf_r+0x2e>
 80061cc:	2e0a      	cmp	r6, #10
 80061ce:	d1df      	bne.n	8006190 <__swbuf_r+0x2e>
 80061d0:	4621      	mov	r1, r4
 80061d2:	4628      	mov	r0, r5
 80061d4:	f000 fa60 	bl	8006698 <_fflush_r>
 80061d8:	2800      	cmp	r0, #0
 80061da:	d0d9      	beq.n	8006190 <__swbuf_r+0x2e>
 80061dc:	e7d6      	b.n	800618c <__swbuf_r+0x2a>
	...

080061e0 <__swsetup_r>:
 80061e0:	b538      	push	{r3, r4, r5, lr}
 80061e2:	4b29      	ldr	r3, [pc, #164]	@ (8006288 <__swsetup_r+0xa8>)
 80061e4:	4605      	mov	r5, r0
 80061e6:	6818      	ldr	r0, [r3, #0]
 80061e8:	460c      	mov	r4, r1
 80061ea:	b118      	cbz	r0, 80061f4 <__swsetup_r+0x14>
 80061ec:	6a03      	ldr	r3, [r0, #32]
 80061ee:	b90b      	cbnz	r3, 80061f4 <__swsetup_r+0x14>
 80061f0:	f7ff fee0 	bl	8005fb4 <__sinit>
 80061f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061f8:	0719      	lsls	r1, r3, #28
 80061fa:	d422      	bmi.n	8006242 <__swsetup_r+0x62>
 80061fc:	06da      	lsls	r2, r3, #27
 80061fe:	d407      	bmi.n	8006210 <__swsetup_r+0x30>
 8006200:	2209      	movs	r2, #9
 8006202:	602a      	str	r2, [r5, #0]
 8006204:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006208:	81a3      	strh	r3, [r4, #12]
 800620a:	f04f 30ff 	mov.w	r0, #4294967295
 800620e:	e033      	b.n	8006278 <__swsetup_r+0x98>
 8006210:	0758      	lsls	r0, r3, #29
 8006212:	d512      	bpl.n	800623a <__swsetup_r+0x5a>
 8006214:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006216:	b141      	cbz	r1, 800622a <__swsetup_r+0x4a>
 8006218:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800621c:	4299      	cmp	r1, r3
 800621e:	d002      	beq.n	8006226 <__swsetup_r+0x46>
 8006220:	4628      	mov	r0, r5
 8006222:	f000 f8bd 	bl	80063a0 <_free_r>
 8006226:	2300      	movs	r3, #0
 8006228:	6363      	str	r3, [r4, #52]	@ 0x34
 800622a:	89a3      	ldrh	r3, [r4, #12]
 800622c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006230:	81a3      	strh	r3, [r4, #12]
 8006232:	2300      	movs	r3, #0
 8006234:	6063      	str	r3, [r4, #4]
 8006236:	6923      	ldr	r3, [r4, #16]
 8006238:	6023      	str	r3, [r4, #0]
 800623a:	89a3      	ldrh	r3, [r4, #12]
 800623c:	f043 0308 	orr.w	r3, r3, #8
 8006240:	81a3      	strh	r3, [r4, #12]
 8006242:	6923      	ldr	r3, [r4, #16]
 8006244:	b94b      	cbnz	r3, 800625a <__swsetup_r+0x7a>
 8006246:	89a3      	ldrh	r3, [r4, #12]
 8006248:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800624c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006250:	d003      	beq.n	800625a <__swsetup_r+0x7a>
 8006252:	4621      	mov	r1, r4
 8006254:	4628      	mov	r0, r5
 8006256:	f000 fa6d 	bl	8006734 <__smakebuf_r>
 800625a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800625e:	f013 0201 	ands.w	r2, r3, #1
 8006262:	d00a      	beq.n	800627a <__swsetup_r+0x9a>
 8006264:	2200      	movs	r2, #0
 8006266:	60a2      	str	r2, [r4, #8]
 8006268:	6962      	ldr	r2, [r4, #20]
 800626a:	4252      	negs	r2, r2
 800626c:	61a2      	str	r2, [r4, #24]
 800626e:	6922      	ldr	r2, [r4, #16]
 8006270:	b942      	cbnz	r2, 8006284 <__swsetup_r+0xa4>
 8006272:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006276:	d1c5      	bne.n	8006204 <__swsetup_r+0x24>
 8006278:	bd38      	pop	{r3, r4, r5, pc}
 800627a:	0799      	lsls	r1, r3, #30
 800627c:	bf58      	it	pl
 800627e:	6962      	ldrpl	r2, [r4, #20]
 8006280:	60a2      	str	r2, [r4, #8]
 8006282:	e7f4      	b.n	800626e <__swsetup_r+0x8e>
 8006284:	2000      	movs	r0, #0
 8006286:	e7f7      	b.n	8006278 <__swsetup_r+0x98>
 8006288:	2000001c 	.word	0x2000001c

0800628c <memset>:
 800628c:	4402      	add	r2, r0
 800628e:	4603      	mov	r3, r0
 8006290:	4293      	cmp	r3, r2
 8006292:	d100      	bne.n	8006296 <memset+0xa>
 8006294:	4770      	bx	lr
 8006296:	f803 1b01 	strb.w	r1, [r3], #1
 800629a:	e7f9      	b.n	8006290 <memset+0x4>

0800629c <_close_r>:
 800629c:	b538      	push	{r3, r4, r5, lr}
 800629e:	4d06      	ldr	r5, [pc, #24]	@ (80062b8 <_close_r+0x1c>)
 80062a0:	2300      	movs	r3, #0
 80062a2:	4604      	mov	r4, r0
 80062a4:	4608      	mov	r0, r1
 80062a6:	602b      	str	r3, [r5, #0]
 80062a8:	f7fa ff91 	bl	80011ce <_close>
 80062ac:	1c43      	adds	r3, r0, #1
 80062ae:	d102      	bne.n	80062b6 <_close_r+0x1a>
 80062b0:	682b      	ldr	r3, [r5, #0]
 80062b2:	b103      	cbz	r3, 80062b6 <_close_r+0x1a>
 80062b4:	6023      	str	r3, [r4, #0]
 80062b6:	bd38      	pop	{r3, r4, r5, pc}
 80062b8:	200041fc 	.word	0x200041fc

080062bc <_lseek_r>:
 80062bc:	b538      	push	{r3, r4, r5, lr}
 80062be:	4d07      	ldr	r5, [pc, #28]	@ (80062dc <_lseek_r+0x20>)
 80062c0:	4604      	mov	r4, r0
 80062c2:	4608      	mov	r0, r1
 80062c4:	4611      	mov	r1, r2
 80062c6:	2200      	movs	r2, #0
 80062c8:	602a      	str	r2, [r5, #0]
 80062ca:	461a      	mov	r2, r3
 80062cc:	f7fa ffa6 	bl	800121c <_lseek>
 80062d0:	1c43      	adds	r3, r0, #1
 80062d2:	d102      	bne.n	80062da <_lseek_r+0x1e>
 80062d4:	682b      	ldr	r3, [r5, #0]
 80062d6:	b103      	cbz	r3, 80062da <_lseek_r+0x1e>
 80062d8:	6023      	str	r3, [r4, #0]
 80062da:	bd38      	pop	{r3, r4, r5, pc}
 80062dc:	200041fc 	.word	0x200041fc

080062e0 <_read_r>:
 80062e0:	b538      	push	{r3, r4, r5, lr}
 80062e2:	4d07      	ldr	r5, [pc, #28]	@ (8006300 <_read_r+0x20>)
 80062e4:	4604      	mov	r4, r0
 80062e6:	4608      	mov	r0, r1
 80062e8:	4611      	mov	r1, r2
 80062ea:	2200      	movs	r2, #0
 80062ec:	602a      	str	r2, [r5, #0]
 80062ee:	461a      	mov	r2, r3
 80062f0:	f7fa ff34 	bl	800115c <_read>
 80062f4:	1c43      	adds	r3, r0, #1
 80062f6:	d102      	bne.n	80062fe <_read_r+0x1e>
 80062f8:	682b      	ldr	r3, [r5, #0]
 80062fa:	b103      	cbz	r3, 80062fe <_read_r+0x1e>
 80062fc:	6023      	str	r3, [r4, #0]
 80062fe:	bd38      	pop	{r3, r4, r5, pc}
 8006300:	200041fc 	.word	0x200041fc

08006304 <_write_r>:
 8006304:	b538      	push	{r3, r4, r5, lr}
 8006306:	4d07      	ldr	r5, [pc, #28]	@ (8006324 <_write_r+0x20>)
 8006308:	4604      	mov	r4, r0
 800630a:	4608      	mov	r0, r1
 800630c:	4611      	mov	r1, r2
 800630e:	2200      	movs	r2, #0
 8006310:	602a      	str	r2, [r5, #0]
 8006312:	461a      	mov	r2, r3
 8006314:	f7fa ff3f 	bl	8001196 <_write>
 8006318:	1c43      	adds	r3, r0, #1
 800631a:	d102      	bne.n	8006322 <_write_r+0x1e>
 800631c:	682b      	ldr	r3, [r5, #0]
 800631e:	b103      	cbz	r3, 8006322 <_write_r+0x1e>
 8006320:	6023      	str	r3, [r4, #0]
 8006322:	bd38      	pop	{r3, r4, r5, pc}
 8006324:	200041fc 	.word	0x200041fc

08006328 <__errno>:
 8006328:	4b01      	ldr	r3, [pc, #4]	@ (8006330 <__errno+0x8>)
 800632a:	6818      	ldr	r0, [r3, #0]
 800632c:	4770      	bx	lr
 800632e:	bf00      	nop
 8006330:	2000001c 	.word	0x2000001c

08006334 <__libc_init_array>:
 8006334:	b570      	push	{r4, r5, r6, lr}
 8006336:	4d0d      	ldr	r5, [pc, #52]	@ (800636c <__libc_init_array+0x38>)
 8006338:	4c0d      	ldr	r4, [pc, #52]	@ (8006370 <__libc_init_array+0x3c>)
 800633a:	1b64      	subs	r4, r4, r5
 800633c:	10a4      	asrs	r4, r4, #2
 800633e:	2600      	movs	r6, #0
 8006340:	42a6      	cmp	r6, r4
 8006342:	d109      	bne.n	8006358 <__libc_init_array+0x24>
 8006344:	4d0b      	ldr	r5, [pc, #44]	@ (8006374 <__libc_init_array+0x40>)
 8006346:	4c0c      	ldr	r4, [pc, #48]	@ (8006378 <__libc_init_array+0x44>)
 8006348:	f000 fa62 	bl	8006810 <_init>
 800634c:	1b64      	subs	r4, r4, r5
 800634e:	10a4      	asrs	r4, r4, #2
 8006350:	2600      	movs	r6, #0
 8006352:	42a6      	cmp	r6, r4
 8006354:	d105      	bne.n	8006362 <__libc_init_array+0x2e>
 8006356:	bd70      	pop	{r4, r5, r6, pc}
 8006358:	f855 3b04 	ldr.w	r3, [r5], #4
 800635c:	4798      	blx	r3
 800635e:	3601      	adds	r6, #1
 8006360:	e7ee      	b.n	8006340 <__libc_init_array+0xc>
 8006362:	f855 3b04 	ldr.w	r3, [r5], #4
 8006366:	4798      	blx	r3
 8006368:	3601      	adds	r6, #1
 800636a:	e7f2      	b.n	8006352 <__libc_init_array+0x1e>
 800636c:	080069a4 	.word	0x080069a4
 8006370:	080069a4 	.word	0x080069a4
 8006374:	080069a4 	.word	0x080069a4
 8006378:	080069a8 	.word	0x080069a8

0800637c <__retarget_lock_init_recursive>:
 800637c:	4770      	bx	lr

0800637e <__retarget_lock_acquire_recursive>:
 800637e:	4770      	bx	lr

08006380 <__retarget_lock_release_recursive>:
 8006380:	4770      	bx	lr

08006382 <memcpy>:
 8006382:	440a      	add	r2, r1
 8006384:	4291      	cmp	r1, r2
 8006386:	f100 33ff 	add.w	r3, r0, #4294967295
 800638a:	d100      	bne.n	800638e <memcpy+0xc>
 800638c:	4770      	bx	lr
 800638e:	b510      	push	{r4, lr}
 8006390:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006394:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006398:	4291      	cmp	r1, r2
 800639a:	d1f9      	bne.n	8006390 <memcpy+0xe>
 800639c:	bd10      	pop	{r4, pc}
	...

080063a0 <_free_r>:
 80063a0:	b538      	push	{r3, r4, r5, lr}
 80063a2:	4605      	mov	r5, r0
 80063a4:	2900      	cmp	r1, #0
 80063a6:	d041      	beq.n	800642c <_free_r+0x8c>
 80063a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80063ac:	1f0c      	subs	r4, r1, #4
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	bfb8      	it	lt
 80063b2:	18e4      	addlt	r4, r4, r3
 80063b4:	f000 f8e0 	bl	8006578 <__malloc_lock>
 80063b8:	4a1d      	ldr	r2, [pc, #116]	@ (8006430 <_free_r+0x90>)
 80063ba:	6813      	ldr	r3, [r2, #0]
 80063bc:	b933      	cbnz	r3, 80063cc <_free_r+0x2c>
 80063be:	6063      	str	r3, [r4, #4]
 80063c0:	6014      	str	r4, [r2, #0]
 80063c2:	4628      	mov	r0, r5
 80063c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80063c8:	f000 b8dc 	b.w	8006584 <__malloc_unlock>
 80063cc:	42a3      	cmp	r3, r4
 80063ce:	d908      	bls.n	80063e2 <_free_r+0x42>
 80063d0:	6820      	ldr	r0, [r4, #0]
 80063d2:	1821      	adds	r1, r4, r0
 80063d4:	428b      	cmp	r3, r1
 80063d6:	bf01      	itttt	eq
 80063d8:	6819      	ldreq	r1, [r3, #0]
 80063da:	685b      	ldreq	r3, [r3, #4]
 80063dc:	1809      	addeq	r1, r1, r0
 80063de:	6021      	streq	r1, [r4, #0]
 80063e0:	e7ed      	b.n	80063be <_free_r+0x1e>
 80063e2:	461a      	mov	r2, r3
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	b10b      	cbz	r3, 80063ec <_free_r+0x4c>
 80063e8:	42a3      	cmp	r3, r4
 80063ea:	d9fa      	bls.n	80063e2 <_free_r+0x42>
 80063ec:	6811      	ldr	r1, [r2, #0]
 80063ee:	1850      	adds	r0, r2, r1
 80063f0:	42a0      	cmp	r0, r4
 80063f2:	d10b      	bne.n	800640c <_free_r+0x6c>
 80063f4:	6820      	ldr	r0, [r4, #0]
 80063f6:	4401      	add	r1, r0
 80063f8:	1850      	adds	r0, r2, r1
 80063fa:	4283      	cmp	r3, r0
 80063fc:	6011      	str	r1, [r2, #0]
 80063fe:	d1e0      	bne.n	80063c2 <_free_r+0x22>
 8006400:	6818      	ldr	r0, [r3, #0]
 8006402:	685b      	ldr	r3, [r3, #4]
 8006404:	6053      	str	r3, [r2, #4]
 8006406:	4408      	add	r0, r1
 8006408:	6010      	str	r0, [r2, #0]
 800640a:	e7da      	b.n	80063c2 <_free_r+0x22>
 800640c:	d902      	bls.n	8006414 <_free_r+0x74>
 800640e:	230c      	movs	r3, #12
 8006410:	602b      	str	r3, [r5, #0]
 8006412:	e7d6      	b.n	80063c2 <_free_r+0x22>
 8006414:	6820      	ldr	r0, [r4, #0]
 8006416:	1821      	adds	r1, r4, r0
 8006418:	428b      	cmp	r3, r1
 800641a:	bf04      	itt	eq
 800641c:	6819      	ldreq	r1, [r3, #0]
 800641e:	685b      	ldreq	r3, [r3, #4]
 8006420:	6063      	str	r3, [r4, #4]
 8006422:	bf04      	itt	eq
 8006424:	1809      	addeq	r1, r1, r0
 8006426:	6021      	streq	r1, [r4, #0]
 8006428:	6054      	str	r4, [r2, #4]
 800642a:	e7ca      	b.n	80063c2 <_free_r+0x22>
 800642c:	bd38      	pop	{r3, r4, r5, pc}
 800642e:	bf00      	nop
 8006430:	20004208 	.word	0x20004208

08006434 <sbrk_aligned>:
 8006434:	b570      	push	{r4, r5, r6, lr}
 8006436:	4e0f      	ldr	r6, [pc, #60]	@ (8006474 <sbrk_aligned+0x40>)
 8006438:	460c      	mov	r4, r1
 800643a:	6831      	ldr	r1, [r6, #0]
 800643c:	4605      	mov	r5, r0
 800643e:	b911      	cbnz	r1, 8006446 <sbrk_aligned+0x12>
 8006440:	f000 f9d6 	bl	80067f0 <_sbrk_r>
 8006444:	6030      	str	r0, [r6, #0]
 8006446:	4621      	mov	r1, r4
 8006448:	4628      	mov	r0, r5
 800644a:	f000 f9d1 	bl	80067f0 <_sbrk_r>
 800644e:	1c43      	adds	r3, r0, #1
 8006450:	d103      	bne.n	800645a <sbrk_aligned+0x26>
 8006452:	f04f 34ff 	mov.w	r4, #4294967295
 8006456:	4620      	mov	r0, r4
 8006458:	bd70      	pop	{r4, r5, r6, pc}
 800645a:	1cc4      	adds	r4, r0, #3
 800645c:	f024 0403 	bic.w	r4, r4, #3
 8006460:	42a0      	cmp	r0, r4
 8006462:	d0f8      	beq.n	8006456 <sbrk_aligned+0x22>
 8006464:	1a21      	subs	r1, r4, r0
 8006466:	4628      	mov	r0, r5
 8006468:	f000 f9c2 	bl	80067f0 <_sbrk_r>
 800646c:	3001      	adds	r0, #1
 800646e:	d1f2      	bne.n	8006456 <sbrk_aligned+0x22>
 8006470:	e7ef      	b.n	8006452 <sbrk_aligned+0x1e>
 8006472:	bf00      	nop
 8006474:	20004204 	.word	0x20004204

08006478 <_malloc_r>:
 8006478:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800647c:	1ccd      	adds	r5, r1, #3
 800647e:	f025 0503 	bic.w	r5, r5, #3
 8006482:	3508      	adds	r5, #8
 8006484:	2d0c      	cmp	r5, #12
 8006486:	bf38      	it	cc
 8006488:	250c      	movcc	r5, #12
 800648a:	2d00      	cmp	r5, #0
 800648c:	4606      	mov	r6, r0
 800648e:	db01      	blt.n	8006494 <_malloc_r+0x1c>
 8006490:	42a9      	cmp	r1, r5
 8006492:	d904      	bls.n	800649e <_malloc_r+0x26>
 8006494:	230c      	movs	r3, #12
 8006496:	6033      	str	r3, [r6, #0]
 8006498:	2000      	movs	r0, #0
 800649a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800649e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006574 <_malloc_r+0xfc>
 80064a2:	f000 f869 	bl	8006578 <__malloc_lock>
 80064a6:	f8d8 3000 	ldr.w	r3, [r8]
 80064aa:	461c      	mov	r4, r3
 80064ac:	bb44      	cbnz	r4, 8006500 <_malloc_r+0x88>
 80064ae:	4629      	mov	r1, r5
 80064b0:	4630      	mov	r0, r6
 80064b2:	f7ff ffbf 	bl	8006434 <sbrk_aligned>
 80064b6:	1c43      	adds	r3, r0, #1
 80064b8:	4604      	mov	r4, r0
 80064ba:	d158      	bne.n	800656e <_malloc_r+0xf6>
 80064bc:	f8d8 4000 	ldr.w	r4, [r8]
 80064c0:	4627      	mov	r7, r4
 80064c2:	2f00      	cmp	r7, #0
 80064c4:	d143      	bne.n	800654e <_malloc_r+0xd6>
 80064c6:	2c00      	cmp	r4, #0
 80064c8:	d04b      	beq.n	8006562 <_malloc_r+0xea>
 80064ca:	6823      	ldr	r3, [r4, #0]
 80064cc:	4639      	mov	r1, r7
 80064ce:	4630      	mov	r0, r6
 80064d0:	eb04 0903 	add.w	r9, r4, r3
 80064d4:	f000 f98c 	bl	80067f0 <_sbrk_r>
 80064d8:	4581      	cmp	r9, r0
 80064da:	d142      	bne.n	8006562 <_malloc_r+0xea>
 80064dc:	6821      	ldr	r1, [r4, #0]
 80064de:	1a6d      	subs	r5, r5, r1
 80064e0:	4629      	mov	r1, r5
 80064e2:	4630      	mov	r0, r6
 80064e4:	f7ff ffa6 	bl	8006434 <sbrk_aligned>
 80064e8:	3001      	adds	r0, #1
 80064ea:	d03a      	beq.n	8006562 <_malloc_r+0xea>
 80064ec:	6823      	ldr	r3, [r4, #0]
 80064ee:	442b      	add	r3, r5
 80064f0:	6023      	str	r3, [r4, #0]
 80064f2:	f8d8 3000 	ldr.w	r3, [r8]
 80064f6:	685a      	ldr	r2, [r3, #4]
 80064f8:	bb62      	cbnz	r2, 8006554 <_malloc_r+0xdc>
 80064fa:	f8c8 7000 	str.w	r7, [r8]
 80064fe:	e00f      	b.n	8006520 <_malloc_r+0xa8>
 8006500:	6822      	ldr	r2, [r4, #0]
 8006502:	1b52      	subs	r2, r2, r5
 8006504:	d420      	bmi.n	8006548 <_malloc_r+0xd0>
 8006506:	2a0b      	cmp	r2, #11
 8006508:	d917      	bls.n	800653a <_malloc_r+0xc2>
 800650a:	1961      	adds	r1, r4, r5
 800650c:	42a3      	cmp	r3, r4
 800650e:	6025      	str	r5, [r4, #0]
 8006510:	bf18      	it	ne
 8006512:	6059      	strne	r1, [r3, #4]
 8006514:	6863      	ldr	r3, [r4, #4]
 8006516:	bf08      	it	eq
 8006518:	f8c8 1000 	streq.w	r1, [r8]
 800651c:	5162      	str	r2, [r4, r5]
 800651e:	604b      	str	r3, [r1, #4]
 8006520:	4630      	mov	r0, r6
 8006522:	f000 f82f 	bl	8006584 <__malloc_unlock>
 8006526:	f104 000b 	add.w	r0, r4, #11
 800652a:	1d23      	adds	r3, r4, #4
 800652c:	f020 0007 	bic.w	r0, r0, #7
 8006530:	1ac2      	subs	r2, r0, r3
 8006532:	bf1c      	itt	ne
 8006534:	1a1b      	subne	r3, r3, r0
 8006536:	50a3      	strne	r3, [r4, r2]
 8006538:	e7af      	b.n	800649a <_malloc_r+0x22>
 800653a:	6862      	ldr	r2, [r4, #4]
 800653c:	42a3      	cmp	r3, r4
 800653e:	bf0c      	ite	eq
 8006540:	f8c8 2000 	streq.w	r2, [r8]
 8006544:	605a      	strne	r2, [r3, #4]
 8006546:	e7eb      	b.n	8006520 <_malloc_r+0xa8>
 8006548:	4623      	mov	r3, r4
 800654a:	6864      	ldr	r4, [r4, #4]
 800654c:	e7ae      	b.n	80064ac <_malloc_r+0x34>
 800654e:	463c      	mov	r4, r7
 8006550:	687f      	ldr	r7, [r7, #4]
 8006552:	e7b6      	b.n	80064c2 <_malloc_r+0x4a>
 8006554:	461a      	mov	r2, r3
 8006556:	685b      	ldr	r3, [r3, #4]
 8006558:	42a3      	cmp	r3, r4
 800655a:	d1fb      	bne.n	8006554 <_malloc_r+0xdc>
 800655c:	2300      	movs	r3, #0
 800655e:	6053      	str	r3, [r2, #4]
 8006560:	e7de      	b.n	8006520 <_malloc_r+0xa8>
 8006562:	230c      	movs	r3, #12
 8006564:	6033      	str	r3, [r6, #0]
 8006566:	4630      	mov	r0, r6
 8006568:	f000 f80c 	bl	8006584 <__malloc_unlock>
 800656c:	e794      	b.n	8006498 <_malloc_r+0x20>
 800656e:	6005      	str	r5, [r0, #0]
 8006570:	e7d6      	b.n	8006520 <_malloc_r+0xa8>
 8006572:	bf00      	nop
 8006574:	20004208 	.word	0x20004208

08006578 <__malloc_lock>:
 8006578:	4801      	ldr	r0, [pc, #4]	@ (8006580 <__malloc_lock+0x8>)
 800657a:	f7ff bf00 	b.w	800637e <__retarget_lock_acquire_recursive>
 800657e:	bf00      	nop
 8006580:	20004200 	.word	0x20004200

08006584 <__malloc_unlock>:
 8006584:	4801      	ldr	r0, [pc, #4]	@ (800658c <__malloc_unlock+0x8>)
 8006586:	f7ff befb 	b.w	8006380 <__retarget_lock_release_recursive>
 800658a:	bf00      	nop
 800658c:	20004200 	.word	0x20004200

08006590 <__sflush_r>:
 8006590:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006594:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006598:	0716      	lsls	r6, r2, #28
 800659a:	4605      	mov	r5, r0
 800659c:	460c      	mov	r4, r1
 800659e:	d454      	bmi.n	800664a <__sflush_r+0xba>
 80065a0:	684b      	ldr	r3, [r1, #4]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	dc02      	bgt.n	80065ac <__sflush_r+0x1c>
 80065a6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	dd48      	ble.n	800663e <__sflush_r+0xae>
 80065ac:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80065ae:	2e00      	cmp	r6, #0
 80065b0:	d045      	beq.n	800663e <__sflush_r+0xae>
 80065b2:	2300      	movs	r3, #0
 80065b4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80065b8:	682f      	ldr	r7, [r5, #0]
 80065ba:	6a21      	ldr	r1, [r4, #32]
 80065bc:	602b      	str	r3, [r5, #0]
 80065be:	d030      	beq.n	8006622 <__sflush_r+0x92>
 80065c0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80065c2:	89a3      	ldrh	r3, [r4, #12]
 80065c4:	0759      	lsls	r1, r3, #29
 80065c6:	d505      	bpl.n	80065d4 <__sflush_r+0x44>
 80065c8:	6863      	ldr	r3, [r4, #4]
 80065ca:	1ad2      	subs	r2, r2, r3
 80065cc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80065ce:	b10b      	cbz	r3, 80065d4 <__sflush_r+0x44>
 80065d0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80065d2:	1ad2      	subs	r2, r2, r3
 80065d4:	2300      	movs	r3, #0
 80065d6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80065d8:	6a21      	ldr	r1, [r4, #32]
 80065da:	4628      	mov	r0, r5
 80065dc:	47b0      	blx	r6
 80065de:	1c43      	adds	r3, r0, #1
 80065e0:	89a3      	ldrh	r3, [r4, #12]
 80065e2:	d106      	bne.n	80065f2 <__sflush_r+0x62>
 80065e4:	6829      	ldr	r1, [r5, #0]
 80065e6:	291d      	cmp	r1, #29
 80065e8:	d82b      	bhi.n	8006642 <__sflush_r+0xb2>
 80065ea:	4a2a      	ldr	r2, [pc, #168]	@ (8006694 <__sflush_r+0x104>)
 80065ec:	410a      	asrs	r2, r1
 80065ee:	07d6      	lsls	r6, r2, #31
 80065f0:	d427      	bmi.n	8006642 <__sflush_r+0xb2>
 80065f2:	2200      	movs	r2, #0
 80065f4:	6062      	str	r2, [r4, #4]
 80065f6:	04d9      	lsls	r1, r3, #19
 80065f8:	6922      	ldr	r2, [r4, #16]
 80065fa:	6022      	str	r2, [r4, #0]
 80065fc:	d504      	bpl.n	8006608 <__sflush_r+0x78>
 80065fe:	1c42      	adds	r2, r0, #1
 8006600:	d101      	bne.n	8006606 <__sflush_r+0x76>
 8006602:	682b      	ldr	r3, [r5, #0]
 8006604:	b903      	cbnz	r3, 8006608 <__sflush_r+0x78>
 8006606:	6560      	str	r0, [r4, #84]	@ 0x54
 8006608:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800660a:	602f      	str	r7, [r5, #0]
 800660c:	b1b9      	cbz	r1, 800663e <__sflush_r+0xae>
 800660e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006612:	4299      	cmp	r1, r3
 8006614:	d002      	beq.n	800661c <__sflush_r+0x8c>
 8006616:	4628      	mov	r0, r5
 8006618:	f7ff fec2 	bl	80063a0 <_free_r>
 800661c:	2300      	movs	r3, #0
 800661e:	6363      	str	r3, [r4, #52]	@ 0x34
 8006620:	e00d      	b.n	800663e <__sflush_r+0xae>
 8006622:	2301      	movs	r3, #1
 8006624:	4628      	mov	r0, r5
 8006626:	47b0      	blx	r6
 8006628:	4602      	mov	r2, r0
 800662a:	1c50      	adds	r0, r2, #1
 800662c:	d1c9      	bne.n	80065c2 <__sflush_r+0x32>
 800662e:	682b      	ldr	r3, [r5, #0]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d0c6      	beq.n	80065c2 <__sflush_r+0x32>
 8006634:	2b1d      	cmp	r3, #29
 8006636:	d001      	beq.n	800663c <__sflush_r+0xac>
 8006638:	2b16      	cmp	r3, #22
 800663a:	d11e      	bne.n	800667a <__sflush_r+0xea>
 800663c:	602f      	str	r7, [r5, #0]
 800663e:	2000      	movs	r0, #0
 8006640:	e022      	b.n	8006688 <__sflush_r+0xf8>
 8006642:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006646:	b21b      	sxth	r3, r3
 8006648:	e01b      	b.n	8006682 <__sflush_r+0xf2>
 800664a:	690f      	ldr	r7, [r1, #16]
 800664c:	2f00      	cmp	r7, #0
 800664e:	d0f6      	beq.n	800663e <__sflush_r+0xae>
 8006650:	0793      	lsls	r3, r2, #30
 8006652:	680e      	ldr	r6, [r1, #0]
 8006654:	bf08      	it	eq
 8006656:	694b      	ldreq	r3, [r1, #20]
 8006658:	600f      	str	r7, [r1, #0]
 800665a:	bf18      	it	ne
 800665c:	2300      	movne	r3, #0
 800665e:	eba6 0807 	sub.w	r8, r6, r7
 8006662:	608b      	str	r3, [r1, #8]
 8006664:	f1b8 0f00 	cmp.w	r8, #0
 8006668:	dde9      	ble.n	800663e <__sflush_r+0xae>
 800666a:	6a21      	ldr	r1, [r4, #32]
 800666c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800666e:	4643      	mov	r3, r8
 8006670:	463a      	mov	r2, r7
 8006672:	4628      	mov	r0, r5
 8006674:	47b0      	blx	r6
 8006676:	2800      	cmp	r0, #0
 8006678:	dc08      	bgt.n	800668c <__sflush_r+0xfc>
 800667a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800667e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006682:	81a3      	strh	r3, [r4, #12]
 8006684:	f04f 30ff 	mov.w	r0, #4294967295
 8006688:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800668c:	4407      	add	r7, r0
 800668e:	eba8 0800 	sub.w	r8, r8, r0
 8006692:	e7e7      	b.n	8006664 <__sflush_r+0xd4>
 8006694:	dfbffffe 	.word	0xdfbffffe

08006698 <_fflush_r>:
 8006698:	b538      	push	{r3, r4, r5, lr}
 800669a:	690b      	ldr	r3, [r1, #16]
 800669c:	4605      	mov	r5, r0
 800669e:	460c      	mov	r4, r1
 80066a0:	b913      	cbnz	r3, 80066a8 <_fflush_r+0x10>
 80066a2:	2500      	movs	r5, #0
 80066a4:	4628      	mov	r0, r5
 80066a6:	bd38      	pop	{r3, r4, r5, pc}
 80066a8:	b118      	cbz	r0, 80066b2 <_fflush_r+0x1a>
 80066aa:	6a03      	ldr	r3, [r0, #32]
 80066ac:	b90b      	cbnz	r3, 80066b2 <_fflush_r+0x1a>
 80066ae:	f7ff fc81 	bl	8005fb4 <__sinit>
 80066b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d0f3      	beq.n	80066a2 <_fflush_r+0xa>
 80066ba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80066bc:	07d0      	lsls	r0, r2, #31
 80066be:	d404      	bmi.n	80066ca <_fflush_r+0x32>
 80066c0:	0599      	lsls	r1, r3, #22
 80066c2:	d402      	bmi.n	80066ca <_fflush_r+0x32>
 80066c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80066c6:	f7ff fe5a 	bl	800637e <__retarget_lock_acquire_recursive>
 80066ca:	4628      	mov	r0, r5
 80066cc:	4621      	mov	r1, r4
 80066ce:	f7ff ff5f 	bl	8006590 <__sflush_r>
 80066d2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80066d4:	07da      	lsls	r2, r3, #31
 80066d6:	4605      	mov	r5, r0
 80066d8:	d4e4      	bmi.n	80066a4 <_fflush_r+0xc>
 80066da:	89a3      	ldrh	r3, [r4, #12]
 80066dc:	059b      	lsls	r3, r3, #22
 80066de:	d4e1      	bmi.n	80066a4 <_fflush_r+0xc>
 80066e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80066e2:	f7ff fe4d 	bl	8006380 <__retarget_lock_release_recursive>
 80066e6:	e7dd      	b.n	80066a4 <_fflush_r+0xc>

080066e8 <__swhatbuf_r>:
 80066e8:	b570      	push	{r4, r5, r6, lr}
 80066ea:	460c      	mov	r4, r1
 80066ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066f0:	2900      	cmp	r1, #0
 80066f2:	b096      	sub	sp, #88	@ 0x58
 80066f4:	4615      	mov	r5, r2
 80066f6:	461e      	mov	r6, r3
 80066f8:	da0d      	bge.n	8006716 <__swhatbuf_r+0x2e>
 80066fa:	89a3      	ldrh	r3, [r4, #12]
 80066fc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006700:	f04f 0100 	mov.w	r1, #0
 8006704:	bf14      	ite	ne
 8006706:	2340      	movne	r3, #64	@ 0x40
 8006708:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800670c:	2000      	movs	r0, #0
 800670e:	6031      	str	r1, [r6, #0]
 8006710:	602b      	str	r3, [r5, #0]
 8006712:	b016      	add	sp, #88	@ 0x58
 8006714:	bd70      	pop	{r4, r5, r6, pc}
 8006716:	466a      	mov	r2, sp
 8006718:	f000 f848 	bl	80067ac <_fstat_r>
 800671c:	2800      	cmp	r0, #0
 800671e:	dbec      	blt.n	80066fa <__swhatbuf_r+0x12>
 8006720:	9901      	ldr	r1, [sp, #4]
 8006722:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006726:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800672a:	4259      	negs	r1, r3
 800672c:	4159      	adcs	r1, r3
 800672e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006732:	e7eb      	b.n	800670c <__swhatbuf_r+0x24>

08006734 <__smakebuf_r>:
 8006734:	898b      	ldrh	r3, [r1, #12]
 8006736:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006738:	079d      	lsls	r5, r3, #30
 800673a:	4606      	mov	r6, r0
 800673c:	460c      	mov	r4, r1
 800673e:	d507      	bpl.n	8006750 <__smakebuf_r+0x1c>
 8006740:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006744:	6023      	str	r3, [r4, #0]
 8006746:	6123      	str	r3, [r4, #16]
 8006748:	2301      	movs	r3, #1
 800674a:	6163      	str	r3, [r4, #20]
 800674c:	b003      	add	sp, #12
 800674e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006750:	ab01      	add	r3, sp, #4
 8006752:	466a      	mov	r2, sp
 8006754:	f7ff ffc8 	bl	80066e8 <__swhatbuf_r>
 8006758:	9f00      	ldr	r7, [sp, #0]
 800675a:	4605      	mov	r5, r0
 800675c:	4639      	mov	r1, r7
 800675e:	4630      	mov	r0, r6
 8006760:	f7ff fe8a 	bl	8006478 <_malloc_r>
 8006764:	b948      	cbnz	r0, 800677a <__smakebuf_r+0x46>
 8006766:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800676a:	059a      	lsls	r2, r3, #22
 800676c:	d4ee      	bmi.n	800674c <__smakebuf_r+0x18>
 800676e:	f023 0303 	bic.w	r3, r3, #3
 8006772:	f043 0302 	orr.w	r3, r3, #2
 8006776:	81a3      	strh	r3, [r4, #12]
 8006778:	e7e2      	b.n	8006740 <__smakebuf_r+0xc>
 800677a:	89a3      	ldrh	r3, [r4, #12]
 800677c:	6020      	str	r0, [r4, #0]
 800677e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006782:	81a3      	strh	r3, [r4, #12]
 8006784:	9b01      	ldr	r3, [sp, #4]
 8006786:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800678a:	b15b      	cbz	r3, 80067a4 <__smakebuf_r+0x70>
 800678c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006790:	4630      	mov	r0, r6
 8006792:	f000 f81d 	bl	80067d0 <_isatty_r>
 8006796:	b128      	cbz	r0, 80067a4 <__smakebuf_r+0x70>
 8006798:	89a3      	ldrh	r3, [r4, #12]
 800679a:	f023 0303 	bic.w	r3, r3, #3
 800679e:	f043 0301 	orr.w	r3, r3, #1
 80067a2:	81a3      	strh	r3, [r4, #12]
 80067a4:	89a3      	ldrh	r3, [r4, #12]
 80067a6:	431d      	orrs	r5, r3
 80067a8:	81a5      	strh	r5, [r4, #12]
 80067aa:	e7cf      	b.n	800674c <__smakebuf_r+0x18>

080067ac <_fstat_r>:
 80067ac:	b538      	push	{r3, r4, r5, lr}
 80067ae:	4d07      	ldr	r5, [pc, #28]	@ (80067cc <_fstat_r+0x20>)
 80067b0:	2300      	movs	r3, #0
 80067b2:	4604      	mov	r4, r0
 80067b4:	4608      	mov	r0, r1
 80067b6:	4611      	mov	r1, r2
 80067b8:	602b      	str	r3, [r5, #0]
 80067ba:	f7fa fd14 	bl	80011e6 <_fstat>
 80067be:	1c43      	adds	r3, r0, #1
 80067c0:	d102      	bne.n	80067c8 <_fstat_r+0x1c>
 80067c2:	682b      	ldr	r3, [r5, #0]
 80067c4:	b103      	cbz	r3, 80067c8 <_fstat_r+0x1c>
 80067c6:	6023      	str	r3, [r4, #0]
 80067c8:	bd38      	pop	{r3, r4, r5, pc}
 80067ca:	bf00      	nop
 80067cc:	200041fc 	.word	0x200041fc

080067d0 <_isatty_r>:
 80067d0:	b538      	push	{r3, r4, r5, lr}
 80067d2:	4d06      	ldr	r5, [pc, #24]	@ (80067ec <_isatty_r+0x1c>)
 80067d4:	2300      	movs	r3, #0
 80067d6:	4604      	mov	r4, r0
 80067d8:	4608      	mov	r0, r1
 80067da:	602b      	str	r3, [r5, #0]
 80067dc:	f7fa fd13 	bl	8001206 <_isatty>
 80067e0:	1c43      	adds	r3, r0, #1
 80067e2:	d102      	bne.n	80067ea <_isatty_r+0x1a>
 80067e4:	682b      	ldr	r3, [r5, #0]
 80067e6:	b103      	cbz	r3, 80067ea <_isatty_r+0x1a>
 80067e8:	6023      	str	r3, [r4, #0]
 80067ea:	bd38      	pop	{r3, r4, r5, pc}
 80067ec:	200041fc 	.word	0x200041fc

080067f0 <_sbrk_r>:
 80067f0:	b538      	push	{r3, r4, r5, lr}
 80067f2:	4d06      	ldr	r5, [pc, #24]	@ (800680c <_sbrk_r+0x1c>)
 80067f4:	2300      	movs	r3, #0
 80067f6:	4604      	mov	r4, r0
 80067f8:	4608      	mov	r0, r1
 80067fa:	602b      	str	r3, [r5, #0]
 80067fc:	f7fa fd1c 	bl	8001238 <_sbrk>
 8006800:	1c43      	adds	r3, r0, #1
 8006802:	d102      	bne.n	800680a <_sbrk_r+0x1a>
 8006804:	682b      	ldr	r3, [r5, #0]
 8006806:	b103      	cbz	r3, 800680a <_sbrk_r+0x1a>
 8006808:	6023      	str	r3, [r4, #0]
 800680a:	bd38      	pop	{r3, r4, r5, pc}
 800680c:	200041fc 	.word	0x200041fc

08006810 <_init>:
 8006810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006812:	bf00      	nop
 8006814:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006816:	bc08      	pop	{r3}
 8006818:	469e      	mov	lr, r3
 800681a:	4770      	bx	lr

0800681c <_fini>:
 800681c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800681e:	bf00      	nop
 8006820:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006822:	bc08      	pop	{r3}
 8006824:	469e      	mov	lr, r3
 8006826:	4770      	bx	lr
