# vsim -cvgperinstance -vopt -voptargs="+acc" -coverage -sva -c -do " log -r /* ;coverage save -onexit mem_cov1;run -all; exit" "+UVM_VERBOSITY=UVM_MEDIUM" -wlf wave_file1.wlf -l test1.log -sv_seed random work.top "+UVM_TESTNAME=gpio_test_base" 
# Start time: 23:09:05 on May 26,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 2021.2_1 linux_x86_64 May 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.interface_apb(fast)
# Loading work.interface_io(fast)
# Loading work.interface_aux(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.GPIO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.apb_top(fast)
# Loading work.apb_if(fast)
# Loading work.apb_fsm(fast)
# Loading work.register(fast)
# Loading work.aux_if(fast)
# Loading work.aux_reg(fast)
# Loading work.apb_io(fast)
# Loading work.interface_apb(fast__2)
# Loading work.interface_aux(fast__2)
# Loading work.interface_io(fast__2)
# Loading /home/yash/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# Sv_Seed = 2421532070
#  log -r /* 
# coverage save -onexit mem_cov1
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test gpio_test_base...
# UVM_INFO ../test/test.sv(54) @ 0: uvm_test_top [gpio_test_base] In the build_phase of base test
# UVM_INFO ../test/test.sv(69) @ 0: uvm_test_top [gpio_test_base] In the end_of_elaboration_phase of test
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# -----------------------------------------
# Name          Type            Size  Value
# -----------------------------------------
# uvm_test_top  gpio_test_base  -     @485 
# -----------------------------------------
# 
# ** Fatal: (SIGSEGV) Bad handle or reference.
#    Time: 0 ps  Iteration: 48  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#137(#ublk#215181159#137)_7feff04474d File: /home/yash/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/seq/uvm_sequence_base.svh
# Fatal error in Task uvm_pkg/uvm_sequence_base::start at /home/yash/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/seq/uvm_sequence_base.svh line 240
# 
# HDL call sequence:
# Stopped at /home/yash/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/seq/uvm_sequence_base.svh 240 Task uvm_pkg/uvm_sequence_base::start
# called from  ../test/test.sv 77 Task GPIO_pkg/gpio_test_base::run_phase
# called from  /home/yash/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 245 Task uvm_pkg/uvm_run_phase::exec_task
# called from  /home/yash/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
#  exit
# End time: 23:09:08 on May 26,2025, Elapsed time: 0:00:03
# Errors: 1, Warnings: 1
