vhdl-template-package-std-logic-signed is an interactive compiled Lisp function in `vhdl-mode.el'.<br/><br/>(vhdl-template-package-std-logic-signed)<br/><br/>Insert specification of `std_logic_signed' package.