$date
	Sun Jan 16 11:09:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_Lemmings3 $end
$scope module U0 $end
$var wire 1 ! sys_clk $end
$upscope $end
$upscope $end
$scope module tb_Lemmings3 $end
$scope module U0 $end
$var wire 1 " sys_rst_n $end
$upscope $end
$upscope $end
$scope module tb_Lemmings3 $end
$scope module U0 $end
$var wire 1 # bump_left $end
$upscope $end
$upscope $end
$scope module tb_Lemmings3 $end
$scope module U0 $end
$var wire 1 $ bump_right $end
$upscope $end
$upscope $end
$scope module tb_Lemmings3 $end
$scope module U0 $end
$var wire 1 % ground $end
$upscope $end
$upscope $end
$scope module tb_Lemmings3 $end
$scope module U0 $end
$var wire 1 & dig $end
$upscope $end
$upscope $end
$scope module tb_Lemmings3 $end
$scope module U0 $end
$var reg 3 ' cstate [2:0] $end
$upscope $end
$upscope $end
$scope module tb_Lemmings3 $end
$scope module U0 $end
$var reg 3 ( nstate [2:0] $end
$upscope $end
$upscope $end
$scope module tb_Lemmings3 $end
$scope module U0 $end
$var wire 1 ) walk_left $end
$upscope $end
$upscope $end
$scope module tb_Lemmings3 $end
$scope module U0 $end
$var wire 1 * walk_right $end
$upscope $end
$upscope $end
$scope module tb_Lemmings3 $end
$scope module U0 $end
$var wire 1 + aaah $end
$upscope $end
$upscope $end
$scope module tb_Lemmings3 $end
$scope module U0 $end
$var wire 1 , digging $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x,
x+
x*
x)
b0 (
bx '
0&
1%
0$
0#
0"
0!
$end
#5
0+
0,
1)
0*
b0 '
1!
#10
0!
#15
1!
#20
1"
0!
#25
b1 (
1&
1!
#30
0!
#35
b10 (
1,
0%
0)
b1 '
1!
#40
0!
#45
b0 (
1+
0,
b10 '
1%
0&
1!
#50
0!
#55
b100 (
0+
1#
1)
b0 '
1!
#60
0!
#65
b0 (
0)
1*
b100 '
0#
1$
1!
#70
0!
#75
b100 (
1#
1)
0*
b0 '
1!
#80
0!
#85
b101 (
0)
1*
b100 '
0#
0$
1&
1!
#90
0!
#95
b110 (
1,
0%
0*
b101 '
1!
#100
0!
#105
b100 (
1+
0,
b110 '
1%
0&
1!
#110
0!
#115
0+
1*
b100 '
1!
#120
0!
#125
1!
