("OR_GATE_TEST:/\tOR_GATE_TEST 4_BIT_ALU config" (("cfgopen" (nil hierarchy "/{4_BIT_ALU OR_GATE_TEST config}:a"))) nil)("OR_GATE_TEST:/\tOR_GATE_TEST 4_BIT_ALU schematic" (("open" (nil hierarchy "/{4_BIT_ALU OR_GATE_TEST schematic }:a"))) (((0.0625 -2.0125) (6.6875 1.0875)) "a" "analogArtist-Schematic" 58))("AND_GATE_TEST:/\tAND_GATE_TEST 4_BIT_ALU config" (("cfgopen" (nil hierarchy "/{4_BIT_ALU AND_GATE_TEST config}:a"))) nil)("AND_GATE_TEST:/\tAND_GATE_TEST 4_BIT_ALU schematic" (("open" (nil hierarchy "/{4_BIT_ALU AND_GATE_TEST schematic }:a"))) (((-1.575 -0.23125) (0.725 0.8875)) "a" "Schematics" 51))("4_BIT_ALU_TEST:/\t4_BIT_ALU_TEST 4_BIT_ALU schematic" (("open" (nil hierarchy "/{4_BIT_ALU 4_BIT_ALU_TEST schematic }:a"))) (((-2.03125 -3.45) (5.8 2.65)) "a" "Schematics" 45))("4_BIT_ALU_TEST_3:/\t4_BIT_ALU_TEST_3 4_BIT_ALU config" (("cfgopen" (nil hierarchy "/{4_BIT_ALU 4_BIT_ALU_TEST_3 config}:a"))) nil)("4_BIT_ALU_TEST_3:/\t4_BIT_ALU_TEST_3 4_BIT_ALU schematic" (("open" (nil hierarchy "/{4_BIT_ALU 4_BIT_ALU_TEST_3 schematic }:a"))) (((-2.95625 -2.7375) (6.58125 1.73125)) "a" "analogArtist-Schematic" 43))("4_BIT_ALU_TEST_2:/\t4_BIT_ALU_TEST_2 4_BIT_ALU schematic" (("open" (nil hierarchy "/{4_BIT_ALU 4_BIT_ALU_TEST_2 schematic }:a"))) (((-1.225 -1.4625) (4.8625 1.49375)) "a" "Schematics" 34))("MUX_4_1_TEST:/\tMUX_4_1_TEST 4_BIT_ALU config" (("cfgopen" (nil hierarchy "/{4_BIT_ALU MUX_4_1_TEST config}:a"))) nil)("MUX_4_1_TEST:/\tMUX_4_1_TEST 4_BIT_ALU schematic" (("open" (nil hierarchy "/{4_BIT_ALU MUX_4_1_TEST schematic }:a"))) (((-3.725 -3.56875) (6.13125 1.05)) "a" "analogArtist-Schematic" 29))