# Reading C:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do Pipeline_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/bruno/Documents/TrabFinal/pipeline/mux_41.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_41
# -- Compiling architecture behavioral of mux_41
# vcom -93 -work work {C:/Users/bruno/Documents/TrabFinal/pipeline/ula_mips.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ula_mips
# -- Compiling architecture rt1 of ula_mips
# vcom -93 -work work {C:/Users/bruno/Documents/TrabFinal/pipeline/somador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity somador
# -- Compiling architecture behavior of somador
# vcom -93 -work work {C:/Users/bruno/Documents/TrabFinal/pipeline/pc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity pc
# -- Compiling architecture behavioral of pc
# vcom -93 -work work {C:/Users/bruno/Documents/TrabFinal/pipeline/bregmips.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bregmips
# -- Compiling architecture breg_arch of bregmips
# vcom -93 -work work {C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Pipeline
# -- Compiling architecture behavior of Pipeline
# vcom -93 -work work {C:/Users/bruno/Documents/TrabFinal/pipeline/minst.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity minst
# -- Compiling architecture SYN of minst
# vcom -93 -work work {C:/Users/bruno/Documents/TrabFinal/pipeline/mdata.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mdata
# -- Compiling architecture SYN of mdata
# vcom -93 -work work {C:/Users/bruno/Documents/TrabFinal/pipeline/controle_ula.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controle_ula
# -- Compiling architecture behav of controle_ula
# vcom -93 -work work {C:/Users/bruno/Documents/TrabFinal/pipeline/controle.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controle
# -- Compiling architecture arq_controle of controle
# vcom -93 -work work {C:/Users/bruno/Documents/TrabFinal/pipeline/sign_extend.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_extend
# -- Compiling architecture sign_extend_arch of sign_extend
# vcom -93 -work work {C:/Users/bruno/Documents/TrabFinal/pipeline/if_id.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity if_id
# -- Compiling architecture behavioral of if_id
# vcom -93 -work work {C:/Users/bruno/Documents/TrabFinal/pipeline/id_ex.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity id_ex
# -- Compiling architecture behavioral of id_ex
# vcom -93 -work work {C:/Users/bruno/Documents/TrabFinal/pipeline/ex_mem.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_mem
# -- Compiling architecture behavioral of ex_mem
# vcom -93 -work work {C:/Users/bruno/Documents/TrabFinal/pipeline/mem_wb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mem_wb
# -- Compiling architecture behavioral of mem_wb
# vcom -93 -work work {C:/Users/bruno/Documents/TrabFinal/pipeline/conversor_7seg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity conversor_7seg
# -- Compiling architecture behavior of conversor_7seg
# vcom -93 -work work {C:/Users/bruno/Documents/TrabFinal/pipeline/mux4.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mux4
# -- Compiling architecture behavioral of mux4
# vcom -93 -work work {C:/Users/bruno/Documents/TrabFinal/pipeline/comparador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity comparador
# -- Compiling architecture behavior of comparador
# vcom -93 -work work {C:/Users/bruno/Documents/TrabFinal/pipeline/mux2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture behavioral of mux2
# 
# vcom -93 -work work {C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Pipeline_tb
# -- Compiling architecture Pipeline_arch of Pipeline_tb
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  Pipeline_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps Pipeline_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline_tb(pipeline_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.numeric_std(body)
# Loading work.pipeline(behavior)
# Loading work.mux4(behavioral)
# Loading work.pc(behavioral)
# Loading work.somador(behavior)
# Loading work.minst(syn)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.if_id(behavioral)
# Loading work.bregmips(breg_arch)
# Loading work.comparador(behavior)
# Loading work.controle(arq_controle)
# Loading work.sign_extend(sign_extend_arch)
# Loading work.id_ex(behavioral)
# Loading work.mux2(behavioral)
# Loading work.ula_mips(rt1)
# Loading work.controle_ula(behav)
# Loading work.mux_41(behavioral)
# Loading work.ex_mem(behavioral)
# Loading work.mdata(syn)
# Loading work.mem_wb(behavioral)
# Loading work.conversor_7seg(behavior)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_tb/DUT/ex_somador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_tb/DUT/ex_somador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_tb/DUT/somador_id
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_tb/DUT/somador_id
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_tb/DUT/comparador_id
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_tb/DUT/comparador_id
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_tb/DUT/breg_id
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_tb/DUT/breg_id
# ** Error: (vsim-7) Failed to open VHDL file "../memInstrucoes.mif" in rb mode.
# 
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /pipeline_tb/DUT/mi_if/altsyncram_component
# ** Fatal: (vsim-7) Failed to open VHDL file "../memInstrucoes.mif" in rb mode.
# 
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Process: /pipeline_tb/DUT/mi_if/altsyncram_component/MEMORY File: C:/altera/13.0/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd
# Fatal error in Process MEMORY at C:/altera/13.0/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd line 40237
# 
# HDL call sequence:
# Stopped at C:/altera/13.0/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 40237 Subprogram read_my_memory
# called from  C:/altera/13.0/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 41850 Process MEMORY
# 
