<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.2 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml command.twx command.ncd -o command.twr command.pcf -ucf
command.ucf

</twCmdLine><twDesign>command.ncd</twDesign><twDesignPath>command.ncd</twDesignPath><twPCF>command.pcf</twPCF><twPcfPath>command.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="fg320"><twDevName>xc3s500e</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2011-06-20</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="3">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="4">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="5">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="NET  &quot;CCLK&quot;  PERIOD = 20.0ns HIGH 40%;" ScopeName="">NET &quot;CLK_DIV/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.500</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;CLK_DIV/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.500" period="20.000" constraintValue="8.000" deviceLimit="3.000" physResource="CLK_DIV/DCM_SP_INST/CLKIN" logResource="CLK_DIV/DCM_SP_INST/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="CLK_DIV/CLKIN_IBUFG"/><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="12.000" deviceLimit="3.000" physResource="CLK_DIV/DCM_SP_INST/CLKIN" logResource="CLK_DIV/DCM_SP_INST/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="CLK_DIV/CLKIN_IBUFG"/><twPinLimit anchorID="10" type="MINPERIOD" name="Tdcmpc" slack="15.834" period="20.000" constraintValue="20.000" deviceLimit="4.166" freqLimit="240.038" physResource="CLK_DIV/DCM_SP_INST/CLKIN" logResource="CLK_DIV/DCM_SP_INST/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="CLK_DIV/CLKIN_IBUFG"/></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;CLK_DIV/CLK0_BUF&quot; derived from  NET &quot;CLK_DIV/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%;  duty cycle corrected to 20 nS  HIGH 10 nS  </twConstName><twItemCnt>1338</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>605</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.010</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B (RAMB16_X1Y2.ADDRB6), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.990</twSlack><twSrc BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR</twSrc><twDest BELType="RAM">ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B</twDest><twTotPathDel>6.990</twTotPathDel><twClkSkew dest = "0.079" src = "0.099">0.020</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR</twSrc><twDest BELType='RAM'>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK0_OUT</twSrcClk><twPathDel><twSite>SLICE_X37Y45.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/iCAP_WR_ADDR&lt;5&gt;</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y2.ADDRB6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">6.022</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/iCAP_WR_ADDR&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y2.CLKB</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B</twBEL></twPathDel><twLogDel>0.968</twLogDel><twRouteDel>6.022</twRouteDel><twTotDel>6.990</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLK0_OUT</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B (RAMB16_X1Y2.ADDRB9), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.358</twSlack><twSrc BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR</twSrc><twDest BELType="RAM">ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B</twDest><twTotPathDel>6.621</twTotPathDel><twClkSkew dest = "0.102" src = "0.123">0.021</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR</twSrc><twDest BELType='RAM'>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK0_OUT</twSrcClk><twPathDel><twSite>SLICE_X33Y46.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/iCAP_WR_ADDR&lt;9&gt;</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y2.ADDRB9</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">5.657</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/iCAP_WR_ADDR&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y2.CLKB</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B</twBEL></twPathDel><twLogDel>0.964</twLogDel><twRouteDel>5.657</twRouteDel><twTotDel>6.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLK0_OUT</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B (RAMB16_X1Y2.ADDRB3), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.518</twSlack><twSrc BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR</twSrc><twDest BELType="RAM">ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B</twDest><twTotPathDel>6.465</twTotPathDel><twClkSkew dest = "0.102" src = "0.119">0.017</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR</twSrc><twDest BELType='RAM'>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK0_OUT</twSrcClk><twPathDel><twSite>SLICE_X33Y39.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/iCAP_WR_ADDR&lt;3&gt;</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y2.ADDRB3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">5.501</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/iCAP_WR_ADDR&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y2.CLKB</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B</twBEL></twPathDel><twLogDel>0.964</twLogDel><twRouteDel>5.501</twRouteDel><twTotDel>6.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLK0_OUT</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;CLK_DIV/CLK0_BUF&quot; derived from
 NET &quot;CLK_DIV/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X34Y26.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.896</twSlack><twSrc BELType="FF">ila/U0/I_TQ0.G_TW[5].U_TQ</twSrc><twDest BELType="FF">ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.894</twTotPathDel><twClkSkew dest = "0.003" src = "0.005">0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_TQ0.G_TW[5].U_TQ</twSrc><twDest BELType='FF'>ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">CLK0_OUT</twSrcClk><twPathDel><twSite>SLICE_X35Y23.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>ila/U0/iTRIG_IN&lt;5&gt;</twComp><twBEL>ila/U0/I_TQ0.G_TW[5].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y26.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.573</twDelInfo><twComp>ila/U0/iTRIG_IN&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y26.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.149</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/iDATA&lt;5&gt;</twComp><twBEL>ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.573</twRouteDel><twTotDel>0.894</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLK0_OUT</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR (SLICE_X33Y46.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.929</twSlack><twSrc BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR</twSrc><twDest BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR</twDest><twTotPathDel>0.931</twTotPathDel><twClkSkew dest = "0.056" src = "0.054">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR</twSrc><twDest BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">CLK0_OUT</twSrcClk><twPathDel><twSite>SLICE_X30Y46.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.474</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;9&gt;</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y46.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y46.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/iCAP_WR_ADDR&lt;9&gt;</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>0.364</twRouteDel><twTotDel>0.931</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLK0_OUT</twDestClk><twPctLog>60.9</twPctLog><twPctRoute>39.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR (SLICE_X35Y44.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.931</twSlack><twSrc BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR</twSrc><twDest BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR</twDest><twTotPathDel>0.931</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR</twSrc><twDest BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">CLK0_OUT</twSrcClk><twPathDel><twSite>SLICE_X32Y44.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.474</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;1&gt;</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y44.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y44.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/iCAP_WR_ADDR&lt;1&gt;</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>0.364</twRouteDel><twTotDel>0.931</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLK0_OUT</twDestClk><twPctLog>60.9</twPctLog><twPctRoute>39.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="24"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;CLK_DIV/CLK0_BUF&quot; derived from
 NET &quot;CLK_DIV/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 
</twPinLimitBanner><twPinLimit anchorID="25" type="MINPERIOD" name="Tdcmpco" slack="15.834" period="20.000" constraintValue="20.000" deviceLimit="4.166" freqLimit="240.038" physResource="CLK_DIV/DCM_SP_INST/CLK0" logResource="CLK_DIV/DCM_SP_INST/CLK0" locationPin="DCM_X0Y1.CLK0" clockNet="CLK_DIV/CLK0_BUF"/><twPinLimit anchorID="26" type="MINLOWPULSE" name="Tbpwl" slack="16.824" period="20.000" constraintValue="10.000" deviceLimit="1.588" physResource="ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[12].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i/CLKB" logResource="ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[12].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B/CLKB" locationPin="RAMB16_X1Y8.CLKB" clockNet="CLK0_OUT"/><twPinLimit anchorID="27" type="MINHIGHPULSE" name="Tbpwh" slack="16.824" period="20.000" constraintValue="10.000" deviceLimit="1.588" physResource="ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[12].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i/CLKB" logResource="ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[12].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B/CLKB" locationPin="RAMB16_X1Y8.CLKB" clockNet="CLK0_OUT"/></twPinLimitRpt></twConst><twConst anchorID="28" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;CLK_DIV/CLKDV_BUF&quot; derived from  NET &quot;CLK_DIV/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%;  multiplied by 10.00 to 200 nS and duty cycle corrected to HIGH 100 nS  </twConstName><twItemCnt>6880</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>482</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>25.264</twMinPer></twConstHead><twPathRptBanner iPaths="494" iCriticalPaths="0" sType="EndPoint">Paths for end point TXN/PHYSICAL/counter_15 (SLICE_X53Y17.CIN), 494 paths
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>87.368</twSlack><twSrc BELType="FF">TXN/PHYSICAL/current_state_5</twSrc><twDest BELType="FF">TXN/PHYSICAL/counter_15</twDest><twTotPathDel>12.632</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>TXN/PHYSICAL/current_state_5</twSrc><twDest BELType='FF'>TXN/PHYSICAL/counter_15</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X66Y29.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="100.000">CLKDV_OUT</twSrcClk><twPathDel><twSite>SLICE_X66Y29.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>TXN/PHYSICAL/current_state&lt;5&gt;</twComp><twBEL>TXN/PHYSICAL/current_state_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y31.F3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>TXN/PHYSICAL/current_state&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y31.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut&lt;2&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;2&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;5&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y14.F2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">6.913</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>TXN/PHYSICAL/counter&lt;8&gt;</twComp><twBEL>TXN/PHYSICAL/Mcount_counter_lut&lt;8&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;8&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcount_counter_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>TXN/PHYSICAL/counter&lt;10&gt;</twComp><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;10&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcount_counter_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>TXN/PHYSICAL/counter&lt;12&gt;</twComp><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;12&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcount_counter_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y17.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>TXN/PHYSICAL/counter&lt;14&gt;</twComp><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;14&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_xor&lt;15&gt;</twBEL><twBEL>TXN/PHYSICAL/counter_15</twBEL></twPathDel><twLogDel>4.390</twLogDel><twRouteDel>8.242</twRouteDel><twTotDel>12.632</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">TXN/PHYSICAL/clk_inv</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>87.486</twSlack><twSrc BELType="FF">TXN/PHYSICAL/current_state_5</twSrc><twDest BELType="FF">TXN/PHYSICAL/counter_15</twDest><twTotPathDel>12.514</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>TXN/PHYSICAL/current_state_5</twSrc><twDest BELType='FF'>TXN/PHYSICAL/counter_15</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X66Y29.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="100.000">CLKDV_OUT</twSrcClk><twPathDel><twSite>SLICE_X66Y29.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>TXN/PHYSICAL/current_state&lt;5&gt;</twComp><twBEL>TXN/PHYSICAL/current_state_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y31.F3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>TXN/PHYSICAL/current_state&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y31.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut&lt;2&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;2&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;5&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y15.F2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">6.913</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y15.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>TXN/PHYSICAL/counter&lt;10&gt;</twComp><twBEL>TXN/PHYSICAL/Mcount_counter_lut&lt;10&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;10&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcount_counter_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>TXN/PHYSICAL/counter&lt;12&gt;</twComp><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;12&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcount_counter_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y17.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>TXN/PHYSICAL/counter&lt;14&gt;</twComp><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;14&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_xor&lt;15&gt;</twBEL><twBEL>TXN/PHYSICAL/counter_15</twBEL></twPathDel><twLogDel>4.272</twLogDel><twRouteDel>8.242</twRouteDel><twTotDel>12.514</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">TXN/PHYSICAL/clk_inv</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>87.553</twSlack><twSrc BELType="FF">TXN/PHYSICAL/current_state_5</twSrc><twDest BELType="FF">TXN/PHYSICAL/counter_15</twDest><twTotPathDel>12.447</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>TXN/PHYSICAL/current_state_5</twSrc><twDest BELType='FF'>TXN/PHYSICAL/counter_15</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X66Y29.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="100.000">CLKDV_OUT</twSrcClk><twPathDel><twSite>SLICE_X66Y29.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>TXN/PHYSICAL/current_state&lt;5&gt;</twComp><twBEL>TXN/PHYSICAL/current_state_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y31.F3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>TXN/PHYSICAL/current_state&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y31.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut&lt;2&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;2&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;5&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y14.G2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">6.889</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y14.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>TXN/PHYSICAL/counter&lt;8&gt;</twComp><twBEL>TXN/PHYSICAL/Mcount_counter_lut&lt;9&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcount_counter_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>TXN/PHYSICAL/counter&lt;10&gt;</twComp><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;10&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcount_counter_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>TXN/PHYSICAL/counter&lt;12&gt;</twComp><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;12&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcount_counter_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y17.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>TXN/PHYSICAL/counter&lt;14&gt;</twComp><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;14&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_xor&lt;15&gt;</twBEL><twBEL>TXN/PHYSICAL/counter_15</twBEL></twPathDel><twLogDel>4.229</twLogDel><twRouteDel>8.218</twRouteDel><twTotDel>12.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">TXN/PHYSICAL/clk_inv</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="428" iCriticalPaths="0" sType="EndPoint">Paths for end point TXN/PHYSICAL/counter_13 (SLICE_X53Y16.CIN), 428 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>87.486</twSlack><twSrc BELType="FF">TXN/PHYSICAL/current_state_5</twSrc><twDest BELType="FF">TXN/PHYSICAL/counter_13</twDest><twTotPathDel>12.514</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>TXN/PHYSICAL/current_state_5</twSrc><twDest BELType='FF'>TXN/PHYSICAL/counter_13</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X66Y29.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="100.000">CLKDV_OUT</twSrcClk><twPathDel><twSite>SLICE_X66Y29.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>TXN/PHYSICAL/current_state&lt;5&gt;</twComp><twBEL>TXN/PHYSICAL/current_state_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y31.F3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>TXN/PHYSICAL/current_state&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y31.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut&lt;2&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;2&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;5&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y14.F2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">6.913</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>TXN/PHYSICAL/counter&lt;8&gt;</twComp><twBEL>TXN/PHYSICAL/Mcount_counter_lut&lt;8&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;8&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcount_counter_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>TXN/PHYSICAL/counter&lt;10&gt;</twComp><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;10&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcount_counter_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y16.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>TXN/PHYSICAL/counter&lt;12&gt;</twComp><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;12&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_xor&lt;13&gt;</twBEL><twBEL>TXN/PHYSICAL/counter_13</twBEL></twPathDel><twLogDel>4.272</twLogDel><twRouteDel>8.242</twRouteDel><twTotDel>12.514</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">TXN/PHYSICAL/clk_inv</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>87.604</twSlack><twSrc BELType="FF">TXN/PHYSICAL/current_state_5</twSrc><twDest BELType="FF">TXN/PHYSICAL/counter_13</twDest><twTotPathDel>12.396</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>TXN/PHYSICAL/current_state_5</twSrc><twDest BELType='FF'>TXN/PHYSICAL/counter_13</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X66Y29.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="100.000">CLKDV_OUT</twSrcClk><twPathDel><twSite>SLICE_X66Y29.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>TXN/PHYSICAL/current_state&lt;5&gt;</twComp><twBEL>TXN/PHYSICAL/current_state_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y31.F3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>TXN/PHYSICAL/current_state&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y31.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut&lt;2&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;2&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;5&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y15.F2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">6.913</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y15.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>TXN/PHYSICAL/counter&lt;10&gt;</twComp><twBEL>TXN/PHYSICAL/Mcount_counter_lut&lt;10&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;10&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcount_counter_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y16.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>TXN/PHYSICAL/counter&lt;12&gt;</twComp><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;12&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_xor&lt;13&gt;</twBEL><twBEL>TXN/PHYSICAL/counter_13</twBEL></twPathDel><twLogDel>4.154</twLogDel><twRouteDel>8.242</twRouteDel><twTotDel>12.396</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">TXN/PHYSICAL/clk_inv</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>87.671</twSlack><twSrc BELType="FF">TXN/PHYSICAL/current_state_5</twSrc><twDest BELType="FF">TXN/PHYSICAL/counter_13</twDest><twTotPathDel>12.329</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>TXN/PHYSICAL/current_state_5</twSrc><twDest BELType='FF'>TXN/PHYSICAL/counter_13</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X66Y29.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="100.000">CLKDV_OUT</twSrcClk><twPathDel><twSite>SLICE_X66Y29.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>TXN/PHYSICAL/current_state&lt;5&gt;</twComp><twBEL>TXN/PHYSICAL/current_state_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y31.F3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>TXN/PHYSICAL/current_state&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y31.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut&lt;2&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;2&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;5&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y14.G2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">6.889</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y14.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>TXN/PHYSICAL/counter&lt;8&gt;</twComp><twBEL>TXN/PHYSICAL/Mcount_counter_lut&lt;9&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcount_counter_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>TXN/PHYSICAL/counter&lt;10&gt;</twComp><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;10&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcount_counter_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y16.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>TXN/PHYSICAL/counter&lt;12&gt;</twComp><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;12&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_xor&lt;13&gt;</twBEL><twBEL>TXN/PHYSICAL/counter_13</twBEL></twPathDel><twLogDel>4.111</twLogDel><twRouteDel>8.218</twRouteDel><twTotDel>12.329</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">TXN/PHYSICAL/clk_inv</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="362" iCriticalPaths="0" sType="EndPoint">Paths for end point TXN/PHYSICAL/counter_11 (SLICE_X53Y15.CIN), 362 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>87.604</twSlack><twSrc BELType="FF">TXN/PHYSICAL/current_state_5</twSrc><twDest BELType="FF">TXN/PHYSICAL/counter_11</twDest><twTotPathDel>12.396</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>TXN/PHYSICAL/current_state_5</twSrc><twDest BELType='FF'>TXN/PHYSICAL/counter_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X66Y29.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="100.000">CLKDV_OUT</twSrcClk><twPathDel><twSite>SLICE_X66Y29.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>TXN/PHYSICAL/current_state&lt;5&gt;</twComp><twBEL>TXN/PHYSICAL/current_state_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y31.F3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>TXN/PHYSICAL/current_state&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y31.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut&lt;2&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;2&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;5&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y14.F2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">6.913</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>TXN/PHYSICAL/counter&lt;8&gt;</twComp><twBEL>TXN/PHYSICAL/Mcount_counter_lut&lt;8&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;8&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcount_counter_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y15.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>TXN/PHYSICAL/counter&lt;10&gt;</twComp><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;10&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_xor&lt;11&gt;</twBEL><twBEL>TXN/PHYSICAL/counter_11</twBEL></twPathDel><twLogDel>4.154</twLogDel><twRouteDel>8.242</twRouteDel><twTotDel>12.396</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">TXN/PHYSICAL/clk_inv</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>87.789</twSlack><twSrc BELType="FF">TXN/PHYSICAL/current_state_5</twSrc><twDest BELType="FF">TXN/PHYSICAL/counter_11</twDest><twTotPathDel>12.211</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>TXN/PHYSICAL/current_state_5</twSrc><twDest BELType='FF'>TXN/PHYSICAL/counter_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X66Y29.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="100.000">CLKDV_OUT</twSrcClk><twPathDel><twSite>SLICE_X66Y29.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>TXN/PHYSICAL/current_state&lt;5&gt;</twComp><twBEL>TXN/PHYSICAL/current_state_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y31.F3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>TXN/PHYSICAL/current_state&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y31.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut&lt;2&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;2&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;5&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y14.G2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">6.889</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y14.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>TXN/PHYSICAL/counter&lt;8&gt;</twComp><twBEL>TXN/PHYSICAL/Mcount_counter_lut&lt;9&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcount_counter_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y15.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>TXN/PHYSICAL/counter&lt;10&gt;</twComp><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;10&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_xor&lt;11&gt;</twBEL><twBEL>TXN/PHYSICAL/counter_11</twBEL></twPathDel><twLogDel>3.993</twLogDel><twRouteDel>8.218</twRouteDel><twTotDel>12.211</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">TXN/PHYSICAL/clk_inv</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>87.877</twSlack><twSrc BELType="FF">TXN/PHYSICAL/current_state_1</twSrc><twDest BELType="FF">TXN/PHYSICAL/counter_11</twDest><twTotPathDel>12.123</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>TXN/PHYSICAL/current_state_1</twSrc><twDest BELType='FF'>TXN/PHYSICAL/counter_11</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X66Y26.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="100.000">CLKDV_OUT</twSrcClk><twPathDel><twSite>SLICE_X66Y26.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>TXN/PHYSICAL/current_state&lt;1&gt;</twComp><twBEL>TXN/PHYSICAL/current_state_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y30.F1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.938</twDelInfo><twComp>TXN/PHYSICAL/current_state&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y30.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;1&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut&lt;0&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;0&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;2&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;5&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y14.F2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">6.913</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>TXN/PHYSICAL/counter&lt;8&gt;</twComp><twBEL>TXN/PHYSICAL/Mcount_counter_lut&lt;8&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;8&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcount_counter_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y15.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>TXN/PHYSICAL/counter&lt;10&gt;</twComp><twBEL>TXN/PHYSICAL/Mcount_counter_cy&lt;10&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_xor&lt;11&gt;</twBEL><twBEL>TXN/PHYSICAL/counter_11</twBEL></twPathDel><twLogDel>4.272</twLogDel><twRouteDel>7.851</twRouteDel><twTotDel>12.123</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">TXN/PHYSICAL/clk_inv</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;CLK_DIV/CLKDV_BUF&quot; derived from
 NET &quot;CLK_DIV/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%;
 multiplied by 10.00 to 200 nS and duty cycle corrected to HIGH 100 nS 

</twPathRptBanner><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point TXN/PHYSICAL/counter_12 (SLICE_X53Y16.F2), 32 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.393</twSlack><twSrc BELType="FF">TXN/PHYSICAL/next_state_15</twSrc><twDest BELType="FF">TXN/PHYSICAL/counter_12</twDest><twTotPathDel>5.473</twTotPathDel><twClkSkew dest = "5.252" src = "0.172">-5.080</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>TXN/PHYSICAL/next_state_15</twSrc><twDest BELType='FF'>TXN/PHYSICAL/counter_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X66Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="200.000">CLKDV_OUT</twSrcClk><twPathDel><twSite>SLICE_X66Y33.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>TXN/PHYSICAL/next_state&lt;15&gt;</twComp><twBEL>TXN/PHYSICAL/next_state_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y33.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>TXN/PHYSICAL/next_state&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y33.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twFalling">0.801</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut&lt;7&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y16.F2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling">2.921</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y16.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.801</twDelInfo><twComp>TXN/PHYSICAL/counter&lt;12&gt;</twComp><twBEL>TXN/PHYSICAL/Mcount_counter_lut&lt;12&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_xor&lt;12&gt;</twBEL><twBEL>TXN/PHYSICAL/counter_12</twBEL></twPathDel><twLogDel>2.076</twLogDel><twRouteDel>3.397</twRouteDel><twTotDel>5.473</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">TXN/PHYSICAL/clk_inv</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.470</twSlack><twSrc BELType="FF">TXN/PHYSICAL/next_state_7</twSrc><twDest BELType="FF">TXN/PHYSICAL/counter_12</twDest><twTotPathDel>5.557</twTotPathDel><twClkSkew dest = "5.252" src = "0.165">-5.087</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>TXN/PHYSICAL/next_state_7</twSrc><twDest BELType='FF'>TXN/PHYSICAL/counter_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X64Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="200.000">CLKDV_OUT</twSrcClk><twPathDel><twSite>SLICE_X64Y29.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>TXN/PHYSICAL/next_state&lt;7&gt;</twComp><twBEL>TXN/PHYSICAL/next_state_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y31.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>TXN/PHYSICAL/next_state&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y31.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut&lt;3&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;5&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.094</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y16.F2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling">2.921</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y16.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.801</twDelInfo><twComp>TXN/PHYSICAL/counter&lt;12&gt;</twComp><twBEL>TXN/PHYSICAL/Mcount_counter_lut&lt;12&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_xor&lt;12&gt;</twBEL><twBEL>TXN/PHYSICAL/counter_12</twBEL></twPathDel><twLogDel>2.264</twLogDel><twRouteDel>3.293</twRouteDel><twTotDel>5.557</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">TXN/PHYSICAL/clk_inv</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.495</twSlack><twSrc BELType="FF">TXN/PHYSICAL/next_state_13</twSrc><twDest BELType="FF">TXN/PHYSICAL/counter_12</twDest><twTotPathDel>5.577</twTotPathDel><twClkSkew dest = "5.252" src = "0.170">-5.082</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>TXN/PHYSICAL/next_state_13</twSrc><twDest BELType='FF'>TXN/PHYSICAL/counter_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X66Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="200.000">CLKDV_OUT</twSrcClk><twPathDel><twSite>SLICE_X66Y31.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>TXN/PHYSICAL/next_state&lt;13&gt;</twComp><twBEL>TXN/PHYSICAL/next_state_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y33.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>TXN/PHYSICAL/next_state&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y33.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twFalling">0.930</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut&lt;6&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y16.F2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling">2.921</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y16.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.801</twDelInfo><twComp>TXN/PHYSICAL/counter&lt;12&gt;</twComp><twBEL>TXN/PHYSICAL/Mcount_counter_lut&lt;12&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_xor&lt;12&gt;</twBEL><twBEL>TXN/PHYSICAL/counter_12</twBEL></twPathDel><twLogDel>2.205</twLogDel><twRouteDel>3.372</twRouteDel><twTotDel>5.577</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">TXN/PHYSICAL/clk_inv</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point TXN/PHYSICAL/counter_14 (SLICE_X53Y17.F2), 32 paths
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.393</twSlack><twSrc BELType="FF">TXN/PHYSICAL/next_state_15</twSrc><twDest BELType="FF">TXN/PHYSICAL/counter_14</twDest><twTotPathDel>5.473</twTotPathDel><twClkSkew dest = "5.252" src = "0.172">-5.080</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>TXN/PHYSICAL/next_state_15</twSrc><twDest BELType='FF'>TXN/PHYSICAL/counter_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X66Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="200.000">CLKDV_OUT</twSrcClk><twPathDel><twSite>SLICE_X66Y33.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>TXN/PHYSICAL/next_state&lt;15&gt;</twComp><twBEL>TXN/PHYSICAL/next_state_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y33.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>TXN/PHYSICAL/next_state&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y33.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twFalling">0.801</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut&lt;7&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y17.F2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling">2.921</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y17.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.801</twDelInfo><twComp>TXN/PHYSICAL/counter&lt;14&gt;</twComp><twBEL>TXN/PHYSICAL/Mcount_counter_lut&lt;14&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_xor&lt;14&gt;</twBEL><twBEL>TXN/PHYSICAL/counter_14</twBEL></twPathDel><twLogDel>2.076</twLogDel><twRouteDel>3.397</twRouteDel><twTotDel>5.473</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">TXN/PHYSICAL/clk_inv</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.470</twSlack><twSrc BELType="FF">TXN/PHYSICAL/next_state_7</twSrc><twDest BELType="FF">TXN/PHYSICAL/counter_14</twDest><twTotPathDel>5.557</twTotPathDel><twClkSkew dest = "5.252" src = "0.165">-5.087</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>TXN/PHYSICAL/next_state_7</twSrc><twDest BELType='FF'>TXN/PHYSICAL/counter_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X64Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="200.000">CLKDV_OUT</twSrcClk><twPathDel><twSite>SLICE_X64Y29.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>TXN/PHYSICAL/next_state&lt;7&gt;</twComp><twBEL>TXN/PHYSICAL/next_state_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y31.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>TXN/PHYSICAL/next_state&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y31.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut&lt;3&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;5&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.094</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y17.F2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling">2.921</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y17.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.801</twDelInfo><twComp>TXN/PHYSICAL/counter&lt;14&gt;</twComp><twBEL>TXN/PHYSICAL/Mcount_counter_lut&lt;14&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_xor&lt;14&gt;</twBEL><twBEL>TXN/PHYSICAL/counter_14</twBEL></twPathDel><twLogDel>2.264</twLogDel><twRouteDel>3.293</twRouteDel><twTotDel>5.557</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">TXN/PHYSICAL/clk_inv</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.495</twSlack><twSrc BELType="FF">TXN/PHYSICAL/next_state_13</twSrc><twDest BELType="FF">TXN/PHYSICAL/counter_14</twDest><twTotPathDel>5.577</twTotPathDel><twClkSkew dest = "5.252" src = "0.170">-5.082</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>TXN/PHYSICAL/next_state_13</twSrc><twDest BELType='FF'>TXN/PHYSICAL/counter_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X66Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="200.000">CLKDV_OUT</twSrcClk><twPathDel><twSite>SLICE_X66Y31.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>TXN/PHYSICAL/next_state&lt;13&gt;</twComp><twBEL>TXN/PHYSICAL/next_state_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y33.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>TXN/PHYSICAL/next_state&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y33.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twFalling">0.930</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut&lt;6&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y17.F2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling">2.921</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y17.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.801</twDelInfo><twComp>TXN/PHYSICAL/counter&lt;14&gt;</twComp><twBEL>TXN/PHYSICAL/Mcount_counter_lut&lt;14&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_xor&lt;14&gt;</twBEL><twBEL>TXN/PHYSICAL/counter_14</twBEL></twPathDel><twLogDel>2.205</twLogDel><twRouteDel>3.372</twRouteDel><twTotDel>5.577</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">TXN/PHYSICAL/clk_inv</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point TXN/PHYSICAL/counter_13 (SLICE_X53Y16.G2), 32 paths
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.511</twSlack><twSrc BELType="FF">TXN/PHYSICAL/next_state_15</twSrc><twDest BELType="FF">TXN/PHYSICAL/counter_13</twDest><twTotPathDel>5.591</twTotPathDel><twClkSkew dest = "5.252" src = "0.172">-5.080</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>TXN/PHYSICAL/next_state_15</twSrc><twDest BELType='FF'>TXN/PHYSICAL/counter_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X66Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="200.000">CLKDV_OUT</twSrcClk><twPathDel><twSite>SLICE_X66Y33.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>TXN/PHYSICAL/next_state&lt;15&gt;</twComp><twBEL>TXN/PHYSICAL/next_state_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y33.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>TXN/PHYSICAL/next_state&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y33.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twFalling">0.801</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut&lt;7&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y16.G2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling">2.902</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y16.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">0.938</twDelInfo><twComp>TXN/PHYSICAL/counter&lt;12&gt;</twComp><twBEL>TXN/PHYSICAL/Mcount_counter_lut&lt;13&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_xor&lt;13&gt;</twBEL><twBEL>TXN/PHYSICAL/counter_13</twBEL></twPathDel><twLogDel>2.213</twLogDel><twRouteDel>3.378</twRouteDel><twTotDel>5.591</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">TXN/PHYSICAL/clk_inv</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.588</twSlack><twSrc BELType="FF">TXN/PHYSICAL/next_state_7</twSrc><twDest BELType="FF">TXN/PHYSICAL/counter_13</twDest><twTotPathDel>5.675</twTotPathDel><twClkSkew dest = "5.252" src = "0.165">-5.087</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>TXN/PHYSICAL/next_state_7</twSrc><twDest BELType='FF'>TXN/PHYSICAL/counter_13</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X64Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="200.000">CLKDV_OUT</twSrcClk><twPathDel><twSite>SLICE_X64Y29.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>TXN/PHYSICAL/next_state&lt;7&gt;</twComp><twBEL>TXN/PHYSICAL/next_state_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y31.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>TXN/PHYSICAL/next_state&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y31.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut&lt;3&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;5&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.094</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y16.G2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling">2.902</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y16.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">0.938</twDelInfo><twComp>TXN/PHYSICAL/counter&lt;12&gt;</twComp><twBEL>TXN/PHYSICAL/Mcount_counter_lut&lt;13&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_xor&lt;13&gt;</twBEL><twBEL>TXN/PHYSICAL/counter_13</twBEL></twPathDel><twLogDel>2.401</twLogDel><twRouteDel>3.274</twRouteDel><twTotDel>5.675</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">TXN/PHYSICAL/clk_inv</twDestClk><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.613</twSlack><twSrc BELType="FF">TXN/PHYSICAL/next_state_13</twSrc><twDest BELType="FF">TXN/PHYSICAL/counter_13</twDest><twTotPathDel>5.695</twTotPathDel><twClkSkew dest = "5.252" src = "0.170">-5.082</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>TXN/PHYSICAL/next_state_13</twSrc><twDest BELType='FF'>TXN/PHYSICAL/counter_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X66Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="200.000">CLKDV_OUT</twSrcClk><twPathDel><twSite>SLICE_X66Y31.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>TXN/PHYSICAL/next_state&lt;13&gt;</twComp><twBEL>TXN/PHYSICAL/next_state_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y33.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>TXN/PHYSICAL/next_state&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y33.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twFalling">0.930</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twComp><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut&lt;6&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y16.G2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling">2.902</twDelInfo><twComp>TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y16.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">0.938</twDelInfo><twComp>TXN/PHYSICAL/counter&lt;12&gt;</twComp><twBEL>TXN/PHYSICAL/Mcount_counter_lut&lt;13&gt;</twBEL><twBEL>TXN/PHYSICAL/Mcount_counter_xor&lt;13&gt;</twBEL><twBEL>TXN/PHYSICAL/counter_13</twBEL></twPathDel><twLogDel>2.342</twLogDel><twRouteDel>3.353</twRouteDel><twTotDel>5.695</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">TXN/PHYSICAL/clk_inv</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="65"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;CLK_DIV/CLKDV_BUF&quot; derived from
 NET &quot;CLK_DIV/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%;
 multiplied by 10.00 to 200 nS and duty cycle corrected to HIGH 100 nS 
</twPinLimitBanner><twPinLimit anchorID="66" type="MINPERIOD" name="Tdcmpdv" slack="193.751" period="200.000" constraintValue="200.000" deviceLimit="6.249" freqLimit="160.026" physResource="CLK_DIV/DCM_SP_INST/CLKDV" logResource="CLK_DIV/DCM_SP_INST/CLKDV" locationPin="DCM_X0Y1.CLKDV" clockNet="CLK_DIV/CLKDV_BUF"/><twPinLimit anchorID="67" type="MINLOWPULSE" name="Tcl" slack="198.348" period="200.000" constraintValue="100.000" deviceLimit="0.826" physResource="TXN/PHYSICAL/count_up_to_value&lt;6&gt;/CLK" logResource="TXN/PHYSICAL/count_up_to_value_6/CK" locationPin="SLICE_X66Y14.CLK" clockNet="CLKDV_OUT"/><twPinLimit anchorID="68" type="MINHIGHPULSE" name="Tch" slack="198.348" period="200.000" constraintValue="100.000" deviceLimit="0.826" physResource="TXN/PHYSICAL/count_up_to_value&lt;6&gt;/CLK" logResource="TXN/PHYSICAL/count_up_to_value_6/CK" locationPin="SLICE_X66Y14.CLK" clockNet="CLKDV_OUT"/></twPinLimitRpt></twConst><twConst anchorID="69" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X27Y74.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twUnconstPath anchorID="71" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.333</twTotDel><twSrc BELType="LATCH">ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>5.496</twDel><twSUTime>0.837</twSUTime><twTotPathDel>6.333</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X32Y68.CLK</twSrcSite><twSrcClk twEdge ="twFalling">CONTROL&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y68.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y69.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y69.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y71.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y71.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y71.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y71.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y74.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y74.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>4.460</twLogDel><twRouteDel>1.873</twRouteDel><twTotDel>6.333</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>70.4</twPctLog><twPctRoute>29.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X33Y68.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twUnconstPath anchorID="73" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.869</twTotDel><twSrc BELType="LATCH">ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>2.508</twDel><twSUTime>0.361</twSUTime><twTotPathDel>2.869</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y68.CLK</twSrcSite><twSrcClk twEdge ="twFalling">CONTROL&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y68.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y69.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y69.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y68.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y68.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>1.807</twLogDel><twRouteDel>1.062</twRouteDel><twTotDel>2.869</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>63.0</twPctLog><twPctRoute>37.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X33Y69.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twUnconstPath anchorID="75" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.943</twTotDel><twSrc BELType="LATCH">ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.106</twDel><twSUTime>0.837</twSUTime><twTotPathDel>1.943</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y68.CLK</twSrcSite><twSrcClk twEdge ="twFalling">CONTROL&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y68.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y69.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y69.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>1.579</twLogDel><twRouteDel>0.364</twRouteDel><twTotDel>1.943</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>81.3</twPctLog><twPctRoute>18.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X33Y69.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twUnconstPath anchorID="77" twDataPathType="twDataPathMinDelay" ><twTotDel>1.401</twTotDel><twSrc BELType="LATCH">ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>0.885</twDel><twSUTime>-0.516</twSUTime><twTotPathDel>1.401</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y68.CLK</twSrcSite><twSrcClk twEdge ="twFalling">CONTROL&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y68.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y69.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y69.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>0.291</twRouteDel><twTotDel>1.401</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>79.2</twPctLog><twPctRoute>20.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X33Y68.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twUnconstPath anchorID="79" twDataPathType="twDataPathMinDelay" ><twTotDel>2.142</twTotDel><twSrc BELType="LATCH">ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>2.007</twDel><twSUTime>-0.135</twSUTime><twTotPathDel>2.142</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y68.CLK</twSrcSite><twSrcClk twEdge ="twFalling">CONTROL&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y68.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y69.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y69.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y68.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y68.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>1.292</twLogDel><twRouteDel>0.850</twRouteDel><twTotDel>2.142</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>60.3</twPctLog><twPctRoute>39.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X27Y74.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twUnconstPath anchorID="81" twDataPathType="twDataPathMinDelay" ><twTotDel>4.912</twTotDel><twSrc BELType="LATCH">ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>4.396</twDel><twSUTime>-0.516</twSUTime><twTotPathDel>4.912</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X32Y68.CLK</twSrcSite><twSrcClk twEdge ="twFalling">CONTROL&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y68.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y69.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y69.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y71.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y71.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y71.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y71.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y74.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y74.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>3.415</twLogDel><twRouteDel>1.497</twRouteDel><twTotDel>4.912</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>69.5</twPctLog><twPctRoute>30.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="82" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="83" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="84" twConstType="PATHBLOCK" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_path&quot; TIG;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X32Y68.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="85"><twUnconstPath anchorID="86" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.734</twTotDel><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>5.734</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X52Y74.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y71.F1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.239</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y71.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y67.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y68.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>CONTROL&lt;13&gt;</twComp></twPathDel><twLogDel>2.060</twLogDel><twRouteDel>3.674</twRouteDel><twTotDel>5.734</twTotDel><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="87"><twUnconstPath anchorID="88" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.183</twTotDel><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>5.183</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X49Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X49Y75.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y71.F2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y71.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y67.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y68.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>CONTROL&lt;13&gt;</twComp></twPathDel><twLogDel>1.999</twLogDel><twRouteDel>3.184</twRouteDel><twTotDel>5.183</twTotDel><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="89"><twUnconstPath anchorID="90" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.809</twTotDel><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.809</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X52Y74.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y71.F4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.374</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y71.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y67.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y68.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>CONTROL&lt;13&gt;</twComp></twPathDel><twLogDel>2.000</twLogDel><twRouteDel>2.809</twRouteDel><twTotDel>4.809</twTotDel><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="91" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.272</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (SLICE_X52Y74.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathFromToDelay"><twSlack>10.728</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twDest><twTotPathDel>4.272</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X65Y83.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y76.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y74.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y74.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>1.901</twLogDel><twRouteDel>2.371</twRouteDel><twTotDel>4.272</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X52Y74.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathFromToDelay"><twSlack>10.728</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twTotPathDel>4.272</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X65Y83.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y76.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y74.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y74.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>1.901</twLogDel><twRouteDel>2.371</twRouteDel><twTotDel>4.272</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X53Y77.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathFromToDelay"><twSlack>11.261</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twDest><twTotPathDel>3.739</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X65Y83.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y76.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>1.901</twLogDel><twRouteDel>1.838</twRouteDel><twTotDel>3.739</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X65Y76.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twUnconstPath anchorID="99" twDataPathType="twDataPathMinDelay" ><twTotDel>1.579</twTotDel><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twDelConst>0.000</twDelConst><twDel>1.088</twDel><twSUTime>-0.491</twSUTime><twTotPathDel>1.579</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X65Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X65Y83.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y76.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;5&gt;</twComp><twBEL>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>0.618</twRouteDel><twTotDel>1.579</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>60.9</twPctLog><twPctRoute>39.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X65Y76.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twUnconstPath anchorID="101" twDataPathType="twDataPathMinDelay" ><twTotDel>1.579</twTotDel><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twDelConst>0.000</twDelConst><twDel>1.088</twDel><twSUTime>-0.491</twSUTime><twTotPathDel>1.579</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X65Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X65Y83.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y76.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;5&gt;</twComp><twBEL>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>0.618</twRouteDel><twTotDel>1.579</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>60.9</twPctLog><twPctRoute>39.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X64Y76.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twUnconstPath anchorID="103" twDataPathType="twDataPathMinDelay" ><twTotDel>1.579</twTotDel><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twDelConst>0.000</twDelConst><twDel>1.088</twDel><twSUTime>-0.491</twSUTime><twTotPathDel>1.579</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X65Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X65Y83.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y76.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>0.618</twRouteDel><twTotDel>1.579</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>60.9</twPctLog><twPctRoute>39.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="104" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.738</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_iDATA_CMD (SLICE_X65Y83.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathFromToDelay"><twSlack>13.262</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>1.738</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X65Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X65Y83.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y83.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y83.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.948</twLogDel><twRouteDel>0.790</twRouteDel><twTotDel>1.738</twTotDel><twDestClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twDestClk><twPctLog>54.5</twPctLog><twPctRoute>45.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_iDATA_CMD (SLICE_X65Y83.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twUnconstPath anchorID="108" twDataPathType="twDataPathMinDelay" ><twTotDel>1.237</twTotDel><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twDest><twDelConst>0.000</twDelConst><twDel>1.102</twDel><twSUTime>-0.135</twSUTime><twTotPathDel>1.237</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X65Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X65Y83.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y83.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y83.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.605</twLogDel><twRouteDel>0.632</twRouteDel><twTotDel>1.237</twTotDel><twDestClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="109" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>153</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>74</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE (SLICE_X29Y48.SR), 4 paths
</twPathRptBanner><twPathRpt anchorID="110"><twUnconstPath anchorID="111" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.476</twTotDel><twSrc BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4</twSrc><twDest BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE</twDest><twDel>5.566</twDel><twSUTime>0.910</twSUTime><twTotPathDel>6.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4</twSrc><twDest BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X28Y48.F5</twSite><twDelType>Tregf5</twDelType><twDelInfo twEdge="twRising">4.036</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y48.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y48.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y48.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y48.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;12&gt;</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE</twBEL></twPathDel><twLogDel>5.355</twLogDel><twRouteDel>1.121</twRouteDel><twTotDel>6.476</twTotDel><twDestClk twEdge ="twRising">CLK0_OUT</twDestClk><twPctLog>82.7</twPctLog><twPctRoute>17.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="112"><twUnconstPath anchorID="113" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.476</twTotDel><twSrc BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4</twSrc><twDest BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE</twDest><twDel>5.566</twDel><twSUTime>0.910</twSUTime><twTotPathDel>6.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4</twSrc><twDest BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X28Y48.F5</twSite><twDelType>Tregf5</twDelType><twDelInfo twEdge="twRising">4.036</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y48.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y48.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y48.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y48.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;12&gt;</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE</twBEL></twPathDel><twLogDel>5.355</twLogDel><twRouteDel>1.121</twRouteDel><twTotDel>6.476</twTotDel><twDestClk twEdge ="twRising">CLK0_OUT</twDestClk><twPctLog>82.7</twPctLog><twPctRoute>17.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="114"><twUnconstPath anchorID="115" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.476</twTotDel><twSrc BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4</twSrc><twDest BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE</twDest><twDel>5.566</twDel><twSUTime>0.910</twSUTime><twTotPathDel>6.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4</twSrc><twDest BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X28Y49.F5</twSite><twDelType>Tregf5</twDelType><twDelInfo twEdge="twRising">4.036</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO&lt;1&gt;</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF1_CFGLUT4.CE</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U1_MUXF5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y48.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y48.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y48.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y48.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;12&gt;</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE</twBEL></twPathDel><twLogDel>5.355</twLogDel><twRouteDel>1.121</twRouteDel><twTotDel>6.476</twTotDel><twDestClk twEdge ="twRising">CLK0_OUT</twDestClk><twPctLog>82.7</twPctLog><twPctRoute>17.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (SLICE_X24Y54.SR), 4 paths
</twPathRptBanner><twPathRpt anchorID="116"><twUnconstPath anchorID="117" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.238</twTotDel><twSrc BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4</twSrc><twDest BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twDest><twDel>5.328</twDel><twSUTime>0.910</twSUTime><twTotPathDel>6.238</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4</twSrc><twDest BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y50.F5</twSite><twDelType>Tregf5</twDelType><twDelInfo twEdge="twRising">4.036</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y50.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y50.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y54.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y54.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twBEL></twPathDel><twLogDel>5.355</twLogDel><twRouteDel>0.883</twRouteDel><twTotDel>6.238</twTotDel><twDestClk twEdge ="twRising">CLK0_OUT</twDestClk><twPctLog>85.8</twPctLog><twPctRoute>14.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="118"><twUnconstPath anchorID="119" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.238</twTotDel><twSrc BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4</twSrc><twDest BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twDest><twDel>5.328</twDel><twSUTime>0.910</twSUTime><twTotPathDel>6.238</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4</twSrc><twDest BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y50.F5</twSite><twDelType>Tregf5</twDelType><twDelInfo twEdge="twRising">4.036</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y50.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y50.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y54.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y54.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twBEL></twPathDel><twLogDel>5.355</twLogDel><twRouteDel>0.883</twRouteDel><twTotDel>6.238</twTotDel><twDestClk twEdge ="twRising">CLK0_OUT</twDestClk><twPctLog>85.8</twPctLog><twPctRoute>14.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="120"><twUnconstPath anchorID="121" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.238</twTotDel><twSrc BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4</twSrc><twDest BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twDest><twDel>5.328</twDel><twSUTime>0.910</twSUTime><twTotPathDel>6.238</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4</twSrc><twDest BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y51.F5</twSite><twDelType>Tregf5</twDelType><twDelInfo twEdge="twRising">4.036</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO&lt;1&gt;</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF1_CFGLUT4.CE</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U1_MUXF5</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y50.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y50.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y54.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y54.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twBEL></twPathDel><twLogDel>5.355</twLogDel><twRouteDel>0.883</twRouteDel><twTotDel>6.238</twTotDel><twDestClk twEdge ="twRising">CLK0_OUT</twDestClk><twPctLog>85.8</twPctLog><twPctRoute>14.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (SLICE_X28Y46.SR), 4 paths
</twPathRptBanner><twPathRpt anchorID="122"><twUnconstPath anchorID="123" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.213</twTotDel><twSrc BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4</twSrc><twDest BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q</twDest><twDel>5.303</twDel><twSUTime>0.910</twSUTime><twTotPathDel>6.213</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4</twSrc><twDest BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y50.F5</twSite><twDelType>Tregf5</twDelType><twDelInfo twEdge="twRising">4.036</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y50.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y50.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y46.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y46.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q</twBEL></twPathDel><twLogDel>5.355</twLogDel><twRouteDel>0.858</twRouteDel><twTotDel>6.213</twTotDel><twDestClk twEdge ="twRising">CLK0_OUT</twDestClk><twPctLog>86.2</twPctLog><twPctRoute>13.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="124"><twUnconstPath anchorID="125" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.213</twTotDel><twSrc BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4</twSrc><twDest BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q</twDest><twDel>5.303</twDel><twSUTime>0.910</twSUTime><twTotPathDel>6.213</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4</twSrc><twDest BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y50.F5</twSite><twDelType>Tregf5</twDelType><twDelInfo twEdge="twRising">4.036</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y50.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y50.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y46.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y46.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q</twBEL></twPathDel><twLogDel>5.355</twLogDel><twRouteDel>0.858</twRouteDel><twTotDel>6.213</twTotDel><twDestClk twEdge ="twRising">CLK0_OUT</twDestClk><twPctLog>86.2</twPctLog><twPctRoute>13.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="126"><twUnconstPath anchorID="127" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.213</twTotDel><twSrc BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4</twSrc><twDest BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q</twDest><twDel>5.303</twDel><twSUTime>0.910</twSUTime><twTotPathDel>6.213</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4</twSrc><twDest BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y51.F5</twSite><twDelType>Tregf5</twDelType><twDelInfo twEdge="twRising">4.036</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO&lt;1&gt;</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF1_CFGLUT4.CE</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U1_MUXF5</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y50.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y50.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y46.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y46.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q</twBEL></twPathDel><twLogDel>5.355</twLogDel><twRouteDel>0.858</twRouteDel><twTotDel>6.213</twTotDel><twDestClk twEdge ="twRising">CLK0_OUT</twDestClk><twPctLog>86.2</twPctLog><twPctRoute>13.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (SLICE_X31Y44.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twUnconstPath anchorID="129" twDataPathType="twDataPathMinDelay" ><twTotDel>1.319</twTotDel><twSrc BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL</twSrc><twDest BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR</twDest><twDel>0.803</twDel><twSUTime>-0.516</twSUTime><twTotPathDel>1.319</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL</twSrc><twDest BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y43.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;6&gt;</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y44.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y44.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;5&gt;</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR_MUX</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.989</twLogDel><twRouteDel>0.330</twRouteDel><twTotDel>1.319</twTotDel><twDestClk twEdge ="twRising">CLK0_OUT</twDestClk><twPctLog>75.0</twPctLog><twPctRoute>25.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_iCAP_ADDR (SLICE_X29Y41.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twUnconstPath anchorID="131" twDataPathType="twDataPathMinDelay" ><twTotDel>1.325</twTotDel><twSrc BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twSrc><twDest BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_iCAP_ADDR</twDest><twDel>0.809</twDel><twSUTime>-0.516</twSUTime><twTotPathDel>1.325</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twSrc><twDest BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X29Y40.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;14&gt;</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y41.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y41.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;12&gt;</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_CAP_ADDR_MUX</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.986</twLogDel><twRouteDel>0.339</twRouteDel><twTotDel>1.325</twTotDel><twDestClk twEdge ="twRising">CLK0_OUT</twDestClk><twPctLog>74.4</twPctLog><twPctRoute>25.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (SLICE_X28Y42.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twUnconstPath anchorID="133" twDataPathType="twDataPathMinDelay" ><twTotDel>1.380</twTotDel><twSrc BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL</twSrc><twDest BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR</twDest><twDel>0.820</twDel><twSUTime>-0.560</twSUTime><twTotPathDel>1.380</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL</twSrc><twDest BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X30Y43.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y42.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y42.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;7&gt;</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR_MUX</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>1.034</twLogDel><twRouteDel>0.346</twRouteDel><twTotDel>1.380</twTotDel><twDestClk twEdge ="twRising">CLK0_OUT</twDestClk><twPctLog>74.9</twPctLog><twPctRoute>25.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="134" twConstType="PATHBLOCK" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>229</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>210</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X27Y74.F1), 20 paths
</twPathRptBanner><twPathRpt anchorID="135"><twUnconstPath anchorID="136" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.795</twTotDel><twSrc BELType="FF">ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[10].U_NSQ</twSrc><twDest BELType="FF">ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>5.958</twDel><twSUTime>0.837</twSUTime><twTotPathDel>6.795</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[10].U_NSQ</twSrc><twDest BELType='FF'>ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X25Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK0_OUT</twSrcClk><twPathDel><twSite>SLICE_X25Y58.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;11&gt;</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[10].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y61.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y61.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_11_f5</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_11_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y63.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_11_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y63.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;2&gt;1</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y71.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;2&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y71.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_G</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y74.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y74.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>4.305</twLogDel><twRouteDel>2.490</twRouteDel><twTotDel>6.795</twTotDel><twDestClk twEdge ="twRising">CONTROL&lt;0&gt;</twDestClk><twPctLog>63.4</twPctLog><twPctRoute>36.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="137"><twUnconstPath anchorID="138" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.703</twTotDel><twSrc BELType="FF">ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ</twSrc><twDest BELType="FF">ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>5.866</twDel><twSUTime>0.837</twSUTime><twTotPathDel>6.703</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ</twSrc><twDest BELType='FF'>ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK0_OUT</twSrcClk><twPathDel><twSite>SLICE_X26Y60.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;9&gt;</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y61.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y61.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_11_f5</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_13</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_11_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y63.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_11_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y63.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;2&gt;1</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y71.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;2&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y71.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_G</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y74.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y74.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>4.370</twLogDel><twRouteDel>2.333</twRouteDel><twTotDel>6.703</twTotDel><twDestClk twEdge ="twRising">CONTROL&lt;0&gt;</twDestClk><twPctLog>65.2</twPctLog><twPctRoute>34.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="139"><twUnconstPath anchorID="140" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.607</twTotDel><twSrc BELType="FF">ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ</twSrc><twDest BELType="FF">ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>5.770</twDel><twSUTime>0.837</twSUTime><twTotPathDel>6.607</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ</twSrc><twDest BELType='FF'>ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK0_OUT</twSrcClk><twPathDel><twSite>SLICE_X26Y60.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;9&gt;</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y61.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y61.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_11_f5</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_13</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_11_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y63.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_11_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y63.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;2&gt;1</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y71.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;2&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y71.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_G</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y74.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y74.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>4.310</twLogDel><twRouteDel>2.297</twRouteDel><twTotDel>6.607</twTotDel><twDestClk twEdge ="twRising">CONTROL&lt;0&gt;</twDestClk><twPctLog>65.2</twPctLog><twPctRoute>34.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UF0_CFGLUT4 (SLICE_X22Y48.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="141"><twUnconstPath anchorID="142" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.008</twTotDel><twSrc BELType="FF">ila/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twSrc><twDest BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UF0_CFGLUT4</twDest><twTotPathDel>3.008</twTotPathDel><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ila/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twSrc><twDest BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UF0_CFGLUT4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK0_OUT</twSrcClk><twPathDel><twSite>SLICE_X28Y52.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y48.F3</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">2.356</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/iTRIGGER</twComp></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>2.356</twRouteDel><twTotDel>3.008</twTotDel><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UG0_CFGLUT4 (SLICE_X22Y48.G3), 1 path
</twPathRptBanner><twPathRpt anchorID="143"><twUnconstPath anchorID="144" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.008</twTotDel><twSrc BELType="FF">ila/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twSrc><twDest BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UG0_CFGLUT4</twDest><twTotPathDel>3.008</twTotPathDel><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ila/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twSrc><twDest BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UG0_CFGLUT4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK0_OUT</twSrcClk><twPathDel><twSite>SLICE_X28Y52.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y48.G3</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">2.356</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/iTRIGGER</twComp></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>2.356</twRouteDel><twTotDel>3.008</twTotDel><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="145" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>3410</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>481</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>14.405</twMinPer></twConstHead><twPathRptBanner iPaths="691" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X27Y74.F3), 691 paths
</twPathRptBanner><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.595</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twTotPathDel>14.405</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X53Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y77.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y76.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;15&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y53.G4</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">2.928</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/iCFG_DIN</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y71.G4</twSite><twDelType>net</twDelType><twFanCnt>47</twFanCnt><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>CONTROL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y71.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;1&gt;</twComp><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut&lt;1&gt;</twBEL><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;3&gt;</twComp><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;2&gt;</twBEL><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;5&gt;</twComp><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;4&gt;</twBEL><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;7&gt;</twComp><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;6&gt;</twBEL><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y75.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>CONTROL&lt;35&gt;</twComp><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y76.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.358</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y76.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y74.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y74.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y74.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>ila/N40</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y74.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y74.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39/O</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y74.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>7.316</twLogDel><twRouteDel>7.089</twRouteDel><twTotDel>14.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.601</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twTotPathDel>14.399</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X53Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y76.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;15&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y53.G4</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">2.928</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/iCFG_DIN</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y71.G4</twSite><twDelType>net</twDelType><twFanCnt>47</twFanCnt><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>CONTROL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y71.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;1&gt;</twComp><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut&lt;1&gt;</twBEL><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;3&gt;</twComp><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;2&gt;</twBEL><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;5&gt;</twComp><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;4&gt;</twBEL><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;7&gt;</twComp><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;6&gt;</twBEL><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y75.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>CONTROL&lt;35&gt;</twComp><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y76.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.358</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y76.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y74.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y74.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y74.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>ila/N40</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y74.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y74.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39/O</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y74.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>7.316</twLogDel><twRouteDel>7.083</twRouteDel><twTotDel>14.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.633</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="FF">ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twTotPathDel>14.367</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X53Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y77.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y76.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;15&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y53.G4</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">2.928</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/iCFG_DIN</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y71.G4</twSite><twDelType>net</twDelType><twFanCnt>47</twFanCnt><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>CONTROL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y71.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;1&gt;</twComp><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut&lt;1&gt;</twBEL><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;3&gt;</twComp><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;2&gt;</twBEL><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;5&gt;</twComp><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;4&gt;</twBEL><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;7&gt;</twComp><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;6&gt;</twBEL><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y75.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>CONTROL&lt;35&gt;</twComp><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y76.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.358</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y76.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y74.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y74.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y74.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>ila/N40</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y74.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y74.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39/O</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y74.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>7.320</twLogDel><twRouteDel>7.047</twRouteDel><twTotDel>14.367</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>51.0</twPctLog><twPctRoute>49.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="322" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X27Y74.F4), 322 paths
</twPathRptBanner><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.444</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twTotPathDel>12.556</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X53Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y77.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y76.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;15&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y53.G4</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">2.928</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/iCFG_DIN</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y71.G4</twSite><twDelType>net</twDelType><twFanCnt>47</twFanCnt><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>CONTROL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y71.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;1&gt;</twComp><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut&lt;1&gt;</twBEL><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;3&gt;</twComp><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;2&gt;</twBEL><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;5&gt;</twComp><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;4&gt;</twBEL><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;7&gt;</twComp><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;6&gt;</twBEL><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y75.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>CONTROL&lt;35&gt;</twComp><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y74.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.958</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y74.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y74.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y74.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>5.460</twLogDel><twRouteDel>7.096</twRouteDel><twTotDel>12.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.450</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twTotPathDel>12.550</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X53Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y76.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;15&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y53.G4</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">2.928</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/iCFG_DIN</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y71.G4</twSite><twDelType>net</twDelType><twFanCnt>47</twFanCnt><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>CONTROL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y71.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;1&gt;</twComp><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut&lt;1&gt;</twBEL><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;3&gt;</twComp><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;2&gt;</twBEL><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;5&gt;</twComp><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;4&gt;</twBEL><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;7&gt;</twComp><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;6&gt;</twBEL><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y75.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>CONTROL&lt;35&gt;</twComp><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y74.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.958</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y74.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y74.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y74.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>5.460</twLogDel><twRouteDel>7.090</twRouteDel><twTotDel>12.550</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.482</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="FF">ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twTotPathDel>12.518</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X53Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y77.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y76.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;15&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y53.G4</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">2.928</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/iCFG_DIN</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y71.G4</twSite><twDelType>net</twDelType><twFanCnt>47</twFanCnt><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>CONTROL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y71.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;1&gt;</twComp><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut&lt;1&gt;</twBEL><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;3&gt;</twComp><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;2&gt;</twBEL><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;5&gt;</twComp><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;4&gt;</twBEL><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;7&gt;</twComp><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;6&gt;</twBEL><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y75.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>CONTROL&lt;35&gt;</twComp><twBEL>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y74.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.958</twDelInfo><twComp>ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y74.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y74.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y74.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>5.464</twLogDel><twRouteDel>7.054</twRouteDel><twTotDel>12.518</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="41" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_TDO_reg (SLICE_X52Y77.G3), 41 paths
</twPathRptBanner><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.745</twSlack><twSrc BELType="RAM">ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.A</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>12.255</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.A</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y2.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB16_X1Y2.DOA0</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y46.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.027</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/localDOA&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y46.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_5_f6</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_7</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_6_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y46.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_6_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y46.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_5_f6</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_5_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y53.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.345</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_5_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y53.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/muxAddrFF&lt;3&gt;37</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y70.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y70.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>CONTROL&lt;3&gt;</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y77.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>CONTROL&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y77.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>icon/U0/U_ICON/iTDO</twComp><twBEL>icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_4</twBEL><twBEL>icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_2_f5</twBEL><twBEL>icon/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>6.901</twLogDel><twRouteDel>5.354</twRouteDel><twTotDel>12.255</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>56.3</twPctLog><twPctRoute>43.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.927</twSlack><twSrc BELType="RAM">ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.A</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>12.073</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.A</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y4.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB16_X0Y4.DOA0</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y46.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.845</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/localDOA&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y46.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_5_f6</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_8</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_6_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y46.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_6_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y46.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_5_f6</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_5_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y53.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.345</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_5_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y53.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/muxAddrFF&lt;3&gt;37</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y70.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y70.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>CONTROL&lt;3&gt;</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y77.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>CONTROL&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y77.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>icon/U0/U_ICON/iTDO</twComp><twBEL>icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_4</twBEL><twBEL>icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_2_f5</twBEL><twBEL>icon/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>6.901</twLogDel><twRouteDel>5.172</twRouteDel><twTotDel>12.073</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>57.2</twPctLog><twPctRoute>42.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.959</twSlack><twSrc BELType="RAM">ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.A</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>12.041</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.A</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y8.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB16_X0Y8.DOA0</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y47.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.813</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/localDOA&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y47.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_7_f5</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_81</twBEL><twBEL>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_7_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y46.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_7_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y46.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_5_f6</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_5_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y53.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.345</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_5_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y53.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/muxAddrFF&lt;3&gt;37</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y70.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y70.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>CONTROL&lt;3&gt;</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y77.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>CONTROL&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y77.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>icon/U0/U_ICON/iTDO</twComp><twBEL>icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_4</twBEL><twBEL>icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_2_f5</twBEL><twBEL>icon/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>6.901</twLogDel><twRouteDel>5.140</twRouteDel><twTotDel>12.041</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>57.3</twPctLog><twPctRoute>42.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (SLICE_X26Y47.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.726</twSlack><twSrc BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL</twSrc><twDest BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX</twDest><twTotPathDel>0.726</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL</twSrc><twDest BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y46.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.474</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y47.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.379</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y47.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.127</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;0&gt;</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX</twBEL></twPathDel><twLogDel>0.347</twLogDel><twRouteDel>0.379</twRouteDel><twTotDel>0.726</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (SLICE_X35Y45.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.968</twSlack><twSrc BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twSrc><twDest BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twDest><twTotPathDel>0.968</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twSrc><twDest BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X35Y45.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;2&gt;</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y45.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.405</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y45.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;2&gt;</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twBEL></twPathDel><twLogDel>0.563</twLogDel><twRouteDel>0.405</twRouteDel><twTotDel>0.968</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (SLICE_X33Y43.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.968</twSlack><twSrc BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twSrc><twDest BELType="FF">ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twDest><twTotPathDel>0.968</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twSrc><twDest BELType='FF'>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X33Y43.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y43.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.405</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y43.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twBEL></twPathDel><twLogDel>0.563</twLogDel><twRouteDel>0.405</twRouteDel><twTotDel>0.968</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="170"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="171" type="MINLOWPULSE" name="Trpw" slack="26.808" period="30.000" constraintValue="15.000" deviceLimit="1.596" physResource="ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched/SR" logResource="ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE/SR" locationPin="SLICE_X41Y71.SR" clockNet="ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR"/><twPinLimit anchorID="172" type="MINHIGHPULSE" name="Trpw" slack="26.808" period="30.000" constraintValue="15.000" deviceLimit="1.596" physResource="ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched/SR" logResource="ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE/SR" locationPin="SLICE_X41Y71.SR" clockNet="ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR"/><twPinLimit anchorID="173" type="MINLOWPULSE" name="Trpw" slack="26.808" period="30.000" constraintValue="15.000" deviceLimit="1.596" physResource="ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched/SR" logResource="ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE/SR" locationPin="SLICE_X39Y67.SR" clockNet="ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="174"><twConstRollup name="CLK_DIV/CLKIN_IBUFG" fullName="NET &quot;CLK_DIV/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="7.500" actualRollup="7.010" errors="0" errorRollup="0" items="0" itemsRollup="8218"/><twConstRollup name="CLK_DIV/CLK0_BUF" fullName="PERIOD analysis for net &quot;CLK_DIV/CLK0_BUF&quot; derived from  NET &quot;CLK_DIV/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%;  duty cycle corrected to 20 nS  HIGH 10 nS  " type="child" depth="1" requirement="20.000" prefType="period" actual="7.010" actualRollup="N/A" errors="0" errorRollup="0" items="1338" itemsRollup="0"/><twConstRollup name="CLK_DIV/CLKDV_BUF" fullName="PERIOD analysis for net &quot;CLK_DIV/CLKDV_BUF&quot; derived from  NET &quot;CLK_DIV/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 40%;  multiplied by 10.00 to 200 nS and duty cycle corrected to HIGH 100 nS  " type="child" depth="1" requirement="200.000" prefType="period" actual="25.264" actualRollup="N/A" errors="0" errorRollup="0" items="6880" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="175">0</twUnmetConstCnt><twDataSheet anchorID="176" twNameLen="15"><twClk2SUList anchorID="177" twDestWidth="4"><twDest>CCLK</twDest><twClk2SU><twSrc>CCLK</twSrc><twRiseRise>12.859</twRiseRise><twFallRise>12.632</twFallRise><twRiseFall>3.513</twRiseFall><twFallFall>3.014</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="178"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>12043</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>2921</twConnCnt></twConstCov><twStats anchorID="179"><twMinPer>25.264</twMinPer><twFootnote number="1" /><twMaxFreq>39.582</twMaxFreq><twMaxFromToDel>4.272</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Apr 01 16:11:06 2012 </twTimestamp></twFoot><twClientInfo anchorID="180"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 170 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
