# system info uart on 2016.06.29.11:58:36
system_info:
name,value
DEVICE,10M08SAE144C8GES
DEVICE_FAMILY,MAX 10
GENERATION_ID,1467169098
#
#
# Files generated for uart on 2016.06.29.11:58:36
files:
filepath,kind,attributes,module,is_top
simulation/uart.v,VERILOG,,uart,true
simulation/submodules/uart_jtag_uart_0.v,VERILOG,,uart_jtag_uart_0,false
simulation/submodules/uart_nios2_gen2_0.v,VERILOG,,uart_nios2_gen2_0,false
simulation/submodules/uart_onchip_memory2_0.hex,HEX,,uart_onchip_memory2_0,false
simulation/submodules/uart_onchip_memory2_0.v,VERILOG,,uart_onchip_memory2_0,false
simulation/submodules/uart_uart_0.v,VERILOG,,uart_uart_0,false
simulation/submodules/uart_mm_interconnect_0.v,VERILOG,,uart_mm_interconnect_0,false
simulation/submodules/uart_irq_mapper.sv,SYSTEM_VERILOG,,uart_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/uart_nios2_gen2_0_cpu.sdc,SDC,,uart_nios2_gen2_0_cpu,false
simulation/submodules/uart_nios2_gen2_0_cpu.v,VERILOG,,uart_nios2_gen2_0_cpu,false
simulation/submodules/uart_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,uart_nios2_gen2_0_cpu,false
simulation/submodules/uart_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,uart_nios2_gen2_0_cpu,false
simulation/submodules/uart_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,uart_nios2_gen2_0_cpu,false
simulation/submodules/uart_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,uart_nios2_gen2_0_cpu,false
simulation/submodules/uart_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,uart_nios2_gen2_0_cpu,false
simulation/submodules/uart_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,uart_nios2_gen2_0_cpu,false
simulation/submodules/uart_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,uart_nios2_gen2_0_cpu,false
simulation/submodules/uart_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,uart_nios2_gen2_0_cpu,false
simulation/submodules/uart_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,uart_nios2_gen2_0_cpu,false
simulation/submodules/uart_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,uart_nios2_gen2_0_cpu,false
simulation/submodules/uart_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,uart_nios2_gen2_0_cpu,false
simulation/submodules/uart_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,uart_nios2_gen2_0_cpu,false
simulation/submodules/uart_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,uart_nios2_gen2_0_cpu,false
simulation/submodules/uart_nios2_gen2_0_cpu_test_bench.v,VERILOG,,uart_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/uart_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,uart_mm_interconnect_0_router,false
simulation/submodules/uart_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,uart_mm_interconnect_0_router_001,false
simulation/submodules/uart_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,uart_mm_interconnect_0_router_002,false
simulation/submodules/uart_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,uart_mm_interconnect_0_router_003,false
simulation/submodules/uart_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,uart_mm_interconnect_0_cmd_demux,false
simulation/submodules/uart_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,uart_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/uart_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,uart_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,uart_mm_interconnect_0_cmd_mux,false
simulation/submodules/uart_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,uart_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,uart_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/uart_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,uart_mm_interconnect_0_rsp_demux,false
simulation/submodules/uart_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,uart_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,uart_mm_interconnect_0_rsp_mux,false
simulation/submodules/uart_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,uart_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,uart_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/uart_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,uart_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
uart.jtag_uart_0,uart_jtag_uart_0
uart.nios2_gen2_0,uart_nios2_gen2_0
uart.nios2_gen2_0.cpu,uart_nios2_gen2_0_cpu
uart.onchip_memory2_0,uart_onchip_memory2_0
uart.uart_0,uart_uart_0
uart.mm_interconnect_0,uart_mm_interconnect_0
uart.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
uart.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
uart.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
uart.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
uart.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
uart.mm_interconnect_0.uart_0_s1_translator,altera_merlin_slave_translator
uart.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
uart.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
uart.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
uart.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
uart.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
uart.mm_interconnect_0.uart_0_s1_agent,altera_merlin_slave_agent
uart.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
uart.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
uart.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
uart.mm_interconnect_0.uart_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
uart.mm_interconnect_0.router,uart_mm_interconnect_0_router
uart.mm_interconnect_0.router_001,uart_mm_interconnect_0_router_001
uart.mm_interconnect_0.router_002,uart_mm_interconnect_0_router_002
uart.mm_interconnect_0.router_005,uart_mm_interconnect_0_router_002
uart.mm_interconnect_0.router_003,uart_mm_interconnect_0_router_003
uart.mm_interconnect_0.router_004,uart_mm_interconnect_0_router_003
uart.mm_interconnect_0.cmd_demux,uart_mm_interconnect_0_cmd_demux
uart.mm_interconnect_0.cmd_demux_001,uart_mm_interconnect_0_cmd_demux_001
uart.mm_interconnect_0.rsp_demux_001,uart_mm_interconnect_0_cmd_demux_001
uart.mm_interconnect_0.rsp_demux_002,uart_mm_interconnect_0_cmd_demux_001
uart.mm_interconnect_0.cmd_mux,uart_mm_interconnect_0_cmd_mux
uart.mm_interconnect_0.cmd_mux_003,uart_mm_interconnect_0_cmd_mux
uart.mm_interconnect_0.cmd_mux_001,uart_mm_interconnect_0_cmd_mux_001
uart.mm_interconnect_0.cmd_mux_002,uart_mm_interconnect_0_cmd_mux_001
uart.mm_interconnect_0.rsp_demux,uart_mm_interconnect_0_rsp_demux
uart.mm_interconnect_0.rsp_demux_003,uart_mm_interconnect_0_rsp_demux
uart.mm_interconnect_0.rsp_mux,uart_mm_interconnect_0_rsp_mux
uart.mm_interconnect_0.rsp_mux_001,uart_mm_interconnect_0_rsp_mux_001
uart.mm_interconnect_0.avalon_st_adapter,uart_mm_interconnect_0_avalon_st_adapter
uart.mm_interconnect_0.avalon_st_adapter.error_adapter_0,uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0
uart.mm_interconnect_0.avalon_st_adapter_001,uart_mm_interconnect_0_avalon_st_adapter
uart.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0
uart.mm_interconnect_0.avalon_st_adapter_002,uart_mm_interconnect_0_avalon_st_adapter
uart.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0
uart.mm_interconnect_0.avalon_st_adapter_003,uart_mm_interconnect_0_avalon_st_adapter
uart.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0
uart.irq_mapper,uart_irq_mapper
uart.rst_controller,altera_reset_controller
