# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../lab4_pdf_and_resources/lab4/Adder32.v" \
"../../../../../lab4_pdf_and_resources/lab4/div_32b.v" \
"../../../../../lab4_pdf_and_resources/lab4/div_32u.v" \
"../../../../../lab4_pdf_and_resources/lab4/mul_32b.v" \
"../../../../../lab4_pdf_and_resources/lab4/mul_32u.v" \
"../../../../../lab4_pdf_and_resources/lab4/rv32m.v" \
"../../../../../lab4_pdf_and_resources/lab4/rv32m_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
