NDS Database:  version O.40d

NDS_INFO | xbr | 2C256208 | XC2C256-6-PQ208

DEVICE | 2C256 | 2C256208 | 

NETWORK | CPLDLoaderSteph | 0 | 0 | 1073758214 | 0

INPUT_INSTANCE | 0 | 0 | NULL | CPLD_100MHZ_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 2
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | CPLD_100MHZ | 18995 | PI | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | CPLD_100MHZ;CPLD_100MHZ;CPLD_100MHZ | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | CPLD_100MHZ_II/UIM | 19010 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | CPLD_100MHZ_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 3 | 5 | II_FCLK
NODE | CPLD_100MHZ_II/FCLK | 19021 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | CPLD_100MHZ_II | 3 | 5 | II_FCLK

INPUT_INSTANCE | 0 | 0 | NULL | DONE_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | DONE | 18996 | PI | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | PrldLow | FLASH_A_A<0>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1024 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<0>_II/UIM | 19001 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/4 | 19004 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_A<0>_MC.Q | 19023 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<0>_MC.Q | FLASH_A_A<0>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_A_A<0>_MC.SI | FLASH_A_A<0>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<0>_II/UIM | 19001 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_A<0>_MC.D1 | 18999 | ? | 0 | 0 | FLASH_A_A<0>_MC | NULL | NULL | FLASH_A_A<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_A<0>_MC.D2 | 18998 | ? | 0 | 0 | FLASH_A_A<0>_MC | NULL | NULL | FLASH_A_A<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_A<0>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_A<0>_MC.CE | 19002 | ? | 0 | 0 | FLASH_A_A<0>_MC | NULL | NULL | FLASH_A_A<0>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_A<0>_MC.REG | FLASH_A_A<0>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_A<0>_MC.D | 18997 | ? | 0 | 0 | FLASH_A_A<0>_MC | NULL | NULL | FLASH_A_A<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR5__ctinst/4 | 19004 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_A<0>_MC.CE | 19002 | ? | 0 | 0 | FLASH_A_A<0>_MC | NULL | NULL | FLASH_A_A<0>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_A<0>_MC.Q | 19022 | ? | 0 | 0 | FLASH_A_A<0>_MC | NULL | NULL | FLASH_A_A<0>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_A<0>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_A<0> | 19000 | PI | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_A<0>_II/UIM | 19001 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<0>_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | NULL | N_PZ_761_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_cnt_i<1> | 19011 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | clk_cnt_i<1>_MC.Q | clk_cnt_i<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPLD_100MHZ_II/UIM | 19010 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | CPLD_100MHZ_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_761 | 19005 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | N_PZ_761_MC.Q | N_PZ_761_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_761_MC.SI | N_PZ_761_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_cnt_i<1> | 19011 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | clk_cnt_i<1>_MC.Q | clk_cnt_i<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPLD_100MHZ_II/UIM | 19010 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | CPLD_100MHZ_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_761_MC.D1 | 19009 | ? | 0 | 0 | N_PZ_761_MC | NULL | NULL | N_PZ_761_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_761_MC.D2 | 19008 | ? | 0 | 0 | N_PZ_761_MC | NULL | NULL | N_PZ_761_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | clk_cnt_i<1>
SPPTERM | 2 | IV_FALSE | DONE_II/UIM | IV_TRUE | CPLD_100MHZ_II/UIM

SRFF_INSTANCE | N_PZ_761_MC.REG | N_PZ_761_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_761_MC.D | 19007 | ? | 0 | 0 | N_PZ_761_MC | NULL | NULL | N_PZ_761_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_761_MC.Q | 19006 | ? | 0 | 0 | N_PZ_761_MC | NULL | NULL | N_PZ_761_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | clk_cnt_i<1>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 5120 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_cnt_i<0> | 19016 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | clk_cnt_i<0>_MC.Q | clk_cnt_i<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPLD_100MHZ_II/FCLK | 19021 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | CPLD_100MHZ_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clk_cnt_i<1> | 19011 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | clk_cnt_i<1>_MC.Q | clk_cnt_i<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clk_cnt_i<1>_MC.SI | clk_cnt_i<1>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_cnt_i<0> | 19016 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | clk_cnt_i<0>_MC.Q | clk_cnt_i<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clk_cnt_i<1>_MC.D1 | 19014 | ? | 0 | 0 | clk_cnt_i<1>_MC | NULL | NULL | clk_cnt_i<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | clk_cnt_i<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clk_cnt_i<1>_MC.D2 | 19015 | ? | 0 | 0 | clk_cnt_i<1>_MC | NULL | NULL | clk_cnt_i<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | clk_cnt_i<1>_MC.REG | clk_cnt_i<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clk_cnt_i<1>_MC.D | 19013 | ? | 0 | 0 | clk_cnt_i<1>_MC | NULL | NULL | clk_cnt_i<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CPLD_100MHZ_II/FCLK | 19021 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | CPLD_100MHZ_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clk_cnt_i<1>_MC.Q | 19012 | ? | 0 | 0 | clk_cnt_i<1>_MC | NULL | NULL | clk_cnt_i<1>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

MACROCELL_INSTANCE | Inv+PrldLow+Tff | clk_cnt_i<0>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 5376 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPLD_100MHZ_II/FCLK | 19021 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | CPLD_100MHZ_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clk_cnt_i<0> | 19016 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | clk_cnt_i<0>_MC.Q | clk_cnt_i<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clk_cnt_i<0>_MC.SI | clk_cnt_i<0>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clk_cnt_i<0>_MC.D1 | 19020 | ? | 0 | 0 | clk_cnt_i<0>_MC | NULL | NULL | clk_cnt_i<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clk_cnt_i<0>_MC.D2 | 19019 | ? | 0 | 0 | clk_cnt_i<0>_MC | NULL | NULL | clk_cnt_i<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | clk_cnt_i<0>_MC.REG | clk_cnt_i<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clk_cnt_i<0>_MC.D | 19018 | ? | 0 | 0 | clk_cnt_i<0>_MC | NULL | NULL | clk_cnt_i<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CPLD_100MHZ_II/FCLK | 19021 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | CPLD_100MHZ_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clk_cnt_i<0>_MC.Q | 19017 | ? | 0 | 0 | clk_cnt_i<0>_MC | NULL | NULL | clk_cnt_i<0>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

OUTPUT_INSTANCE | 0 | FLASH_A_A<0> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_A<0>_MC.Q | 19023 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<0>_MC.Q | FLASH_A_A<0>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_A<0> | 19024 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | FLASH_A_A | NULL | FLASH_A_A<0> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | FLASH_A_A<10>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1024 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<10>_II/UIM | 19029 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<10>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR6__ctinst/4 | 19031 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_A<10>_MC.Q | 19033 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<10>_MC.Q | FLASH_A_A<10>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_A_A<10>_MC.SI | FLASH_A_A<10>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<10>_II/UIM | 19029 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<10>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_A<10>_MC.D1 | 19027 | ? | 0 | 0 | FLASH_A_A<10>_MC | NULL | NULL | FLASH_A_A<10>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_A<10>_MC.D2 | 19026 | ? | 0 | 0 | FLASH_A_A<10>_MC | NULL | NULL | FLASH_A_A<10>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_A<10>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_A<10>_MC.CE | 19030 | ? | 0 | 0 | FLASH_A_A<10>_MC | NULL | NULL | FLASH_A_A<10>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_A<10>_MC.REG | FLASH_A_A<10>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_A<10>_MC.D | 19025 | ? | 0 | 0 | FLASH_A_A<10>_MC | NULL | NULL | FLASH_A_A<10>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR6__ctinst/4 | 19031 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_A<10>_MC.CE | 19030 | ? | 0 | 0 | FLASH_A_A<10>_MC | NULL | NULL | FLASH_A_A<10>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_A<10>_MC.Q | 19032 | ? | 0 | 0 | FLASH_A_A<10>_MC | NULL | NULL | FLASH_A_A<10>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_A<10>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_A<10> | 19028 | PI | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_A<10>_II/UIM | 19029 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<10>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_A<10> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_A<10>_MC.Q | 19033 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<10>_MC.Q | FLASH_A_A<10>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_A<10> | 19034 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | FLASH_A_A | NULL | FLASH_A_A<10> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | FLASH_A_A<11>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1024 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<11>_II/UIM | 19039 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<11>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR6__ctinst/4 | 19031 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_A<11>_MC.Q | 19042 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<11>_MC.Q | FLASH_A_A<11>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_A_A<11>_MC.SI | FLASH_A_A<11>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<11>_II/UIM | 19039 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<11>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_A<11>_MC.D1 | 19037 | ? | 0 | 0 | FLASH_A_A<11>_MC | NULL | NULL | FLASH_A_A<11>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_A<11>_MC.D2 | 19036 | ? | 0 | 0 | FLASH_A_A<11>_MC | NULL | NULL | FLASH_A_A<11>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_A<11>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_A<11>_MC.CE | 19040 | ? | 0 | 0 | FLASH_A_A<11>_MC | NULL | NULL | FLASH_A_A<11>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_A<11>_MC.REG | FLASH_A_A<11>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_A<11>_MC.D | 19035 | ? | 0 | 0 | FLASH_A_A<11>_MC | NULL | NULL | FLASH_A_A<11>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR6__ctinst/4 | 19031 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_A<11>_MC.CE | 19040 | ? | 0 | 0 | FLASH_A_A<11>_MC | NULL | NULL | FLASH_A_A<11>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_A<11>_MC.Q | 19041 | ? | 0 | 0 | FLASH_A_A<11>_MC | NULL | NULL | FLASH_A_A<11>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_A<11>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_A<11> | 19038 | PI | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_A<11>_II/UIM | 19039 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<11>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_A<11> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_A<11>_MC.Q | 19042 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<11>_MC.Q | FLASH_A_A<11>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_A<11> | 19043 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | FLASH_A_A | NULL | FLASH_A_A<11> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | FLASH_A_A<12>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1024 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<12>_II/UIM | 19048 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<12>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR6__ctinst/4 | 19031 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_A<12>_MC.Q | 19051 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<12>_MC.Q | FLASH_A_A<12>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_A_A<12>_MC.SI | FLASH_A_A<12>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<12>_II/UIM | 19048 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<12>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_A<12>_MC.D1 | 19046 | ? | 0 | 0 | FLASH_A_A<12>_MC | NULL | NULL | FLASH_A_A<12>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_A<12>_MC.D2 | 19045 | ? | 0 | 0 | FLASH_A_A<12>_MC | NULL | NULL | FLASH_A_A<12>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_A<12>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_A<12>_MC.CE | 19049 | ? | 0 | 0 | FLASH_A_A<12>_MC | NULL | NULL | FLASH_A_A<12>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_A<12>_MC.REG | FLASH_A_A<12>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_A<12>_MC.D | 19044 | ? | 0 | 0 | FLASH_A_A<12>_MC | NULL | NULL | FLASH_A_A<12>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR6__ctinst/4 | 19031 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_A<12>_MC.CE | 19049 | ? | 0 | 0 | FLASH_A_A<12>_MC | NULL | NULL | FLASH_A_A<12>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_A<12>_MC.Q | 19050 | ? | 0 | 0 | FLASH_A_A<12>_MC | NULL | NULL | FLASH_A_A<12>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_A<12>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_A<12> | 19047 | PI | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_A<12>_II/UIM | 19048 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<12>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_A<12> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_A<12>_MC.Q | 19051 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<12>_MC.Q | FLASH_A_A<12>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_A<12> | 19052 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | FLASH_A_A | NULL | FLASH_A_A<12> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | FLASH_A_A<13>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1024 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<13>_II/UIM | 19057 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<13>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR6__ctinst/4 | 19031 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_A<13>_MC.Q | 19060 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<13>_MC.Q | FLASH_A_A<13>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_A_A<13>_MC.SI | FLASH_A_A<13>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<13>_II/UIM | 19057 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<13>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_A<13>_MC.D1 | 19055 | ? | 0 | 0 | FLASH_A_A<13>_MC | NULL | NULL | FLASH_A_A<13>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_A<13>_MC.D2 | 19054 | ? | 0 | 0 | FLASH_A_A<13>_MC | NULL | NULL | FLASH_A_A<13>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_A<13>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_A<13>_MC.CE | 19058 | ? | 0 | 0 | FLASH_A_A<13>_MC | NULL | NULL | FLASH_A_A<13>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_A<13>_MC.REG | FLASH_A_A<13>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_A<13>_MC.D | 19053 | ? | 0 | 0 | FLASH_A_A<13>_MC | NULL | NULL | FLASH_A_A<13>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR6__ctinst/4 | 19031 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_A<13>_MC.CE | 19058 | ? | 0 | 0 | FLASH_A_A<13>_MC | NULL | NULL | FLASH_A_A<13>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_A<13>_MC.Q | 19059 | ? | 0 | 0 | FLASH_A_A<13>_MC | NULL | NULL | FLASH_A_A<13>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_A<13>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_A<13> | 19056 | PI | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_A<13>_II/UIM | 19057 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<13>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_A<13> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_A<13>_MC.Q | 19060 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<13>_MC.Q | FLASH_A_A<13>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_A<13> | 19061 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | FLASH_A_A | NULL | FLASH_A_A<13> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | FLASH_A_A<14>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1024 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<14>_II/UIM | 19066 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<14>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR6__ctinst/4 | 19031 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_A<14>_MC.Q | 19069 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<14>_MC.Q | FLASH_A_A<14>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_A_A<14>_MC.SI | FLASH_A_A<14>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<14>_II/UIM | 19066 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<14>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_A<14>_MC.D1 | 19064 | ? | 0 | 0 | FLASH_A_A<14>_MC | NULL | NULL | FLASH_A_A<14>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_A<14>_MC.D2 | 19063 | ? | 0 | 0 | FLASH_A_A<14>_MC | NULL | NULL | FLASH_A_A<14>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_A<14>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_A<14>_MC.CE | 19067 | ? | 0 | 0 | FLASH_A_A<14>_MC | NULL | NULL | FLASH_A_A<14>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_A<14>_MC.REG | FLASH_A_A<14>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_A<14>_MC.D | 19062 | ? | 0 | 0 | FLASH_A_A<14>_MC | NULL | NULL | FLASH_A_A<14>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR6__ctinst/4 | 19031 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_A<14>_MC.CE | 19067 | ? | 0 | 0 | FLASH_A_A<14>_MC | NULL | NULL | FLASH_A_A<14>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_A<14>_MC.Q | 19068 | ? | 0 | 0 | FLASH_A_A<14>_MC | NULL | NULL | FLASH_A_A<14>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_A<14>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_A<14> | 19065 | PI | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_A<14>_II/UIM | 19066 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<14>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_A<14> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_A<14>_MC.Q | 19069 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<14>_MC.Q | FLASH_A_A<14>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_A<14> | 19070 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | FLASH_A_A | NULL | FLASH_A_A<14> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | FLASH_A_A<15>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1024 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<15>_II/UIM | 19075 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<15>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR6__ctinst/4 | 19031 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_A<15>_MC.Q | 19078 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<15>_MC.Q | FLASH_A_A<15>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_A_A<15>_MC.SI | FLASH_A_A<15>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<15>_II/UIM | 19075 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<15>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_A<15>_MC.D1 | 19073 | ? | 0 | 0 | FLASH_A_A<15>_MC | NULL | NULL | FLASH_A_A<15>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_A<15>_MC.D2 | 19072 | ? | 0 | 0 | FLASH_A_A<15>_MC | NULL | NULL | FLASH_A_A<15>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_A<15>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_A<15>_MC.CE | 19076 | ? | 0 | 0 | FLASH_A_A<15>_MC | NULL | NULL | FLASH_A_A<15>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_A<15>_MC.REG | FLASH_A_A<15>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_A<15>_MC.D | 19071 | ? | 0 | 0 | FLASH_A_A<15>_MC | NULL | NULL | FLASH_A_A<15>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR6__ctinst/4 | 19031 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_A<15>_MC.CE | 19076 | ? | 0 | 0 | FLASH_A_A<15>_MC | NULL | NULL | FLASH_A_A<15>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_A<15>_MC.Q | 19077 | ? | 0 | 0 | FLASH_A_A<15>_MC | NULL | NULL | FLASH_A_A<15>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_A<15>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_A<15> | 19074 | PI | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_A<15>_II/UIM | 19075 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<15>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_A<15> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_A<15>_MC.Q | 19078 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<15>_MC.Q | FLASH_A_A<15>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_A<15> | 19079 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | FLASH_A_A | NULL | FLASH_A_A<15> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | FLASH_A_A<16>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1024 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<16>_II/UIM | 19084 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<16>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR6__ctinst/4 | 19031 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_A<16>_MC.Q | 19087 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<16>_MC.Q | FLASH_A_A<16>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_A_A<16>_MC.SI | FLASH_A_A<16>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<16>_II/UIM | 19084 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<16>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_A<16>_MC.D1 | 19082 | ? | 0 | 0 | FLASH_A_A<16>_MC | NULL | NULL | FLASH_A_A<16>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_A<16>_MC.D2 | 19081 | ? | 0 | 0 | FLASH_A_A<16>_MC | NULL | NULL | FLASH_A_A<16>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_A<16>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_A<16>_MC.CE | 19085 | ? | 0 | 0 | FLASH_A_A<16>_MC | NULL | NULL | FLASH_A_A<16>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_A<16>_MC.REG | FLASH_A_A<16>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_A<16>_MC.D | 19080 | ? | 0 | 0 | FLASH_A_A<16>_MC | NULL | NULL | FLASH_A_A<16>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR6__ctinst/4 | 19031 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_A<16>_MC.CE | 19085 | ? | 0 | 0 | FLASH_A_A<16>_MC | NULL | NULL | FLASH_A_A<16>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_A<16>_MC.Q | 19086 | ? | 0 | 0 | FLASH_A_A<16>_MC | NULL | NULL | FLASH_A_A<16>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_A<16>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_A<16> | 19083 | PI | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_A<16>_II/UIM | 19084 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<16>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_A<16> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_A<16>_MC.Q | 19087 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<16>_MC.Q | FLASH_A_A<16>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_A<16> | 19088 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | FLASH_A_A | NULL | FLASH_A_A<16> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | FLASH_A_A<17>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1024 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<17>_II/UIM | 19093 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<17>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR6__ctinst/4 | 19031 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_A<17>_MC.Q | 19096 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<17>_MC.Q | FLASH_A_A<17>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_A_A<17>_MC.SI | FLASH_A_A<17>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<17>_II/UIM | 19093 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<17>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_A<17>_MC.D1 | 19091 | ? | 0 | 0 | FLASH_A_A<17>_MC | NULL | NULL | FLASH_A_A<17>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_A<17>_MC.D2 | 19090 | ? | 0 | 0 | FLASH_A_A<17>_MC | NULL | NULL | FLASH_A_A<17>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_A<17>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_A<17>_MC.CE | 19094 | ? | 0 | 0 | FLASH_A_A<17>_MC | NULL | NULL | FLASH_A_A<17>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_A<17>_MC.REG | FLASH_A_A<17>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_A<17>_MC.D | 19089 | ? | 0 | 0 | FLASH_A_A<17>_MC | NULL | NULL | FLASH_A_A<17>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR6__ctinst/4 | 19031 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_A<17>_MC.CE | 19094 | ? | 0 | 0 | FLASH_A_A<17>_MC | NULL | NULL | FLASH_A_A<17>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_A<17>_MC.Q | 19095 | ? | 0 | 0 | FLASH_A_A<17>_MC | NULL | NULL | FLASH_A_A<17>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_A<17>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_A<17> | 19092 | PI | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_A<17>_II/UIM | 19093 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<17>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_A<17> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_A<17>_MC.Q | 19096 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<17>_MC.Q | FLASH_A_A<17>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_A<17> | 19097 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | FLASH_A_A | NULL | FLASH_A_A<17> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | FLASH_A_A<18>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1024 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<18>_II/UIM | 19102 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<18>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR7__ctinst/4 | 19104 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR7__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_A<18>_MC.Q | 19106 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<18>_MC.Q | FLASH_A_A<18>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_A_A<18>_MC.SI | FLASH_A_A<18>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<18>_II/UIM | 19102 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<18>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_A<18>_MC.D1 | 19100 | ? | 0 | 0 | FLASH_A_A<18>_MC | NULL | NULL | FLASH_A_A<18>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_A<18>_MC.D2 | 19099 | ? | 0 | 0 | FLASH_A_A<18>_MC | NULL | NULL | FLASH_A_A<18>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_A<18>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_A<18>_MC.CE | 19103 | ? | 0 | 0 | FLASH_A_A<18>_MC | NULL | NULL | FLASH_A_A<18>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_A<18>_MC.REG | FLASH_A_A<18>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_A<18>_MC.D | 19098 | ? | 0 | 0 | FLASH_A_A<18>_MC | NULL | NULL | FLASH_A_A<18>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR7__ctinst/4 | 19104 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR7__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_A<18>_MC.CE | 19103 | ? | 0 | 0 | FLASH_A_A<18>_MC | NULL | NULL | FLASH_A_A<18>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_A<18>_MC.Q | 19105 | ? | 0 | 0 | FLASH_A_A<18>_MC | NULL | NULL | FLASH_A_A<18>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_A<18>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_A<18> | 19101 | PI | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_A<18>_II/UIM | 19102 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<18>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_A<18> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_A<18>_MC.Q | 19106 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<18>_MC.Q | FLASH_A_A<18>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_A<18> | 19107 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | FLASH_A_A | NULL | FLASH_A_A<18> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | FLASH_A_A<19>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1024 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<19>_II/UIM | 19112 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<19>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR7__ctinst/4 | 19104 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR7__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_A<19>_MC.Q | 19115 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<19>_MC.Q | FLASH_A_A<19>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_A_A<19>_MC.SI | FLASH_A_A<19>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<19>_II/UIM | 19112 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<19>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_A<19>_MC.D1 | 19110 | ? | 0 | 0 | FLASH_A_A<19>_MC | NULL | NULL | FLASH_A_A<19>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_A<19>_MC.D2 | 19109 | ? | 0 | 0 | FLASH_A_A<19>_MC | NULL | NULL | FLASH_A_A<19>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_A<19>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_A<19>_MC.CE | 19113 | ? | 0 | 0 | FLASH_A_A<19>_MC | NULL | NULL | FLASH_A_A<19>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_A<19>_MC.REG | FLASH_A_A<19>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_A<19>_MC.D | 19108 | ? | 0 | 0 | FLASH_A_A<19>_MC | NULL | NULL | FLASH_A_A<19>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR7__ctinst/4 | 19104 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR7__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_A<19>_MC.CE | 19113 | ? | 0 | 0 | FLASH_A_A<19>_MC | NULL | NULL | FLASH_A_A<19>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_A<19>_MC.Q | 19114 | ? | 0 | 0 | FLASH_A_A<19>_MC | NULL | NULL | FLASH_A_A<19>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_A<19>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_A<19> | 19111 | PI | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_A<19>_II/UIM | 19112 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<19>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_A<19> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_A<19>_MC.Q | 19115 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<19>_MC.Q | FLASH_A_A<19>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_A<19> | 19116 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | FLASH_A_A | NULL | FLASH_A_A<19> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | FLASH_A_A<1>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1024 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<1>_II/UIM | 19121 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/4 | 19004 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_A<1>_MC.Q | 19124 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<1>_MC.Q | FLASH_A_A<1>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_A_A<1>_MC.SI | FLASH_A_A<1>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<1>_II/UIM | 19121 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_A<1>_MC.D1 | 19119 | ? | 0 | 0 | FLASH_A_A<1>_MC | NULL | NULL | FLASH_A_A<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_A<1>_MC.D2 | 19118 | ? | 0 | 0 | FLASH_A_A<1>_MC | NULL | NULL | FLASH_A_A<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_A<1>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_A<1>_MC.CE | 19122 | ? | 0 | 0 | FLASH_A_A<1>_MC | NULL | NULL | FLASH_A_A<1>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_A<1>_MC.REG | FLASH_A_A<1>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_A<1>_MC.D | 19117 | ? | 0 | 0 | FLASH_A_A<1>_MC | NULL | NULL | FLASH_A_A<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR5__ctinst/4 | 19004 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_A<1>_MC.CE | 19122 | ? | 0 | 0 | FLASH_A_A<1>_MC | NULL | NULL | FLASH_A_A<1>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_A<1>_MC.Q | 19123 | ? | 0 | 0 | FLASH_A_A<1>_MC | NULL | NULL | FLASH_A_A<1>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_A<1>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_A<1> | 19120 | PI | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_A<1>_II/UIM | 19121 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<1>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_A<1> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_A<1>_MC.Q | 19124 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<1>_MC.Q | FLASH_A_A<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_A<1> | 19125 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | FLASH_A_A | NULL | FLASH_A_A<1> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | FLASH_A_A<20>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1024 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<20>_II/UIM | 19130 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<20>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR7__ctinst/4 | 19104 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR7__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_A<20>_MC.Q | 19133 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<20>_MC.Q | FLASH_A_A<20>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_A_A<20>_MC.SI | FLASH_A_A<20>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<20>_II/UIM | 19130 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<20>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_A<20>_MC.D1 | 19128 | ? | 0 | 0 | FLASH_A_A<20>_MC | NULL | NULL | FLASH_A_A<20>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_A<20>_MC.D2 | 19127 | ? | 0 | 0 | FLASH_A_A<20>_MC | NULL | NULL | FLASH_A_A<20>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_A<20>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_A<20>_MC.CE | 19131 | ? | 0 | 0 | FLASH_A_A<20>_MC | NULL | NULL | FLASH_A_A<20>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_A<20>_MC.REG | FLASH_A_A<20>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_A<20>_MC.D | 19126 | ? | 0 | 0 | FLASH_A_A<20>_MC | NULL | NULL | FLASH_A_A<20>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR7__ctinst/4 | 19104 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR7__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_A<20>_MC.CE | 19131 | ? | 0 | 0 | FLASH_A_A<20>_MC | NULL | NULL | FLASH_A_A<20>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_A<20>_MC.Q | 19132 | ? | 0 | 0 | FLASH_A_A<20>_MC | NULL | NULL | FLASH_A_A<20>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_A<20>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_A<20> | 19129 | PI | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_A<20>_II/UIM | 19130 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<20>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_A<20> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_A<20>_MC.Q | 19133 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<20>_MC.Q | FLASH_A_A<20>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_A<20> | 19134 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | FLASH_A_A | NULL | FLASH_A_A<20> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | FLASH_A_A<21>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1024 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<21>_II/UIM | 19139 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<21>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR7__ctinst/4 | 19104 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR7__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_A<21>_MC.Q | 19142 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<21>_MC.Q | FLASH_A_A<21>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_A_A<21>_MC.SI | FLASH_A_A<21>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<21>_II/UIM | 19139 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<21>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_A<21>_MC.D1 | 19137 | ? | 0 | 0 | FLASH_A_A<21>_MC | NULL | NULL | FLASH_A_A<21>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_A<21>_MC.D2 | 19136 | ? | 0 | 0 | FLASH_A_A<21>_MC | NULL | NULL | FLASH_A_A<21>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_A<21>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_A<21>_MC.CE | 19140 | ? | 0 | 0 | FLASH_A_A<21>_MC | NULL | NULL | FLASH_A_A<21>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_A<21>_MC.REG | FLASH_A_A<21>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_A<21>_MC.D | 19135 | ? | 0 | 0 | FLASH_A_A<21>_MC | NULL | NULL | FLASH_A_A<21>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR7__ctinst/4 | 19104 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR7__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_A<21>_MC.CE | 19140 | ? | 0 | 0 | FLASH_A_A<21>_MC | NULL | NULL | FLASH_A_A<21>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_A<21>_MC.Q | 19141 | ? | 0 | 0 | FLASH_A_A<21>_MC | NULL | NULL | FLASH_A_A<21>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_A<21>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_A<21> | 19138 | PI | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_A<21>_II/UIM | 19139 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<21>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_A<21> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_A<21>_MC.Q | 19142 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<21>_MC.Q | FLASH_A_A<21>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_A<21> | 19143 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | FLASH_A_A | NULL | FLASH_A_A<21> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | FLASH_A_A<22>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1024 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<22>_II/UIM | 19148 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<22>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR7__ctinst/4 | 19104 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR7__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_A<22>_MC.Q | 19151 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<22>_MC.Q | FLASH_A_A<22>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_A_A<22>_MC.SI | FLASH_A_A<22>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<22>_II/UIM | 19148 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<22>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_A<22>_MC.D1 | 19146 | ? | 0 | 0 | FLASH_A_A<22>_MC | NULL | NULL | FLASH_A_A<22>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_A<22>_MC.D2 | 19145 | ? | 0 | 0 | FLASH_A_A<22>_MC | NULL | NULL | FLASH_A_A<22>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_A<22>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_A<22>_MC.CE | 19149 | ? | 0 | 0 | FLASH_A_A<22>_MC | NULL | NULL | FLASH_A_A<22>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_A<22>_MC.REG | FLASH_A_A<22>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_A<22>_MC.D | 19144 | ? | 0 | 0 | FLASH_A_A<22>_MC | NULL | NULL | FLASH_A_A<22>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR7__ctinst/4 | 19104 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR7__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_A<22>_MC.CE | 19149 | ? | 0 | 0 | FLASH_A_A<22>_MC | NULL | NULL | FLASH_A_A<22>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_A<22>_MC.Q | 19150 | ? | 0 | 0 | FLASH_A_A<22>_MC | NULL | NULL | FLASH_A_A<22>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_A<22>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_A<22> | 19147 | PI | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_A<22>_II/UIM | 19148 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<22>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_A<22> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_A<22>_MC.Q | 19151 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<22>_MC.Q | FLASH_A_A<22>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_A<22> | 19152 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | FLASH_A_A | NULL | FLASH_A_A<22> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | FLASH_A_A<23>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_A<23>_MC.Q | 19157 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<23>_MC.Q | FLASH_A_A<23>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_A_A<23>_MC.SI | FLASH_A_A<23>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_A<23>_MC.D1 | 19155 | ? | 0 | 0 | FLASH_A_A<23>_MC | NULL | NULL | FLASH_A_A<23>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_A<23>_MC.D2 | 19154 | ? | 0 | 0 | FLASH_A_A<23>_MC | NULL | NULL | FLASH_A_A<23>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | FLASH_A_A<23>_MC.REG | FLASH_A_A<23>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_A<23>_MC.D | 19153 | ? | 0 | 0 | FLASH_A_A<23>_MC | NULL | NULL | FLASH_A_A<23>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_A<23>_MC.Q | 19156 | ? | 0 | 0 | FLASH_A_A<23>_MC | NULL | NULL | FLASH_A_A<23>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | FLASH_A_A<23> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_A<23>_MC.Q | 19157 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<23>_MC.Q | FLASH_A_A<23>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_A<23> | 19158 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_A<23> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | FLASH_A_A<2>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1024 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<2>_II/UIM | 19163 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<2>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/4 | 19004 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_A<2>_MC.Q | 19166 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<2>_MC.Q | FLASH_A_A<2>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_A_A<2>_MC.SI | FLASH_A_A<2>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<2>_II/UIM | 19163 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<2>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_A<2>_MC.D1 | 19161 | ? | 0 | 0 | FLASH_A_A<2>_MC | NULL | NULL | FLASH_A_A<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_A<2>_MC.D2 | 19160 | ? | 0 | 0 | FLASH_A_A<2>_MC | NULL | NULL | FLASH_A_A<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_A<2>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_A<2>_MC.CE | 19164 | ? | 0 | 0 | FLASH_A_A<2>_MC | NULL | NULL | FLASH_A_A<2>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_A<2>_MC.REG | FLASH_A_A<2>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_A<2>_MC.D | 19159 | ? | 0 | 0 | FLASH_A_A<2>_MC | NULL | NULL | FLASH_A_A<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR5__ctinst/4 | 19004 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_A<2>_MC.CE | 19164 | ? | 0 | 0 | FLASH_A_A<2>_MC | NULL | NULL | FLASH_A_A<2>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_A<2>_MC.Q | 19165 | ? | 0 | 0 | FLASH_A_A<2>_MC | NULL | NULL | FLASH_A_A<2>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_A<2>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_A<2> | 19162 | PI | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_A<2>_II/UIM | 19163 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<2>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_A<2> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_A<2>_MC.Q | 19166 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<2>_MC.Q | FLASH_A_A<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_A<2> | 19167 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | FLASH_A_A | NULL | FLASH_A_A<2> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | FLASH_A_A<3>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1024 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<3>_II/UIM | 19172 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/4 | 19004 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_A<3>_MC.Q | 19175 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<3>_MC.Q | FLASH_A_A<3>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_A_A<3>_MC.SI | FLASH_A_A<3>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<3>_II/UIM | 19172 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_A<3>_MC.D1 | 19170 | ? | 0 | 0 | FLASH_A_A<3>_MC | NULL | NULL | FLASH_A_A<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_A<3>_MC.D2 | 19169 | ? | 0 | 0 | FLASH_A_A<3>_MC | NULL | NULL | FLASH_A_A<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_A<3>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_A<3>_MC.CE | 19173 | ? | 0 | 0 | FLASH_A_A<3>_MC | NULL | NULL | FLASH_A_A<3>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_A<3>_MC.REG | FLASH_A_A<3>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_A<3>_MC.D | 19168 | ? | 0 | 0 | FLASH_A_A<3>_MC | NULL | NULL | FLASH_A_A<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR5__ctinst/4 | 19004 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_A<3>_MC.CE | 19173 | ? | 0 | 0 | FLASH_A_A<3>_MC | NULL | NULL | FLASH_A_A<3>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_A<3>_MC.Q | 19174 | ? | 0 | 0 | FLASH_A_A<3>_MC | NULL | NULL | FLASH_A_A<3>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_A<3>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_A<3> | 19171 | PI | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_A<3>_II/UIM | 19172 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<3>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_A<3> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_A<3>_MC.Q | 19175 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<3>_MC.Q | FLASH_A_A<3>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_A<3> | 19176 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | FLASH_A_A | NULL | FLASH_A_A<3> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | FLASH_A_A<4>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1024 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<4>_II/UIM | 19181 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/4 | 19004 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_A<4>_MC.Q | 19184 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<4>_MC.Q | FLASH_A_A<4>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_A_A<4>_MC.SI | FLASH_A_A<4>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<4>_II/UIM | 19181 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_A<4>_MC.D1 | 19179 | ? | 0 | 0 | FLASH_A_A<4>_MC | NULL | NULL | FLASH_A_A<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_A<4>_MC.D2 | 19178 | ? | 0 | 0 | FLASH_A_A<4>_MC | NULL | NULL | FLASH_A_A<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_A<4>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_A<4>_MC.CE | 19182 | ? | 0 | 0 | FLASH_A_A<4>_MC | NULL | NULL | FLASH_A_A<4>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_A<4>_MC.REG | FLASH_A_A<4>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_A<4>_MC.D | 19177 | ? | 0 | 0 | FLASH_A_A<4>_MC | NULL | NULL | FLASH_A_A<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR5__ctinst/4 | 19004 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_A<4>_MC.CE | 19182 | ? | 0 | 0 | FLASH_A_A<4>_MC | NULL | NULL | FLASH_A_A<4>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_A<4>_MC.Q | 19183 | ? | 0 | 0 | FLASH_A_A<4>_MC | NULL | NULL | FLASH_A_A<4>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_A<4>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_A<4> | 19180 | PI | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_A<4>_II/UIM | 19181 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<4>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_A<4> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_A<4>_MC.Q | 19184 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<4>_MC.Q | FLASH_A_A<4>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_A<4> | 19185 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | FLASH_A_A | NULL | FLASH_A_A<4> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | FLASH_A_A<5>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1024 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<5>_II/UIM | 19190 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/4 | 19004 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_A<5>_MC.Q | 19193 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<5>_MC.Q | FLASH_A_A<5>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_A_A<5>_MC.SI | FLASH_A_A<5>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<5>_II/UIM | 19190 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_A<5>_MC.D1 | 19188 | ? | 0 | 0 | FLASH_A_A<5>_MC | NULL | NULL | FLASH_A_A<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_A<5>_MC.D2 | 19187 | ? | 0 | 0 | FLASH_A_A<5>_MC | NULL | NULL | FLASH_A_A<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_A<5>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_A<5>_MC.CE | 19191 | ? | 0 | 0 | FLASH_A_A<5>_MC | NULL | NULL | FLASH_A_A<5>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_A<5>_MC.REG | FLASH_A_A<5>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_A<5>_MC.D | 19186 | ? | 0 | 0 | FLASH_A_A<5>_MC | NULL | NULL | FLASH_A_A<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR5__ctinst/4 | 19004 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_A<5>_MC.CE | 19191 | ? | 0 | 0 | FLASH_A_A<5>_MC | NULL | NULL | FLASH_A_A<5>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_A<5>_MC.Q | 19192 | ? | 0 | 0 | FLASH_A_A<5>_MC | NULL | NULL | FLASH_A_A<5>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_A<5>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_A<5> | 19189 | PI | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_A<5>_II/UIM | 19190 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<5>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_A<5> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_A<5>_MC.Q | 19193 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<5>_MC.Q | FLASH_A_A<5>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_A<5> | 19194 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | FLASH_A_A | NULL | FLASH_A_A<5> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | FLASH_A_A<6>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1024 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<6>_II/UIM | 19199 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/4 | 19004 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_A<6>_MC.Q | 19202 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<6>_MC.Q | FLASH_A_A<6>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_A_A<6>_MC.SI | FLASH_A_A<6>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<6>_II/UIM | 19199 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_A<6>_MC.D1 | 19197 | ? | 0 | 0 | FLASH_A_A<6>_MC | NULL | NULL | FLASH_A_A<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_A<6>_MC.D2 | 19196 | ? | 0 | 0 | FLASH_A_A<6>_MC | NULL | NULL | FLASH_A_A<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_A<6>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_A<6>_MC.CE | 19200 | ? | 0 | 0 | FLASH_A_A<6>_MC | NULL | NULL | FLASH_A_A<6>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_A<6>_MC.REG | FLASH_A_A<6>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_A<6>_MC.D | 19195 | ? | 0 | 0 | FLASH_A_A<6>_MC | NULL | NULL | FLASH_A_A<6>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR5__ctinst/4 | 19004 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_A<6>_MC.CE | 19200 | ? | 0 | 0 | FLASH_A_A<6>_MC | NULL | NULL | FLASH_A_A<6>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_A<6>_MC.Q | 19201 | ? | 0 | 0 | FLASH_A_A<6>_MC | NULL | NULL | FLASH_A_A<6>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_A<6>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_A<6> | 19198 | PI | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_A<6>_II/UIM | 19199 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<6>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_A<6> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_A<6>_MC.Q | 19202 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<6>_MC.Q | FLASH_A_A<6>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_A<6> | 19203 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | FLASH_A_A | NULL | FLASH_A_A<6> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | FLASH_A_A<7>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1024 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<7>_II/UIM | 19208 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/4 | 19004 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_A<7>_MC.Q | 19211 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<7>_MC.Q | FLASH_A_A<7>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_A_A<7>_MC.SI | FLASH_A_A<7>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<7>_II/UIM | 19208 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_A<7>_MC.D1 | 19206 | ? | 0 | 0 | FLASH_A_A<7>_MC | NULL | NULL | FLASH_A_A<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_A<7>_MC.D2 | 19205 | ? | 0 | 0 | FLASH_A_A<7>_MC | NULL | NULL | FLASH_A_A<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_A<7>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_A<7>_MC.CE | 19209 | ? | 0 | 0 | FLASH_A_A<7>_MC | NULL | NULL | FLASH_A_A<7>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_A<7>_MC.REG | FLASH_A_A<7>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_A<7>_MC.D | 19204 | ? | 0 | 0 | FLASH_A_A<7>_MC | NULL | NULL | FLASH_A_A<7>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR5__ctinst/4 | 19004 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_A<7>_MC.CE | 19209 | ? | 0 | 0 | FLASH_A_A<7>_MC | NULL | NULL | FLASH_A_A<7>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_A<7>_MC.Q | 19210 | ? | 0 | 0 | FLASH_A_A<7>_MC | NULL | NULL | FLASH_A_A<7>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_A<7>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_A<7> | 19207 | PI | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_A<7>_II/UIM | 19208 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<7>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_A<7> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_A<7>_MC.Q | 19211 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<7>_MC.Q | FLASH_A_A<7>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_A<7> | 19212 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | FLASH_A_A | NULL | FLASH_A_A<7> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | FLASH_A_A<8>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1024 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<8>_II/UIM | 19217 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<8>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR6__ctinst/4 | 19031 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_A<8>_MC.Q | 19220 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<8>_MC.Q | FLASH_A_A<8>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_A_A<8>_MC.SI | FLASH_A_A<8>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<8>_II/UIM | 19217 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<8>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_A<8>_MC.D1 | 19215 | ? | 0 | 0 | FLASH_A_A<8>_MC | NULL | NULL | FLASH_A_A<8>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_A<8>_MC.D2 | 19214 | ? | 0 | 0 | FLASH_A_A<8>_MC | NULL | NULL | FLASH_A_A<8>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_A<8>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_A<8>_MC.CE | 19218 | ? | 0 | 0 | FLASH_A_A<8>_MC | NULL | NULL | FLASH_A_A<8>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_A<8>_MC.REG | FLASH_A_A<8>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_A<8>_MC.D | 19213 | ? | 0 | 0 | FLASH_A_A<8>_MC | NULL | NULL | FLASH_A_A<8>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR6__ctinst/4 | 19031 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_A<8>_MC.CE | 19218 | ? | 0 | 0 | FLASH_A_A<8>_MC | NULL | NULL | FLASH_A_A<8>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_A<8>_MC.Q | 19219 | ? | 0 | 0 | FLASH_A_A<8>_MC | NULL | NULL | FLASH_A_A<8>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_A<8>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_A<8> | 19216 | PI | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_A<8>_II/UIM | 19217 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<8>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_A<8> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_A<8>_MC.Q | 19220 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<8>_MC.Q | FLASH_A_A<8>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_A<8> | 19221 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | FLASH_A_A | NULL | FLASH_A_A<8> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | FLASH_A_A<9>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1024 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<9>_II/UIM | 19226 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<9>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR6__ctinst/4 | 19031 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_A<9>_MC.Q | 19229 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<9>_MC.Q | FLASH_A_A<9>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_A_A<9>_MC.SI | FLASH_A_A<9>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_A<9>_II/UIM | 19226 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<9>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_A<9>_MC.D1 | 19224 | ? | 0 | 0 | FLASH_A_A<9>_MC | NULL | NULL | FLASH_A_A<9>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_A<9>_MC.D2 | 19223 | ? | 0 | 0 | FLASH_A_A<9>_MC | NULL | NULL | FLASH_A_A<9>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_A<9>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_A<9>_MC.CE | 19227 | ? | 0 | 0 | FLASH_A_A<9>_MC | NULL | NULL | FLASH_A_A<9>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_A<9>_MC.REG | FLASH_A_A<9>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_A<9>_MC.D | 19222 | ? | 0 | 0 | FLASH_A_A<9>_MC | NULL | NULL | FLASH_A_A<9>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR6__ctinst/4 | 19031 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_A<9>_MC.CE | 19227 | ? | 0 | 0 | FLASH_A_A<9>_MC | NULL | NULL | FLASH_A_A<9>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_A<9>_MC.Q | 19228 | ? | 0 | 0 | FLASH_A_A<9>_MC | NULL | NULL | FLASH_A_A<9>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_A<9>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_A<9> | 19225 | PI | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_A<9>_II/UIM | 19226 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_A<9>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_A<9> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_A<9>_MC.Q | 19229 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_A<9>_MC.Q | FLASH_A_A<9>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_A<9> | 19230 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | FLASH_A_A | NULL | FLASH_A_A<9> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow+PinTrst | FLASH_A_DQ<0>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 17408 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_data<0>_II/UIM | 19235 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR14__ctinst/4 | 19237 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR14__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR14__ctinst/7 | 19238 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR14__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_DQ<0>_MC.Q | 19244 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<0>_MC.Q | FLASH_A_DQ<0>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | FLASH_A_DQ<0>_MC.OE | 19246 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<0>_MC.BUFOE.OUT | FLASH_A_DQ<0>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | FLASH_A_DQ<0>_MC.SI | FLASH_A_DQ<0>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_data<0>_II/UIM | 19235 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_DQ<0>_MC.D1 | 19233 | ? | 0 | 0 | FLASH_A_DQ<0>_MC | NULL | NULL | FLASH_A_DQ<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_DQ<0>_MC.D2 | 19232 | ? | 0 | 0 | FLASH_A_DQ<0>_MC | NULL | NULL | FLASH_A_DQ<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_data<0>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_DQ<0>_MC.CE | 19236 | ? | 0 | 0 | FLASH_A_DQ<0>_MC | NULL | NULL | FLASH_A_DQ<0>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_DQ<0>_MC.REG | FLASH_A_DQ<0>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_DQ<0>_MC.D | 19231 | ? | 0 | 0 | FLASH_A_DQ<0>_MC | NULL | NULL | FLASH_A_DQ<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR14__ctinst/4 | 19237 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR14__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_DQ<0>_MC.CE | 19236 | ? | 0 | 0 | FLASH_A_DQ<0>_MC | NULL | NULL | FLASH_A_DQ<0>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_DQ<0>_MC.Q | 19243 | ? | 0 | 0 | FLASH_A_DQ<0>_MC | NULL | NULL | FLASH_A_DQ<0>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ | FPGA_data

BUF_INSTANCE | FLASH_A_DQ<0>_MC.BUFOE | FLASH_A_DQ<0>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR14__ctinst/7 | 19238 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR14__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | FLASH_A_DQ<0>_MC.BUFOE.OUT | 19245 | ? | 0 | 0 | FLASH_A_DQ<0>_MC | NULL | NULL | FLASH_A_DQ<0>_MC.BUFOE | 0 | 10 | BUF_OUT

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_data<0>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_data<0> | 19234 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | FPGA_data;FPGA_data;FPGA_data;FPGA_data | NULL | FPGA_data<0> | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_data<0>_II/UIM | 19235 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<0>_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | PrldLow | Flash_A_G_buffered_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1024 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR12__ctinst/4 | 19242 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR12__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_G_II/IREG | 20013 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_G_II | 10 | 5 | II_REG
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Flash_A_G_buffered | 19239 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | Flash_A_G_buffered_MC.Q | Flash_A_G_buffered_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Flash_A_G_buffered_MC.SI | Flash_A_G_buffered_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | Flash_A_G_buffered_MC.CE | 19241 | ? | 0 | 0 | Flash_A_G_buffered_MC | NULL | NULL | Flash_A_G_buffered_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | Flash_A_G_buffered_MC.REG | Flash_A_G_buffered_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FPGA_G_II/IREG | 20013 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_G_II | 10 | 5 | II_REG
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR12__ctinst/4 | 19242 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR12__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | Flash_A_G_buffered_MC.CE | 19241 | ? | 0 | 0 | Flash_A_G_buffered_MC | NULL | NULL | Flash_A_G_buffered_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Flash_A_G_buffered_MC.Q | 19240 | ? | 0 | 0 | Flash_A_G_buffered_MC | NULL | NULL | Flash_A_G_buffered_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

OUTPUT_INSTANCE | 0 | FLASH_A_DQ<0> | CPLDLoaderSteph_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_DQ<0>_MC.Q | 19244 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<0>_MC.Q | FLASH_A_DQ<0>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | FLASH_A_DQ<0>_MC.OE | 19246 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<0>_MC.BUFOE.OUT | FLASH_A_DQ<0>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_DQ<0> | 19247 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<0> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow+PinTrst | FLASH_A_DQ<10>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 17408 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_data<10>_II/UIM | 19252 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<10>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR15__ctinst/4 | 19254 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR15__ctinst/7 | 19255 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_DQ<10>_MC.Q | 19257 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<10>_MC.Q | FLASH_A_DQ<10>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | FLASH_A_DQ<10>_MC.OE | 19259 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<10>_MC.BUFOE.OUT | FLASH_A_DQ<10>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | FLASH_A_DQ<10>_MC.SI | FLASH_A_DQ<10>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_data<10>_II/UIM | 19252 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<10>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_DQ<10>_MC.D1 | 19250 | ? | 0 | 0 | FLASH_A_DQ<10>_MC | NULL | NULL | FLASH_A_DQ<10>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_DQ<10>_MC.D2 | 19249 | ? | 0 | 0 | FLASH_A_DQ<10>_MC | NULL | NULL | FLASH_A_DQ<10>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_data<10>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_DQ<10>_MC.CE | 19253 | ? | 0 | 0 | FLASH_A_DQ<10>_MC | NULL | NULL | FLASH_A_DQ<10>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_DQ<10>_MC.REG | FLASH_A_DQ<10>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_DQ<10>_MC.D | 19248 | ? | 0 | 0 | FLASH_A_DQ<10>_MC | NULL | NULL | FLASH_A_DQ<10>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR15__ctinst/4 | 19254 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_DQ<10>_MC.CE | 19253 | ? | 0 | 0 | FLASH_A_DQ<10>_MC | NULL | NULL | FLASH_A_DQ<10>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_DQ<10>_MC.Q | 19256 | ? | 0 | 0 | FLASH_A_DQ<10>_MC | NULL | NULL | FLASH_A_DQ<10>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ | FPGA_data

BUF_INSTANCE | FLASH_A_DQ<10>_MC.BUFOE | FLASH_A_DQ<10>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR15__ctinst/7 | 19255 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | FLASH_A_DQ<10>_MC.BUFOE.OUT | 19258 | ? | 0 | 0 | FLASH_A_DQ<10>_MC | NULL | NULL | FLASH_A_DQ<10>_MC.BUFOE | 0 | 10 | BUF_OUT

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_data<10>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_data<10> | 19251 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | FPGA_data;FPGA_data;FPGA_data;FPGA_data | NULL | FPGA_data<10> | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_data<10>_II/UIM | 19252 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<10>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_DQ<10> | CPLDLoaderSteph_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_DQ<10>_MC.Q | 19257 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<10>_MC.Q | FLASH_A_DQ<10>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | FLASH_A_DQ<10>_MC.OE | 19259 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<10>_MC.BUFOE.OUT | FLASH_A_DQ<10>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_DQ<10> | 19260 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<10> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow+PinTrst | FLASH_A_DQ<11>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 17408 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_data<11>_II/UIM | 19265 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<11>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR15__ctinst/4 | 19254 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR15__ctinst/7 | 19255 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_DQ<11>_MC.Q | 19268 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<11>_MC.Q | FLASH_A_DQ<11>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | FLASH_A_DQ<11>_MC.OE | 19270 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<11>_MC.BUFOE.OUT | FLASH_A_DQ<11>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | FLASH_A_DQ<11>_MC.SI | FLASH_A_DQ<11>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_data<11>_II/UIM | 19265 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<11>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_DQ<11>_MC.D1 | 19263 | ? | 0 | 0 | FLASH_A_DQ<11>_MC | NULL | NULL | FLASH_A_DQ<11>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_DQ<11>_MC.D2 | 19262 | ? | 0 | 0 | FLASH_A_DQ<11>_MC | NULL | NULL | FLASH_A_DQ<11>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_data<11>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_DQ<11>_MC.CE | 19266 | ? | 0 | 0 | FLASH_A_DQ<11>_MC | NULL | NULL | FLASH_A_DQ<11>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_DQ<11>_MC.REG | FLASH_A_DQ<11>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_DQ<11>_MC.D | 19261 | ? | 0 | 0 | FLASH_A_DQ<11>_MC | NULL | NULL | FLASH_A_DQ<11>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR15__ctinst/4 | 19254 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_DQ<11>_MC.CE | 19266 | ? | 0 | 0 | FLASH_A_DQ<11>_MC | NULL | NULL | FLASH_A_DQ<11>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_DQ<11>_MC.Q | 19267 | ? | 0 | 0 | FLASH_A_DQ<11>_MC | NULL | NULL | FLASH_A_DQ<11>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ | FPGA_data

BUF_INSTANCE | FLASH_A_DQ<11>_MC.BUFOE | FLASH_A_DQ<11>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR15__ctinst/7 | 19255 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | FLASH_A_DQ<11>_MC.BUFOE.OUT | 19269 | ? | 0 | 0 | FLASH_A_DQ<11>_MC | NULL | NULL | FLASH_A_DQ<11>_MC.BUFOE | 0 | 10 | BUF_OUT

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_data<11>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_data<11> | 19264 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | FPGA_data;FPGA_data;FPGA_data;FPGA_data | NULL | FPGA_data<11> | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_data<11>_II/UIM | 19265 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<11>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_DQ<11> | CPLDLoaderSteph_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_DQ<11>_MC.Q | 19268 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<11>_MC.Q | FLASH_A_DQ<11>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | FLASH_A_DQ<11>_MC.OE | 19270 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<11>_MC.BUFOE.OUT | FLASH_A_DQ<11>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_DQ<11> | 19271 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<11> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow+PinTrst | FLASH_A_DQ<12>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 17408 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_data<12>_II/UIM | 19276 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<12>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR15__ctinst/4 | 19254 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR15__ctinst/7 | 19255 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_DQ<12>_MC.Q | 19279 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<12>_MC.Q | FLASH_A_DQ<12>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | FLASH_A_DQ<12>_MC.OE | 19281 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<12>_MC.BUFOE.OUT | FLASH_A_DQ<12>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | FLASH_A_DQ<12>_MC.SI | FLASH_A_DQ<12>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_data<12>_II/UIM | 19276 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<12>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_DQ<12>_MC.D1 | 19274 | ? | 0 | 0 | FLASH_A_DQ<12>_MC | NULL | NULL | FLASH_A_DQ<12>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_DQ<12>_MC.D2 | 19273 | ? | 0 | 0 | FLASH_A_DQ<12>_MC | NULL | NULL | FLASH_A_DQ<12>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_data<12>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_DQ<12>_MC.CE | 19277 | ? | 0 | 0 | FLASH_A_DQ<12>_MC | NULL | NULL | FLASH_A_DQ<12>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_DQ<12>_MC.REG | FLASH_A_DQ<12>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_DQ<12>_MC.D | 19272 | ? | 0 | 0 | FLASH_A_DQ<12>_MC | NULL | NULL | FLASH_A_DQ<12>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR15__ctinst/4 | 19254 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_DQ<12>_MC.CE | 19277 | ? | 0 | 0 | FLASH_A_DQ<12>_MC | NULL | NULL | FLASH_A_DQ<12>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_DQ<12>_MC.Q | 19278 | ? | 0 | 0 | FLASH_A_DQ<12>_MC | NULL | NULL | FLASH_A_DQ<12>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ | FPGA_data

BUF_INSTANCE | FLASH_A_DQ<12>_MC.BUFOE | FLASH_A_DQ<12>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR15__ctinst/7 | 19255 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | FLASH_A_DQ<12>_MC.BUFOE.OUT | 19280 | ? | 0 | 0 | FLASH_A_DQ<12>_MC | NULL | NULL | FLASH_A_DQ<12>_MC.BUFOE | 0 | 10 | BUF_OUT

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_data<12>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_data<12> | 19275 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | FPGA_data;FPGA_data;FPGA_data;FPGA_data | NULL | FPGA_data<12> | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_data<12>_II/UIM | 19276 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<12>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_DQ<12> | CPLDLoaderSteph_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_DQ<12>_MC.Q | 19279 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<12>_MC.Q | FLASH_A_DQ<12>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | FLASH_A_DQ<12>_MC.OE | 19281 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<12>_MC.BUFOE.OUT | FLASH_A_DQ<12>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_DQ<12> | 19282 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<12> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow+PinTrst | FLASH_A_DQ<13>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 17408 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_data<13>_II/UIM | 19287 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<13>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR15__ctinst/4 | 19254 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR15__ctinst/7 | 19255 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_DQ<13>_MC.Q | 19290 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<13>_MC.Q | FLASH_A_DQ<13>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | FLASH_A_DQ<13>_MC.OE | 19292 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<13>_MC.BUFOE.OUT | FLASH_A_DQ<13>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | FLASH_A_DQ<13>_MC.SI | FLASH_A_DQ<13>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_data<13>_II/UIM | 19287 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<13>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_DQ<13>_MC.D1 | 19285 | ? | 0 | 0 | FLASH_A_DQ<13>_MC | NULL | NULL | FLASH_A_DQ<13>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_DQ<13>_MC.D2 | 19284 | ? | 0 | 0 | FLASH_A_DQ<13>_MC | NULL | NULL | FLASH_A_DQ<13>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_data<13>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_DQ<13>_MC.CE | 19288 | ? | 0 | 0 | FLASH_A_DQ<13>_MC | NULL | NULL | FLASH_A_DQ<13>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_DQ<13>_MC.REG | FLASH_A_DQ<13>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_DQ<13>_MC.D | 19283 | ? | 0 | 0 | FLASH_A_DQ<13>_MC | NULL | NULL | FLASH_A_DQ<13>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR15__ctinst/4 | 19254 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_DQ<13>_MC.CE | 19288 | ? | 0 | 0 | FLASH_A_DQ<13>_MC | NULL | NULL | FLASH_A_DQ<13>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_DQ<13>_MC.Q | 19289 | ? | 0 | 0 | FLASH_A_DQ<13>_MC | NULL | NULL | FLASH_A_DQ<13>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ | FPGA_data

BUF_INSTANCE | FLASH_A_DQ<13>_MC.BUFOE | FLASH_A_DQ<13>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR15__ctinst/7 | 19255 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | FLASH_A_DQ<13>_MC.BUFOE.OUT | 19291 | ? | 0 | 0 | FLASH_A_DQ<13>_MC | NULL | NULL | FLASH_A_DQ<13>_MC.BUFOE | 0 | 10 | BUF_OUT

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_data<13>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_data<13> | 19286 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | FPGA_data;FPGA_data;FPGA_data;FPGA_data | NULL | FPGA_data<13> | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_data<13>_II/UIM | 19287 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<13>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_DQ<13> | CPLDLoaderSteph_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_DQ<13>_MC.Q | 19290 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<13>_MC.Q | FLASH_A_DQ<13>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | FLASH_A_DQ<13>_MC.OE | 19292 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<13>_MC.BUFOE.OUT | FLASH_A_DQ<13>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_DQ<13> | 19293 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<13> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow+PinTrst | FLASH_A_DQ<14>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 17408 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_data<14>_II/UIM | 19298 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<14>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR15__ctinst/4 | 19254 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR15__ctinst/7 | 19255 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_DQ<14>_MC.Q | 19301 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<14>_MC.Q | FLASH_A_DQ<14>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | FLASH_A_DQ<14>_MC.OE | 19303 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<14>_MC.BUFOE.OUT | FLASH_A_DQ<14>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | FLASH_A_DQ<14>_MC.SI | FLASH_A_DQ<14>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_data<14>_II/UIM | 19298 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<14>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_DQ<14>_MC.D1 | 19296 | ? | 0 | 0 | FLASH_A_DQ<14>_MC | NULL | NULL | FLASH_A_DQ<14>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_DQ<14>_MC.D2 | 19295 | ? | 0 | 0 | FLASH_A_DQ<14>_MC | NULL | NULL | FLASH_A_DQ<14>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_data<14>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_DQ<14>_MC.CE | 19299 | ? | 0 | 0 | FLASH_A_DQ<14>_MC | NULL | NULL | FLASH_A_DQ<14>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_DQ<14>_MC.REG | FLASH_A_DQ<14>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_DQ<14>_MC.D | 19294 | ? | 0 | 0 | FLASH_A_DQ<14>_MC | NULL | NULL | FLASH_A_DQ<14>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR15__ctinst/4 | 19254 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_DQ<14>_MC.CE | 19299 | ? | 0 | 0 | FLASH_A_DQ<14>_MC | NULL | NULL | FLASH_A_DQ<14>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_DQ<14>_MC.Q | 19300 | ? | 0 | 0 | FLASH_A_DQ<14>_MC | NULL | NULL | FLASH_A_DQ<14>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ | FPGA_data

BUF_INSTANCE | FLASH_A_DQ<14>_MC.BUFOE | FLASH_A_DQ<14>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR15__ctinst/7 | 19255 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | FLASH_A_DQ<14>_MC.BUFOE.OUT | 19302 | ? | 0 | 0 | FLASH_A_DQ<14>_MC | NULL | NULL | FLASH_A_DQ<14>_MC.BUFOE | 0 | 10 | BUF_OUT

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_data<14>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_data<14> | 19297 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | FPGA_data;FPGA_data;FPGA_data;FPGA_data | NULL | FPGA_data<14> | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_data<14>_II/UIM | 19298 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<14>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_DQ<14> | CPLDLoaderSteph_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_DQ<14>_MC.Q | 19301 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<14>_MC.Q | FLASH_A_DQ<14>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | FLASH_A_DQ<14>_MC.OE | 19303 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<14>_MC.BUFOE.OUT | FLASH_A_DQ<14>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_DQ<14> | 19304 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<14> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow+PinTrst | FLASH_A_DQ<15>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 17408 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_data<15>_II/UIM | 19309 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<15>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR16__ctinst/4 | 19311 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR16__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR16__ctinst/7 | 19312 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR16__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_DQ<15>_MC.Q | 19314 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<15>_MC.Q | FLASH_A_DQ<15>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | FLASH_A_DQ<15>_MC.OE | 19316 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<15>_MC.BUFOE.OUT | FLASH_A_DQ<15>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | FLASH_A_DQ<15>_MC.SI | FLASH_A_DQ<15>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_data<15>_II/UIM | 19309 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<15>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_DQ<15>_MC.D1 | 19307 | ? | 0 | 0 | FLASH_A_DQ<15>_MC | NULL | NULL | FLASH_A_DQ<15>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_DQ<15>_MC.D2 | 19306 | ? | 0 | 0 | FLASH_A_DQ<15>_MC | NULL | NULL | FLASH_A_DQ<15>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_data<15>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_DQ<15>_MC.CE | 19310 | ? | 0 | 0 | FLASH_A_DQ<15>_MC | NULL | NULL | FLASH_A_DQ<15>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_DQ<15>_MC.REG | FLASH_A_DQ<15>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_DQ<15>_MC.D | 19305 | ? | 0 | 0 | FLASH_A_DQ<15>_MC | NULL | NULL | FLASH_A_DQ<15>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR16__ctinst/4 | 19311 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR16__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_DQ<15>_MC.CE | 19310 | ? | 0 | 0 | FLASH_A_DQ<15>_MC | NULL | NULL | FLASH_A_DQ<15>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_DQ<15>_MC.Q | 19313 | ? | 0 | 0 | FLASH_A_DQ<15>_MC | NULL | NULL | FLASH_A_DQ<15>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ | FPGA_data

BUF_INSTANCE | FLASH_A_DQ<15>_MC.BUFOE | FLASH_A_DQ<15>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR16__ctinst/7 | 19312 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR16__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | FLASH_A_DQ<15>_MC.BUFOE.OUT | 19315 | ? | 0 | 0 | FLASH_A_DQ<15>_MC | NULL | NULL | FLASH_A_DQ<15>_MC.BUFOE | 0 | 10 | BUF_OUT

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_data<15>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_data<15> | 19308 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | FPGA_data;FPGA_data;FPGA_data;FPGA_data | NULL | FPGA_data<15> | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_data<15>_II/UIM | 19309 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<15>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_DQ<15> | CPLDLoaderSteph_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_DQ<15>_MC.Q | 19314 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<15>_MC.Q | FLASH_A_DQ<15>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | FLASH_A_DQ<15>_MC.OE | 19316 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<15>_MC.BUFOE.OUT | FLASH_A_DQ<15>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_DQ<15> | 19317 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<15> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow+PinTrst | FLASH_A_DQ<1>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 17408 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_data<1>_II/UIM | 19322 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR14__ctinst/4 | 19237 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR14__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR14__ctinst/7 | 19238 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR14__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_DQ<1>_MC.Q | 19325 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<1>_MC.Q | FLASH_A_DQ<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | FLASH_A_DQ<1>_MC.OE | 19327 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<1>_MC.BUFOE.OUT | FLASH_A_DQ<1>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | FLASH_A_DQ<1>_MC.SI | FLASH_A_DQ<1>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_data<1>_II/UIM | 19322 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_DQ<1>_MC.D1 | 19320 | ? | 0 | 0 | FLASH_A_DQ<1>_MC | NULL | NULL | FLASH_A_DQ<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_DQ<1>_MC.D2 | 19319 | ? | 0 | 0 | FLASH_A_DQ<1>_MC | NULL | NULL | FLASH_A_DQ<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_data<1>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_DQ<1>_MC.CE | 19323 | ? | 0 | 0 | FLASH_A_DQ<1>_MC | NULL | NULL | FLASH_A_DQ<1>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_DQ<1>_MC.REG | FLASH_A_DQ<1>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_DQ<1>_MC.D | 19318 | ? | 0 | 0 | FLASH_A_DQ<1>_MC | NULL | NULL | FLASH_A_DQ<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR14__ctinst/4 | 19237 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR14__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_DQ<1>_MC.CE | 19323 | ? | 0 | 0 | FLASH_A_DQ<1>_MC | NULL | NULL | FLASH_A_DQ<1>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_DQ<1>_MC.Q | 19324 | ? | 0 | 0 | FLASH_A_DQ<1>_MC | NULL | NULL | FLASH_A_DQ<1>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ | FPGA_data

BUF_INSTANCE | FLASH_A_DQ<1>_MC.BUFOE | FLASH_A_DQ<1>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR14__ctinst/7 | 19238 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR14__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | FLASH_A_DQ<1>_MC.BUFOE.OUT | 19326 | ? | 0 | 0 | FLASH_A_DQ<1>_MC | NULL | NULL | FLASH_A_DQ<1>_MC.BUFOE | 0 | 10 | BUF_OUT

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_data<1>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_data<1> | 19321 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | FPGA_data;FPGA_data;FPGA_data;FPGA_data | NULL | FPGA_data<1> | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_data<1>_II/UIM | 19322 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<1>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_DQ<1> | CPLDLoaderSteph_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_DQ<1>_MC.Q | 19325 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<1>_MC.Q | FLASH_A_DQ<1>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | FLASH_A_DQ<1>_MC.OE | 19327 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<1>_MC.BUFOE.OUT | FLASH_A_DQ<1>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_DQ<1> | 19328 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<1> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow+PinTrst | FLASH_A_DQ<2>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 17408 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_data<2>_II/UIM | 19333 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<2>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR14__ctinst/4 | 19237 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR14__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR14__ctinst/7 | 19238 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR14__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_DQ<2>_MC.Q | 19336 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<2>_MC.Q | FLASH_A_DQ<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | FLASH_A_DQ<2>_MC.OE | 19338 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<2>_MC.BUFOE.OUT | FLASH_A_DQ<2>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | FLASH_A_DQ<2>_MC.SI | FLASH_A_DQ<2>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_data<2>_II/UIM | 19333 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<2>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_DQ<2>_MC.D1 | 19331 | ? | 0 | 0 | FLASH_A_DQ<2>_MC | NULL | NULL | FLASH_A_DQ<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_DQ<2>_MC.D2 | 19330 | ? | 0 | 0 | FLASH_A_DQ<2>_MC | NULL | NULL | FLASH_A_DQ<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_data<2>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_DQ<2>_MC.CE | 19334 | ? | 0 | 0 | FLASH_A_DQ<2>_MC | NULL | NULL | FLASH_A_DQ<2>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_DQ<2>_MC.REG | FLASH_A_DQ<2>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_DQ<2>_MC.D | 19329 | ? | 0 | 0 | FLASH_A_DQ<2>_MC | NULL | NULL | FLASH_A_DQ<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR14__ctinst/4 | 19237 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR14__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_DQ<2>_MC.CE | 19334 | ? | 0 | 0 | FLASH_A_DQ<2>_MC | NULL | NULL | FLASH_A_DQ<2>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_DQ<2>_MC.Q | 19335 | ? | 0 | 0 | FLASH_A_DQ<2>_MC | NULL | NULL | FLASH_A_DQ<2>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ | FPGA_data

BUF_INSTANCE | FLASH_A_DQ<2>_MC.BUFOE | FLASH_A_DQ<2>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR14__ctinst/7 | 19238 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR14__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | FLASH_A_DQ<2>_MC.BUFOE.OUT | 19337 | ? | 0 | 0 | FLASH_A_DQ<2>_MC | NULL | NULL | FLASH_A_DQ<2>_MC.BUFOE | 0 | 10 | BUF_OUT

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_data<2>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_data<2> | 19332 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | FPGA_data;FPGA_data;FPGA_data;FPGA_data | NULL | FPGA_data<2> | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_data<2>_II/UIM | 19333 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<2>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_DQ<2> | CPLDLoaderSteph_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_DQ<2>_MC.Q | 19336 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<2>_MC.Q | FLASH_A_DQ<2>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | FLASH_A_DQ<2>_MC.OE | 19338 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<2>_MC.BUFOE.OUT | FLASH_A_DQ<2>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_DQ<2> | 19339 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<2> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow+PinTrst | FLASH_A_DQ<3>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 17408 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_data<3>_II/UIM | 19344 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR14__ctinst/4 | 19237 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR14__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR14__ctinst/7 | 19238 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR14__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_DQ<3>_MC.Q | 19347 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<3>_MC.Q | FLASH_A_DQ<3>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | FLASH_A_DQ<3>_MC.OE | 19349 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<3>_MC.BUFOE.OUT | FLASH_A_DQ<3>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | FLASH_A_DQ<3>_MC.SI | FLASH_A_DQ<3>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_data<3>_II/UIM | 19344 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_DQ<3>_MC.D1 | 19342 | ? | 0 | 0 | FLASH_A_DQ<3>_MC | NULL | NULL | FLASH_A_DQ<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_DQ<3>_MC.D2 | 19341 | ? | 0 | 0 | FLASH_A_DQ<3>_MC | NULL | NULL | FLASH_A_DQ<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_data<3>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_DQ<3>_MC.CE | 19345 | ? | 0 | 0 | FLASH_A_DQ<3>_MC | NULL | NULL | FLASH_A_DQ<3>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_DQ<3>_MC.REG | FLASH_A_DQ<3>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_DQ<3>_MC.D | 19340 | ? | 0 | 0 | FLASH_A_DQ<3>_MC | NULL | NULL | FLASH_A_DQ<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR14__ctinst/4 | 19237 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR14__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_DQ<3>_MC.CE | 19345 | ? | 0 | 0 | FLASH_A_DQ<3>_MC | NULL | NULL | FLASH_A_DQ<3>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_DQ<3>_MC.Q | 19346 | ? | 0 | 0 | FLASH_A_DQ<3>_MC | NULL | NULL | FLASH_A_DQ<3>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ | FPGA_data

BUF_INSTANCE | FLASH_A_DQ<3>_MC.BUFOE | FLASH_A_DQ<3>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR14__ctinst/7 | 19238 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR14__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | FLASH_A_DQ<3>_MC.BUFOE.OUT | 19348 | ? | 0 | 0 | FLASH_A_DQ<3>_MC | NULL | NULL | FLASH_A_DQ<3>_MC.BUFOE | 0 | 10 | BUF_OUT

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_data<3>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_data<3> | 19343 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | FPGA_data;FPGA_data;FPGA_data;FPGA_data | NULL | FPGA_data<3> | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_data<3>_II/UIM | 19344 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<3>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_DQ<3> | CPLDLoaderSteph_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_DQ<3>_MC.Q | 19347 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<3>_MC.Q | FLASH_A_DQ<3>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | FLASH_A_DQ<3>_MC.OE | 19349 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<3>_MC.BUFOE.OUT | FLASH_A_DQ<3>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_DQ<3> | 19350 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<3> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow+PinTrst | FLASH_A_DQ<4>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 17408 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_data<4>_II/UIM | 19355 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR15__ctinst/4 | 19254 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR15__ctinst/7 | 19255 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_DQ<4>_MC.Q | 19358 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<4>_MC.Q | FLASH_A_DQ<4>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | FLASH_A_DQ<4>_MC.OE | 19360 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<4>_MC.BUFOE.OUT | FLASH_A_DQ<4>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | FLASH_A_DQ<4>_MC.SI | FLASH_A_DQ<4>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_data<4>_II/UIM | 19355 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_DQ<4>_MC.D1 | 19353 | ? | 0 | 0 | FLASH_A_DQ<4>_MC | NULL | NULL | FLASH_A_DQ<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_DQ<4>_MC.D2 | 19352 | ? | 0 | 0 | FLASH_A_DQ<4>_MC | NULL | NULL | FLASH_A_DQ<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_data<4>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_DQ<4>_MC.CE | 19356 | ? | 0 | 0 | FLASH_A_DQ<4>_MC | NULL | NULL | FLASH_A_DQ<4>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_DQ<4>_MC.REG | FLASH_A_DQ<4>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_DQ<4>_MC.D | 19351 | ? | 0 | 0 | FLASH_A_DQ<4>_MC | NULL | NULL | FLASH_A_DQ<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR15__ctinst/4 | 19254 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_DQ<4>_MC.CE | 19356 | ? | 0 | 0 | FLASH_A_DQ<4>_MC | NULL | NULL | FLASH_A_DQ<4>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_DQ<4>_MC.Q | 19357 | ? | 0 | 0 | FLASH_A_DQ<4>_MC | NULL | NULL | FLASH_A_DQ<4>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ | FPGA_data

BUF_INSTANCE | FLASH_A_DQ<4>_MC.BUFOE | FLASH_A_DQ<4>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR15__ctinst/7 | 19255 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | FLASH_A_DQ<4>_MC.BUFOE.OUT | 19359 | ? | 0 | 0 | FLASH_A_DQ<4>_MC | NULL | NULL | FLASH_A_DQ<4>_MC.BUFOE | 0 | 10 | BUF_OUT

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_data<4>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_data<4> | 19354 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | FPGA_data;FPGA_data;FPGA_data;FPGA_data | NULL | FPGA_data<4> | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_data<4>_II/UIM | 19355 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<4>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_DQ<4> | CPLDLoaderSteph_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_DQ<4>_MC.Q | 19358 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<4>_MC.Q | FLASH_A_DQ<4>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | FLASH_A_DQ<4>_MC.OE | 19360 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<4>_MC.BUFOE.OUT | FLASH_A_DQ<4>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_DQ<4> | 19361 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<4> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow+PinTrst | FLASH_A_DQ<5>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 17408 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_data<5>_II/UIM | 19366 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR15__ctinst/4 | 19254 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR15__ctinst/7 | 19255 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_DQ<5>_MC.Q | 19369 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<5>_MC.Q | FLASH_A_DQ<5>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | FLASH_A_DQ<5>_MC.OE | 19371 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<5>_MC.BUFOE.OUT | FLASH_A_DQ<5>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | FLASH_A_DQ<5>_MC.SI | FLASH_A_DQ<5>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_data<5>_II/UIM | 19366 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_DQ<5>_MC.D1 | 19364 | ? | 0 | 0 | FLASH_A_DQ<5>_MC | NULL | NULL | FLASH_A_DQ<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_DQ<5>_MC.D2 | 19363 | ? | 0 | 0 | FLASH_A_DQ<5>_MC | NULL | NULL | FLASH_A_DQ<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_data<5>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_DQ<5>_MC.CE | 19367 | ? | 0 | 0 | FLASH_A_DQ<5>_MC | NULL | NULL | FLASH_A_DQ<5>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_DQ<5>_MC.REG | FLASH_A_DQ<5>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_DQ<5>_MC.D | 19362 | ? | 0 | 0 | FLASH_A_DQ<5>_MC | NULL | NULL | FLASH_A_DQ<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR15__ctinst/4 | 19254 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_DQ<5>_MC.CE | 19367 | ? | 0 | 0 | FLASH_A_DQ<5>_MC | NULL | NULL | FLASH_A_DQ<5>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_DQ<5>_MC.Q | 19368 | ? | 0 | 0 | FLASH_A_DQ<5>_MC | NULL | NULL | FLASH_A_DQ<5>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ | FPGA_data

BUF_INSTANCE | FLASH_A_DQ<5>_MC.BUFOE | FLASH_A_DQ<5>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR15__ctinst/7 | 19255 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | FLASH_A_DQ<5>_MC.BUFOE.OUT | 19370 | ? | 0 | 0 | FLASH_A_DQ<5>_MC | NULL | NULL | FLASH_A_DQ<5>_MC.BUFOE | 0 | 10 | BUF_OUT

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_data<5>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_data<5> | 19365 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | FPGA_data;FPGA_data;FPGA_data;FPGA_data | NULL | FPGA_data<5> | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_data<5>_II/UIM | 19366 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<5>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_DQ<5> | CPLDLoaderSteph_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_DQ<5>_MC.Q | 19369 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<5>_MC.Q | FLASH_A_DQ<5>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | FLASH_A_DQ<5>_MC.OE | 19371 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<5>_MC.BUFOE.OUT | FLASH_A_DQ<5>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_DQ<5> | 19372 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<5> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow+PinTrst | FLASH_A_DQ<6>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 17408 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_data<6>_II/UIM | 19377 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR15__ctinst/4 | 19254 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR15__ctinst/7 | 19255 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_DQ<6>_MC.Q | 19380 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<6>_MC.Q | FLASH_A_DQ<6>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | FLASH_A_DQ<6>_MC.OE | 19382 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<6>_MC.BUFOE.OUT | FLASH_A_DQ<6>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | FLASH_A_DQ<6>_MC.SI | FLASH_A_DQ<6>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_data<6>_II/UIM | 19377 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_DQ<6>_MC.D1 | 19375 | ? | 0 | 0 | FLASH_A_DQ<6>_MC | NULL | NULL | FLASH_A_DQ<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_DQ<6>_MC.D2 | 19374 | ? | 0 | 0 | FLASH_A_DQ<6>_MC | NULL | NULL | FLASH_A_DQ<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_data<6>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_DQ<6>_MC.CE | 19378 | ? | 0 | 0 | FLASH_A_DQ<6>_MC | NULL | NULL | FLASH_A_DQ<6>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_DQ<6>_MC.REG | FLASH_A_DQ<6>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_DQ<6>_MC.D | 19373 | ? | 0 | 0 | FLASH_A_DQ<6>_MC | NULL | NULL | FLASH_A_DQ<6>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR15__ctinst/4 | 19254 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_DQ<6>_MC.CE | 19378 | ? | 0 | 0 | FLASH_A_DQ<6>_MC | NULL | NULL | FLASH_A_DQ<6>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_DQ<6>_MC.Q | 19379 | ? | 0 | 0 | FLASH_A_DQ<6>_MC | NULL | NULL | FLASH_A_DQ<6>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ | FPGA_data

BUF_INSTANCE | FLASH_A_DQ<6>_MC.BUFOE | FLASH_A_DQ<6>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR15__ctinst/7 | 19255 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | FLASH_A_DQ<6>_MC.BUFOE.OUT | 19381 | ? | 0 | 0 | FLASH_A_DQ<6>_MC | NULL | NULL | FLASH_A_DQ<6>_MC.BUFOE | 0 | 10 | BUF_OUT

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_data<6>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_data<6> | 19376 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | FPGA_data;FPGA_data;FPGA_data;FPGA_data | NULL | FPGA_data<6> | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_data<6>_II/UIM | 19377 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<6>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_DQ<6> | CPLDLoaderSteph_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_DQ<6>_MC.Q | 19380 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<6>_MC.Q | FLASH_A_DQ<6>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | FLASH_A_DQ<6>_MC.OE | 19382 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<6>_MC.BUFOE.OUT | FLASH_A_DQ<6>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_DQ<6> | 19383 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<6> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow+PinTrst | FLASH_A_DQ<7>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 17408 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_data<7>_II/UIM | 19388 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR15__ctinst/4 | 19254 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR15__ctinst/7 | 19255 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_DQ<7>_MC.Q | 19391 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<7>_MC.Q | FLASH_A_DQ<7>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | FLASH_A_DQ<7>_MC.OE | 19393 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<7>_MC.BUFOE.OUT | FLASH_A_DQ<7>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | FLASH_A_DQ<7>_MC.SI | FLASH_A_DQ<7>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_data<7>_II/UIM | 19388 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_DQ<7>_MC.D1 | 19386 | ? | 0 | 0 | FLASH_A_DQ<7>_MC | NULL | NULL | FLASH_A_DQ<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_DQ<7>_MC.D2 | 19385 | ? | 0 | 0 | FLASH_A_DQ<7>_MC | NULL | NULL | FLASH_A_DQ<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_data<7>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_DQ<7>_MC.CE | 19389 | ? | 0 | 0 | FLASH_A_DQ<7>_MC | NULL | NULL | FLASH_A_DQ<7>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_DQ<7>_MC.REG | FLASH_A_DQ<7>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_DQ<7>_MC.D | 19384 | ? | 0 | 0 | FLASH_A_DQ<7>_MC | NULL | NULL | FLASH_A_DQ<7>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR15__ctinst/4 | 19254 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_DQ<7>_MC.CE | 19389 | ? | 0 | 0 | FLASH_A_DQ<7>_MC | NULL | NULL | FLASH_A_DQ<7>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_DQ<7>_MC.Q | 19390 | ? | 0 | 0 | FLASH_A_DQ<7>_MC | NULL | NULL | FLASH_A_DQ<7>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ | FPGA_data

BUF_INSTANCE | FLASH_A_DQ<7>_MC.BUFOE | FLASH_A_DQ<7>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR15__ctinst/7 | 19255 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | FLASH_A_DQ<7>_MC.BUFOE.OUT | 19392 | ? | 0 | 0 | FLASH_A_DQ<7>_MC | NULL | NULL | FLASH_A_DQ<7>_MC.BUFOE | 0 | 10 | BUF_OUT

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_data<7>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_data<7> | 19387 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | FPGA_data;FPGA_data;FPGA_data;FPGA_data | NULL | FPGA_data<7> | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_data<7>_II/UIM | 19388 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<7>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_DQ<7> | CPLDLoaderSteph_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_DQ<7>_MC.Q | 19391 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<7>_MC.Q | FLASH_A_DQ<7>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | FLASH_A_DQ<7>_MC.OE | 19393 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<7>_MC.BUFOE.OUT | FLASH_A_DQ<7>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_DQ<7> | 19394 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<7> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow+PinTrst | FLASH_A_DQ<8>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 17408 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_data<8>_II/UIM | 19399 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<8>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR15__ctinst/4 | 19254 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR15__ctinst/7 | 19255 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_DQ<8>_MC.Q | 19402 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<8>_MC.Q | FLASH_A_DQ<8>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | FLASH_A_DQ<8>_MC.OE | 19404 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<8>_MC.BUFOE.OUT | FLASH_A_DQ<8>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | FLASH_A_DQ<8>_MC.SI | FLASH_A_DQ<8>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_data<8>_II/UIM | 19399 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<8>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_DQ<8>_MC.D1 | 19397 | ? | 0 | 0 | FLASH_A_DQ<8>_MC | NULL | NULL | FLASH_A_DQ<8>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_DQ<8>_MC.D2 | 19396 | ? | 0 | 0 | FLASH_A_DQ<8>_MC | NULL | NULL | FLASH_A_DQ<8>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_data<8>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_DQ<8>_MC.CE | 19400 | ? | 0 | 0 | FLASH_A_DQ<8>_MC | NULL | NULL | FLASH_A_DQ<8>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_DQ<8>_MC.REG | FLASH_A_DQ<8>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_DQ<8>_MC.D | 19395 | ? | 0 | 0 | FLASH_A_DQ<8>_MC | NULL | NULL | FLASH_A_DQ<8>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR15__ctinst/4 | 19254 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_DQ<8>_MC.CE | 19400 | ? | 0 | 0 | FLASH_A_DQ<8>_MC | NULL | NULL | FLASH_A_DQ<8>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_DQ<8>_MC.Q | 19401 | ? | 0 | 0 | FLASH_A_DQ<8>_MC | NULL | NULL | FLASH_A_DQ<8>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ | FPGA_data

BUF_INSTANCE | FLASH_A_DQ<8>_MC.BUFOE | FLASH_A_DQ<8>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR15__ctinst/7 | 19255 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | FLASH_A_DQ<8>_MC.BUFOE.OUT | 19403 | ? | 0 | 0 | FLASH_A_DQ<8>_MC | NULL | NULL | FLASH_A_DQ<8>_MC.BUFOE | 0 | 10 | BUF_OUT

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_data<8>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_data<8> | 19398 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | FPGA_data;FPGA_data;FPGA_data;FPGA_data | NULL | FPGA_data<8> | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_data<8>_II/UIM | 19399 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<8>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_DQ<8> | CPLDLoaderSteph_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_DQ<8>_MC.Q | 19402 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<8>_MC.Q | FLASH_A_DQ<8>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | FLASH_A_DQ<8>_MC.OE | 19404 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<8>_MC.BUFOE.OUT | FLASH_A_DQ<8>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_DQ<8> | 19405 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<8> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow+PinTrst | FLASH_A_DQ<9>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 17408 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_data<9>_II/UIM | 19410 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<9>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR15__ctinst/4 | 19254 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR15__ctinst/7 | 19255 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_DQ<9>_MC.Q | 19413 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<9>_MC.Q | FLASH_A_DQ<9>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | FLASH_A_DQ<9>_MC.OE | 19415 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<9>_MC.BUFOE.OUT | FLASH_A_DQ<9>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | FLASH_A_DQ<9>_MC.SI | FLASH_A_DQ<9>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_data<9>_II/UIM | 19410 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<9>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_DQ<9>_MC.D1 | 19408 | ? | 0 | 0 | FLASH_A_DQ<9>_MC | NULL | NULL | FLASH_A_DQ<9>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_DQ<9>_MC.D2 | 19407 | ? | 0 | 0 | FLASH_A_DQ<9>_MC | NULL | NULL | FLASH_A_DQ<9>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FPGA_data<9>_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_A_DQ<9>_MC.CE | 19411 | ? | 0 | 0 | FLASH_A_DQ<9>_MC | NULL | NULL | FLASH_A_DQ<9>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

SRFF_INSTANCE | FLASH_A_DQ<9>_MC.REG | FLASH_A_DQ<9>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_DQ<9>_MC.D | 19406 | ? | 0 | 0 | FLASH_A_DQ<9>_MC | NULL | NULL | FLASH_A_DQ<9>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR15__ctinst/4 | 19254 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_A_DQ<9>_MC.CE | 19411 | ? | 0 | 0 | FLASH_A_DQ<9>_MC | NULL | NULL | FLASH_A_DQ<9>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_DQ<9>_MC.Q | 19412 | ? | 0 | 0 | FLASH_A_DQ<9>_MC | NULL | NULL | FLASH_A_DQ<9>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ | FPGA_data

BUF_INSTANCE | FLASH_A_DQ<9>_MC.BUFOE | FLASH_A_DQ<9>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR15__ctinst/7 | 19255 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | FLASH_A_DQ<9>_MC.BUFOE.OUT | 19414 | ? | 0 | 0 | FLASH_A_DQ<9>_MC | NULL | NULL | FLASH_A_DQ<9>_MC.BUFOE | 0 | 10 | BUF_OUT

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_data<9>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_data<9> | 19409 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | FPGA_data;FPGA_data;FPGA_data;FPGA_data | NULL | FPGA_data<9> | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_data<9>_II/UIM | 19410 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<9>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_DQ<9> | CPLDLoaderSteph_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_DQ<9>_MC.Q | 19413 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<9>_MC.Q | FLASH_A_DQ<9>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | FLASH_A_DQ<9>_MC.OE | 19415 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ<9>_MC.BUFOE.OUT | FLASH_A_DQ<9>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_DQ<9> | 19416 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<9> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | FLASH_A_E_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1024 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_E_II/UIM | 19421 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_E_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR7__ctinst/4 | 19104 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR7__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_E_MC.Q | 19423 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_E_MC.Q | FLASH_A_E_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_A_E_MC.SI | FLASH_A_E_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_E_II/UIM | 19421 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_E_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_E_MC.D1 | 19418 | ? | 0 | 0 | FLASH_A_E_MC | NULL | NULL | FLASH_A_E_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | FPGA_E_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_E_MC.D2 | 19419 | ? | 0 | 0 | FLASH_A_E_MC | NULL | NULL | FLASH_A_E_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | FLASH_A_E_MC.REG | FLASH_A_E_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_E_MC.D | 19417 | ? | 0 | 0 | FLASH_A_E_MC | NULL | NULL | FLASH_A_E_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR7__ctinst/4 | 19104 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR7__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_E_MC.Q | 19422 | ? | 0 | 0 | FLASH_A_E_MC | NULL | NULL | FLASH_A_E_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_E_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_E | 19420 | PI | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_E_II/UIM | 19421 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_E_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_E | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_E_MC.Q | 19423 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_E_MC.Q | FLASH_A_E_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_E | 19424 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_E | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | FLASH_A_G_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1024 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_G_II/UIM | 19429 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_G_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR7__ctinst/4 | 19104 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR7__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_G_MC.Q | 19431 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_G_MC.Q | FLASH_A_G_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_A_G_MC.SI | FLASH_A_G_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_G_II/UIM | 19429 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_G_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_G_MC.D1 | 19426 | ? | 0 | 0 | FLASH_A_G_MC | NULL | NULL | FLASH_A_G_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | FPGA_G_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_G_MC.D2 | 19427 | ? | 0 | 0 | FLASH_A_G_MC | NULL | NULL | FLASH_A_G_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | FLASH_A_G_MC.REG | FLASH_A_G_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_G_MC.D | 19425 | ? | 0 | 0 | FLASH_A_G_MC | NULL | NULL | FLASH_A_G_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR7__ctinst/4 | 19104 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR7__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_G_MC.Q | 19430 | ? | 0 | 0 | FLASH_A_G_MC | NULL | NULL | FLASH_A_G_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_G_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 2
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_G | 19428 | PI | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_G_II/UIM | 19429 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_G_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 10 | 5 | II_REG
NODE | FPGA_G_II/IREG | 20013 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_G_II | 10 | 5 | II_REG

OUTPUT_INSTANCE | 0 | FLASH_A_G | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_G_MC.Q | 19431 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_G_MC.Q | FLASH_A_G_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_G | 19432 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_G | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | FLASH_A_K_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 256 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_cnt_i<1> | 19011 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | clk_cnt_i<1>_MC.Q | clk_cnt_i<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_AK | 19436 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_AK_MC.Q | FLASH_AK_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_K_MC.Q | 19589 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_K_MC.Q | FLASH_A_K_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_A_K_MC.SI | FLASH_A_K_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_cnt_i<1> | 19011 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | clk_cnt_i<1>_MC.Q | clk_cnt_i<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_AK | 19436 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_AK_MC.Q | FLASH_AK_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_K_MC.D1 | 19435 | ? | 0 | 0 | FLASH_A_K_MC | NULL | NULL | FLASH_A_K_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_K_MC.D2 | 19434 | ? | 0 | 0 | FLASH_A_K_MC | NULL | NULL | FLASH_A_K_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | clk_cnt_i<1>
SPPTERM | 2 | IV_FALSE | DONE_II/UIM | IV_FALSE | FLASH_AK

SRFF_INSTANCE | FLASH_A_K_MC.REG | FLASH_A_K_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_K_MC.D | 19433 | ? | 0 | 0 | FLASH_A_K_MC | NULL | NULL | FLASH_A_K_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_K_MC.Q | 19588 | ? | 0 | 0 | FLASH_A_K_MC | NULL | NULL | FLASH_A_K_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | FLASH_AK_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1024 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 19586 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | FLASH_AK | 19436 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_AK_MC.Q | FLASH_AK_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | FLASH_AK_MC.SI | FLASH_AK_MC | 0 | 3 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_AK_MC.D1 | 19440 | ? | 0 | 0 | FLASH_AK_MC | NULL | NULL | FLASH_AK_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_AK_MC.D2 | 19439 | ? | 0 | 0 | FLASH_AK_MC | NULL | NULL | FLASH_AK_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | AlternateCycle
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | FLASH_AK_MC.CE | 19587 | ? | 0 | 0 | FLASH_AK_MC | NULL | NULL | FLASH_AK_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 2 | IV_FALSE | DONE_II/UIM | IV_FALSE | DelayedPause

SRFF_INSTANCE | FLASH_AK_MC.REG | FLASH_AK_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_AK_MC.D | 19438 | ? | 0 | 0 | FLASH_AK_MC | NULL | NULL | FLASH_AK_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 19586 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FLASH_AK_MC.CE | 19587 | ? | 0 | 0 | FLASH_AK_MC | NULL | NULL | FLASH_AK_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 2 | IV_FALSE | DONE_II/UIM | IV_FALSE | DelayedPause
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_AK_MC.Q | 19437 | ? | 0 | 0 | FLASH_AK_MC | NULL | NULL | FLASH_AK_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

MACROCELL_INSTANCE | PrldLow | AlternateCycle_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1024 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 19586 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | AlternateCycle_MC.SI | AlternateCycle_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | AlternateCycle_MC.D1 | 19445 | ? | 0 | 0 | AlternateCycle_MC | NULL | NULL | AlternateCycle_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | AlternateCycle_MC.D2 | 19444 | ? | 0 | 0 | AlternateCycle_MC | NULL | NULL | AlternateCycle_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | AlternateCycle
SPPTERM | 3 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause

SRFF_INSTANCE | AlternateCycle_MC.REG | AlternateCycle_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | AlternateCycle_MC.D | 19443 | ? | 0 | 0 | AlternateCycle_MC | NULL | NULL | AlternateCycle_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 19586 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | AlternateCycle_MC.Q | 19442 | ? | 0 | 0 | AlternateCycle_MC | NULL | NULL | AlternateCycle_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

MACROCELL_INSTANCE | Inv+PrldLow | DelayedPause_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1280 | 28 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 19584 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | DelayedPause_MC.SI | DelayedPause_MC | 0 | 27 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DelayedPause_MC.D1 | 19450 | ? | 0 | 0 | DelayedPause_MC | NULL | NULL | DelayedPause_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DelayedPause_MC.D2 | 19449 | ? | 0 | 0 | DelayedPause_MC | NULL | NULL | DelayedPause_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | DelayedPause
SPPTERM | 26 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_FALSE | pause<21> | IV_FALSE | pause<22> | IV_FALSE | pause<23>

SRFF_INSTANCE | DelayedPause_MC.REG | DelayedPause_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DelayedPause_MC.D | 19448 | ? | 0 | 0 | DelayedPause_MC | NULL | NULL | DelayedPause_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 19584 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DelayedPause_MC.Q | 19447 | ? | 0 | 0 | DelayedPause_MC | NULL | NULL | DelayedPause_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

MACROCELL_INSTANCE | PrldLow | ConfProceed_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1024 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Program_B_II/UIM | 19457 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | Program_B_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | INIT_B_II/UIM | 19459 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | INIT_B_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | PrevInit_B | 19460 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | PrevInit_B_MC.Q | PrevInit_B_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 19463 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ConfProceed_MC.SI | ConfProceed_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Program_B_II/UIM | 19457 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | Program_B_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | INIT_B_II/UIM | 19459 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | INIT_B_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | PrevInit_B | 19460 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | PrevInit_B_MC.Q | PrevInit_B_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ConfProceed_MC.D1 | 19455 | ? | 0 | 0 | ConfProceed_MC | NULL | NULL | ConfProceed_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ConfProceed_MC.D2 | 19454 | ? | 0 | 0 | ConfProceed_MC | NULL | NULL | ConfProceed_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | ConfProceed
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | Program_B_II/UIM
SPPTERM | 3 | IV_FALSE | DONE_II/UIM | IV_TRUE | INIT_B_II/UIM | IV_FALSE | PrevInit_B

SRFF_INSTANCE | ConfProceed_MC.REG | ConfProceed_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ConfProceed_MC.D | 19453 | ? | 0 | 0 | ConfProceed_MC | NULL | NULL | ConfProceed_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 19463 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ConfProceed_MC.Q | 19452 | ? | 0 | 0 | ConfProceed_MC | NULL | NULL | ConfProceed_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | Program_B_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | Program_B | 19456 | PI | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | Program_B_II/UIM | 19457 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | Program_B_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | INIT_B_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 2
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | INIT_B | 19458 | PI | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | INIT_B_II/UIM | 19459 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | INIT_B_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 10 | 5 | II_REG
NODE | INIT_B_II/IREG | 20014 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | INIT_B_II | 10 | 5 | II_REG

MACROCELL_INSTANCE | PrldLow | PrevInit_B_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1024 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR16__ctinst/4 | 19311 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR16__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | INIT_B_II/IREG | 20014 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | INIT_B_II | 10 | 5 | II_REG
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | PrevInit_B | 19460 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | PrevInit_B_MC.Q | PrevInit_B_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | PrevInit_B_MC.SI | PrevInit_B_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | PrevInit_B_MC.CE | 19462 | ? | 0 | 0 | PrevInit_B_MC | NULL | NULL | PrevInit_B_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_FALSE | DONE_II/UIM

SRFF_INSTANCE | PrevInit_B_MC.REG | PrevInit_B_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | INIT_B_II/IREG | 20014 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | INIT_B_II | 10 | 5 | II_REG
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR16__ctinst/4 | 19311 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR16__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | PrevInit_B_MC.CE | 19462 | ? | 0 | 0 | PrevInit_B_MC | NULL | NULL | PrevInit_B_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 1 | IV_FALSE | DONE_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | PrevInit_B_MC.Q | 19461 | ? | 0 | 0 | PrevInit_B_MC | NULL | NULL | PrevInit_B_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

MACROCELL_INSTANCE | Inv+PrldLow | pause<0>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1280 | 27 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 19584 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | pause<0>_MC.SI | pause<0>_MC | 0 | 26 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | pause<0>_MC.D1 | 19468 | ? | 0 | 0 | pause<0>_MC | NULL | NULL | pause<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | pause<0>_MC.D2 | 19467 | ? | 0 | 0 | pause<0>_MC | NULL | NULL | pause<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | pause<0>
SPPTERM | 3 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_TRUE | pause<0>
SPPTERM | 25 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_FALSE | pause<21> | IV_FALSE | pause<22> | IV_FALSE | pause<23>

SRFF_INSTANCE | pause<0>_MC.REG | pause<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | pause<0>_MC.D | 19466 | ? | 0 | 0 | pause<0>_MC | NULL | NULL | pause<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 19584 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | pause<0>_MC.Q | 19465 | ? | 0 | 0 | pause<0>_MC | NULL | NULL | pause<0>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

MACROCELL_INSTANCE | Inv+PrldLow+Tff | pause<10>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 5376 | 27 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 19585 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | pause<10>_MC.SI | pause<10>_MC | 0 | 26 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | pause<10>_MC.D1 | 19473 | ? | 0 | 0 | pause<10>_MC | NULL | NULL | pause<10>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | pause<10>_MC.D2 | 19472 | ? | 0 | 0 | pause<10>_MC | NULL | NULL | pause<10>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<0>
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<1>
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<2>
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<3>
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<4>
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<5>
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<6>
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<7>
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<8>
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<9>
SPPTERM | 2 | IV_FALSE | ConfProceed | IV_FALSE | pause<10>
SPPTERM | 14 | IV_FALSE | pause<10> | IV_FALSE | pause<11> | IV_FALSE | pause<12> | IV_FALSE | pause<13> | IV_FALSE | pause<14> | IV_FALSE | pause<15> | IV_FALSE | pause<16> | IV_FALSE | pause<17> | IV_FALSE | pause<18> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_FALSE | pause<21> | IV_FALSE | pause<22> | IV_FALSE | pause<23>

SRFF_INSTANCE | pause<10>_MC.REG | pause<10>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | pause<10>_MC.D | 19471 | ? | 0 | 0 | pause<10>_MC | NULL | NULL | pause<10>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 19585 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | pause<10>_MC.Q | 19470 | ? | 0 | 0 | pause<10>_MC | NULL | NULL | pause<10>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

MACROCELL_INSTANCE | Inv+PrldLow | pause<1>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1280 | 27 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 19584 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | pause<1>_MC.SI | pause<1>_MC | 0 | 26 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | pause<1>_MC.D1 | 19478 | ? | 0 | 0 | pause<1>_MC | NULL | NULL | pause<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | pause<1>_MC.D2 | 19477 | ? | 0 | 0 | pause<1>_MC | NULL | NULL | pause<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | pause<1>
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<0> | IV_FALSE | pause<1>
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_TRUE | pause<1>
SPPTERM | 25 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_FALSE | pause<21> | IV_FALSE | pause<22> | IV_FALSE | pause<23>

SRFF_INSTANCE | pause<1>_MC.REG | pause<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | pause<1>_MC.D | 19476 | ? | 0 | 0 | pause<1>_MC | NULL | NULL | pause<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 19584 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | pause<1>_MC.Q | 19475 | ? | 0 | 0 | pause<1>_MC | NULL | NULL | pause<1>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

MACROCELL_INSTANCE | Inv+PrldLow+Tff | pause<11>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 5376 | 27 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 19585 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | pause<11>_MC.SI | pause<11>_MC | 0 | 26 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | pause<11>_MC.D1 | 19483 | ? | 0 | 0 | pause<11>_MC | NULL | NULL | pause<11>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | pause<11>_MC.D2 | 19482 | ? | 0 | 0 | pause<11>_MC | NULL | NULL | pause<11>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<0>
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<10>
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<1>
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<2>
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<3>
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<4>
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<5>
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<6>
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<7>
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<8>
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<9>
SPPTERM | 2 | IV_FALSE | ConfProceed | IV_FALSE | pause<11>
SPPTERM | 13 | IV_FALSE | pause<11> | IV_FALSE | pause<12> | IV_FALSE | pause<13> | IV_FALSE | pause<14> | IV_FALSE | pause<15> | IV_FALSE | pause<16> | IV_FALSE | pause<17> | IV_FALSE | pause<18> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_FALSE | pause<21> | IV_FALSE | pause<22> | IV_FALSE | pause<23>

SRFF_INSTANCE | pause<11>_MC.REG | pause<11>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | pause<11>_MC.D | 19481 | ? | 0 | 0 | pause<11>_MC | NULL | NULL | pause<11>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 19585 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | pause<11>_MC.Q | 19480 | ? | 0 | 0 | pause<11>_MC | NULL | NULL | pause<11>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

MACROCELL_INSTANCE | Inv+PrldLow | pause<2>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1280 | 27 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 19584 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | pause<2>_MC.SI | pause<2>_MC | 0 | 26 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | pause<2>_MC.D1 | 19488 | ? | 0 | 0 | pause<2>_MC | NULL | NULL | pause<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | pause<2>_MC.D2 | 19487 | ? | 0 | 0 | pause<2>_MC | NULL | NULL | pause<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | pause<2>
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<0> | IV_FALSE | pause<2>
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<1> | IV_FALSE | pause<2>
SPPTERM | 5 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<1> | IV_TRUE | pause<2>
SPPTERM | 23 | IV_TRUE | ConfProceed | IV_FALSE | pause<10> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_FALSE | pause<21> | IV_FALSE | pause<22> | IV_FALSE | pause<23>

SRFF_INSTANCE | pause<2>_MC.REG | pause<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | pause<2>_MC.D | 19486 | ? | 0 | 0 | pause<2>_MC | NULL | NULL | pause<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 19584 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | pause<2>_MC.Q | 19485 | ? | 0 | 0 | pause<2>_MC | NULL | NULL | pause<2>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

MACROCELL_INSTANCE | PrldLow+Tff | pause<12>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 5120 | 27 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 19463 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | pause<12>_MC.SI | pause<12>_MC | 0 | 26 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | pause<12>_MC.D1 | 19493 | ? | 0 | 0 | pause<12>_MC | NULL | NULL | pause<12>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | pause<12>_MC.D2 | 19492 | ? | 0 | 0 | pause<12>_MC | NULL | NULL | pause<12>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | DONE_II/UIM | IV_FALSE | ConfProceed | IV_TRUE | pause<12>
SPPTERM | 14 | IV_FALSE | DONE_II/UIM | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_TRUE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
SPPTERM | 15 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<3> | IV_TRUE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
SPPTERM | 15 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_TRUE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
SPPTERM | 15 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_TRUE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
SPPTERM | 15 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_TRUE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
SPPTERM | 15 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_TRUE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
SPPTERM | 15 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_TRUE | pause<18> | IV_FALSE | pause<9>
SPPTERM | 15 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<19>
SPPTERM | 15 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<20>
SPPTERM | 15 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<21>
SPPTERM | 15 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<22>
SPPTERM | 15 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<23>

SRFF_INSTANCE | pause<12>_MC.REG | pause<12>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | pause<12>_MC.D | 19491 | ? | 0 | 0 | pause<12>_MC | NULL | NULL | pause<12>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 19463 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | pause<12>_MC.Q | 19490 | ? | 0 | 0 | pause<12>_MC | NULL | NULL | pause<12>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

MACROCELL_INSTANCE | Inv+PrldLow | pause<3>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1280 | 27 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 19584 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | pause<3>_MC.SI | pause<3>_MC | 0 | 26 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | pause<3>_MC.D1 | 19498 | ? | 0 | 0 | pause<3>_MC | NULL | NULL | pause<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | pause<3>_MC.D2 | 19497 | ? | 0 | 0 | pause<3>_MC | NULL | NULL | pause<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | pause<3>
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<0> | IV_FALSE | pause<3>
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<1> | IV_FALSE | pause<3>
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<2> | IV_FALSE | pause<3>
SPPTERM | 6 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<1> | IV_FALSE | pause<2> | IV_TRUE | pause<3>
SPPTERM | 22 | IV_TRUE | ConfProceed | IV_FALSE | pause<10> | IV_FALSE | pause<11> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_FALSE | pause<21> | IV_FALSE | pause<22> | IV_FALSE | pause<23>

SRFF_INSTANCE | pause<3>_MC.REG | pause<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | pause<3>_MC.D | 19496 | ? | 0 | 0 | pause<3>_MC | NULL | NULL | pause<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 19584 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | pause<3>_MC.Q | 19495 | ? | 0 | 0 | pause<3>_MC | NULL | NULL | pause<3>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

MACROCELL_INSTANCE | PrldLow+Tff | pause<13>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 5120 | 27 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR7__ctinst/4 | 19104 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR7__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | pause<13>_MC.SI | pause<13>_MC | 0 | 26 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | pause<13>_MC.D1 | 19503 | ? | 0 | 0 | pause<13>_MC | NULL | NULL | pause<13>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | pause<13>_MC.D2 | 19502 | ? | 0 | 0 | pause<13>_MC | NULL | NULL | pause<13>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | DONE_II/UIM | IV_FALSE | ConfProceed | IV_TRUE | pause<13>
SPPTERM | 15 | IV_FALSE | DONE_II/UIM | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_TRUE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
SPPTERM | 16 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_TRUE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
SPPTERM | 16 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_TRUE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
SPPTERM | 16 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_TRUE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
SPPTERM | 16 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_TRUE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
SPPTERM | 16 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_TRUE | pause<18> | IV_FALSE | pause<9>
SPPTERM | 16 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<19>
SPPTERM | 16 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<20>
SPPTERM | 16 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<21>
SPPTERM | 16 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<22>
SPPTERM | 16 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<23>

SRFF_INSTANCE | pause<13>_MC.REG | pause<13>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | pause<13>_MC.D | 19501 | ? | 0 | 0 | pause<13>_MC | NULL | NULL | pause<13>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR7__ctinst/4 | 19104 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR7__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | pause<13>_MC.Q | 19500 | ? | 0 | 0 | pause<13>_MC | NULL | NULL | pause<13>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

MACROCELL_INSTANCE | Inv+PrldLow | pause<4>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1280 | 27 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 19584 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | pause<4>_MC.SI | pause<4>_MC | 0 | 26 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | pause<4>_MC.D1 | 19508 | ? | 0 | 0 | pause<4>_MC | NULL | NULL | pause<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | pause<4>_MC.D2 | 19507 | ? | 0 | 0 | pause<4>_MC | NULL | NULL | pause<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | pause<4>
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<0> | IV_FALSE | pause<4>
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<1> | IV_FALSE | pause<4>
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<2> | IV_FALSE | pause<4>
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<3> | IV_FALSE | pause<4>
SPPTERM | 7 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<1> | IV_FALSE | pause<2> | IV_FALSE | pause<3> | IV_TRUE | pause<4>
SPPTERM | 21 | IV_TRUE | ConfProceed | IV_FALSE | pause<10> | IV_FALSE | pause<11> | IV_FALSE | pause<12> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_FALSE | pause<21> | IV_FALSE | pause<22> | IV_FALSE | pause<23>

SRFF_INSTANCE | pause<4>_MC.REG | pause<4>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | pause<4>_MC.D | 19506 | ? | 0 | 0 | pause<4>_MC | NULL | NULL | pause<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 19584 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | pause<4>_MC.Q | 19505 | ? | 0 | 0 | pause<4>_MC | NULL | NULL | pause<4>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

MACROCELL_INSTANCE | PrldLow+Tff | pause<14>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 5120 | 27 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 19463 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | pause<14>_MC.SI | pause<14>_MC | 0 | 26 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | pause<14>_MC.D1 | 19513 | ? | 0 | 0 | pause<14>_MC | NULL | NULL | pause<14>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | pause<14>_MC.D2 | 19512 | ? | 0 | 0 | pause<14>_MC | NULL | NULL | pause<14>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | DONE_II/UIM | IV_FALSE | ConfProceed | IV_TRUE | pause<14>
SPPTERM | 16 | IV_FALSE | DONE_II/UIM | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_TRUE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
SPPTERM | 17 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_TRUE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
SPPTERM | 17 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_TRUE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
SPPTERM | 17 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_TRUE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
SPPTERM | 17 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_TRUE | pause<18> | IV_FALSE | pause<9>
SPPTERM | 17 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<19>
SPPTERM | 17 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<20>
SPPTERM | 17 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<21>
SPPTERM | 17 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<22>
SPPTERM | 17 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<23>

SRFF_INSTANCE | pause<14>_MC.REG | pause<14>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | pause<14>_MC.D | 19511 | ? | 0 | 0 | pause<14>_MC | NULL | NULL | pause<14>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 19463 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | pause<14>_MC.Q | 19510 | ? | 0 | 0 | pause<14>_MC | NULL | NULL | pause<14>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

MACROCELL_INSTANCE | Inv+PrldLow | pause<5>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1280 | 27 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 19585 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | pause<5>_MC.SI | pause<5>_MC | 0 | 26 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | pause<5>_MC.D1 | 19518 | ? | 0 | 0 | pause<5>_MC | NULL | NULL | pause<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | pause<5>_MC.D2 | 19517 | ? | 0 | 0 | pause<5>_MC | NULL | NULL | pause<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | pause<5>
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<0> | IV_FALSE | pause<5>
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<1> | IV_FALSE | pause<5>
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<2> | IV_FALSE | pause<5>
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<3> | IV_FALSE | pause<5>
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<4> | IV_FALSE | pause<5>
SPPTERM | 8 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<1> | IV_FALSE | pause<2> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_TRUE | pause<5>
SPPTERM | 20 | IV_TRUE | ConfProceed | IV_FALSE | pause<10> | IV_FALSE | pause<11> | IV_FALSE | pause<12> | IV_FALSE | pause<13> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_FALSE | pause<21> | IV_FALSE | pause<22> | IV_FALSE | pause<23>

SRFF_INSTANCE | pause<5>_MC.REG | pause<5>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | pause<5>_MC.D | 19516 | ? | 0 | 0 | pause<5>_MC | NULL | NULL | pause<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 19585 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | pause<5>_MC.Q | 19515 | ? | 0 | 0 | pause<5>_MC | NULL | NULL | pause<5>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

MACROCELL_INSTANCE | PrldLow+Tff | pause<15>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 5120 | 27 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 19463 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | pause<15>_MC.SI | pause<15>_MC | 0 | 26 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | pause<15>_MC.D1 | 19523 | ? | 0 | 0 | pause<15>_MC | NULL | NULL | pause<15>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | pause<15>_MC.D2 | 19522 | ? | 0 | 0 | pause<15>_MC | NULL | NULL | pause<15>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | DONE_II/UIM | IV_FALSE | ConfProceed | IV_TRUE | pause<15>
SPPTERM | 17 | IV_FALSE | DONE_II/UIM | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_TRUE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
SPPTERM | 18 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_TRUE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
SPPTERM | 18 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_TRUE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
SPPTERM | 18 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_TRUE | pause<18> | IV_FALSE | pause<9>
SPPTERM | 18 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<19>
SPPTERM | 18 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<20>
SPPTERM | 18 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<21>
SPPTERM | 18 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<22>
SPPTERM | 18 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<23>

SRFF_INSTANCE | pause<15>_MC.REG | pause<15>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | pause<15>_MC.D | 19521 | ? | 0 | 0 | pause<15>_MC | NULL | NULL | pause<15>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 19463 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | pause<15>_MC.Q | 19520 | ? | 0 | 0 | pause<15>_MC | NULL | NULL | pause<15>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

MACROCELL_INSTANCE | Inv+PrldLow | pause<6>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1280 | 27 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 19585 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | pause<6>_MC.SI | pause<6>_MC | 0 | 26 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | pause<6>_MC.D1 | 19528 | ? | 0 | 0 | pause<6>_MC | NULL | NULL | pause<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | pause<6>_MC.D2 | 19527 | ? | 0 | 0 | pause<6>_MC | NULL | NULL | pause<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | pause<6>
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<0> | IV_FALSE | pause<6>
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<1> | IV_FALSE | pause<6>
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<2> | IV_FALSE | pause<6>
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<3> | IV_FALSE | pause<6>
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<4> | IV_FALSE | pause<6>
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<5> | IV_FALSE | pause<6>
SPPTERM | 9 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<1> | IV_FALSE | pause<2> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_TRUE | pause<6>
SPPTERM | 19 | IV_TRUE | ConfProceed | IV_FALSE | pause<10> | IV_FALSE | pause<11> | IV_FALSE | pause<12> | IV_FALSE | pause<13> | IV_FALSE | pause<14> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_FALSE | pause<21> | IV_FALSE | pause<22> | IV_FALSE | pause<23>

SRFF_INSTANCE | pause<6>_MC.REG | pause<6>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | pause<6>_MC.D | 19526 | ? | 0 | 0 | pause<6>_MC | NULL | NULL | pause<6>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 19585 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | pause<6>_MC.Q | 19525 | ? | 0 | 0 | pause<6>_MC | NULL | NULL | pause<6>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

MACROCELL_INSTANCE | PrldLow+Tff | pause<16>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 5120 | 27 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 19585 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | pause<16>_MC.SI | pause<16>_MC | 0 | 26 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | pause<16>_MC.D1 | 19533 | ? | 0 | 0 | pause<16>_MC | NULL | NULL | pause<16>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | pause<16>_MC.D2 | 19532 | ? | 0 | 0 | pause<16>_MC | NULL | NULL | pause<16>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | DONE_II/UIM | IV_FALSE | ConfProceed | IV_TRUE | pause<16>
SPPTERM | 18 | IV_FALSE | DONE_II/UIM | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_TRUE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
SPPTERM | 19 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_TRUE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
SPPTERM | 19 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_TRUE | pause<18> | IV_FALSE | pause<9>
SPPTERM | 19 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<19>
SPPTERM | 19 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<20>
SPPTERM | 19 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<21>
SPPTERM | 19 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<22>
SPPTERM | 19 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<23>

SRFF_INSTANCE | pause<16>_MC.REG | pause<16>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | pause<16>_MC.D | 19531 | ? | 0 | 0 | pause<16>_MC | NULL | NULL | pause<16>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 19585 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | pause<16>_MC.Q | 19530 | ? | 0 | 0 | pause<16>_MC | NULL | NULL | pause<16>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

MACROCELL_INSTANCE | Inv+PrldLow | pause<7>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1280 | 27 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 19463 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | pause<7>_MC.SI | pause<7>_MC | 0 | 26 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | pause<7>_MC.D1 | 19538 | ? | 0 | 0 | pause<7>_MC | NULL | NULL | pause<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | pause<7>_MC.D2 | 19537 | ? | 0 | 0 | pause<7>_MC | NULL | NULL | pause<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | pause<7>
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<0> | IV_FALSE | pause<7>
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<1> | IV_FALSE | pause<7>
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<2> | IV_FALSE | pause<7>
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<3> | IV_FALSE | pause<7>
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<4> | IV_FALSE | pause<7>
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<5> | IV_FALSE | pause<7>
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<6> | IV_FALSE | pause<7>
SPPTERM | 10 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<1> | IV_FALSE | pause<2> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_TRUE | pause<7>
SPPTERM | 18 | IV_TRUE | ConfProceed | IV_FALSE | pause<10> | IV_FALSE | pause<11> | IV_FALSE | pause<12> | IV_FALSE | pause<13> | IV_FALSE | pause<14> | IV_FALSE | pause<15> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_FALSE | pause<21> | IV_FALSE | pause<22> | IV_FALSE | pause<23>

SRFF_INSTANCE | pause<7>_MC.REG | pause<7>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | pause<7>_MC.D | 19536 | ? | 0 | 0 | pause<7>_MC | NULL | NULL | pause<7>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 19463 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | pause<7>_MC.Q | 19535 | ? | 0 | 0 | pause<7>_MC | NULL | NULL | pause<7>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

MACROCELL_INSTANCE | PrldLow+Tff | pause<17>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 5120 | 27 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 19585 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | pause<17>_MC.SI | pause<17>_MC | 0 | 26 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | pause<17>_MC.D1 | 19543 | ? | 0 | 0 | pause<17>_MC | NULL | NULL | pause<17>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | pause<17>_MC.D2 | 19542 | ? | 0 | 0 | pause<17>_MC | NULL | NULL | pause<17>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | DONE_II/UIM | IV_FALSE | ConfProceed | IV_TRUE | pause<17>
SPPTERM | 19 | IV_FALSE | DONE_II/UIM | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_TRUE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
SPPTERM | 20 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_TRUE | pause<18> | IV_FALSE | pause<9>
SPPTERM | 20 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<19>
SPPTERM | 20 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<20>
SPPTERM | 20 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<21>
SPPTERM | 20 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<22>
SPPTERM | 20 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<23>

SRFF_INSTANCE | pause<17>_MC.REG | pause<17>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | pause<17>_MC.D | 19541 | ? | 0 | 0 | pause<17>_MC | NULL | NULL | pause<17>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 19585 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | pause<17>_MC.Q | 19540 | ? | 0 | 0 | pause<17>_MC | NULL | NULL | pause<17>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

MACROCELL_INSTANCE | Inv+PrldLow+Tff | pause<8>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 5376 | 27 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 19585 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | pause<8>_MC.SI | pause<8>_MC | 0 | 26 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | pause<8>_MC.D1 | 19548 | ? | 0 | 0 | pause<8>_MC | NULL | NULL | pause<8>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | pause<8>_MC.D2 | 19547 | ? | 0 | 0 | pause<8>_MC | NULL | NULL | pause<8>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<0>
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<1>
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<2>
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<3>
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<4>
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<5>
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<6>
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<7>
SPPTERM | 2 | IV_FALSE | ConfProceed | IV_FALSE | pause<8>
SPPTERM | 16 | IV_FALSE | pause<10> | IV_FALSE | pause<11> | IV_FALSE | pause<12> | IV_FALSE | pause<13> | IV_FALSE | pause<14> | IV_FALSE | pause<15> | IV_FALSE | pause<16> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_FALSE | pause<21> | IV_FALSE | pause<22> | IV_FALSE | pause<23>

SRFF_INSTANCE | pause<8>_MC.REG | pause<8>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | pause<8>_MC.D | 19546 | ? | 0 | 0 | pause<8>_MC | NULL | NULL | pause<8>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 19585 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | pause<8>_MC.Q | 19545 | ? | 0 | 0 | pause<8>_MC | NULL | NULL | pause<8>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

MACROCELL_INSTANCE | PrldLow+Tff | pause<18>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 5120 | 27 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 19584 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | pause<18>_MC.SI | pause<18>_MC | 0 | 26 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | pause<18>_MC.D1 | 19553 | ? | 0 | 0 | pause<18>_MC | NULL | NULL | pause<18>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | pause<18>_MC.D2 | 19552 | ? | 0 | 0 | pause<18>_MC | NULL | NULL | pause<18>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | DONE_II/UIM | IV_FALSE | ConfProceed | IV_TRUE | pause<18>
SPPTERM | 20 | IV_FALSE | DONE_II/UIM | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_TRUE | pause<18> | IV_FALSE | pause<9>
SPPTERM | 21 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<19>
SPPTERM | 21 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<20>
SPPTERM | 21 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<21>
SPPTERM | 21 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<22>
SPPTERM | 21 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<23>

SRFF_INSTANCE | pause<18>_MC.REG | pause<18>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | pause<18>_MC.D | 19551 | ? | 0 | 0 | pause<18>_MC | NULL | NULL | pause<18>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 19584 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | pause<18>_MC.Q | 19550 | ? | 0 | 0 | pause<18>_MC | NULL | NULL | pause<18>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

MACROCELL_INSTANCE | Inv+PrldLow+Tff | pause<9>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 5376 | 27 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 19585 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | pause<9>_MC.SI | pause<9>_MC | 0 | 26 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | pause<9>_MC.D1 | 19558 | ? | 0 | 0 | pause<9>_MC | NULL | NULL | pause<9>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | pause<9>_MC.D2 | 19557 | ? | 0 | 0 | pause<9>_MC | NULL | NULL | pause<9>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<0>
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<1>
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<2>
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<3>
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<4>
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<5>
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<6>
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<7>
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<8>
SPPTERM | 2 | IV_FALSE | ConfProceed | IV_FALSE | pause<9>
SPPTERM | 15 | IV_FALSE | pause<10> | IV_FALSE | pause<11> | IV_FALSE | pause<12> | IV_FALSE | pause<13> | IV_FALSE | pause<14> | IV_FALSE | pause<15> | IV_FALSE | pause<16> | IV_FALSE | pause<17> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_FALSE | pause<21> | IV_FALSE | pause<22> | IV_FALSE | pause<23>

SRFF_INSTANCE | pause<9>_MC.REG | pause<9>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | pause<9>_MC.D | 19556 | ? | 0 | 0 | pause<9>_MC | NULL | NULL | pause<9>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 19585 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | pause<9>_MC.Q | 19555 | ? | 0 | 0 | pause<9>_MC | NULL | NULL | pause<9>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

MACROCELL_INSTANCE | PrldLow+Tff | pause<19>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 5120 | 27 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 19584 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | pause<19>_MC.SI | pause<19>_MC | 0 | 26 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | pause<19>_MC.D1 | 19563 | ? | 0 | 0 | pause<19>_MC | NULL | NULL | pause<19>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | pause<19>_MC.D2 | 19562 | ? | 0 | 0 | pause<19>_MC | NULL | NULL | pause<19>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | DONE_II/UIM | IV_FALSE | ConfProceed | IV_TRUE | pause<19>
SPPTERM | 21 | IV_FALSE | DONE_II/UIM | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_TRUE | pause<19>
SPPTERM | 22 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_TRUE | pause<20>
SPPTERM | 22 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_TRUE | pause<21>
SPPTERM | 22 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_TRUE | pause<22>
SPPTERM | 22 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_TRUE | pause<23>

SRFF_INSTANCE | pause<19>_MC.REG | pause<19>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | pause<19>_MC.D | 19561 | ? | 0 | 0 | pause<19>_MC | NULL | NULL | pause<19>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 19584 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | pause<19>_MC.Q | 19560 | ? | 0 | 0 | pause<19>_MC | NULL | NULL | pause<19>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

MACROCELL_INSTANCE | PrldLow+Tff | pause<20>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 5120 | 27 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 19584 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | pause<20>_MC.SI | pause<20>_MC | 0 | 26 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | pause<20>_MC.D1 | 19568 | ? | 0 | 0 | pause<20>_MC | NULL | NULL | pause<20>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | pause<20>_MC.D2 | 19567 | ? | 0 | 0 | pause<20>_MC | NULL | NULL | pause<20>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | DONE_II/UIM | IV_FALSE | ConfProceed | IV_TRUE | pause<20>
SPPTERM | 22 | IV_FALSE | DONE_II/UIM | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_TRUE | pause<20>
SPPTERM | 23 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_TRUE | pause<21>
SPPTERM | 23 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_TRUE | pause<22>
SPPTERM | 23 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_TRUE | pause<23>

SRFF_INSTANCE | pause<20>_MC.REG | pause<20>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | pause<20>_MC.D | 19566 | ? | 0 | 0 | pause<20>_MC | NULL | NULL | pause<20>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 19584 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | pause<20>_MC.Q | 19565 | ? | 0 | 0 | pause<20>_MC | NULL | NULL | pause<20>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

MACROCELL_INSTANCE | PrldLow+Tff | pause<21>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 5120 | 27 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 19584 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | pause<21>_MC.SI | pause<21>_MC | 0 | 26 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | pause<21>_MC.D1 | 19573 | ? | 0 | 0 | pause<21>_MC | NULL | NULL | pause<21>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | pause<21>_MC.D2 | 19572 | ? | 0 | 0 | pause<21>_MC | NULL | NULL | pause<21>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | DONE_II/UIM | IV_FALSE | ConfProceed | IV_TRUE | pause<21>
SPPTERM | 23 | IV_FALSE | DONE_II/UIM | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_TRUE | pause<21>
SPPTERM | 24 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_TRUE | pause<22>
SPPTERM | 24 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_TRUE | pause<23>

SRFF_INSTANCE | pause<21>_MC.REG | pause<21>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | pause<21>_MC.D | 19571 | ? | 0 | 0 | pause<21>_MC | NULL | NULL | pause<21>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 19584 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | pause<21>_MC.Q | 19570 | ? | 0 | 0 | pause<21>_MC | NULL | NULL | pause<21>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

MACROCELL_INSTANCE | PrldLow+Tff | pause<22>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 5120 | 27 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 19584 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | pause<22>_MC.SI | pause<22>_MC | 0 | 26 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | pause<22>_MC.D1 | 19578 | ? | 0 | 0 | pause<22>_MC | NULL | NULL | pause<22>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | pause<22>_MC.D2 | 19577 | ? | 0 | 0 | pause<22>_MC | NULL | NULL | pause<22>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | DONE_II/UIM | IV_FALSE | ConfProceed | IV_TRUE | pause<22>
SPPTERM | 25 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_FALSE | pause<21> | IV_TRUE | pause<22>
SPPTERM | 25 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_FALSE | pause<21> | IV_TRUE | pause<23>

SRFF_INSTANCE | pause<22>_MC.REG | pause<22>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | pause<22>_MC.D | 19576 | ? | 0 | 0 | pause<22>_MC | NULL | NULL | pause<22>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 19584 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | pause<22>_MC.Q | 19575 | ? | 0 | 0 | pause<22>_MC | NULL | NULL | pause<22>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

MACROCELL_INSTANCE | PrldLow+Tff | pause<23>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 5120 | 27 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 19584 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | pause<23>_MC.SI | pause<23>_MC | 0 | 26 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ConfProceed | 19451 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | ConfProceed_MC.Q | ConfProceed_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<23> | 19579 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<23>_MC.Q | pause<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<0> | 19464 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<0>_MC.Q | pause<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<10> | 19469 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<10>_MC.Q | pause<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<1> | 19474 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<1>_MC.Q | pause<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<11> | 19479 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<11>_MC.Q | pause<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<2> | 19484 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<2>_MC.Q | pause<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<12> | 19489 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<12>_MC.Q | pause<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<3> | 19494 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<3>_MC.Q | pause<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<13> | 19499 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<13>_MC.Q | pause<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<4> | 19504 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<4>_MC.Q | pause<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<14> | 19509 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<14>_MC.Q | pause<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<5> | 19514 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<5>_MC.Q | pause<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<15> | 19519 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<15>_MC.Q | pause<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<6> | 19524 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<6>_MC.Q | pause<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<16> | 19529 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<16>_MC.Q | pause<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<7> | 19534 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<7>_MC.Q | pause<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<17> | 19539 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<17>_MC.Q | pause<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<8> | 19544 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<8>_MC.Q | pause<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<18> | 19549 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<18>_MC.Q | pause<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<9> | 19554 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<9>_MC.Q | pause<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<19> | 19559 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<19>_MC.Q | pause<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<20> | 19564 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<20>_MC.Q | pause<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<21> | 19569 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<21>_MC.Q | pause<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pause<22> | 19574 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | pause<22>_MC.Q | pause<22>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | pause<23>_MC.D1 | 19583 | ? | 0 | 0 | pause<23>_MC | NULL | NULL | pause<23>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | pause<23>_MC.D2 | 19582 | ? | 0 | 0 | pause<23>_MC | NULL | NULL | pause<23>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | DONE_II/UIM | IV_FALSE | ConfProceed | IV_TRUE | pause<23>
SPPTERM | 25 | IV_FALSE | DONE_II/UIM | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_FALSE | pause<21> | IV_FALSE | pause<22> | IV_TRUE | pause<23>

SRFF_INSTANCE | pause<23>_MC.REG | pause<23>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | pause<23>_MC.D | 19581 | ? | 0 | 0 | pause<23>_MC | NULL | NULL | pause<23>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 19584 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | pause<23>_MC.Q | 19580 | ? | 0 | 0 | pause<23>_MC | NULL | NULL | pause<23>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

OUTPUT_INSTANCE | 0 | FLASH_A_K | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_K_MC.Q | 19589 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_K_MC.Q | FLASH_A_K_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_K | 19590 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_K | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | FLASH_A_L_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1024 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_L_II/UIM | 19595 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_L_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR8__ctinst/4 | 19596 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR8__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_L_MC.Q | 19598 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_L_MC.Q | FLASH_A_L_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_A_L_MC.SI | FLASH_A_L_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_L_II/UIM | 19595 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_L_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_L_MC.D1 | 19592 | ? | 0 | 0 | FLASH_A_L_MC | NULL | NULL | FLASH_A_L_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | FPGA_L_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_L_MC.D2 | 19593 | ? | 0 | 0 | FLASH_A_L_MC | NULL | NULL | FLASH_A_L_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | FLASH_A_L_MC.REG | FLASH_A_L_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_L_MC.D | 19591 | ? | 0 | 0 | FLASH_A_L_MC | NULL | NULL | FLASH_A_L_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR8__ctinst/4 | 19596 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR8__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_L_MC.Q | 19597 | ? | 0 | 0 | FLASH_A_L_MC | NULL | NULL | FLASH_A_L_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_L_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_L | 19594 | PI | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_L_II/UIM | 19595 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_L_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_L | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_L_MC.Q | 19598 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_L_MC.Q | FLASH_A_L_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_L | 19599 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_L | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | FLASH_A_RP_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 256 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_RP_MC.Q | 19604 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_RP_MC.Q | FLASH_A_RP_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_A_RP_MC.SI | FLASH_A_RP_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_RP_MC.D1 | 19602 | ? | 0 | 0 | FLASH_A_RP_MC | NULL | NULL | FLASH_A_RP_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_RP_MC.D2 | 19601 | ? | 0 | 0 | FLASH_A_RP_MC | NULL | NULL | FLASH_A_RP_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | FLASH_A_RP_MC.REG | FLASH_A_RP_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_RP_MC.D | 19600 | ? | 0 | 0 | FLASH_A_RP_MC | NULL | NULL | FLASH_A_RP_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_RP_MC.Q | 19603 | ? | 0 | 0 | FLASH_A_RP_MC | NULL | NULL | FLASH_A_RP_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | FLASH_A_RP | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_RP_MC.Q | 19604 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_RP_MC.Q | FLASH_A_RP_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_RP | 19605 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_RP | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | FLASH_A_RW_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 256 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_RW_MC.Q | 19610 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_RW_MC.Q | FLASH_A_RW_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_A_RW_MC.SI | FLASH_A_RW_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_RW_MC.D1 | 19608 | ? | 0 | 0 | FLASH_A_RW_MC | NULL | NULL | FLASH_A_RW_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_RW_MC.D2 | 19607 | ? | 0 | 0 | FLASH_A_RW_MC | NULL | NULL | FLASH_A_RW_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | FLASH_A_RW_MC.REG | FLASH_A_RW_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_RW_MC.D | 19606 | ? | 0 | 0 | FLASH_A_RW_MC | NULL | NULL | FLASH_A_RW_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_RW_MC.Q | 19609 | ? | 0 | 0 | FLASH_A_RW_MC | NULL | NULL | FLASH_A_RW_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | FLASH_A_RW | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_RW_MC.Q | 19610 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_RW_MC.Q | FLASH_A_RW_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_RW | 19611 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_RW | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv+PrldLow | FLASH_A_W_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1280 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_W_II/UIM | 19616 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_W_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR8__ctinst/4 | 19596 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR8__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_W_MC.Q | 19618 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_W_MC.Q | FLASH_A_W_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_A_W_MC.SI | FLASH_A_W_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_W_II/UIM | 19616 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_W_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_W_MC.D1 | 19613 | ? | 0 | 0 | FLASH_A_W_MC | NULL | NULL | FLASH_A_W_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FPGA_W_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_W_MC.D2 | 19614 | ? | 0 | 0 | FLASH_A_W_MC | NULL | NULL | FLASH_A_W_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | FLASH_A_W_MC.REG | FLASH_A_W_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_W_MC.D | 19612 | ? | 0 | 0 | FLASH_A_W_MC | NULL | NULL | FLASH_A_W_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR8__ctinst/4 | 19596 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR8__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_W_MC.Q | 19617 | ? | 0 | 0 | FLASH_A_W_MC | NULL | NULL | FLASH_A_W_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_W_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_W | 19615 | PI | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_W_II/UIM | 19616 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_W_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FLASH_A_W | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_W_MC.Q | 19618 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_W_MC.Q | FLASH_A_W_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_W | 19619 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_W | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | FLASH_A_WP_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 256 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_A_WP_MC.Q | 19624 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_WP_MC.Q | FLASH_A_WP_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_A_WP_MC.SI | FLASH_A_WP_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_WP_MC.D1 | 19622 | ? | 0 | 0 | FLASH_A_WP_MC | NULL | NULL | FLASH_A_WP_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_WP_MC.D2 | 19621 | ? | 0 | 0 | FLASH_A_WP_MC | NULL | NULL | FLASH_A_WP_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | FLASH_A_WP_MC.REG | FLASH_A_WP_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_WP_MC.D | 19620 | ? | 0 | 0 | FLASH_A_WP_MC | NULL | NULL | FLASH_A_WP_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_WP_MC.Q | 19623 | ? | 0 | 0 | FLASH_A_WP_MC | NULL | NULL | FLASH_A_WP_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | FLASH_A_WP | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_A_WP_MC.Q | 19624 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_WP_MC.Q | FLASH_A_WP_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_A_WP | 19625 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_WP | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | FLASH_B_DQ<0>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_B_DQ<0>_MC.Q | 19630 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_B_DQ<0>_MC.Q | FLASH_B_DQ<0>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_B_DQ<0>_MC.SI | FLASH_B_DQ<0>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_B_DQ<0>_MC.D1 | 19628 | ? | 0 | 0 | FLASH_B_DQ<0>_MC | NULL | NULL | FLASH_B_DQ<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_B_DQ<0>_MC.D2 | 19627 | ? | 0 | 0 | FLASH_B_DQ<0>_MC | NULL | NULL | FLASH_B_DQ<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | FLASH_B_DQ<0>_MC.REG | FLASH_B_DQ<0>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_B_DQ<0>_MC.D | 19626 | ? | 0 | 0 | FLASH_B_DQ<0>_MC | NULL | NULL | FLASH_B_DQ<0>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_B_DQ<0>_MC.Q | 19629 | ? | 0 | 0 | FLASH_B_DQ<0>_MC | NULL | NULL | FLASH_B_DQ<0>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | FLASH_B_DQ<0> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_B_DQ<0>_MC.Q | 19630 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_B_DQ<0>_MC.Q | FLASH_B_DQ<0>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_B_DQ<0> | 19631 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_B_DQ<0> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | FLASH_B_DQ<10>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_B_DQ<10>_MC.Q | 19636 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_B_DQ<10>_MC.Q | FLASH_B_DQ<10>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_B_DQ<10>_MC.SI | FLASH_B_DQ<10>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_B_DQ<10>_MC.D1 | 19634 | ? | 0 | 0 | FLASH_B_DQ<10>_MC | NULL | NULL | FLASH_B_DQ<10>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_B_DQ<10>_MC.D2 | 19633 | ? | 0 | 0 | FLASH_B_DQ<10>_MC | NULL | NULL | FLASH_B_DQ<10>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | FLASH_B_DQ<10>_MC.REG | FLASH_B_DQ<10>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_B_DQ<10>_MC.D | 19632 | ? | 0 | 0 | FLASH_B_DQ<10>_MC | NULL | NULL | FLASH_B_DQ<10>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_B_DQ<10>_MC.Q | 19635 | ? | 0 | 0 | FLASH_B_DQ<10>_MC | NULL | NULL | FLASH_B_DQ<10>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | FLASH_B_DQ<10> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_B_DQ<10>_MC.Q | 19636 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_B_DQ<10>_MC.Q | FLASH_B_DQ<10>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_B_DQ<10> | 19637 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_B_DQ<10> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | FLASH_B_DQ<11>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_B_DQ<11>_MC.Q | 19642 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_B_DQ<11>_MC.Q | FLASH_B_DQ<11>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_B_DQ<11>_MC.SI | FLASH_B_DQ<11>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_B_DQ<11>_MC.D1 | 19640 | ? | 0 | 0 | FLASH_B_DQ<11>_MC | NULL | NULL | FLASH_B_DQ<11>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_B_DQ<11>_MC.D2 | 19639 | ? | 0 | 0 | FLASH_B_DQ<11>_MC | NULL | NULL | FLASH_B_DQ<11>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | FLASH_B_DQ<11>_MC.REG | FLASH_B_DQ<11>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_B_DQ<11>_MC.D | 19638 | ? | 0 | 0 | FLASH_B_DQ<11>_MC | NULL | NULL | FLASH_B_DQ<11>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_B_DQ<11>_MC.Q | 19641 | ? | 0 | 0 | FLASH_B_DQ<11>_MC | NULL | NULL | FLASH_B_DQ<11>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | FLASH_B_DQ<11> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_B_DQ<11>_MC.Q | 19642 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_B_DQ<11>_MC.Q | FLASH_B_DQ<11>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_B_DQ<11> | 19643 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_B_DQ<11> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | FLASH_B_DQ<12>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_B_DQ<12>_MC.Q | 19648 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_B_DQ<12>_MC.Q | FLASH_B_DQ<12>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_B_DQ<12>_MC.SI | FLASH_B_DQ<12>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_B_DQ<12>_MC.D1 | 19646 | ? | 0 | 0 | FLASH_B_DQ<12>_MC | NULL | NULL | FLASH_B_DQ<12>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_B_DQ<12>_MC.D2 | 19645 | ? | 0 | 0 | FLASH_B_DQ<12>_MC | NULL | NULL | FLASH_B_DQ<12>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | FLASH_B_DQ<12>_MC.REG | FLASH_B_DQ<12>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_B_DQ<12>_MC.D | 19644 | ? | 0 | 0 | FLASH_B_DQ<12>_MC | NULL | NULL | FLASH_B_DQ<12>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_B_DQ<12>_MC.Q | 19647 | ? | 0 | 0 | FLASH_B_DQ<12>_MC | NULL | NULL | FLASH_B_DQ<12>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | FLASH_B_DQ<12> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_B_DQ<12>_MC.Q | 19648 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_B_DQ<12>_MC.Q | FLASH_B_DQ<12>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_B_DQ<12> | 19649 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_B_DQ<12> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | FLASH_B_DQ<13>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_B_DQ<13>_MC.Q | 19654 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_B_DQ<13>_MC.Q | FLASH_B_DQ<13>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_B_DQ<13>_MC.SI | FLASH_B_DQ<13>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_B_DQ<13>_MC.D1 | 19652 | ? | 0 | 0 | FLASH_B_DQ<13>_MC | NULL | NULL | FLASH_B_DQ<13>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_B_DQ<13>_MC.D2 | 19651 | ? | 0 | 0 | FLASH_B_DQ<13>_MC | NULL | NULL | FLASH_B_DQ<13>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | FLASH_B_DQ<13>_MC.REG | FLASH_B_DQ<13>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_B_DQ<13>_MC.D | 19650 | ? | 0 | 0 | FLASH_B_DQ<13>_MC | NULL | NULL | FLASH_B_DQ<13>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_B_DQ<13>_MC.Q | 19653 | ? | 0 | 0 | FLASH_B_DQ<13>_MC | NULL | NULL | FLASH_B_DQ<13>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | FLASH_B_DQ<13> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_B_DQ<13>_MC.Q | 19654 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_B_DQ<13>_MC.Q | FLASH_B_DQ<13>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_B_DQ<13> | 19655 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_B_DQ<13> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | FLASH_B_DQ<14>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_B_DQ<14>_MC.Q | 19660 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_B_DQ<14>_MC.Q | FLASH_B_DQ<14>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_B_DQ<14>_MC.SI | FLASH_B_DQ<14>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_B_DQ<14>_MC.D1 | 19658 | ? | 0 | 0 | FLASH_B_DQ<14>_MC | NULL | NULL | FLASH_B_DQ<14>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_B_DQ<14>_MC.D2 | 19657 | ? | 0 | 0 | FLASH_B_DQ<14>_MC | NULL | NULL | FLASH_B_DQ<14>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | FLASH_B_DQ<14>_MC.REG | FLASH_B_DQ<14>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_B_DQ<14>_MC.D | 19656 | ? | 0 | 0 | FLASH_B_DQ<14>_MC | NULL | NULL | FLASH_B_DQ<14>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_B_DQ<14>_MC.Q | 19659 | ? | 0 | 0 | FLASH_B_DQ<14>_MC | NULL | NULL | FLASH_B_DQ<14>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | FLASH_B_DQ<14> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_B_DQ<14>_MC.Q | 19660 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_B_DQ<14>_MC.Q | FLASH_B_DQ<14>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_B_DQ<14> | 19661 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_B_DQ<14> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | FLASH_B_DQ<15>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_B_DQ<15>_MC.Q | 19666 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_B_DQ<15>_MC.Q | FLASH_B_DQ<15>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_B_DQ<15>_MC.SI | FLASH_B_DQ<15>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_B_DQ<15>_MC.D1 | 19664 | ? | 0 | 0 | FLASH_B_DQ<15>_MC | NULL | NULL | FLASH_B_DQ<15>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_B_DQ<15>_MC.D2 | 19663 | ? | 0 | 0 | FLASH_B_DQ<15>_MC | NULL | NULL | FLASH_B_DQ<15>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | FLASH_B_DQ<15>_MC.REG | FLASH_B_DQ<15>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_B_DQ<15>_MC.D | 19662 | ? | 0 | 0 | FLASH_B_DQ<15>_MC | NULL | NULL | FLASH_B_DQ<15>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_B_DQ<15>_MC.Q | 19665 | ? | 0 | 0 | FLASH_B_DQ<15>_MC | NULL | NULL | FLASH_B_DQ<15>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | FLASH_B_DQ<15> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_B_DQ<15>_MC.Q | 19666 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_B_DQ<15>_MC.Q | FLASH_B_DQ<15>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_B_DQ<15> | 19667 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_B_DQ<15> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | FLASH_B_DQ<1>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_B_DQ<1>_MC.Q | 19672 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_B_DQ<1>_MC.Q | FLASH_B_DQ<1>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_B_DQ<1>_MC.SI | FLASH_B_DQ<1>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_B_DQ<1>_MC.D1 | 19670 | ? | 0 | 0 | FLASH_B_DQ<1>_MC | NULL | NULL | FLASH_B_DQ<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_B_DQ<1>_MC.D2 | 19669 | ? | 0 | 0 | FLASH_B_DQ<1>_MC | NULL | NULL | FLASH_B_DQ<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | FLASH_B_DQ<1>_MC.REG | FLASH_B_DQ<1>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_B_DQ<1>_MC.D | 19668 | ? | 0 | 0 | FLASH_B_DQ<1>_MC | NULL | NULL | FLASH_B_DQ<1>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_B_DQ<1>_MC.Q | 19671 | ? | 0 | 0 | FLASH_B_DQ<1>_MC | NULL | NULL | FLASH_B_DQ<1>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | FLASH_B_DQ<1> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_B_DQ<1>_MC.Q | 19672 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_B_DQ<1>_MC.Q | FLASH_B_DQ<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_B_DQ<1> | 19673 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_B_DQ<1> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | FLASH_B_DQ<2>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_B_DQ<2>_MC.Q | 19678 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_B_DQ<2>_MC.Q | FLASH_B_DQ<2>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_B_DQ<2>_MC.SI | FLASH_B_DQ<2>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_B_DQ<2>_MC.D1 | 19676 | ? | 0 | 0 | FLASH_B_DQ<2>_MC | NULL | NULL | FLASH_B_DQ<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_B_DQ<2>_MC.D2 | 19675 | ? | 0 | 0 | FLASH_B_DQ<2>_MC | NULL | NULL | FLASH_B_DQ<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | FLASH_B_DQ<2>_MC.REG | FLASH_B_DQ<2>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_B_DQ<2>_MC.D | 19674 | ? | 0 | 0 | FLASH_B_DQ<2>_MC | NULL | NULL | FLASH_B_DQ<2>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_B_DQ<2>_MC.Q | 19677 | ? | 0 | 0 | FLASH_B_DQ<2>_MC | NULL | NULL | FLASH_B_DQ<2>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | FLASH_B_DQ<2> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_B_DQ<2>_MC.Q | 19678 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_B_DQ<2>_MC.Q | FLASH_B_DQ<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_B_DQ<2> | 19679 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_B_DQ<2> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | FLASH_B_DQ<3>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_B_DQ<3>_MC.Q | 19684 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_B_DQ<3>_MC.Q | FLASH_B_DQ<3>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_B_DQ<3>_MC.SI | FLASH_B_DQ<3>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_B_DQ<3>_MC.D1 | 19682 | ? | 0 | 0 | FLASH_B_DQ<3>_MC | NULL | NULL | FLASH_B_DQ<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_B_DQ<3>_MC.D2 | 19681 | ? | 0 | 0 | FLASH_B_DQ<3>_MC | NULL | NULL | FLASH_B_DQ<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | FLASH_B_DQ<3>_MC.REG | FLASH_B_DQ<3>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_B_DQ<3>_MC.D | 19680 | ? | 0 | 0 | FLASH_B_DQ<3>_MC | NULL | NULL | FLASH_B_DQ<3>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_B_DQ<3>_MC.Q | 19683 | ? | 0 | 0 | FLASH_B_DQ<3>_MC | NULL | NULL | FLASH_B_DQ<3>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | FLASH_B_DQ<3> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_B_DQ<3>_MC.Q | 19684 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_B_DQ<3>_MC.Q | FLASH_B_DQ<3>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_B_DQ<3> | 19685 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_B_DQ<3> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | FLASH_B_DQ<4>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_B_DQ<4>_MC.Q | 19690 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_B_DQ<4>_MC.Q | FLASH_B_DQ<4>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_B_DQ<4>_MC.SI | FLASH_B_DQ<4>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_B_DQ<4>_MC.D1 | 19688 | ? | 0 | 0 | FLASH_B_DQ<4>_MC | NULL | NULL | FLASH_B_DQ<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_B_DQ<4>_MC.D2 | 19687 | ? | 0 | 0 | FLASH_B_DQ<4>_MC | NULL | NULL | FLASH_B_DQ<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | FLASH_B_DQ<4>_MC.REG | FLASH_B_DQ<4>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_B_DQ<4>_MC.D | 19686 | ? | 0 | 0 | FLASH_B_DQ<4>_MC | NULL | NULL | FLASH_B_DQ<4>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_B_DQ<4>_MC.Q | 19689 | ? | 0 | 0 | FLASH_B_DQ<4>_MC | NULL | NULL | FLASH_B_DQ<4>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | FLASH_B_DQ<4> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_B_DQ<4>_MC.Q | 19690 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_B_DQ<4>_MC.Q | FLASH_B_DQ<4>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_B_DQ<4> | 19691 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_B_DQ<4> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | FLASH_B_DQ<5>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_B_DQ<5>_MC.Q | 19696 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_B_DQ<5>_MC.Q | FLASH_B_DQ<5>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_B_DQ<5>_MC.SI | FLASH_B_DQ<5>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_B_DQ<5>_MC.D1 | 19694 | ? | 0 | 0 | FLASH_B_DQ<5>_MC | NULL | NULL | FLASH_B_DQ<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_B_DQ<5>_MC.D2 | 19693 | ? | 0 | 0 | FLASH_B_DQ<5>_MC | NULL | NULL | FLASH_B_DQ<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | FLASH_B_DQ<5>_MC.REG | FLASH_B_DQ<5>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_B_DQ<5>_MC.D | 19692 | ? | 0 | 0 | FLASH_B_DQ<5>_MC | NULL | NULL | FLASH_B_DQ<5>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_B_DQ<5>_MC.Q | 19695 | ? | 0 | 0 | FLASH_B_DQ<5>_MC | NULL | NULL | FLASH_B_DQ<5>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | FLASH_B_DQ<5> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_B_DQ<5>_MC.Q | 19696 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_B_DQ<5>_MC.Q | FLASH_B_DQ<5>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_B_DQ<5> | 19697 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_B_DQ<5> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | FLASH_B_DQ<6>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_B_DQ<6>_MC.Q | 19702 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_B_DQ<6>_MC.Q | FLASH_B_DQ<6>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_B_DQ<6>_MC.SI | FLASH_B_DQ<6>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_B_DQ<6>_MC.D1 | 19700 | ? | 0 | 0 | FLASH_B_DQ<6>_MC | NULL | NULL | FLASH_B_DQ<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_B_DQ<6>_MC.D2 | 19699 | ? | 0 | 0 | FLASH_B_DQ<6>_MC | NULL | NULL | FLASH_B_DQ<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | FLASH_B_DQ<6>_MC.REG | FLASH_B_DQ<6>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_B_DQ<6>_MC.D | 19698 | ? | 0 | 0 | FLASH_B_DQ<6>_MC | NULL | NULL | FLASH_B_DQ<6>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_B_DQ<6>_MC.Q | 19701 | ? | 0 | 0 | FLASH_B_DQ<6>_MC | NULL | NULL | FLASH_B_DQ<6>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | FLASH_B_DQ<6> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_B_DQ<6>_MC.Q | 19702 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_B_DQ<6>_MC.Q | FLASH_B_DQ<6>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_B_DQ<6> | 19703 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_B_DQ<6> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | FLASH_B_DQ<7>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_B_DQ<7>_MC.Q | 19708 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_B_DQ<7>_MC.Q | FLASH_B_DQ<7>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_B_DQ<7>_MC.SI | FLASH_B_DQ<7>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_B_DQ<7>_MC.D1 | 19706 | ? | 0 | 0 | FLASH_B_DQ<7>_MC | NULL | NULL | FLASH_B_DQ<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_B_DQ<7>_MC.D2 | 19705 | ? | 0 | 0 | FLASH_B_DQ<7>_MC | NULL | NULL | FLASH_B_DQ<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | FLASH_B_DQ<7>_MC.REG | FLASH_B_DQ<7>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_B_DQ<7>_MC.D | 19704 | ? | 0 | 0 | FLASH_B_DQ<7>_MC | NULL | NULL | FLASH_B_DQ<7>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_B_DQ<7>_MC.Q | 19707 | ? | 0 | 0 | FLASH_B_DQ<7>_MC | NULL | NULL | FLASH_B_DQ<7>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | FLASH_B_DQ<7> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_B_DQ<7>_MC.Q | 19708 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_B_DQ<7>_MC.Q | FLASH_B_DQ<7>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_B_DQ<7> | 19709 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_B_DQ<7> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | FLASH_B_DQ<8>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_B_DQ<8>_MC.Q | 19714 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_B_DQ<8>_MC.Q | FLASH_B_DQ<8>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_B_DQ<8>_MC.SI | FLASH_B_DQ<8>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_B_DQ<8>_MC.D1 | 19712 | ? | 0 | 0 | FLASH_B_DQ<8>_MC | NULL | NULL | FLASH_B_DQ<8>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_B_DQ<8>_MC.D2 | 19711 | ? | 0 | 0 | FLASH_B_DQ<8>_MC | NULL | NULL | FLASH_B_DQ<8>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | FLASH_B_DQ<8>_MC.REG | FLASH_B_DQ<8>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_B_DQ<8>_MC.D | 19710 | ? | 0 | 0 | FLASH_B_DQ<8>_MC | NULL | NULL | FLASH_B_DQ<8>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_B_DQ<8>_MC.Q | 19713 | ? | 0 | 0 | FLASH_B_DQ<8>_MC | NULL | NULL | FLASH_B_DQ<8>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | FLASH_B_DQ<8> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_B_DQ<8>_MC.Q | 19714 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_B_DQ<8>_MC.Q | FLASH_B_DQ<8>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_B_DQ<8> | 19715 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_B_DQ<8> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | FLASH_B_DQ<9>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FLASH_B_DQ<9>_MC.Q | 19720 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_B_DQ<9>_MC.Q | FLASH_B_DQ<9>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FLASH_B_DQ<9>_MC.SI | FLASH_B_DQ<9>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_B_DQ<9>_MC.D1 | 19718 | ? | 0 | 0 | FLASH_B_DQ<9>_MC | NULL | NULL | FLASH_B_DQ<9>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_B_DQ<9>_MC.D2 | 19717 | ? | 0 | 0 | FLASH_B_DQ<9>_MC | NULL | NULL | FLASH_B_DQ<9>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | FLASH_B_DQ<9>_MC.REG | FLASH_B_DQ<9>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_B_DQ<9>_MC.D | 19716 | ? | 0 | 0 | FLASH_B_DQ<9>_MC | NULL | NULL | FLASH_B_DQ<9>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_B_DQ<9>_MC.Q | 19719 | ? | 0 | 0 | FLASH_B_DQ<9>_MC | NULL | NULL | FLASH_B_DQ<9>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | FLASH_B_DQ<9> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FLASH_B_DQ<9>_MC.Q | 19720 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_B_DQ<9>_MC.Q | FLASH_B_DQ<9>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FLASH_B_DQ<9> | 19721 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_B_DQ<9> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | FPGA_CCLK_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_cnt_i<1> | 19011 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | clk_cnt_i<1>_MC.Q | clk_cnt_i<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPLD_100MHZ_II/UIM | 19010 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | CPLD_100MHZ_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FPGA_CCLK_MC.Q | 19726 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_CCLK_MC.Q | FPGA_CCLK_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FPGA_CCLK_MC.SI | FPGA_CCLK_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_cnt_i<1> | 19011 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | clk_cnt_i<1>_MC.Q | clk_cnt_i<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPLD_100MHZ_II/UIM | 19010 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | CPLD_100MHZ_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FPGA_CCLK_MC.D1 | 19724 | ? | 0 | 0 | FPGA_CCLK_MC | NULL | NULL | FPGA_CCLK_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FPGA_CCLK_MC.D2 | 19723 | ? | 0 | 0 | FPGA_CCLK_MC | NULL | NULL | FPGA_CCLK_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | clk_cnt_i<1>
SPPTERM | 2 | IV_FALSE | DONE_II/UIM | IV_FALSE | CPLD_100MHZ_II/UIM

SRFF_INSTANCE | FPGA_CCLK_MC.REG | FPGA_CCLK_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FPGA_CCLK_MC.D | 19722 | ? | 0 | 0 | FPGA_CCLK_MC | NULL | NULL | FPGA_CCLK_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FPGA_CCLK_MC.Q | 19725 | ? | 0 | 0 | FPGA_CCLK_MC | NULL | NULL | FPGA_CCLK_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | FPGA_CCLK | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FPGA_CCLK_MC.Q | 19726 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_CCLK_MC.Q | FPGA_CCLK_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FPGA_CCLK | 19727 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_CCLK | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | FPGA_clock_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 256 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_cnt_i<1> | 19011 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | clk_cnt_i<1>_MC.Q | clk_cnt_i<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPLD_100MHZ_II/UIM | 19010 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | CPLD_100MHZ_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FPGA_clock_MC.Q | 19732 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_clock_MC.Q | FPGA_clock_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | FPGA_clock_MC.SI | FPGA_clock_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_cnt_i<1> | 19011 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | clk_cnt_i<1>_MC.Q | clk_cnt_i<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPLD_100MHZ_II/UIM | 19010 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | CPLD_100MHZ_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FPGA_clock_MC.D1 | 19730 | ? | 0 | 0 | FPGA_clock_MC | NULL | NULL | FPGA_clock_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FPGA_clock_MC.D2 | 19729 | ? | 0 | 0 | FPGA_clock_MC | NULL | NULL | FPGA_clock_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | clk_cnt_i<1>
SPPTERM | 2 | IV_FALSE | DONE_II/UIM | IV_FALSE | CPLD_100MHZ_II/UIM

SRFF_INSTANCE | FPGA_clock_MC.REG | FPGA_clock_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FPGA_clock_MC.D | 19728 | ? | 0 | 0 | FPGA_clock_MC | NULL | NULL | FPGA_clock_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FPGA_clock_MC.Q | 19731 | ? | 0 | 0 | FPGA_clock_MC | NULL | NULL | FPGA_clock_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | FPGA_clock | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FPGA_clock_MC.Q | 19732 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_clock_MC.Q | FPGA_clock_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FPGA_clock | 19733 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_clock | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv+PinTrst | FPGA_data<0>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 16640 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<0> | 19737 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<0>_MC.Q | FLASH_A_DQ_buffered<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGAData<0> | 19743 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<0>_MC.Q | FPGAData<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR9__ctinst/7 | 19760 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR9__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_FALSE | N_PZ_680
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FPGA_data<0>_MC.Q | 19767 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<0>_MC.Q | FPGA_data<0>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | FPGA_data<0>_MC.OE | 19769 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<0>_MC.BUFOE.OUT | FPGA_data<0>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | FPGA_data<0>_MC.SI | FPGA_data<0>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<0> | 19737 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<0>_MC.Q | FLASH_A_DQ_buffered<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGAData<0> | 19743 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<0>_MC.Q | FPGAData<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FPGA_data<0>_MC.D1 | 19736 | ? | 0 | 0 | FPGA_data<0>_MC | NULL | NULL | FPGA_data<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FPGA_data<0>_MC.D2 | 19735 | ? | 0 | 0 | FPGA_data<0>_MC | NULL | NULL | FPGA_data<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ_buffered<0>
SPPTERM | 2 | IV_FALSE | DONE_II/UIM | IV_FALSE | FPGAData<0>

SRFF_INSTANCE | FPGA_data<0>_MC.REG | FPGA_data<0>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FPGA_data<0>_MC.D | 19734 | ? | 0 | 0 | FPGA_data<0>_MC | NULL | NULL | FPGA_data<0>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FPGA_data<0>_MC.Q | 19766 | ? | 0 | 0 | FPGA_data<0>_MC | NULL | NULL | FPGA_data<0>_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | FPGA_data<0>_MC.BUFOE | FPGA_data<0>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR9__ctinst/7 | 19760 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR9__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_FALSE | N_PZ_680
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | FPGA_data<0>_MC.BUFOE.OUT | 19768 | ? | 0 | 0 | FPGA_data<0>_MC | NULL | NULL | FPGA_data<0>_MC.BUFOE | 0 | 10 | BUF_OUT

MACROCELL_INSTANCE | Inv+PrldLow | FLASH_A_DQ_buffered<0>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1280 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ<0>_II/UIM | 19742 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<0> | 19737 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<0>_MC.Q | FLASH_A_DQ_buffered<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 19586 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | FLASH_A_DQ_buffered<0> | 19737 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<0>_MC.Q | FLASH_A_DQ_buffered<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | FLASH_A_DQ_buffered<0>_MC.SI | FLASH_A_DQ_buffered<0>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ<0>_II/UIM | 19742 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<0> | 19737 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<0>_MC.Q | FLASH_A_DQ_buffered<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_DQ_buffered<0>_MC.D1 | 19741 | ? | 0 | 0 | FLASH_A_DQ_buffered<0>_MC | NULL | NULL | FLASH_A_DQ_buffered<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_DQ_buffered<0>_MC.D2 | 19740 | ? | 0 | 0 | FLASH_A_DQ_buffered<0>_MC | NULL | NULL | FLASH_A_DQ_buffered<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ<0>_II/UIM
SPPTERM | 3 | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ<0>_II/UIM
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<0>

SRFF_INSTANCE | FLASH_A_DQ_buffered<0>_MC.REG | FLASH_A_DQ_buffered<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_DQ_buffered<0>_MC.D | 19739 | ? | 0 | 0 | FLASH_A_DQ_buffered<0>_MC | NULL | NULL | FLASH_A_DQ_buffered<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 19586 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_DQ_buffered<0>_MC.Q | 19738 | ? | 0 | 0 | FLASH_A_DQ_buffered<0>_MC | NULL | NULL | FLASH_A_DQ_buffered<0>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FLASH_A_DQ<0>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FLASH_A_DQ<0> | 19247 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<0> | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FLASH_A_DQ<0>_II/UIM | 19742 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<0>_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | Inv+PrldLow | FPGAData<0>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1280 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGAData<0> | 19743 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<0>_MC.Q | FPGAData<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<15> | 19748 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<15>_MC.Q | FLASH_A_DQ_buffered<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<7> | 19754 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<7>_MC.Q | FLASH_A_DQ_buffered<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/4 | 19004 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | FPGAData<0> | 19743 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<0>_MC.Q | FPGAData<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | FPGAData<0>_MC.SI | FPGAData<0>_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGAData<0> | 19743 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<0>_MC.Q | FPGAData<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<15> | 19748 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<15>_MC.Q | FLASH_A_DQ_buffered<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<7> | 19754 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<7>_MC.Q | FLASH_A_DQ_buffered<7>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FPGAData<0>_MC.D1 | 19747 | ? | 0 | 0 | FPGAData<0>_MC | NULL | NULL | FPGAData<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FPGAData<0>_MC.D2 | 19746 | ? | 0 | 0 | FPGAData<0>_MC | NULL | NULL | FPGAData<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FPGAData<0>
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<15>
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<7>

SRFF_INSTANCE | FPGAData<0>_MC.REG | FPGAData<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FPGAData<0>_MC.D | 19745 | ? | 0 | 0 | FPGAData<0>_MC | NULL | NULL | FPGAData<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR5__ctinst/4 | 19004 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FPGAData<0>_MC.Q | 19744 | ? | 0 | 0 | FPGAData<0>_MC | NULL | NULL | FPGAData<0>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

MACROCELL_INSTANCE | Inv+PrldLow | FLASH_A_DQ_buffered<15>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1280 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ<15>_II/UIM | 19753 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<15>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<15> | 19748 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<15>_MC.Q | FLASH_A_DQ_buffered<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/4 | 19004 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | FLASH_A_DQ_buffered<15> | 19748 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<15>_MC.Q | FLASH_A_DQ_buffered<15>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | FLASH_A_DQ_buffered<15>_MC.SI | FLASH_A_DQ_buffered<15>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ<15>_II/UIM | 19753 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<15>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<15> | 19748 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<15>_MC.Q | FLASH_A_DQ_buffered<15>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_DQ_buffered<15>_MC.D1 | 19752 | ? | 0 | 0 | FLASH_A_DQ_buffered<15>_MC | NULL | NULL | FLASH_A_DQ_buffered<15>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_DQ_buffered<15>_MC.D2 | 19751 | ? | 0 | 0 | FLASH_A_DQ_buffered<15>_MC | NULL | NULL | FLASH_A_DQ_buffered<15>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ<15>_II/UIM
SPPTERM | 3 | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ<15>_II/UIM
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<15>

SRFF_INSTANCE | FLASH_A_DQ_buffered<15>_MC.REG | FLASH_A_DQ_buffered<15>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_DQ_buffered<15>_MC.D | 19750 | ? | 0 | 0 | FLASH_A_DQ_buffered<15>_MC | NULL | NULL | FLASH_A_DQ_buffered<15>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR5__ctinst/4 | 19004 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_DQ_buffered<15>_MC.Q | 19749 | ? | 0 | 0 | FLASH_A_DQ_buffered<15>_MC | NULL | NULL | FLASH_A_DQ_buffered<15>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FLASH_A_DQ<15>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FLASH_A_DQ<15> | 19317 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<15> | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FLASH_A_DQ<15>_II/UIM | 19753 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<15>_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | Inv+PrldLow | FLASH_A_DQ_buffered<7>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1280 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ<7>_II/UIM | 19759 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<7> | 19754 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<7>_MC.Q | FLASH_A_DQ_buffered<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR6__ctinst/4 | 19031 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | FLASH_A_DQ_buffered<7> | 19754 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<7>_MC.Q | FLASH_A_DQ_buffered<7>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | FLASH_A_DQ_buffered<7>_MC.SI | FLASH_A_DQ_buffered<7>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ<7>_II/UIM | 19759 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<7> | 19754 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<7>_MC.Q | FLASH_A_DQ_buffered<7>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_DQ_buffered<7>_MC.D1 | 19758 | ? | 0 | 0 | FLASH_A_DQ_buffered<7>_MC | NULL | NULL | FLASH_A_DQ_buffered<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_DQ_buffered<7>_MC.D2 | 19757 | ? | 0 | 0 | FLASH_A_DQ_buffered<7>_MC | NULL | NULL | FLASH_A_DQ_buffered<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ<7>_II/UIM
SPPTERM | 3 | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ<7>_II/UIM
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<7>

SRFF_INSTANCE | FLASH_A_DQ_buffered<7>_MC.REG | FLASH_A_DQ_buffered<7>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_DQ_buffered<7>_MC.D | 19756 | ? | 0 | 0 | FLASH_A_DQ_buffered<7>_MC | NULL | NULL | FLASH_A_DQ_buffered<7>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR6__ctinst/4 | 19031 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_DQ_buffered<7>_MC.Q | 19755 | ? | 0 | 0 | FLASH_A_DQ_buffered<7>_MC | NULL | NULL | FLASH_A_DQ_buffered<7>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FLASH_A_DQ<7>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FLASH_A_DQ<7> | 19394 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<7> | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FLASH_A_DQ<7>_II/UIM | 19759 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<7>_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | NULL | N_PZ_680_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Flash_A_G_buffered | 19239 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | Flash_A_G_buffered_MC.Q | Flash_A_G_buffered_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_680 | 19761 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | N_PZ_680_MC.Q | N_PZ_680_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_680_MC.SI | N_PZ_680_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Flash_A_G_buffered | 19239 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | Flash_A_G_buffered_MC.Q | Flash_A_G_buffered_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_680_MC.D1 | 19764 | ? | 0 | 0 | N_PZ_680_MC | NULL | NULL | N_PZ_680_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_680_MC.D2 | 19765 | ? | 0 | 0 | N_PZ_680_MC | NULL | NULL | N_PZ_680_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | N_PZ_680_MC.REG | N_PZ_680_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_680_MC.D | 19763 | ? | 0 | 0 | N_PZ_680_MC | NULL | NULL | N_PZ_680_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_680_MC.Q | 19762 | ? | 0 | 0 | N_PZ_680_MC | NULL | NULL | N_PZ_680_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | FPGA_data<0> | CPLDLoaderSteph_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FPGA_data<0>_MC.Q | 19767 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<0>_MC.Q | FPGA_data<0>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | FPGA_data<0>_MC.OE | 19769 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<0>_MC.BUFOE.OUT | FPGA_data<0>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FPGA_data<0> | 19234 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | FPGA_data;FPGA_data;FPGA_data;FPGA_data | NULL | FPGA_data<0> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv+PinTrst | FPGA_data<10>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 16640 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<10> | 19773 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<10>_MC.Q | FLASH_A_DQ_buffered<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR9__ctinst/7 | 19760 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR9__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_FALSE | N_PZ_680
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FPGA_data<10>_MC.Q | 19780 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<10>_MC.Q | FPGA_data<10>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | FPGA_data<10>_MC.OE | 19782 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<10>_MC.BUFOE.OUT | FPGA_data<10>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | FPGA_data<10>_MC.SI | FPGA_data<10>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<10> | 19773 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<10>_MC.Q | FLASH_A_DQ_buffered<10>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FPGA_data<10>_MC.D1 | 19771 | ? | 0 | 0 | FPGA_data<10>_MC | NULL | NULL | FPGA_data<10>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ_buffered<10>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FPGA_data<10>_MC.D2 | 19772 | ? | 0 | 0 | FPGA_data<10>_MC | NULL | NULL | FPGA_data<10>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | FPGA_data<10>_MC.REG | FPGA_data<10>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FPGA_data<10>_MC.D | 19770 | ? | 0 | 0 | FPGA_data<10>_MC | NULL | NULL | FPGA_data<10>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FPGA_data<10>_MC.Q | 19779 | ? | 0 | 0 | FPGA_data<10>_MC | NULL | NULL | FPGA_data<10>_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | FPGA_data<10>_MC.BUFOE | FPGA_data<10>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR9__ctinst/7 | 19760 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR9__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_FALSE | N_PZ_680
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | FPGA_data<10>_MC.BUFOE.OUT | 19781 | ? | 0 | 0 | FPGA_data<10>_MC | NULL | NULL | FPGA_data<10>_MC.BUFOE | 0 | 10 | BUF_OUT

MACROCELL_INSTANCE | Inv+PrldLow | FLASH_A_DQ_buffered<10>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1280 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ<10>_II/UIM | 19778 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<10>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<10> | 19773 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<10>_MC.Q | FLASH_A_DQ_buffered<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 19586 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | FLASH_A_DQ_buffered<10> | 19773 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<10>_MC.Q | FLASH_A_DQ_buffered<10>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | FLASH_A_DQ_buffered<10>_MC.SI | FLASH_A_DQ_buffered<10>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ<10>_II/UIM | 19778 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<10>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<10> | 19773 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<10>_MC.Q | FLASH_A_DQ_buffered<10>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_DQ_buffered<10>_MC.D1 | 19777 | ? | 0 | 0 | FLASH_A_DQ_buffered<10>_MC | NULL | NULL | FLASH_A_DQ_buffered<10>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_DQ_buffered<10>_MC.D2 | 19776 | ? | 0 | 0 | FLASH_A_DQ_buffered<10>_MC | NULL | NULL | FLASH_A_DQ_buffered<10>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ<10>_II/UIM
SPPTERM | 3 | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ<10>_II/UIM
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<10>

SRFF_INSTANCE | FLASH_A_DQ_buffered<10>_MC.REG | FLASH_A_DQ_buffered<10>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_DQ_buffered<10>_MC.D | 19775 | ? | 0 | 0 | FLASH_A_DQ_buffered<10>_MC | NULL | NULL | FLASH_A_DQ_buffered<10>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 19586 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_DQ_buffered<10>_MC.Q | 19774 | ? | 0 | 0 | FLASH_A_DQ_buffered<10>_MC | NULL | NULL | FLASH_A_DQ_buffered<10>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FLASH_A_DQ<10>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FLASH_A_DQ<10> | 19260 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<10> | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FLASH_A_DQ<10>_II/UIM | 19778 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<10>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FPGA_data<10> | CPLDLoaderSteph_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FPGA_data<10>_MC.Q | 19780 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<10>_MC.Q | FPGA_data<10>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | FPGA_data<10>_MC.OE | 19782 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<10>_MC.BUFOE.OUT | FPGA_data<10>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FPGA_data<10> | 19251 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | FPGA_data;FPGA_data;FPGA_data;FPGA_data | NULL | FPGA_data<10> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv+PinTrst | FPGA_data<11>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 16640 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<11> | 19786 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<11>_MC.Q | FLASH_A_DQ_buffered<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR9__ctinst/7 | 19760 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR9__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_FALSE | N_PZ_680
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FPGA_data<11>_MC.Q | 19793 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<11>_MC.Q | FPGA_data<11>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | FPGA_data<11>_MC.OE | 19795 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<11>_MC.BUFOE.OUT | FPGA_data<11>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | FPGA_data<11>_MC.SI | FPGA_data<11>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<11> | 19786 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<11>_MC.Q | FLASH_A_DQ_buffered<11>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FPGA_data<11>_MC.D1 | 19784 | ? | 0 | 0 | FPGA_data<11>_MC | NULL | NULL | FPGA_data<11>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ_buffered<11>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FPGA_data<11>_MC.D2 | 19785 | ? | 0 | 0 | FPGA_data<11>_MC | NULL | NULL | FPGA_data<11>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | FPGA_data<11>_MC.REG | FPGA_data<11>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FPGA_data<11>_MC.D | 19783 | ? | 0 | 0 | FPGA_data<11>_MC | NULL | NULL | FPGA_data<11>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FPGA_data<11>_MC.Q | 19792 | ? | 0 | 0 | FPGA_data<11>_MC | NULL | NULL | FPGA_data<11>_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | FPGA_data<11>_MC.BUFOE | FPGA_data<11>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR9__ctinst/7 | 19760 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR9__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_FALSE | N_PZ_680
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | FPGA_data<11>_MC.BUFOE.OUT | 19794 | ? | 0 | 0 | FPGA_data<11>_MC | NULL | NULL | FPGA_data<11>_MC.BUFOE | 0 | 10 | BUF_OUT

MACROCELL_INSTANCE | Inv+PrldLow | FLASH_A_DQ_buffered<11>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1280 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ<11>_II/UIM | 19791 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<11>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<11> | 19786 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<11>_MC.Q | FLASH_A_DQ_buffered<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 19586 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | FLASH_A_DQ_buffered<11> | 19786 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<11>_MC.Q | FLASH_A_DQ_buffered<11>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | FLASH_A_DQ_buffered<11>_MC.SI | FLASH_A_DQ_buffered<11>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ<11>_II/UIM | 19791 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<11>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<11> | 19786 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<11>_MC.Q | FLASH_A_DQ_buffered<11>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_DQ_buffered<11>_MC.D1 | 19790 | ? | 0 | 0 | FLASH_A_DQ_buffered<11>_MC | NULL | NULL | FLASH_A_DQ_buffered<11>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_DQ_buffered<11>_MC.D2 | 19789 | ? | 0 | 0 | FLASH_A_DQ_buffered<11>_MC | NULL | NULL | FLASH_A_DQ_buffered<11>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ<11>_II/UIM
SPPTERM | 3 | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ<11>_II/UIM
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<11>

SRFF_INSTANCE | FLASH_A_DQ_buffered<11>_MC.REG | FLASH_A_DQ_buffered<11>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_DQ_buffered<11>_MC.D | 19788 | ? | 0 | 0 | FLASH_A_DQ_buffered<11>_MC | NULL | NULL | FLASH_A_DQ_buffered<11>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 19586 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_DQ_buffered<11>_MC.Q | 19787 | ? | 0 | 0 | FLASH_A_DQ_buffered<11>_MC | NULL | NULL | FLASH_A_DQ_buffered<11>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FLASH_A_DQ<11>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FLASH_A_DQ<11> | 19271 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<11> | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FLASH_A_DQ<11>_II/UIM | 19791 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<11>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FPGA_data<11> | CPLDLoaderSteph_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FPGA_data<11>_MC.Q | 19793 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<11>_MC.Q | FPGA_data<11>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | FPGA_data<11>_MC.OE | 19795 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<11>_MC.BUFOE.OUT | FPGA_data<11>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FPGA_data<11> | 19264 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | FPGA_data;FPGA_data;FPGA_data;FPGA_data | NULL | FPGA_data<11> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv+PinTrst | FPGA_data<12>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 16640 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<12> | 19799 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<12>_MC.Q | FLASH_A_DQ_buffered<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR10__ctinst/7 | 19805 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR10__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_FALSE | N_PZ_680
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FPGA_data<12>_MC.Q | 19807 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<12>_MC.Q | FPGA_data<12>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | FPGA_data<12>_MC.OE | 19809 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<12>_MC.BUFOE.OUT | FPGA_data<12>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | FPGA_data<12>_MC.SI | FPGA_data<12>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<12> | 19799 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<12>_MC.Q | FLASH_A_DQ_buffered<12>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FPGA_data<12>_MC.D1 | 19797 | ? | 0 | 0 | FPGA_data<12>_MC | NULL | NULL | FPGA_data<12>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ_buffered<12>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FPGA_data<12>_MC.D2 | 19798 | ? | 0 | 0 | FPGA_data<12>_MC | NULL | NULL | FPGA_data<12>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | FPGA_data<12>_MC.REG | FPGA_data<12>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FPGA_data<12>_MC.D | 19796 | ? | 0 | 0 | FPGA_data<12>_MC | NULL | NULL | FPGA_data<12>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FPGA_data<12>_MC.Q | 19806 | ? | 0 | 0 | FPGA_data<12>_MC | NULL | NULL | FPGA_data<12>_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | FPGA_data<12>_MC.BUFOE | FPGA_data<12>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR10__ctinst/7 | 19805 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR10__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_FALSE | N_PZ_680
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | FPGA_data<12>_MC.BUFOE.OUT | 19808 | ? | 0 | 0 | FPGA_data<12>_MC | NULL | NULL | FPGA_data<12>_MC.BUFOE | 0 | 10 | BUF_OUT

MACROCELL_INSTANCE | Inv+PrldLow | FLASH_A_DQ_buffered<12>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1280 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ<12>_II/UIM | 19804 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<12>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<12> | 19799 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<12>_MC.Q | FLASH_A_DQ_buffered<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 19463 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | FLASH_A_DQ_buffered<12> | 19799 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<12>_MC.Q | FLASH_A_DQ_buffered<12>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | FLASH_A_DQ_buffered<12>_MC.SI | FLASH_A_DQ_buffered<12>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ<12>_II/UIM | 19804 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<12>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<12> | 19799 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<12>_MC.Q | FLASH_A_DQ_buffered<12>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_DQ_buffered<12>_MC.D1 | 19803 | ? | 0 | 0 | FLASH_A_DQ_buffered<12>_MC | NULL | NULL | FLASH_A_DQ_buffered<12>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_DQ_buffered<12>_MC.D2 | 19802 | ? | 0 | 0 | FLASH_A_DQ_buffered<12>_MC | NULL | NULL | FLASH_A_DQ_buffered<12>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ<12>_II/UIM
SPPTERM | 3 | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ<12>_II/UIM
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<12>

SRFF_INSTANCE | FLASH_A_DQ_buffered<12>_MC.REG | FLASH_A_DQ_buffered<12>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_DQ_buffered<12>_MC.D | 19801 | ? | 0 | 0 | FLASH_A_DQ_buffered<12>_MC | NULL | NULL | FLASH_A_DQ_buffered<12>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 19463 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_DQ_buffered<12>_MC.Q | 19800 | ? | 0 | 0 | FLASH_A_DQ_buffered<12>_MC | NULL | NULL | FLASH_A_DQ_buffered<12>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FLASH_A_DQ<12>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FLASH_A_DQ<12> | 19282 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<12> | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FLASH_A_DQ<12>_II/UIM | 19804 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<12>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FPGA_data<12> | CPLDLoaderSteph_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FPGA_data<12>_MC.Q | 19807 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<12>_MC.Q | FPGA_data<12>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | FPGA_data<12>_MC.OE | 19809 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<12>_MC.BUFOE.OUT | FPGA_data<12>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FPGA_data<12> | 19275 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | FPGA_data;FPGA_data;FPGA_data;FPGA_data | NULL | FPGA_data<12> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv+PinTrst | FPGA_data<13>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 16640 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<13> | 19813 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<13>_MC.Q | FLASH_A_DQ_buffered<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR10__ctinst/7 | 19805 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR10__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_FALSE | N_PZ_680
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FPGA_data<13>_MC.Q | 19820 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<13>_MC.Q | FPGA_data<13>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | FPGA_data<13>_MC.OE | 19822 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<13>_MC.BUFOE.OUT | FPGA_data<13>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | FPGA_data<13>_MC.SI | FPGA_data<13>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<13> | 19813 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<13>_MC.Q | FLASH_A_DQ_buffered<13>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FPGA_data<13>_MC.D1 | 19811 | ? | 0 | 0 | FPGA_data<13>_MC | NULL | NULL | FPGA_data<13>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ_buffered<13>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FPGA_data<13>_MC.D2 | 19812 | ? | 0 | 0 | FPGA_data<13>_MC | NULL | NULL | FPGA_data<13>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | FPGA_data<13>_MC.REG | FPGA_data<13>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FPGA_data<13>_MC.D | 19810 | ? | 0 | 0 | FPGA_data<13>_MC | NULL | NULL | FPGA_data<13>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FPGA_data<13>_MC.Q | 19819 | ? | 0 | 0 | FPGA_data<13>_MC | NULL | NULL | FPGA_data<13>_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | FPGA_data<13>_MC.BUFOE | FPGA_data<13>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR10__ctinst/7 | 19805 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR10__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_FALSE | N_PZ_680
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | FPGA_data<13>_MC.BUFOE.OUT | 19821 | ? | 0 | 0 | FPGA_data<13>_MC | NULL | NULL | FPGA_data<13>_MC.BUFOE | 0 | 10 | BUF_OUT

MACROCELL_INSTANCE | Inv+PrldLow | FLASH_A_DQ_buffered<13>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1280 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ<13>_II/UIM | 19818 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<13>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<13> | 19813 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<13>_MC.Q | FLASH_A_DQ_buffered<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/4 | 19004 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | FLASH_A_DQ_buffered<13> | 19813 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<13>_MC.Q | FLASH_A_DQ_buffered<13>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | FLASH_A_DQ_buffered<13>_MC.SI | FLASH_A_DQ_buffered<13>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ<13>_II/UIM | 19818 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<13>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<13> | 19813 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<13>_MC.Q | FLASH_A_DQ_buffered<13>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_DQ_buffered<13>_MC.D1 | 19817 | ? | 0 | 0 | FLASH_A_DQ_buffered<13>_MC | NULL | NULL | FLASH_A_DQ_buffered<13>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_DQ_buffered<13>_MC.D2 | 19816 | ? | 0 | 0 | FLASH_A_DQ_buffered<13>_MC | NULL | NULL | FLASH_A_DQ_buffered<13>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ<13>_II/UIM
SPPTERM | 3 | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ<13>_II/UIM
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<13>

SRFF_INSTANCE | FLASH_A_DQ_buffered<13>_MC.REG | FLASH_A_DQ_buffered<13>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_DQ_buffered<13>_MC.D | 19815 | ? | 0 | 0 | FLASH_A_DQ_buffered<13>_MC | NULL | NULL | FLASH_A_DQ_buffered<13>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR5__ctinst/4 | 19004 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_DQ_buffered<13>_MC.Q | 19814 | ? | 0 | 0 | FLASH_A_DQ_buffered<13>_MC | NULL | NULL | FLASH_A_DQ_buffered<13>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FLASH_A_DQ<13>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FLASH_A_DQ<13> | 19293 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<13> | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FLASH_A_DQ<13>_II/UIM | 19818 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<13>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FPGA_data<13> | CPLDLoaderSteph_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FPGA_data<13>_MC.Q | 19820 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<13>_MC.Q | FPGA_data<13>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | FPGA_data<13>_MC.OE | 19822 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<13>_MC.BUFOE.OUT | FPGA_data<13>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FPGA_data<13> | 19286 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | FPGA_data;FPGA_data;FPGA_data;FPGA_data | NULL | FPGA_data<13> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv+PinTrst | FPGA_data<14>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 16640 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<14> | 19826 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<14>_MC.Q | FLASH_A_DQ_buffered<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR10__ctinst/7 | 19805 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR10__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_FALSE | N_PZ_680
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FPGA_data<14>_MC.Q | 19833 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<14>_MC.Q | FPGA_data<14>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | FPGA_data<14>_MC.OE | 19835 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<14>_MC.BUFOE.OUT | FPGA_data<14>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | FPGA_data<14>_MC.SI | FPGA_data<14>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<14> | 19826 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<14>_MC.Q | FLASH_A_DQ_buffered<14>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FPGA_data<14>_MC.D1 | 19824 | ? | 0 | 0 | FPGA_data<14>_MC | NULL | NULL | FPGA_data<14>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ_buffered<14>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FPGA_data<14>_MC.D2 | 19825 | ? | 0 | 0 | FPGA_data<14>_MC | NULL | NULL | FPGA_data<14>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | FPGA_data<14>_MC.REG | FPGA_data<14>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FPGA_data<14>_MC.D | 19823 | ? | 0 | 0 | FPGA_data<14>_MC | NULL | NULL | FPGA_data<14>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FPGA_data<14>_MC.Q | 19832 | ? | 0 | 0 | FPGA_data<14>_MC | NULL | NULL | FPGA_data<14>_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | FPGA_data<14>_MC.BUFOE | FPGA_data<14>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR10__ctinst/7 | 19805 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR10__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_FALSE | N_PZ_680
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | FPGA_data<14>_MC.BUFOE.OUT | 19834 | ? | 0 | 0 | FPGA_data<14>_MC | NULL | NULL | FPGA_data<14>_MC.BUFOE | 0 | 10 | BUF_OUT

MACROCELL_INSTANCE | Inv+PrldLow | FLASH_A_DQ_buffered<14>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1280 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ<14>_II/UIM | 19831 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<14>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<14> | 19826 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<14>_MC.Q | FLASH_A_DQ_buffered<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/4 | 19004 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | FLASH_A_DQ_buffered<14> | 19826 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<14>_MC.Q | FLASH_A_DQ_buffered<14>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | FLASH_A_DQ_buffered<14>_MC.SI | FLASH_A_DQ_buffered<14>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ<14>_II/UIM | 19831 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<14>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<14> | 19826 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<14>_MC.Q | FLASH_A_DQ_buffered<14>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_DQ_buffered<14>_MC.D1 | 19830 | ? | 0 | 0 | FLASH_A_DQ_buffered<14>_MC | NULL | NULL | FLASH_A_DQ_buffered<14>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_DQ_buffered<14>_MC.D2 | 19829 | ? | 0 | 0 | FLASH_A_DQ_buffered<14>_MC | NULL | NULL | FLASH_A_DQ_buffered<14>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ<14>_II/UIM
SPPTERM | 3 | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ<14>_II/UIM
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<14>

SRFF_INSTANCE | FLASH_A_DQ_buffered<14>_MC.REG | FLASH_A_DQ_buffered<14>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_DQ_buffered<14>_MC.D | 19828 | ? | 0 | 0 | FLASH_A_DQ_buffered<14>_MC | NULL | NULL | FLASH_A_DQ_buffered<14>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR5__ctinst/4 | 19004 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_DQ_buffered<14>_MC.Q | 19827 | ? | 0 | 0 | FLASH_A_DQ_buffered<14>_MC | NULL | NULL | FLASH_A_DQ_buffered<14>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FLASH_A_DQ<14>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FLASH_A_DQ<14> | 19304 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<14> | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FLASH_A_DQ<14>_II/UIM | 19831 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<14>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FPGA_data<14> | CPLDLoaderSteph_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FPGA_data<14>_MC.Q | 19833 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<14>_MC.Q | FPGA_data<14>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | FPGA_data<14>_MC.OE | 19835 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<14>_MC.BUFOE.OUT | FPGA_data<14>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FPGA_data<14> | 19297 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | FPGA_data;FPGA_data;FPGA_data;FPGA_data | NULL | FPGA_data<14> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv+PinTrst | FPGA_data<15>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 16640 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<15> | 19748 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<15>_MC.Q | FLASH_A_DQ_buffered<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR10__ctinst/7 | 19805 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR10__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_FALSE | N_PZ_680
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FPGA_data<15>_MC.Q | 19840 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<15>_MC.Q | FPGA_data<15>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | FPGA_data<15>_MC.OE | 19842 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<15>_MC.BUFOE.OUT | FPGA_data<15>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | FPGA_data<15>_MC.SI | FPGA_data<15>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<15> | 19748 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<15>_MC.Q | FLASH_A_DQ_buffered<15>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FPGA_data<15>_MC.D1 | 19837 | ? | 0 | 0 | FPGA_data<15>_MC | NULL | NULL | FPGA_data<15>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ_buffered<15>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FPGA_data<15>_MC.D2 | 19838 | ? | 0 | 0 | FPGA_data<15>_MC | NULL | NULL | FPGA_data<15>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | FPGA_data<15>_MC.REG | FPGA_data<15>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FPGA_data<15>_MC.D | 19836 | ? | 0 | 0 | FPGA_data<15>_MC | NULL | NULL | FPGA_data<15>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FPGA_data<15>_MC.Q | 19839 | ? | 0 | 0 | FPGA_data<15>_MC | NULL | NULL | FPGA_data<15>_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | FPGA_data<15>_MC.BUFOE | FPGA_data<15>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR10__ctinst/7 | 19805 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR10__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_FALSE | N_PZ_680
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | FPGA_data<15>_MC.BUFOE.OUT | 19841 | ? | 0 | 0 | FPGA_data<15>_MC | NULL | NULL | FPGA_data<15>_MC.BUFOE | 0 | 10 | BUF_OUT

OUTPUT_INSTANCE | 0 | FPGA_data<15> | CPLDLoaderSteph_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FPGA_data<15>_MC.Q | 19840 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<15>_MC.Q | FPGA_data<15>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | FPGA_data<15>_MC.OE | 19842 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<15>_MC.BUFOE.OUT | FPGA_data<15>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FPGA_data<15> | 19308 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | FPGA_data;FPGA_data;FPGA_data;FPGA_data | NULL | FPGA_data<15> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv+PinTrst | FPGA_data<1>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 16640 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<1> | 19846 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<1>_MC.Q | FLASH_A_DQ_buffered<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGAData<1> | 19852 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<1>_MC.Q | FPGAData<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR9__ctinst/7 | 19760 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR9__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_FALSE | N_PZ_680
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FPGA_data<1>_MC.Q | 19864 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<1>_MC.Q | FPGA_data<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | FPGA_data<1>_MC.OE | 19866 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<1>_MC.BUFOE.OUT | FPGA_data<1>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | FPGA_data<1>_MC.SI | FPGA_data<1>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<1> | 19846 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<1>_MC.Q | FLASH_A_DQ_buffered<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGAData<1> | 19852 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<1>_MC.Q | FPGAData<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FPGA_data<1>_MC.D1 | 19845 | ? | 0 | 0 | FPGA_data<1>_MC | NULL | NULL | FPGA_data<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FPGA_data<1>_MC.D2 | 19844 | ? | 0 | 0 | FPGA_data<1>_MC | NULL | NULL | FPGA_data<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ_buffered<1>
SPPTERM | 2 | IV_FALSE | DONE_II/UIM | IV_FALSE | FPGAData<1>

SRFF_INSTANCE | FPGA_data<1>_MC.REG | FPGA_data<1>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FPGA_data<1>_MC.D | 19843 | ? | 0 | 0 | FPGA_data<1>_MC | NULL | NULL | FPGA_data<1>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FPGA_data<1>_MC.Q | 19863 | ? | 0 | 0 | FPGA_data<1>_MC | NULL | NULL | FPGA_data<1>_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | FPGA_data<1>_MC.BUFOE | FPGA_data<1>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR9__ctinst/7 | 19760 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR9__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_FALSE | N_PZ_680
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | FPGA_data<1>_MC.BUFOE.OUT | 19865 | ? | 0 | 0 | FPGA_data<1>_MC | NULL | NULL | FPGA_data<1>_MC.BUFOE | 0 | 10 | BUF_OUT

MACROCELL_INSTANCE | Inv+PrldLow | FLASH_A_DQ_buffered<1>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1280 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ<1>_II/UIM | 19851 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<1> | 19846 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<1>_MC.Q | FLASH_A_DQ_buffered<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR6__ctinst/4 | 19031 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | FLASH_A_DQ_buffered<1> | 19846 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<1>_MC.Q | FLASH_A_DQ_buffered<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | FLASH_A_DQ_buffered<1>_MC.SI | FLASH_A_DQ_buffered<1>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ<1>_II/UIM | 19851 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<1> | 19846 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<1>_MC.Q | FLASH_A_DQ_buffered<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_DQ_buffered<1>_MC.D1 | 19850 | ? | 0 | 0 | FLASH_A_DQ_buffered<1>_MC | NULL | NULL | FLASH_A_DQ_buffered<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_DQ_buffered<1>_MC.D2 | 19849 | ? | 0 | 0 | FLASH_A_DQ_buffered<1>_MC | NULL | NULL | FLASH_A_DQ_buffered<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ<1>_II/UIM
SPPTERM | 3 | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ<1>_II/UIM
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<1>

SRFF_INSTANCE | FLASH_A_DQ_buffered<1>_MC.REG | FLASH_A_DQ_buffered<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_DQ_buffered<1>_MC.D | 19848 | ? | 0 | 0 | FLASH_A_DQ_buffered<1>_MC | NULL | NULL | FLASH_A_DQ_buffered<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR6__ctinst/4 | 19031 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_DQ_buffered<1>_MC.Q | 19847 | ? | 0 | 0 | FLASH_A_DQ_buffered<1>_MC | NULL | NULL | FLASH_A_DQ_buffered<1>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FLASH_A_DQ<1>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FLASH_A_DQ<1> | 19328 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<1> | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FLASH_A_DQ<1>_II/UIM | 19851 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<1>_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | Inv+PrldLow | FPGAData<1>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1280 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGAData<1> | 19852 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<1>_MC.Q | FPGAData<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<14> | 19826 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<14>_MC.Q | FLASH_A_DQ_buffered<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<6> | 19857 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<6>_MC.Q | FLASH_A_DQ_buffered<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/4 | 19004 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | FPGAData<1> | 19852 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<1>_MC.Q | FPGAData<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | FPGAData<1>_MC.SI | FPGAData<1>_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGAData<1> | 19852 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<1>_MC.Q | FPGAData<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<14> | 19826 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<14>_MC.Q | FLASH_A_DQ_buffered<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<6> | 19857 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<6>_MC.Q | FLASH_A_DQ_buffered<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FPGAData<1>_MC.D1 | 19856 | ? | 0 | 0 | FPGAData<1>_MC | NULL | NULL | FPGAData<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FPGAData<1>_MC.D2 | 19855 | ? | 0 | 0 | FPGAData<1>_MC | NULL | NULL | FPGAData<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FPGAData<1>
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<14>
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<6>

SRFF_INSTANCE | FPGAData<1>_MC.REG | FPGAData<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FPGAData<1>_MC.D | 19854 | ? | 0 | 0 | FPGAData<1>_MC | NULL | NULL | FPGAData<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR5__ctinst/4 | 19004 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FPGAData<1>_MC.Q | 19853 | ? | 0 | 0 | FPGAData<1>_MC | NULL | NULL | FPGAData<1>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

MACROCELL_INSTANCE | Inv+PrldLow | FLASH_A_DQ_buffered<6>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1280 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ<6>_II/UIM | 19862 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<6> | 19857 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<6>_MC.Q | FLASH_A_DQ_buffered<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/4 | 19004 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | FLASH_A_DQ_buffered<6> | 19857 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<6>_MC.Q | FLASH_A_DQ_buffered<6>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | FLASH_A_DQ_buffered<6>_MC.SI | FLASH_A_DQ_buffered<6>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ<6>_II/UIM | 19862 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<6> | 19857 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<6>_MC.Q | FLASH_A_DQ_buffered<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_DQ_buffered<6>_MC.D1 | 19861 | ? | 0 | 0 | FLASH_A_DQ_buffered<6>_MC | NULL | NULL | FLASH_A_DQ_buffered<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_DQ_buffered<6>_MC.D2 | 19860 | ? | 0 | 0 | FLASH_A_DQ_buffered<6>_MC | NULL | NULL | FLASH_A_DQ_buffered<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ<6>_II/UIM
SPPTERM | 3 | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ<6>_II/UIM
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<6>

SRFF_INSTANCE | FLASH_A_DQ_buffered<6>_MC.REG | FLASH_A_DQ_buffered<6>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_DQ_buffered<6>_MC.D | 19859 | ? | 0 | 0 | FLASH_A_DQ_buffered<6>_MC | NULL | NULL | FLASH_A_DQ_buffered<6>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR5__ctinst/4 | 19004 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_DQ_buffered<6>_MC.Q | 19858 | ? | 0 | 0 | FLASH_A_DQ_buffered<6>_MC | NULL | NULL | FLASH_A_DQ_buffered<6>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FLASH_A_DQ<6>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FLASH_A_DQ<6> | 19383 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<6> | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FLASH_A_DQ<6>_II/UIM | 19862 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<6>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FPGA_data<1> | CPLDLoaderSteph_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FPGA_data<1>_MC.Q | 19864 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<1>_MC.Q | FPGA_data<1>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | FPGA_data<1>_MC.OE | 19866 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<1>_MC.BUFOE.OUT | FPGA_data<1>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FPGA_data<1> | 19321 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | FPGA_data;FPGA_data;FPGA_data;FPGA_data | NULL | FPGA_data<1> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv+PinTrst | FPGA_data<2>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 16640 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<2> | 19870 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<2>_MC.Q | FLASH_A_DQ_buffered<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGAData<2> | 19876 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<2>_MC.Q | FPGAData<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR9__ctinst/7 | 19760 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR9__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_FALSE | N_PZ_680
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FPGA_data<2>_MC.Q | 19888 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<2>_MC.Q | FPGA_data<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | FPGA_data<2>_MC.OE | 19890 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<2>_MC.BUFOE.OUT | FPGA_data<2>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | FPGA_data<2>_MC.SI | FPGA_data<2>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<2> | 19870 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<2>_MC.Q | FLASH_A_DQ_buffered<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGAData<2> | 19876 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<2>_MC.Q | FPGAData<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FPGA_data<2>_MC.D1 | 19869 | ? | 0 | 0 | FPGA_data<2>_MC | NULL | NULL | FPGA_data<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FPGA_data<2>_MC.D2 | 19868 | ? | 0 | 0 | FPGA_data<2>_MC | NULL | NULL | FPGA_data<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ_buffered<2>
SPPTERM | 2 | IV_FALSE | DONE_II/UIM | IV_FALSE | FPGAData<2>

SRFF_INSTANCE | FPGA_data<2>_MC.REG | FPGA_data<2>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FPGA_data<2>_MC.D | 19867 | ? | 0 | 0 | FPGA_data<2>_MC | NULL | NULL | FPGA_data<2>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FPGA_data<2>_MC.Q | 19887 | ? | 0 | 0 | FPGA_data<2>_MC | NULL | NULL | FPGA_data<2>_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | FPGA_data<2>_MC.BUFOE | FPGA_data<2>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR9__ctinst/7 | 19760 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR9__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_FALSE | N_PZ_680
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | FPGA_data<2>_MC.BUFOE.OUT | 19889 | ? | 0 | 0 | FPGA_data<2>_MC | NULL | NULL | FPGA_data<2>_MC.BUFOE | 0 | 10 | BUF_OUT

MACROCELL_INSTANCE | Inv+PrldLow | FLASH_A_DQ_buffered<2>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1280 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ<2>_II/UIM | 19875 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<2>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<2> | 19870 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<2>_MC.Q | FLASH_A_DQ_buffered<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 19586 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | FLASH_A_DQ_buffered<2> | 19870 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<2>_MC.Q | FLASH_A_DQ_buffered<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | FLASH_A_DQ_buffered<2>_MC.SI | FLASH_A_DQ_buffered<2>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ<2>_II/UIM | 19875 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<2>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<2> | 19870 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<2>_MC.Q | FLASH_A_DQ_buffered<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_DQ_buffered<2>_MC.D1 | 19874 | ? | 0 | 0 | FLASH_A_DQ_buffered<2>_MC | NULL | NULL | FLASH_A_DQ_buffered<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_DQ_buffered<2>_MC.D2 | 19873 | ? | 0 | 0 | FLASH_A_DQ_buffered<2>_MC | NULL | NULL | FLASH_A_DQ_buffered<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ<2>_II/UIM
SPPTERM | 3 | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ<2>_II/UIM
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<2>

SRFF_INSTANCE | FLASH_A_DQ_buffered<2>_MC.REG | FLASH_A_DQ_buffered<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_DQ_buffered<2>_MC.D | 19872 | ? | 0 | 0 | FLASH_A_DQ_buffered<2>_MC | NULL | NULL | FLASH_A_DQ_buffered<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 19586 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_DQ_buffered<2>_MC.Q | 19871 | ? | 0 | 0 | FLASH_A_DQ_buffered<2>_MC | NULL | NULL | FLASH_A_DQ_buffered<2>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FLASH_A_DQ<2>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FLASH_A_DQ<2> | 19339 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<2> | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FLASH_A_DQ<2>_II/UIM | 19875 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<2>_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | Inv+PrldLow | FPGAData<2>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1280 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGAData<2> | 19876 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<2>_MC.Q | FPGAData<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<13> | 19813 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<13>_MC.Q | FLASH_A_DQ_buffered<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<5> | 19881 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<5>_MC.Q | FLASH_A_DQ_buffered<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/4 | 19004 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | FPGAData<2> | 19876 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<2>_MC.Q | FPGAData<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | FPGAData<2>_MC.SI | FPGAData<2>_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGAData<2> | 19876 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<2>_MC.Q | FPGAData<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<13> | 19813 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<13>_MC.Q | FLASH_A_DQ_buffered<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<5> | 19881 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<5>_MC.Q | FLASH_A_DQ_buffered<5>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FPGAData<2>_MC.D1 | 19880 | ? | 0 | 0 | FPGAData<2>_MC | NULL | NULL | FPGAData<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FPGAData<2>_MC.D2 | 19879 | ? | 0 | 0 | FPGAData<2>_MC | NULL | NULL | FPGAData<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FPGAData<2>
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<13>
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<5>

SRFF_INSTANCE | FPGAData<2>_MC.REG | FPGAData<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FPGAData<2>_MC.D | 19878 | ? | 0 | 0 | FPGAData<2>_MC | NULL | NULL | FPGAData<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR5__ctinst/4 | 19004 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FPGAData<2>_MC.Q | 19877 | ? | 0 | 0 | FPGAData<2>_MC | NULL | NULL | FPGAData<2>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

MACROCELL_INSTANCE | Inv+PrldLow | FLASH_A_DQ_buffered<5>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1280 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ<5>_II/UIM | 19886 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<5> | 19881 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<5>_MC.Q | FLASH_A_DQ_buffered<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/4 | 19004 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | FLASH_A_DQ_buffered<5> | 19881 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<5>_MC.Q | FLASH_A_DQ_buffered<5>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | FLASH_A_DQ_buffered<5>_MC.SI | FLASH_A_DQ_buffered<5>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ<5>_II/UIM | 19886 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<5> | 19881 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<5>_MC.Q | FLASH_A_DQ_buffered<5>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_DQ_buffered<5>_MC.D1 | 19885 | ? | 0 | 0 | FLASH_A_DQ_buffered<5>_MC | NULL | NULL | FLASH_A_DQ_buffered<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_DQ_buffered<5>_MC.D2 | 19884 | ? | 0 | 0 | FLASH_A_DQ_buffered<5>_MC | NULL | NULL | FLASH_A_DQ_buffered<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ<5>_II/UIM
SPPTERM | 3 | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ<5>_II/UIM
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<5>

SRFF_INSTANCE | FLASH_A_DQ_buffered<5>_MC.REG | FLASH_A_DQ_buffered<5>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_DQ_buffered<5>_MC.D | 19883 | ? | 0 | 0 | FLASH_A_DQ_buffered<5>_MC | NULL | NULL | FLASH_A_DQ_buffered<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR5__ctinst/4 | 19004 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_DQ_buffered<5>_MC.Q | 19882 | ? | 0 | 0 | FLASH_A_DQ_buffered<5>_MC | NULL | NULL | FLASH_A_DQ_buffered<5>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FLASH_A_DQ<5>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FLASH_A_DQ<5> | 19372 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<5> | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FLASH_A_DQ<5>_II/UIM | 19886 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<5>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FPGA_data<2> | CPLDLoaderSteph_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FPGA_data<2>_MC.Q | 19888 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<2>_MC.Q | FPGA_data<2>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | FPGA_data<2>_MC.OE | 19890 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<2>_MC.BUFOE.OUT | FPGA_data<2>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FPGA_data<2> | 19332 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | FPGA_data;FPGA_data;FPGA_data;FPGA_data | NULL | FPGA_data<2> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv+PinTrst | FPGA_data<3>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 16640 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<3> | 19894 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<3>_MC.Q | FLASH_A_DQ_buffered<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGAData<3> | 19900 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<3>_MC.Q | FPGAData<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR9__ctinst/7 | 19760 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR9__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_FALSE | N_PZ_680
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FPGA_data<3>_MC.Q | 19912 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<3>_MC.Q | FPGA_data<3>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | FPGA_data<3>_MC.OE | 19914 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<3>_MC.BUFOE.OUT | FPGA_data<3>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | FPGA_data<3>_MC.SI | FPGA_data<3>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<3> | 19894 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<3>_MC.Q | FLASH_A_DQ_buffered<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGAData<3> | 19900 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<3>_MC.Q | FPGAData<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FPGA_data<3>_MC.D1 | 19893 | ? | 0 | 0 | FPGA_data<3>_MC | NULL | NULL | FPGA_data<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FPGA_data<3>_MC.D2 | 19892 | ? | 0 | 0 | FPGA_data<3>_MC | NULL | NULL | FPGA_data<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ_buffered<3>
SPPTERM | 2 | IV_FALSE | DONE_II/UIM | IV_FALSE | FPGAData<3>

SRFF_INSTANCE | FPGA_data<3>_MC.REG | FPGA_data<3>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FPGA_data<3>_MC.D | 19891 | ? | 0 | 0 | FPGA_data<3>_MC | NULL | NULL | FPGA_data<3>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FPGA_data<3>_MC.Q | 19911 | ? | 0 | 0 | FPGA_data<3>_MC | NULL | NULL | FPGA_data<3>_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | FPGA_data<3>_MC.BUFOE | FPGA_data<3>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR9__ctinst/7 | 19760 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR9__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_FALSE | N_PZ_680
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | FPGA_data<3>_MC.BUFOE.OUT | 19913 | ? | 0 | 0 | FPGA_data<3>_MC | NULL | NULL | FPGA_data<3>_MC.BUFOE | 0 | 10 | BUF_OUT

MACROCELL_INSTANCE | Inv+PrldLow | FLASH_A_DQ_buffered<3>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1280 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ<3>_II/UIM | 19899 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<3> | 19894 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<3>_MC.Q | FLASH_A_DQ_buffered<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 19586 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | FLASH_A_DQ_buffered<3> | 19894 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<3>_MC.Q | FLASH_A_DQ_buffered<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | FLASH_A_DQ_buffered<3>_MC.SI | FLASH_A_DQ_buffered<3>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ<3>_II/UIM | 19899 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<3> | 19894 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<3>_MC.Q | FLASH_A_DQ_buffered<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_DQ_buffered<3>_MC.D1 | 19898 | ? | 0 | 0 | FLASH_A_DQ_buffered<3>_MC | NULL | NULL | FLASH_A_DQ_buffered<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_DQ_buffered<3>_MC.D2 | 19897 | ? | 0 | 0 | FLASH_A_DQ_buffered<3>_MC | NULL | NULL | FLASH_A_DQ_buffered<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ<3>_II/UIM
SPPTERM | 3 | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ<3>_II/UIM
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<3>

SRFF_INSTANCE | FLASH_A_DQ_buffered<3>_MC.REG | FLASH_A_DQ_buffered<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_DQ_buffered<3>_MC.D | 19896 | ? | 0 | 0 | FLASH_A_DQ_buffered<3>_MC | NULL | NULL | FLASH_A_DQ_buffered<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 19586 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_DQ_buffered<3>_MC.Q | 19895 | ? | 0 | 0 | FLASH_A_DQ_buffered<3>_MC | NULL | NULL | FLASH_A_DQ_buffered<3>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FLASH_A_DQ<3>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FLASH_A_DQ<3> | 19350 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<3> | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FLASH_A_DQ<3>_II/UIM | 19899 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<3>_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | Inv+PrldLow | FPGAData<3>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1280 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGAData<3> | 19900 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<3>_MC.Q | FPGAData<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<12> | 19799 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<12>_MC.Q | FLASH_A_DQ_buffered<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<4> | 19905 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<4>_MC.Q | FLASH_A_DQ_buffered<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 19463 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | FPGAData<3> | 19900 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<3>_MC.Q | FPGAData<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | FPGAData<3>_MC.SI | FPGAData<3>_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGAData<3> | 19900 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<3>_MC.Q | FPGAData<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<12> | 19799 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<12>_MC.Q | FLASH_A_DQ_buffered<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<4> | 19905 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<4>_MC.Q | FLASH_A_DQ_buffered<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FPGAData<3>_MC.D1 | 19904 | ? | 0 | 0 | FPGAData<3>_MC | NULL | NULL | FPGAData<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FPGAData<3>_MC.D2 | 19903 | ? | 0 | 0 | FPGAData<3>_MC | NULL | NULL | FPGAData<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FPGAData<3>
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<12>
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<4>

SRFF_INSTANCE | FPGAData<3>_MC.REG | FPGAData<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FPGAData<3>_MC.D | 19902 | ? | 0 | 0 | FPGAData<3>_MC | NULL | NULL | FPGAData<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 19463 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FPGAData<3>_MC.Q | 19901 | ? | 0 | 0 | FPGAData<3>_MC | NULL | NULL | FPGAData<3>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

MACROCELL_INSTANCE | Inv+PrldLow | FLASH_A_DQ_buffered<4>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1280 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ<4>_II/UIM | 19910 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<4> | 19905 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<4>_MC.Q | FLASH_A_DQ_buffered<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 19463 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | FLASH_A_DQ_buffered<4> | 19905 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<4>_MC.Q | FLASH_A_DQ_buffered<4>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | FLASH_A_DQ_buffered<4>_MC.SI | FLASH_A_DQ_buffered<4>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ<4>_II/UIM | 19910 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<4> | 19905 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<4>_MC.Q | FLASH_A_DQ_buffered<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_DQ_buffered<4>_MC.D1 | 19909 | ? | 0 | 0 | FLASH_A_DQ_buffered<4>_MC | NULL | NULL | FLASH_A_DQ_buffered<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_DQ_buffered<4>_MC.D2 | 19908 | ? | 0 | 0 | FLASH_A_DQ_buffered<4>_MC | NULL | NULL | FLASH_A_DQ_buffered<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ<4>_II/UIM
SPPTERM | 3 | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ<4>_II/UIM
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<4>

SRFF_INSTANCE | FLASH_A_DQ_buffered<4>_MC.REG | FLASH_A_DQ_buffered<4>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_DQ_buffered<4>_MC.D | 19907 | ? | 0 | 0 | FLASH_A_DQ_buffered<4>_MC | NULL | NULL | FLASH_A_DQ_buffered<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 19463 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_DQ_buffered<4>_MC.Q | 19906 | ? | 0 | 0 | FLASH_A_DQ_buffered<4>_MC | NULL | NULL | FLASH_A_DQ_buffered<4>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FLASH_A_DQ<4>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FLASH_A_DQ<4> | 19361 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<4> | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FLASH_A_DQ<4>_II/UIM | 19910 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<4>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FPGA_data<3> | CPLDLoaderSteph_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FPGA_data<3>_MC.Q | 19912 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<3>_MC.Q | FPGA_data<3>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | FPGA_data<3>_MC.OE | 19914 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<3>_MC.BUFOE.OUT | FPGA_data<3>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FPGA_data<3> | 19343 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | FPGA_data;FPGA_data;FPGA_data;FPGA_data | NULL | FPGA_data<3> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv+PinTrst | FPGA_data<4>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 16640 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<4> | 19905 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<4>_MC.Q | FLASH_A_DQ_buffered<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGAData<4> | 19918 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<4>_MC.Q | FPGAData<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR9__ctinst/7 | 19760 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR9__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_FALSE | N_PZ_680
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FPGA_data<4>_MC.Q | 19924 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<4>_MC.Q | FPGA_data<4>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | FPGA_data<4>_MC.OE | 19926 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<4>_MC.BUFOE.OUT | FPGA_data<4>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | FPGA_data<4>_MC.SI | FPGA_data<4>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<4> | 19905 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<4>_MC.Q | FLASH_A_DQ_buffered<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGAData<4> | 19918 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<4>_MC.Q | FPGAData<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FPGA_data<4>_MC.D1 | 19917 | ? | 0 | 0 | FPGA_data<4>_MC | NULL | NULL | FPGA_data<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FPGA_data<4>_MC.D2 | 19916 | ? | 0 | 0 | FPGA_data<4>_MC | NULL | NULL | FPGA_data<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ_buffered<4>
SPPTERM | 2 | IV_FALSE | DONE_II/UIM | IV_FALSE | FPGAData<4>

SRFF_INSTANCE | FPGA_data<4>_MC.REG | FPGA_data<4>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FPGA_data<4>_MC.D | 19915 | ? | 0 | 0 | FPGA_data<4>_MC | NULL | NULL | FPGA_data<4>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FPGA_data<4>_MC.Q | 19923 | ? | 0 | 0 | FPGA_data<4>_MC | NULL | NULL | FPGA_data<4>_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | FPGA_data<4>_MC.BUFOE | FPGA_data<4>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR9__ctinst/7 | 19760 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR9__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_FALSE | N_PZ_680
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | FPGA_data<4>_MC.BUFOE.OUT | 19925 | ? | 0 | 0 | FPGA_data<4>_MC | NULL | NULL | FPGA_data<4>_MC.BUFOE | 0 | 10 | BUF_OUT

MACROCELL_INSTANCE | Inv+PrldLow | FPGAData<4>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1280 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGAData<4> | 19918 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<4>_MC.Q | FPGAData<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<11> | 19786 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<11>_MC.Q | FLASH_A_DQ_buffered<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<3> | 19894 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<3>_MC.Q | FLASH_A_DQ_buffered<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 19586 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | FPGAData<4> | 19918 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<4>_MC.Q | FPGAData<4>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | FPGAData<4>_MC.SI | FPGAData<4>_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGAData<4> | 19918 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<4>_MC.Q | FPGAData<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<11> | 19786 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<11>_MC.Q | FLASH_A_DQ_buffered<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<3> | 19894 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<3>_MC.Q | FLASH_A_DQ_buffered<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FPGAData<4>_MC.D1 | 19922 | ? | 0 | 0 | FPGAData<4>_MC | NULL | NULL | FPGAData<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FPGAData<4>_MC.D2 | 19921 | ? | 0 | 0 | FPGAData<4>_MC | NULL | NULL | FPGAData<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FPGAData<4>
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<11>
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<3>

SRFF_INSTANCE | FPGAData<4>_MC.REG | FPGAData<4>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FPGAData<4>_MC.D | 19920 | ? | 0 | 0 | FPGAData<4>_MC | NULL | NULL | FPGAData<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 19586 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FPGAData<4>_MC.Q | 19919 | ? | 0 | 0 | FPGAData<4>_MC | NULL | NULL | FPGAData<4>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

OUTPUT_INSTANCE | 0 | FPGA_data<4> | CPLDLoaderSteph_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FPGA_data<4>_MC.Q | 19924 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<4>_MC.Q | FPGA_data<4>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | FPGA_data<4>_MC.OE | 19926 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<4>_MC.BUFOE.OUT | FPGA_data<4>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FPGA_data<4> | 19354 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | FPGA_data;FPGA_data;FPGA_data;FPGA_data | NULL | FPGA_data<4> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv+PinTrst | FPGA_data<5>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 16640 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<5> | 19881 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<5>_MC.Q | FLASH_A_DQ_buffered<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGAData<5> | 19930 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<5>_MC.Q | FPGAData<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR9__ctinst/7 | 19760 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR9__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_FALSE | N_PZ_680
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FPGA_data<5>_MC.Q | 19936 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<5>_MC.Q | FPGA_data<5>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | FPGA_data<5>_MC.OE | 19938 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<5>_MC.BUFOE.OUT | FPGA_data<5>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | FPGA_data<5>_MC.SI | FPGA_data<5>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<5> | 19881 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<5>_MC.Q | FLASH_A_DQ_buffered<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGAData<5> | 19930 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<5>_MC.Q | FPGAData<5>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FPGA_data<5>_MC.D1 | 19929 | ? | 0 | 0 | FPGA_data<5>_MC | NULL | NULL | FPGA_data<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FPGA_data<5>_MC.D2 | 19928 | ? | 0 | 0 | FPGA_data<5>_MC | NULL | NULL | FPGA_data<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ_buffered<5>
SPPTERM | 2 | IV_FALSE | DONE_II/UIM | IV_FALSE | FPGAData<5>

SRFF_INSTANCE | FPGA_data<5>_MC.REG | FPGA_data<5>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FPGA_data<5>_MC.D | 19927 | ? | 0 | 0 | FPGA_data<5>_MC | NULL | NULL | FPGA_data<5>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FPGA_data<5>_MC.Q | 19935 | ? | 0 | 0 | FPGA_data<5>_MC | NULL | NULL | FPGA_data<5>_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | FPGA_data<5>_MC.BUFOE | FPGA_data<5>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR9__ctinst/7 | 19760 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR9__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_FALSE | N_PZ_680
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | FPGA_data<5>_MC.BUFOE.OUT | 19937 | ? | 0 | 0 | FPGA_data<5>_MC | NULL | NULL | FPGA_data<5>_MC.BUFOE | 0 | 10 | BUF_OUT

MACROCELL_INSTANCE | Inv+PrldLow | FPGAData<5>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1280 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGAData<5> | 19930 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<5>_MC.Q | FPGAData<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<10> | 19773 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<10>_MC.Q | FLASH_A_DQ_buffered<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<2> | 19870 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<2>_MC.Q | FLASH_A_DQ_buffered<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 19586 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | FPGAData<5> | 19930 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<5>_MC.Q | FPGAData<5>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | FPGAData<5>_MC.SI | FPGAData<5>_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGAData<5> | 19930 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<5>_MC.Q | FPGAData<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<10> | 19773 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<10>_MC.Q | FLASH_A_DQ_buffered<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<2> | 19870 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<2>_MC.Q | FLASH_A_DQ_buffered<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FPGAData<5>_MC.D1 | 19934 | ? | 0 | 0 | FPGAData<5>_MC | NULL | NULL | FPGAData<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FPGAData<5>_MC.D2 | 19933 | ? | 0 | 0 | FPGAData<5>_MC | NULL | NULL | FPGAData<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FPGAData<5>
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<10>
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<2>

SRFF_INSTANCE | FPGAData<5>_MC.REG | FPGAData<5>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FPGAData<5>_MC.D | 19932 | ? | 0 | 0 | FPGAData<5>_MC | NULL | NULL | FPGAData<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 19586 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FPGAData<5>_MC.Q | 19931 | ? | 0 | 0 | FPGAData<5>_MC | NULL | NULL | FPGAData<5>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

OUTPUT_INSTANCE | 0 | FPGA_data<5> | CPLDLoaderSteph_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FPGA_data<5>_MC.Q | 19936 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<5>_MC.Q | FPGA_data<5>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | FPGA_data<5>_MC.OE | 19938 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<5>_MC.BUFOE.OUT | FPGA_data<5>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FPGA_data<5> | 19365 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | FPGA_data;FPGA_data;FPGA_data;FPGA_data | NULL | FPGA_data<5> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv+PinTrst | FPGA_data<6>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 16640 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<6> | 19857 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<6>_MC.Q | FLASH_A_DQ_buffered<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGAData<6> | 19942 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<6>_MC.Q | FPGAData<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR9__ctinst/7 | 19760 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR9__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_FALSE | N_PZ_680
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FPGA_data<6>_MC.Q | 19954 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<6>_MC.Q | FPGA_data<6>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | FPGA_data<6>_MC.OE | 19956 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<6>_MC.BUFOE.OUT | FPGA_data<6>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | FPGA_data<6>_MC.SI | FPGA_data<6>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<6> | 19857 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<6>_MC.Q | FLASH_A_DQ_buffered<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGAData<6> | 19942 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<6>_MC.Q | FPGAData<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FPGA_data<6>_MC.D1 | 19941 | ? | 0 | 0 | FPGA_data<6>_MC | NULL | NULL | FPGA_data<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FPGA_data<6>_MC.D2 | 19940 | ? | 0 | 0 | FPGA_data<6>_MC | NULL | NULL | FPGA_data<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ_buffered<6>
SPPTERM | 2 | IV_FALSE | DONE_II/UIM | IV_FALSE | FPGAData<6>

SRFF_INSTANCE | FPGA_data<6>_MC.REG | FPGA_data<6>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FPGA_data<6>_MC.D | 19939 | ? | 0 | 0 | FPGA_data<6>_MC | NULL | NULL | FPGA_data<6>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FPGA_data<6>_MC.Q | 19953 | ? | 0 | 0 | FPGA_data<6>_MC | NULL | NULL | FPGA_data<6>_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | FPGA_data<6>_MC.BUFOE | FPGA_data<6>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR9__ctinst/7 | 19760 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR9__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_FALSE | N_PZ_680
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | FPGA_data<6>_MC.BUFOE.OUT | 19955 | ? | 0 | 0 | FPGA_data<6>_MC | NULL | NULL | FPGA_data<6>_MC.BUFOE | 0 | 10 | BUF_OUT

MACROCELL_INSTANCE | Inv+PrldLow | FPGAData<6>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1280 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGAData<6> | 19942 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<6>_MC.Q | FPGAData<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<9> | 19947 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<9>_MC.Q | FLASH_A_DQ_buffered<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<1> | 19846 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<1>_MC.Q | FLASH_A_DQ_buffered<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR6__ctinst/4 | 19031 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | FPGAData<6> | 19942 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<6>_MC.Q | FPGAData<6>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | FPGAData<6>_MC.SI | FPGAData<6>_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGAData<6> | 19942 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<6>_MC.Q | FPGAData<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<9> | 19947 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<9>_MC.Q | FLASH_A_DQ_buffered<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<1> | 19846 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<1>_MC.Q | FLASH_A_DQ_buffered<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FPGAData<6>_MC.D1 | 19946 | ? | 0 | 0 | FPGAData<6>_MC | NULL | NULL | FPGAData<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FPGAData<6>_MC.D2 | 19945 | ? | 0 | 0 | FPGAData<6>_MC | NULL | NULL | FPGAData<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FPGAData<6>
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<9>
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<1>

SRFF_INSTANCE | FPGAData<6>_MC.REG | FPGAData<6>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FPGAData<6>_MC.D | 19944 | ? | 0 | 0 | FPGAData<6>_MC | NULL | NULL | FPGAData<6>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR6__ctinst/4 | 19031 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FPGAData<6>_MC.Q | 19943 | ? | 0 | 0 | FPGAData<6>_MC | NULL | NULL | FPGAData<6>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

MACROCELL_INSTANCE | Inv+PrldLow | FLASH_A_DQ_buffered<9>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1280 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ<9>_II/UIM | 19952 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<9>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<9> | 19947 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<9>_MC.Q | FLASH_A_DQ_buffered<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR6__ctinst/4 | 19031 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | FLASH_A_DQ_buffered<9> | 19947 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<9>_MC.Q | FLASH_A_DQ_buffered<9>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | FLASH_A_DQ_buffered<9>_MC.SI | FLASH_A_DQ_buffered<9>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ<9>_II/UIM | 19952 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<9>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<9> | 19947 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<9>_MC.Q | FLASH_A_DQ_buffered<9>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_DQ_buffered<9>_MC.D1 | 19951 | ? | 0 | 0 | FLASH_A_DQ_buffered<9>_MC | NULL | NULL | FLASH_A_DQ_buffered<9>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_DQ_buffered<9>_MC.D2 | 19950 | ? | 0 | 0 | FLASH_A_DQ_buffered<9>_MC | NULL | NULL | FLASH_A_DQ_buffered<9>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ<9>_II/UIM
SPPTERM | 3 | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ<9>_II/UIM
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<9>

SRFF_INSTANCE | FLASH_A_DQ_buffered<9>_MC.REG | FLASH_A_DQ_buffered<9>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_DQ_buffered<9>_MC.D | 19949 | ? | 0 | 0 | FLASH_A_DQ_buffered<9>_MC | NULL | NULL | FLASH_A_DQ_buffered<9>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR6__ctinst/4 | 19031 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_DQ_buffered<9>_MC.Q | 19948 | ? | 0 | 0 | FLASH_A_DQ_buffered<9>_MC | NULL | NULL | FLASH_A_DQ_buffered<9>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FLASH_A_DQ<9>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FLASH_A_DQ<9> | 19416 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<9> | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FLASH_A_DQ<9>_II/UIM | 19952 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<9>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FPGA_data<6> | CPLDLoaderSteph_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FPGA_data<6>_MC.Q | 19954 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<6>_MC.Q | FPGA_data<6>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | FPGA_data<6>_MC.OE | 19956 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<6>_MC.BUFOE.OUT | FPGA_data<6>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FPGA_data<6> | 19376 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | FPGA_data;FPGA_data;FPGA_data;FPGA_data | NULL | FPGA_data<6> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv+PinTrst | FPGA_data<7>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 16640 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<7> | 19754 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<7>_MC.Q | FLASH_A_DQ_buffered<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGAData<7> | 19960 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<7>_MC.Q | FPGAData<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR9__ctinst/7 | 19760 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR9__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_FALSE | N_PZ_680
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FPGA_data<7>_MC.Q | 19972 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<7>_MC.Q | FPGA_data<7>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | FPGA_data<7>_MC.OE | 19974 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<7>_MC.BUFOE.OUT | FPGA_data<7>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | FPGA_data<7>_MC.SI | FPGA_data<7>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<7> | 19754 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<7>_MC.Q | FLASH_A_DQ_buffered<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGAData<7> | 19960 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<7>_MC.Q | FPGAData<7>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FPGA_data<7>_MC.D1 | 19959 | ? | 0 | 0 | FPGA_data<7>_MC | NULL | NULL | FPGA_data<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FPGA_data<7>_MC.D2 | 19958 | ? | 0 | 0 | FPGA_data<7>_MC | NULL | NULL | FPGA_data<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ_buffered<7>
SPPTERM | 2 | IV_FALSE | DONE_II/UIM | IV_FALSE | FPGAData<7>

SRFF_INSTANCE | FPGA_data<7>_MC.REG | FPGA_data<7>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FPGA_data<7>_MC.D | 19957 | ? | 0 | 0 | FPGA_data<7>_MC | NULL | NULL | FPGA_data<7>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FPGA_data<7>_MC.Q | 19971 | ? | 0 | 0 | FPGA_data<7>_MC | NULL | NULL | FPGA_data<7>_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | FPGA_data<7>_MC.BUFOE | FPGA_data<7>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR9__ctinst/7 | 19760 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR9__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_FALSE | N_PZ_680
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | FPGA_data<7>_MC.BUFOE.OUT | 19973 | ? | 0 | 0 | FPGA_data<7>_MC | NULL | NULL | FPGA_data<7>_MC.BUFOE | 0 | 10 | BUF_OUT

MACROCELL_INSTANCE | Inv+PrldLow | FPGAData<7>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1280 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGAData<7> | 19960 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<7>_MC.Q | FPGAData<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<8> | 19965 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<8>_MC.Q | FLASH_A_DQ_buffered<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<0> | 19737 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<0>_MC.Q | FLASH_A_DQ_buffered<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 19586 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | FPGAData<7> | 19960 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<7>_MC.Q | FPGAData<7>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | FPGAData<7>_MC.SI | FPGAData<7>_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGAData<7> | 19960 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGAData<7>_MC.Q | FPGAData<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<8> | 19965 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<8>_MC.Q | FLASH_A_DQ_buffered<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<0> | 19737 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<0>_MC.Q | FLASH_A_DQ_buffered<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FPGAData<7>_MC.D1 | 19964 | ? | 0 | 0 | FPGAData<7>_MC | NULL | NULL | FPGAData<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FPGAData<7>_MC.D2 | 19963 | ? | 0 | 0 | FPGAData<7>_MC | NULL | NULL | FPGAData<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FPGAData<7>
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<8>
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<0>

SRFF_INSTANCE | FPGAData<7>_MC.REG | FPGAData<7>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FPGAData<7>_MC.D | 19962 | ? | 0 | 0 | FPGAData<7>_MC | NULL | NULL | FPGAData<7>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 19586 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FPGAData<7>_MC.Q | 19961 | ? | 0 | 0 | FPGAData<7>_MC | NULL | NULL | FPGAData<7>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

MACROCELL_INSTANCE | Inv+PrldLow | FLASH_A_DQ_buffered<8>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 1280 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ<8>_II/UIM | 19970 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<8>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<8> | 19965 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<8>_MC.Q | FLASH_A_DQ_buffered<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 19586 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | FLASH_A_DQ_buffered<8> | 19965 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<8>_MC.Q | FLASH_A_DQ_buffered<8>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | FLASH_A_DQ_buffered<8>_MC.SI | FLASH_A_DQ_buffered<8>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ<8>_II/UIM | 19970 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<8>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | AlternateCycle | 19441 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | AlternateCycle_MC.Q | AlternateCycle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DelayedPause | 19446 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | DelayedPause_MC.Q | DelayedPause_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<8> | 19965 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<8>_MC.Q | FLASH_A_DQ_buffered<8>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FLASH_A_DQ_buffered<8>_MC.D1 | 19969 | ? | 0 | 0 | FLASH_A_DQ_buffered<8>_MC | NULL | NULL | FLASH_A_DQ_buffered<8>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FLASH_A_DQ_buffered<8>_MC.D2 | 19968 | ? | 0 | 0 | FLASH_A_DQ_buffered<8>_MC | NULL | NULL | FLASH_A_DQ_buffered<8>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ<8>_II/UIM
SPPTERM | 3 | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ<8>_II/UIM
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<8>

SRFF_INSTANCE | FLASH_A_DQ_buffered<8>_MC.REG | FLASH_A_DQ_buffered<8>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FLASH_A_DQ_buffered<8>_MC.D | 19967 | ? | 0 | 0 | FLASH_A_DQ_buffered<8>_MC | NULL | NULL | FLASH_A_DQ_buffered<8>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 19586 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FLASH_A_DQ_buffered<8>_MC.Q | 19966 | ? | 0 | 0 | FLASH_A_DQ_buffered<8>_MC | NULL | NULL | FLASH_A_DQ_buffered<8>_MC.REG | 0 | 8 | SRFF_Q
TNAME | CPLD_100MHZ

INPUT_INSTANCE | 0 | 0 | NULL | FLASH_A_DQ<8>_II | CPLDLoaderSteph_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FLASH_A_DQ<8> | 19405 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<8> | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FLASH_A_DQ<8>_II/UIM | 19970 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FLASH_A_DQ<8>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | FPGA_data<7> | CPLDLoaderSteph_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FPGA_data<7>_MC.Q | 19972 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<7>_MC.Q | FPGA_data<7>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | FPGA_data<7>_MC.OE | 19974 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<7>_MC.BUFOE.OUT | FPGA_data<7>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FPGA_data<7> | 19387 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | FPGA_data;FPGA_data;FPGA_data;FPGA_data | NULL | FPGA_data<7> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv+PinTrst | FPGA_data<8>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 16640 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<8> | 19965 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<8>_MC.Q | FLASH_A_DQ_buffered<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR9__ctinst/7 | 19760 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR9__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_FALSE | N_PZ_680
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FPGA_data<8>_MC.Q | 19979 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<8>_MC.Q | FPGA_data<8>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | FPGA_data<8>_MC.OE | 19981 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<8>_MC.BUFOE.OUT | FPGA_data<8>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | FPGA_data<8>_MC.SI | FPGA_data<8>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<8> | 19965 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<8>_MC.Q | FLASH_A_DQ_buffered<8>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FPGA_data<8>_MC.D1 | 19976 | ? | 0 | 0 | FPGA_data<8>_MC | NULL | NULL | FPGA_data<8>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ_buffered<8>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FPGA_data<8>_MC.D2 | 19977 | ? | 0 | 0 | FPGA_data<8>_MC | NULL | NULL | FPGA_data<8>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | FPGA_data<8>_MC.REG | FPGA_data<8>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FPGA_data<8>_MC.D | 19975 | ? | 0 | 0 | FPGA_data<8>_MC | NULL | NULL | FPGA_data<8>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FPGA_data<8>_MC.Q | 19978 | ? | 0 | 0 | FPGA_data<8>_MC | NULL | NULL | FPGA_data<8>_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | FPGA_data<8>_MC.BUFOE | FPGA_data<8>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR9__ctinst/7 | 19760 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR9__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_FALSE | N_PZ_680
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | FPGA_data<8>_MC.BUFOE.OUT | 19980 | ? | 0 | 0 | FPGA_data<8>_MC | NULL | NULL | FPGA_data<8>_MC.BUFOE | 0 | 10 | BUF_OUT

OUTPUT_INSTANCE | 0 | FPGA_data<8> | CPLDLoaderSteph_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FPGA_data<8>_MC.Q | 19979 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<8>_MC.Q | FPGA_data<8>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | FPGA_data<8>_MC.OE | 19981 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<8>_MC.BUFOE.OUT | FPGA_data<8>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FPGA_data<8> | 19398 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | FPGA_data;FPGA_data;FPGA_data;FPGA_data | NULL | FPGA_data<8> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv+PinTrst | FPGA_data<9>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 16640 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<9> | 19947 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<9>_MC.Q | FLASH_A_DQ_buffered<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR9__ctinst/7 | 19760 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR9__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_FALSE | N_PZ_680
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FPGA_data<9>_MC.Q | 19986 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<9>_MC.Q | FPGA_data<9>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | FPGA_data<9>_MC.OE | 19988 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<9>_MC.BUFOE.OUT | FPGA_data<9>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | FPGA_data<9>_MC.SI | FPGA_data<9>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FLASH_A_DQ_buffered<9> | 19947 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FLASH_A_DQ_buffered<9>_MC.Q | FLASH_A_DQ_buffered<9>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FPGA_data<9>_MC.D1 | 19983 | ? | 0 | 0 | FPGA_data<9>_MC | NULL | NULL | FPGA_data<9>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ_buffered<9>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FPGA_data<9>_MC.D2 | 19984 | ? | 0 | 0 | FPGA_data<9>_MC | NULL | NULL | FPGA_data<9>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | FPGA_data<9>_MC.REG | FPGA_data<9>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FPGA_data<9>_MC.D | 19982 | ? | 0 | 0 | FPGA_data<9>_MC | NULL | NULL | FPGA_data<9>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FPGA_data<9>_MC.Q | 19985 | ? | 0 | 0 | FPGA_data<9>_MC | NULL | NULL | FPGA_data<9>_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | FPGA_data<9>_MC.BUFOE | FPGA_data<9>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR9__ctinst/7 | 19760 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR9__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_FALSE | N_PZ_680
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | FPGA_data<9>_MC.BUFOE.OUT | 19987 | ? | 0 | 0 | FPGA_data<9>_MC | NULL | NULL | FPGA_data<9>_MC.BUFOE | 0 | 10 | BUF_OUT

OUTPUT_INSTANCE | 0 | FPGA_data<9> | CPLDLoaderSteph_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FPGA_data<9>_MC.Q | 19986 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<9>_MC.Q | FPGA_data<9>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | FPGA_data<9>_MC.OE | 19988 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | FPGA_data<9>_MC.BUFOE.OUT | FPGA_data<9>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FPGA_data<9> | 19409 | PIPO | 0 | 64 | CPLDLoaderSteph_COPY_0_COPY_0 | FPGA_data;FPGA_data;FPGA_data;FPGA_data | NULL | FPGA_data<9> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | LEDs<0>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Program_B_II/UIM | 19457 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | Program_B_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | LEDs<0>_MC.Q | 19993 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | LEDs<0>_MC.Q | LEDs<0>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | LEDs<0>_MC.SI | LEDs<0>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Program_B_II/UIM | 19457 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | Program_B_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | LEDs<0>_MC.D1 | 19990 | ? | 0 | 0 | LEDs<0>_MC | NULL | NULL | LEDs<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | Program_B_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | LEDs<0>_MC.D2 | 19991 | ? | 0 | 0 | LEDs<0>_MC | NULL | NULL | LEDs<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | LEDs<0>_MC.REG | LEDs<0>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | LEDs<0>_MC.D | 19989 | ? | 0 | 0 | LEDs<0>_MC | NULL | NULL | LEDs<0>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | LEDs<0>_MC.Q | 19992 | ? | 0 | 0 | LEDs<0>_MC | NULL | NULL | LEDs<0>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | LEDs<0> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | LEDs<0>_MC.Q | 19993 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | LEDs<0>_MC.Q | LEDs<0>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | LEDs<0> | 19994 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | LEDs<0> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | LEDs<1>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | INIT_B_II/UIM | 19459 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | INIT_B_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | LEDs<1>_MC.Q | 19999 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | LEDs<1>_MC.Q | LEDs<1>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | LEDs<1>_MC.SI | LEDs<1>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | INIT_B_II/UIM | 19459 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | INIT_B_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | LEDs<1>_MC.D1 | 19996 | ? | 0 | 0 | LEDs<1>_MC | NULL | NULL | LEDs<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | INIT_B_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | LEDs<1>_MC.D2 | 19997 | ? | 0 | 0 | LEDs<1>_MC | NULL | NULL | LEDs<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | LEDs<1>_MC.REG | LEDs<1>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | LEDs<1>_MC.D | 19995 | ? | 0 | 0 | LEDs<1>_MC | NULL | NULL | LEDs<1>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | LEDs<1>_MC.Q | 19998 | ? | 0 | 0 | LEDs<1>_MC | NULL | NULL | LEDs<1>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | LEDs<1> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | LEDs<1>_MC.Q | 19999 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | LEDs<1>_MC.Q | LEDs<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | LEDs<1> | 20000 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | LEDs<1> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | LEDs<2>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | LEDs<2>_MC.Q | 20005 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | LEDs<2>_MC.Q | LEDs<2>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | LEDs<2>_MC.SI | LEDs<2>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | LEDs<2>_MC.D1 | 20003 | ? | 0 | 0 | LEDs<2>_MC | NULL | NULL | LEDs<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | LEDs<2>_MC.D2 | 20002 | ? | 0 | 0 | LEDs<2>_MC | NULL | NULL | LEDs<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | LEDs<2>_MC.REG | LEDs<2>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | LEDs<2>_MC.D | 20001 | ? | 0 | 0 | LEDs<2>_MC | NULL | NULL | LEDs<2>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | LEDs<2>_MC.Q | 20004 | ? | 0 | 0 | LEDs<2>_MC | NULL | NULL | LEDs<2>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | LEDs<2> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | LEDs<2>_MC.Q | 20005 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | LEDs<2>_MC.Q | LEDs<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | LEDs<2> | 20006 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | LEDs<2> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | LEDs<3>_MC | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_data<0>_II/UIM | 19235 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<0>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | LEDs<3>_MC.Q | 20011 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | LEDs<3>_MC.Q | LEDs<3>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | LEDs<3>_MC.SI | LEDs<3>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_data<0>_II/UIM | 19235 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FPGA_data<0>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | LEDs<3>_MC.D1 | 20008 | ? | 0 | 0 | LEDs<3>_MC | NULL | NULL | LEDs<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | FPGA_data<0>_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | LEDs<3>_MC.D2 | 20009 | ? | 0 | 0 | LEDs<3>_MC | NULL | NULL | LEDs<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | LEDs<3>_MC.REG | LEDs<3>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | LEDs<3>_MC.D | 20007 | ? | 0 | 0 | LEDs<3>_MC | NULL | NULL | LEDs<3>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | LEDs<3>_MC.Q | 20010 | ? | 0 | 0 | LEDs<3>_MC | NULL | NULL | LEDs<3>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | LEDs<3> | CPLDLoaderSteph_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | LEDs<3>_MC.Q | 20011 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | LEDs<3>_MC.Q | LEDs<3>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | LEDs<3> | 20012 | PO | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | LEDs<3> | 0 | 6 | OI_OUT

FB_INSTANCE | FOOBAR1_ | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | FLASH_A_A<23>_MC | 1 | NULL | 0 | FLASH_A_A<23> | 1 | 2 | 49152
FBPIN | 2 | FLASH_A_DQ_buffered<3>_MC | 1 | NULL | 0 | NULL | 0 | 208 | 49152
FBPIN | 3 | FPGAData<4>_MC | 1 | NULL | 0 | NULL | 0 | 206 | 51200
FBPIN | 4 | FLASH_A_DQ_buffered<11>_MC | 1 | NULL | 0 | NULL | 0 | 205 | 49152
FBPIN | 5 | FLASH_A_DQ_buffered<2>_MC | 1 | NULL | 0 | NULL | 0 | 203 | 49152
FBPIN | 6 | FPGAData<5>_MC | 1 | NULL | 0 | NULL | 0 | 202 | 49152
FBPIN | 7 | AlternateCycle_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | N_PZ_761_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | N_PZ_680_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | clk_cnt_i<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | clk_cnt_i<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | FLASH_A_DQ_buffered<10>_MC | 1 | NULL | 0 | NULL | 0 | 201 | 49152
FBPIN | 13 | FLASH_A_DQ_buffered<8>_MC | 1 | NULL | 0 | NULL | 0 | 200 | 49152
FBPIN | 14 | FPGAData<7>_MC | 1 | NULL | 0 | NULL | 0 | 199 | 49152
FBPIN | 15 | FLASH_A_DQ_buffered<0>_MC | 1 | NULL | 0 | NULL | 0 | 198 | 49152
FBPIN | 16 | FLASH_AK_MC | 1 | NULL | 0 | NULL | 0 | 197 | 49152

FB_INSTANCE | FOOBAR2_ | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 5 | pause<4>_MC | 1 | NULL | 0 | NULL | 0 | 7 | 53248
FBPIN | 6 | pause<18>_MC | 1 | NULL | 0 | NULL | 0 | 8 | 49152
FBPIN | 7 | pause<21>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | pause<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | pause<22>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | pause<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | pause<23>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | pause<3>_MC | 1 | NULL | 0 | NULL | 0 | 9 | 53248
FBPIN | 13 | pause<19>_MC | 1 | NULL | 0 | NULL | 0 | 10 | 49152
FBPIN | 14 | pause<2>_MC | 1 | NULL | 0 | NULL | 0 | 12 | 49152
FBPIN | 15 | pause<20>_MC | 1 | NULL | 0 | NULL | 0 | 14 | 49152
FBPIN | 16 | DelayedPause_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR3_ | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 7 | pause<17>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | pause<8>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | pause<9>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | pause<10>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | pause<11>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 14 | pause<6>_MC | 1 | NULL | 0 | NULL | 0 | 187 | 49152
FBPIN | 15 | pause<16>_MC | 1 | NULL | 0 | NULL | 0 | 186 | 49152
FBPIN | 16 | pause<5>_MC | 1 | NULL | 0 | NULL | 0 | 185 | 49152

FB_INSTANCE | FOOBAR4_ | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 7 | FLASH_A_DQ_buffered<12>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | ConfProceed_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | pause<14>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | pause<7>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | pause<15>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 14 | FLASH_A_DQ_buffered<4>_MC | 1 | NULL | 0 | NULL | 0 | 23 | 49152
FBPIN | 15 | pause<12>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | FPGAData<3>_MC | 1 | NULL | 0 | NULL | 0 | 25 | 49152

FB_INSTANCE | FOOBAR5_ | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | FLASH_A_A<7>_MC | 1 | NULL | 0 | FLASH_A_A<7> | 1 | 49 | 49152
FBPIN | 2 | FLASH_A_A<6>_MC | 1 | NULL | 0 | FLASH_A_A<6> | 1 | 48 | 49152
FBPIN | 3 | FLASH_A_A<5>_MC | 1 | NULL | 0 | FLASH_A_A<5> | 1 | 47 | 49152
FBPIN | 4 | FPGAData<0>_MC | 1 | NULL | 0 | NULL | 0 | 46 | 57344
FBPIN | 5 | FLASH_A_A<4>_MC | 1 | NULL | 0 | FLASH_A_A<4> | 1 | 45 | 49152
FBPIN | 6 | FLASH_A_DQ_buffered<15>_MC | 1 | NULL | 0 | NULL | 0 | 44 | 57344
FBPIN | 7 | FPGAData<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | FLASH_A_DQ_buffered<14>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | FLASH_A_DQ_buffered<5>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | FPGAData<2>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | FLASH_A_DQ_buffered<13>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | FLASH_A_A<3>_MC | 1 | NULL | 0 | FLASH_A_A<3> | 1 | 43 | 49152
FBPIN | 13 | FLASH_A_A<2>_MC | 1 | NULL | 0 | FLASH_A_A<2> | 1 | 41 | 49152
FBPIN | 14 | FLASH_A_A<1>_MC | 1 | NULL | 0 | FLASH_A_A<1> | 1 | 40 | 49152
FBPIN | 15 | FLASH_A_A<0>_MC | 1 | NULL | 0 | FLASH_A_A<0> | 1 | 39 | 49152
FBPIN | 16 | FLASH_A_DQ_buffered<6>_MC | 1 | NULL | 0 | NULL | 0 | 38 | 49152

FB_INSTANCE | FOOBAR6_ | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | FLASH_A_A<8>_MC | 1 | NULL | 0 | FLASH_A_A<8> | 1 | 50 | 49152
FBPIN | 2 | FLASH_A_A<9>_MC | 1 | NULL | 0 | FLASH_A_A<9> | 1 | 51 | 49664
FBPIN | 3 | FLASH_A_A<10>_MC | 1 | NULL | 0 | FLASH_A_A<10> | 1 | 54 | 49152
FBPIN | 4 | NULL | 0 | CPLD_100MHZ_II | 1 | NULL | 0 | 55 | 57344
FBPIN | 5 | FLASH_A_A<11>_MC | 1 | NULL | 0 | FLASH_A_A<11> | 1 | 56 | 49152
FBPIN | 6 | FLASH_A_A<12>_MC | 1 | NULL | 0 | FLASH_A_A<12> | 1 | 57 | 49152
FBPIN | 8 | FLASH_A_DQ_buffered<7>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | FLASH_A_DQ_buffered<9>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | FPGAData<6>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | FLASH_A_DQ_buffered<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | FLASH_A_A<13>_MC | 1 | NULL | 0 | FLASH_A_A<13> | 1 | 58 | 50176
FBPIN | 13 | FLASH_A_A<14>_MC | 1 | NULL | 0 | FLASH_A_A<14> | 1 | 60 | 49152
FBPIN | 14 | FLASH_A_A<15>_MC | 1 | NULL | 0 | FLASH_A_A<15> | 1 | 61 | 49152
FBPIN | 15 | FLASH_A_A<16>_MC | 1 | NULL | 0 | FLASH_A_A<16> | 1 | 62 | 49152
FBPIN | 16 | FLASH_A_A<17>_MC | 1 | NULL | 0 | FLASH_A_A<17> | 1 | 63 | 49152

FB_INSTANCE | FOOBAR7_ | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | FLASH_A_RP_MC | 1 | NULL | 0 | FLASH_A_RP | 1 | 37 | 49152
FBPIN | 2 | FLASH_A_K_MC | 1 | NULL | 0 | FLASH_A_K | 1 | 36 | 49152
FBPIN | 3 | FLASH_A_G_MC | 1 | NULL | 0 | FLASH_A_G | 1 | 35 | 49152
FBPIN | 4 | FLASH_A_E_MC | 1 | NULL | 0 | FLASH_A_E | 1 | 34 | 49152
FBPIN | 6 | FLASH_A_A<22>_MC | 1 | NULL | 0 | FLASH_A_A<22> | 1 | 31 | 49152
FBPIN | 11 | FLASH_A_A<21>_MC | 1 | NULL | 0 | FLASH_A_A<21> | 1 | 30 | 49152
FBPIN | 12 | FLASH_A_A<20>_MC | 1 | NULL | 0 | FLASH_A_A<20> | 1 | 29 | 49152
FBPIN | 13 | FLASH_A_A<19>_MC | 1 | NULL | 0 | FLASH_A_A<19> | 1 | 28 | 49152
FBPIN | 14 | FLASH_A_A<18>_MC | 1 | NULL | 0 | FLASH_A_A<18> | 1 | 27 | 49152
FBPIN | 16 | pause<13>_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR8_ | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | FLASH_A_WP_MC | 1 | NULL | 0 | FLASH_A_WP | 1 | 64 | 49152
FBPIN | 2 | FLASH_A_W_MC | 1 | NULL | 0 | FLASH_A_W | 1 | 65 | 49152
FBPIN | 3 | FLASH_A_L_MC | 1 | NULL | 0 | FLASH_A_L | 1 | 66 | 49152
FBPIN | 4 | FLASH_A_RW_MC | 1 | NULL | 0 | FLASH_A_RW | 1 | 67 | 49152

FB_INSTANCE | FOOBAR9_ | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | FPGA_data<0>_MC | 1 | FPGA_data<0>_II | 1 | FPGA_data<0> | 1 | 160 | 49152
FBPIN | 2 | FPGA_data<1>_MC | 1 | FPGA_data<1>_II | 1 | FPGA_data<1> | 1 | 161 | 49152
FBPIN | 3 | FPGA_data<2>_MC | 1 | FPGA_data<2>_II | 1 | FPGA_data<2> | 1 | 162 | 49152
FBPIN | 4 | FPGA_data<3>_MC | 1 | FPGA_data<3>_II | 1 | FPGA_data<3> | 1 | 163 | 49152
FBPIN | 5 | FPGA_data<4>_MC | 1 | FPGA_data<4>_II | 1 | FPGA_data<4> | 1 | 164 | 49152
FBPIN | 6 | FPGA_data<5>_MC | 1 | FPGA_data<5>_II | 1 | FPGA_data<5> | 1 | 165 | 49152
FBPIN | 11 | FPGA_data<6>_MC | 1 | FPGA_data<6>_II | 1 | FPGA_data<6> | 1 | 166 | 49152
FBPIN | 12 | FPGA_data<7>_MC | 1 | FPGA_data<7>_II | 1 | FPGA_data<7> | 1 | 167 | 49152
FBPIN | 13 | FPGA_data<8>_MC | 1 | FPGA_data<8>_II | 1 | FPGA_data<8> | 1 | 168 | 49152
FBPIN | 14 | FPGA_data<9>_MC | 1 | FPGA_data<9>_II | 1 | FPGA_data<9> | 1 | 169 | 49152
FBPIN | 15 | FPGA_data<10>_MC | 1 | FPGA_data<10>_II | 1 | FPGA_data<10> | 1 | 170 | 49152
FBPIN | 16 | FPGA_data<11>_MC | 1 | FPGA_data<11>_II | 1 | FPGA_data<11> | 1 | 171 | 49152

FB_INSTANCE | FOOBAR10_ | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | NULL | 0 | FPGA_A<7>_II | 1 | NULL | 0 | 159 | 49152
FBPIN | 2 | NULL | 0 | FPGA_A<6>_II | 1 | NULL | 0 | 158 | 49152
FBPIN | 3 | NULL | 0 | FPGA_A<5>_II | 1 | NULL | 0 | 155 | 49152
FBPIN | 4 | NULL | 0 | FPGA_A<4>_II | 1 | NULL | 0 | 154 | 49152
FBPIN | 5 | NULL | 0 | FPGA_A<3>_II | 1 | NULL | 0 | 153 | 49152
FBPIN | 6 | NULL | 0 | FPGA_A<2>_II | 1 | NULL | 0 | 152 | 49152
FBPIN | 11 | NULL | 0 | FPGA_A<1>_II | 1 | NULL | 0 | 151 | 49152
FBPIN | 12 | NULL | 0 | FPGA_A<0>_II | 1 | NULL | 0 | 150 | 49152
FBPIN | 13 | FPGA_data<15>_MC | 1 | FPGA_data<15>_II | 1 | FPGA_data<15> | 1 | 149 | 49152
FBPIN | 14 | FPGA_data<14>_MC | 1 | FPGA_data<14>_II | 1 | FPGA_data<14> | 1 | 148 | 49152
FBPIN | 15 | FPGA_data<13>_MC | 1 | FPGA_data<13>_II | 1 | FPGA_data<13> | 1 | 147 | 49152
FBPIN | 16 | FPGA_data<12>_MC | 1 | FPGA_data<12>_II | 1 | FPGA_data<12> | 1 | 146 | 49152

FB_INSTANCE | FOOBAR11_ | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 2 | NULL | 0 | FPGA_A<8>_II | 1 | NULL | 0 | 173 | 49152
FBPIN | 3 | NULL | 0 | FPGA_A<9>_II | 1 | NULL | 0 | 174 | 49152
FBPIN | 4 | NULL | 0 | FPGA_A<10>_II | 1 | NULL | 0 | 175 | 49152
FBPIN | 11 | NULL | 0 | FPGA_A<11>_II | 1 | NULL | 0 | 178 | 50176
FBPIN | 12 | NULL | 0 | FPGA_A<12>_II | 1 | NULL | 0 | 179 | 49152
FBPIN | 13 | NULL | 0 | FPGA_A<13>_II | 1 | NULL | 0 | 180 | 49152
FBPIN | 14 | NULL | 0 | FPGA_A<14>_II | 1 | NULL | 0 | 182 | 49152
FBPIN | 15 | NULL | 0 | FPGA_A<15>_II | 1 | NULL | 0 | 183 | 49152
FBPIN | 16 | NULL | 0 | FPGA_A<16>_II | 1 | NULL | 0 | 184 | 49152

FB_INSTANCE | FOOBAR12_ | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | NULL | 0 | FPGA_L_II | 1 | NULL | 0 | 145 | 49152
FBPIN | 2 | NULL | 0 | FPGA_E_II | 1 | NULL | 0 | 144 | 49152
FBPIN | 3 | Flash_A_G_buffered_MC | 1 | FPGA_G_II | 1 | NULL | 0 | 143 | 49152
FBPIN | 4 | NULL | 0 | FPGA_W_II | 1 | NULL | 0 | 142 | 49152
FBPIN | 6 | NULL | 0 | FPGA_A<22>_II | 1 | NULL | 0 | 139 | 49152
FBPIN | 11 | NULL | 0 | FPGA_A<21>_II | 1 | NULL | 0 | 138 | 49152
FBPIN | 12 | NULL | 0 | FPGA_A<20>_II | 1 | NULL | 0 | 137 | 49152
FBPIN | 13 | NULL | 0 | FPGA_A<19>_II | 1 | NULL | 0 | 136 | 49152
FBPIN | 14 | NULL | 0 | FPGA_A<18>_II | 1 | NULL | 0 | 135 | 49152
FBPIN | 15 | NULL | 0 | FPGA_A<17>_II | 1 | NULL | 0 | 134 | 49152

FB_INSTANCE | FOOBAR13_ | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | FLASH_B_DQ<0>_MC | 1 | NULL | 0 | FLASH_B_DQ<0> | 1 | 107 | 49152
FBPIN | 2 | FLASH_B_DQ<1>_MC | 1 | NULL | 0 | FLASH_B_DQ<1> | 1 | 108 | 49152
FBPIN | 3 | FLASH_B_DQ<2>_MC | 1 | NULL | 0 | FLASH_B_DQ<2> | 1 | 109 | 49152
FBPIN | 4 | FLASH_B_DQ<3>_MC | 1 | NULL | 0 | FLASH_B_DQ<3> | 1 | 110 | 49152
FBPIN | 5 | FLASH_B_DQ<4>_MC | 1 | NULL | 0 | FLASH_B_DQ<4> | 1 | 111 | 49152
FBPIN | 6 | FLASH_B_DQ<5>_MC | 1 | NULL | 0 | FLASH_B_DQ<5> | 1 | 112 | 49152
FBPIN | 12 | FLASH_B_DQ<6>_MC | 1 | NULL | 0 | FLASH_B_DQ<6> | 1 | 113 | 49152
FBPIN | 13 | FLASH_B_DQ<7>_MC | 1 | NULL | 0 | FLASH_B_DQ<7> | 1 | 114 | 49152
FBPIN | 14 | FLASH_B_DQ<8>_MC | 1 | NULL | 0 | FLASH_B_DQ<8> | 1 | 115 | 49152
FBPIN | 15 | FLASH_B_DQ<9>_MC | 1 | NULL | 0 | FLASH_B_DQ<9> | 1 | 116 | 49152
FBPIN | 16 | FLASH_B_DQ<10>_MC | 1 | NULL | 0 | FLASH_B_DQ<10> | 1 | 117 | 49152

FB_INSTANCE | FOOBAR14_ | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | FLASH_A_DQ<3>_MC | 1 | FLASH_A_DQ<3>_II | 1 | FLASH_A_DQ<3> | 1 | 106 | 49152
FBPIN | 2 | FLASH_A_DQ<2>_MC | 1 | FLASH_A_DQ<2>_II | 1 | FLASH_A_DQ<2> | 1 | 103 | 49152
FBPIN | 3 | FLASH_A_DQ<1>_MC | 1 | FLASH_A_DQ<1>_II | 1 | FLASH_A_DQ<1> | 1 | 102 | 49152
FBPIN | 4 | FLASH_A_DQ<0>_MC | 1 | FLASH_A_DQ<0>_II | 1 | FLASH_A_DQ<0> | 1 | 101 | 49152
FBPIN | 5 | FLASH_B_DQ<15>_MC | 1 | NULL | 0 | FLASH_B_DQ<15> | 1 | 100 | 49152
FBPIN | 12 | FLASH_B_DQ<14>_MC | 1 | NULL | 0 | FLASH_B_DQ<14> | 1 | 99 | 49152
FBPIN | 13 | FLASH_B_DQ<13>_MC | 1 | NULL | 0 | FLASH_B_DQ<13> | 1 | 97 | 49152
FBPIN | 14 | FLASH_B_DQ<12>_MC | 1 | NULL | 0 | FLASH_B_DQ<12> | 1 | 95 | 49152
FBPIN | 16 | FLASH_B_DQ<11>_MC | 1 | NULL | 0 | FLASH_B_DQ<11> | 1 | 91 | 49152

FB_INSTANCE | FOOBAR15_ | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | FLASH_A_DQ<4>_MC | 1 | FLASH_A_DQ<4>_II | 1 | FLASH_A_DQ<4> | 1 | 118 | 49152
FBPIN | 2 | FLASH_A_DQ<5>_MC | 1 | FLASH_A_DQ<5>_II | 1 | FLASH_A_DQ<5> | 1 | 119 | 49152
FBPIN | 3 | FLASH_A_DQ<6>_MC | 1 | FLASH_A_DQ<6>_II | 1 | FLASH_A_DQ<6> | 1 | 120 | 49152
FBPIN | 4 | FLASH_A_DQ<7>_MC | 1 | FLASH_A_DQ<7>_II | 1 | FLASH_A_DQ<7> | 1 | 121 | 49152
FBPIN | 5 | FLASH_A_DQ<8>_MC | 1 | FLASH_A_DQ<8>_II | 1 | FLASH_A_DQ<8> | 1 | 122 | 49152
FBPIN | 6 | FLASH_A_DQ<9>_MC | 1 | FLASH_A_DQ<9>_II | 1 | FLASH_A_DQ<9> | 1 | 123 | 49152
FBPIN | 11 | FLASH_A_DQ<10>_MC | 1 | FLASH_A_DQ<10>_II | 1 | FLASH_A_DQ<10> | 1 | 125 | 49152
FBPIN | 12 | FLASH_A_DQ<11>_MC | 1 | FLASH_A_DQ<11>_II | 1 | FLASH_A_DQ<11> | 1 | 126 | 49152
FBPIN | 13 | FLASH_A_DQ<12>_MC | 1 | FLASH_A_DQ<12>_II | 1 | FLASH_A_DQ<12> | 1 | 127 | 49152
FBPIN | 14 | FLASH_A_DQ<13>_MC | 1 | FLASH_A_DQ<13>_II | 1 | FLASH_A_DQ<13> | 1 | 128 | 49152
FBPIN | 16 | FLASH_A_DQ<14>_MC | 1 | FLASH_A_DQ<14>_II | 1 | FLASH_A_DQ<14> | 1 | 131 | 49152

FB_INSTANCE | FOOBAR16_ | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | NULL | 0 | Program_B_II | 1 | NULL | 0 | 90 | 49152
FBPIN | 2 | PrevInit_B_MC | 1 | INIT_B_II | 1 | NULL | 0 | 89 | 49152
FBPIN | 3 | FPGA_CCLK_MC | 1 | NULL | 0 | FPGA_CCLK | 1 | 88 | 49152
FBPIN | 4 | NULL | 0 | DONE_II | 1 | NULL | 0 | 87 | 49152
FBPIN | 5 | FPGA_clock_MC | 1 | NULL | 0 | FPGA_clock | 1 | 86 | 49152
FBPIN | 12 | LEDs<0>_MC | 1 | NULL | 0 | LEDs<0> | 1 | 83 | 49152
FBPIN | 13 | LEDs<1>_MC | 1 | NULL | 0 | LEDs<1> | 1 | 82 | 49152
FBPIN | 14 | LEDs<2>_MC | 1 | NULL | 0 | LEDs<2> | 1 | 80 | 49152
FBPIN | 15 | LEDs<3>_MC | 1 | NULL | 0 | LEDs<3> | 1 | 78 | 49152
FBPIN | 16 | FLASH_A_DQ<15>_MC | 1 | FLASH_A_DQ<15>_II | 1 | FLASH_A_DQ<15> | 1 | 77 | 49152

FB_INSTANCE | INPUTPINS_FOOBAR17_ | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR1_ | FOOBAR1__ctinst | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_761 | 19005 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | N_PZ_761_MC.Q | N_PZ_761_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR1__ctinst/4 | 19586 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761

CT_INSTANCE | FOOBAR2_ | FOOBAR2__ctinst | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_761 | 19005 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | N_PZ_761_MC.Q | N_PZ_761_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR2__ctinst/4 | 19584 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761

CT_INSTANCE | FOOBAR3_ | FOOBAR3__ctinst | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_761 | 19005 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | N_PZ_761_MC.Q | N_PZ_761_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR3__ctinst/4 | 19585 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761

CT_INSTANCE | FOOBAR4_ | FOOBAR4__ctinst | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_761 | 19005 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | N_PZ_761_MC.Q | N_PZ_761_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR4__ctinst/4 | 19463 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761

CT_INSTANCE | FOOBAR5_ | FOOBAR5__ctinst | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_761 | 19005 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | N_PZ_761_MC.Q | N_PZ_761_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR5__ctinst/4 | 19004 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761

CT_INSTANCE | FOOBAR6_ | FOOBAR6__ctinst | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_761 | 19005 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | N_PZ_761_MC.Q | N_PZ_761_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR6__ctinst/4 | 19031 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761

CT_INSTANCE | FOOBAR7_ | FOOBAR7__ctinst | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_761 | 19005 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | N_PZ_761_MC.Q | N_PZ_761_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR7__ctinst/4 | 19104 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR7__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761

CT_INSTANCE | FOOBAR8_ | FOOBAR8__ctinst | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_761 | 19005 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | N_PZ_761_MC.Q | N_PZ_761_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR8__ctinst/4 | 19596 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR8__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761

CT_INSTANCE | FOOBAR9_ | FOOBAR9__ctinst | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_680 | 19761 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | N_PZ_680_MC.Q | N_PZ_680_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 7 | 12 | CT_SI7
SIGNAL | NODE | FOOBAR9__ctinst/7 | 19760 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR9__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_FALSE | N_PZ_680

CT_INSTANCE | FOOBAR10_ | FOOBAR10__ctinst | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_680 | 19761 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | N_PZ_680_MC.Q | N_PZ_680_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 7 | 12 | CT_SI7
SIGNAL | NODE | FOOBAR10__ctinst/7 | 19805 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR10__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_FALSE | N_PZ_680

CT_INSTANCE | FOOBAR11_ | FOOBAR11__ctinst | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR12_ | FOOBAR12__ctinst | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_761 | 19005 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | N_PZ_761_MC.Q | N_PZ_761_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR12__ctinst/4 | 19242 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR12__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761

CT_INSTANCE | FOOBAR13_ | FOOBAR13__ctinst | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR14_ | FOOBAR14__ctinst | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_761 | 19005 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | N_PZ_761_MC.Q | N_PZ_761_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Flash_A_G_buffered | 19239 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | Flash_A_G_buffered_MC.Q | Flash_A_G_buffered_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR14__ctinst/4 | 19237 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR14__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 7 | 12 | CT_SI7
SIGNAL | NODE | FOOBAR14__ctinst/7 | 19238 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR14__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered

CT_INSTANCE | FOOBAR15_ | FOOBAR15__ctinst | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_761 | 19005 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | N_PZ_761_MC.Q | N_PZ_761_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Flash_A_G_buffered | 19239 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | Flash_A_G_buffered_MC.Q | Flash_A_G_buffered_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR15__ctinst/4 | 19254 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 7 | 12 | CT_SI7
SIGNAL | NODE | FOOBAR15__ctinst/7 | 19255 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR15__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered

CT_INSTANCE | FOOBAR16_ | FOOBAR16__ctinst | CPLDLoaderSteph_COPY_0_COPY_0 | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_761 | 19005 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | N_PZ_761_MC.Q | N_PZ_761_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DONE_II/UIM | 19003 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | DONE_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Flash_A_G_buffered | 19239 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | Flash_A_G_buffered_MC.Q | Flash_A_G_buffered_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR16__ctinst/4 | 19311 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR16__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_761
OUTPUT_NODE_TYPE | 7 | 12 | CT_SI7
SIGNAL | NODE | FOOBAR16__ctinst/7 | 19312 | ? | 0 | 0 | CPLDLoaderSteph_COPY_0_COPY_0 | NULL | NULL | FOOBAR16__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered

PLA | FOOBAR1_ | 33
PLA_TERM | 0 | 
SPPTERM | 2 | IV_FALSE | DONE_II/UIM | IV_TRUE | CPLD_100MHZ_II/UIM
PLA_TERM | 1 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | clk_cnt_i<1>
PLA_TERM | 2 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | AlternateCycle
PLA_TERM | 3 | 
SPPTERM | 3 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | N_PZ_761
PLA_TERM | 5 | 
SPPTERM | 1 | IV_TRUE | AlternateCycle
PLA_TERM | 6 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ<0>_II/UIM
PLA_TERM | 7 | 
SPPTERM | 3 | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ<0>_II/UIM
PLA_TERM | 8 | 
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<0>
PLA_TERM | 9 | 
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<8>
PLA_TERM | 10 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FPGAData<7>
PLA_TERM | 11 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ<8>_II/UIM
PLA_TERM | 12 | 
SPPTERM | 3 | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ<8>_II/UIM
PLA_TERM | 13 | 
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<8>
PLA_TERM | 14 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ<10>_II/UIM
PLA_TERM | 15 | 
SPPTERM | 3 | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ<10>_II/UIM
PLA_TERM | 16 | 
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<10>
PLA_TERM | 17 | 
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<10>
PLA_TERM | 18 | 
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<2>
PLA_TERM | 19 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FPGAData<5>
PLA_TERM | 20 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ<2>_II/UIM
PLA_TERM | 21 | 
SPPTERM | 3 | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ<2>_II/UIM
PLA_TERM | 22 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ<11>_II/UIM
PLA_TERM | 23 | 
SPPTERM | 3 | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ<11>_II/UIM
PLA_TERM | 24 | 
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<11>
PLA_TERM | 25 | 
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<11>
PLA_TERM | 26 | 
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<3>
PLA_TERM | 27 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FPGAData<4>
PLA_TERM | 28 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ<3>_II/UIM
PLA_TERM | 29 | 
SPPTERM | 3 | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ<3>_II/UIM
PLA_TERM | 34 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
PLA_TERM | 37 | 
SPPTERM | 1 | IV_TRUE | clk_cnt_i<0>
PLA_TERM | 55 | 
SPPTERM | 2 | IV_FALSE | DONE_II/UIM | IV_FALSE | DelayedPause

PLA | FOOBAR2_ | 55
PLA_TERM | 0 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | DelayedPause
PLA_TERM | 1 | 
SPPTERM | 26 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_FALSE | pause<21> | IV_FALSE | pause<22> | IV_FALSE | pause<23>
PLA_TERM | 2 | 
SPPTERM | 3 | IV_FALSE | DONE_II/UIM | IV_FALSE | ConfProceed | IV_TRUE | pause<23>
PLA_TERM | 3 | 
SPPTERM | 25 | IV_FALSE | DONE_II/UIM | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_FALSE | pause<21> | IV_FALSE | pause<22> | IV_TRUE | pause<23>
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | N_PZ_761
PLA_TERM | 5 | 
SPPTERM | 3 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_TRUE | pause<0>
PLA_TERM | 6 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | pause<0>
PLA_TERM | 7 | 
SPPTERM | 25 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_FALSE | pause<21> | IV_FALSE | pause<22> | IV_FALSE | pause<23>
PLA_TERM | 8 | 
SPPTERM | 3 | IV_FALSE | DONE_II/UIM | IV_FALSE | ConfProceed | IV_TRUE | pause<22>
PLA_TERM | 9 | 
SPPTERM | 25 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_FALSE | pause<21> | IV_TRUE | pause<22>
PLA_TERM | 10 | 
SPPTERM | 25 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_FALSE | pause<21> | IV_TRUE | pause<23>
PLA_TERM | 11 | 
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_TRUE | pause<1>
PLA_TERM | 12 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | pause<1>
PLA_TERM | 13 | 
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<0> | IV_FALSE | pause<1>
PLA_TERM | 14 | 
SPPTERM | 25 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_FALSE | pause<21> | IV_FALSE | pause<22> | IV_FALSE | pause<23>
PLA_TERM | 15 | 
SPPTERM | 3 | IV_FALSE | DONE_II/UIM | IV_FALSE | ConfProceed | IV_TRUE | pause<21>
PLA_TERM | 16 | 
SPPTERM | 23 | IV_FALSE | DONE_II/UIM | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_TRUE | pause<21>
PLA_TERM | 17 | 
SPPTERM | 24 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_TRUE | pause<22>
PLA_TERM | 18 | 
SPPTERM | 24 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_TRUE | pause<23>
PLA_TERM | 19 | 
SPPTERM | 3 | IV_FALSE | DONE_II/UIM | IV_FALSE | ConfProceed | IV_TRUE | pause<20>
PLA_TERM | 20 | 
SPPTERM | 22 | IV_FALSE | DONE_II/UIM | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_TRUE | pause<20>
PLA_TERM | 21 | 
SPPTERM | 23 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_TRUE | pause<21>
PLA_TERM | 22 | 
SPPTERM | 23 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_TRUE | pause<22>
PLA_TERM | 23 | 
SPPTERM | 23 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_TRUE | pause<23>
PLA_TERM | 24 | 
SPPTERM | 5 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<1> | IV_TRUE | pause<2>
PLA_TERM | 25 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | pause<2>
PLA_TERM | 26 | 
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<0> | IV_FALSE | pause<2>
PLA_TERM | 27 | 
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<1> | IV_FALSE | pause<2>
PLA_TERM | 28 | 
SPPTERM | 23 | IV_TRUE | ConfProceed | IV_FALSE | pause<10> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_FALSE | pause<21> | IV_FALSE | pause<22> | IV_FALSE | pause<23>
PLA_TERM | 29 | 
SPPTERM | 3 | IV_FALSE | DONE_II/UIM | IV_FALSE | ConfProceed | IV_TRUE | pause<19>
PLA_TERM | 30 | 
SPPTERM | 21 | IV_FALSE | DONE_II/UIM | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_TRUE | pause<19>
PLA_TERM | 31 | 
SPPTERM | 22 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_TRUE | pause<20>
PLA_TERM | 32 | 
SPPTERM | 22 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_TRUE | pause<21>
PLA_TERM | 33 | 
SPPTERM | 22 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_TRUE | pause<22>
PLA_TERM | 34 | 
SPPTERM | 22 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_TRUE | pause<23>
PLA_TERM | 35 | 
SPPTERM | 6 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<1> | IV_FALSE | pause<2> | IV_TRUE | pause<3>
PLA_TERM | 36 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | pause<3>
PLA_TERM | 37 | 
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<0> | IV_FALSE | pause<3>
PLA_TERM | 38 | 
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<1> | IV_FALSE | pause<3>
PLA_TERM | 39 | 
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<2> | IV_FALSE | pause<3>
PLA_TERM | 40 | 
SPPTERM | 22 | IV_TRUE | ConfProceed | IV_FALSE | pause<10> | IV_FALSE | pause<11> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_FALSE | pause<21> | IV_FALSE | pause<22> | IV_FALSE | pause<23>
PLA_TERM | 41 | 
SPPTERM | 3 | IV_FALSE | DONE_II/UIM | IV_FALSE | ConfProceed | IV_TRUE | pause<18>
PLA_TERM | 42 | 
SPPTERM | 20 | IV_FALSE | DONE_II/UIM | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_TRUE | pause<18> | IV_FALSE | pause<9>
PLA_TERM | 43 | 
SPPTERM | 21 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<19>
PLA_TERM | 44 | 
SPPTERM | 21 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<20>
PLA_TERM | 45 | 
SPPTERM | 21 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<21>
PLA_TERM | 46 | 
SPPTERM | 21 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<22>
PLA_TERM | 47 | 
SPPTERM | 21 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<23>
PLA_TERM | 48 | 
SPPTERM | 7 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<1> | IV_FALSE | pause<2> | IV_FALSE | pause<3> | IV_TRUE | pause<4>
PLA_TERM | 49 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | pause<4>
PLA_TERM | 50 | 
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<0> | IV_FALSE | pause<4>
PLA_TERM | 51 | 
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<1> | IV_FALSE | pause<4>
PLA_TERM | 52 | 
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<2> | IV_FALSE | pause<4>
PLA_TERM | 53 | 
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<3> | IV_FALSE | pause<4>
PLA_TERM | 54 | 
SPPTERM | 21 | IV_TRUE | ConfProceed | IV_FALSE | pause<10> | IV_FALSE | pause<11> | IV_FALSE | pause<12> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_FALSE | pause<21> | IV_FALSE | pause<22> | IV_FALSE | pause<23>

PLA | FOOBAR3_ | 55
PLA_TERM | 0 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
PLA_TERM | 1 | 
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<0>
PLA_TERM | 2 | 
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<10>
PLA_TERM | 3 | 
SPPTERM | 2 | IV_FALSE | ConfProceed | IV_FALSE | pause<11>
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | N_PZ_761
PLA_TERM | 5 | 
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<1>
PLA_TERM | 6 | 
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<2>
PLA_TERM | 7 | 
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<3>
PLA_TERM | 8 | 
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<4>
PLA_TERM | 9 | 
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<5>
PLA_TERM | 10 | 
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<6>
PLA_TERM | 11 | 
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<7>
PLA_TERM | 12 | 
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<8>
PLA_TERM | 13 | 
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | pause<9>
PLA_TERM | 14 | 
SPPTERM | 13 | IV_FALSE | pause<11> | IV_FALSE | pause<12> | IV_FALSE | pause<13> | IV_FALSE | pause<14> | IV_FALSE | pause<15> | IV_FALSE | pause<16> | IV_FALSE | pause<17> | IV_FALSE | pause<18> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_FALSE | pause<21> | IV_FALSE | pause<22> | IV_FALSE | pause<23>
PLA_TERM | 15 | 
SPPTERM | 2 | IV_FALSE | ConfProceed | IV_FALSE | pause<10>
PLA_TERM | 16 | 
SPPTERM | 14 | IV_FALSE | pause<10> | IV_FALSE | pause<11> | IV_FALSE | pause<12> | IV_FALSE | pause<13> | IV_FALSE | pause<14> | IV_FALSE | pause<15> | IV_FALSE | pause<16> | IV_FALSE | pause<17> | IV_FALSE | pause<18> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_FALSE | pause<21> | IV_FALSE | pause<22> | IV_FALSE | pause<23>
PLA_TERM | 17 | 
SPPTERM | 2 | IV_FALSE | ConfProceed | IV_FALSE | pause<9>
PLA_TERM | 18 | 
SPPTERM | 15 | IV_FALSE | pause<10> | IV_FALSE | pause<11> | IV_FALSE | pause<12> | IV_FALSE | pause<13> | IV_FALSE | pause<14> | IV_FALSE | pause<15> | IV_FALSE | pause<16> | IV_FALSE | pause<17> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_FALSE | pause<21> | IV_FALSE | pause<22> | IV_FALSE | pause<23>
PLA_TERM | 19 | 
SPPTERM | 2 | IV_FALSE | ConfProceed | IV_FALSE | pause<8>
PLA_TERM | 20 | 
SPPTERM | 16 | IV_FALSE | pause<10> | IV_FALSE | pause<11> | IV_FALSE | pause<12> | IV_FALSE | pause<13> | IV_FALSE | pause<14> | IV_FALSE | pause<15> | IV_FALSE | pause<16> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_FALSE | pause<21> | IV_FALSE | pause<22> | IV_FALSE | pause<23>
PLA_TERM | 21 | 
SPPTERM | 3 | IV_FALSE | DONE_II/UIM | IV_FALSE | ConfProceed | IV_TRUE | pause<17>
PLA_TERM | 22 | 
SPPTERM | 19 | IV_FALSE | DONE_II/UIM | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_TRUE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
PLA_TERM | 23 | 
SPPTERM | 20 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_TRUE | pause<18> | IV_FALSE | pause<9>
PLA_TERM | 24 | 
SPPTERM | 20 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<19>
PLA_TERM | 25 | 
SPPTERM | 20 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<20>
PLA_TERM | 26 | 
SPPTERM | 20 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<21>
PLA_TERM | 27 | 
SPPTERM | 20 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<22>
PLA_TERM | 28 | 
SPPTERM | 20 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<23>
PLA_TERM | 29 | 
SPPTERM | 8 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<1> | IV_FALSE | pause<2> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_TRUE | pause<5>
PLA_TERM | 30 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | pause<5>
PLA_TERM | 31 | 
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<0> | IV_FALSE | pause<5>
PLA_TERM | 32 | 
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<1> | IV_FALSE | pause<5>
PLA_TERM | 33 | 
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<2> | IV_FALSE | pause<5>
PLA_TERM | 34 | 
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<3> | IV_FALSE | pause<5>
PLA_TERM | 35 | 
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<4> | IV_FALSE | pause<5>
PLA_TERM | 36 | 
SPPTERM | 20 | IV_TRUE | ConfProceed | IV_FALSE | pause<10> | IV_FALSE | pause<11> | IV_FALSE | pause<12> | IV_FALSE | pause<13> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_FALSE | pause<21> | IV_FALSE | pause<22> | IV_FALSE | pause<23>
PLA_TERM | 37 | 
SPPTERM | 3 | IV_FALSE | DONE_II/UIM | IV_FALSE | ConfProceed | IV_TRUE | pause<16>
PLA_TERM | 38 | 
SPPTERM | 18 | IV_FALSE | DONE_II/UIM | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_TRUE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
PLA_TERM | 39 | 
SPPTERM | 19 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_TRUE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
PLA_TERM | 40 | 
SPPTERM | 19 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_TRUE | pause<18> | IV_FALSE | pause<9>
PLA_TERM | 41 | 
SPPTERM | 19 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<19>
PLA_TERM | 42 | 
SPPTERM | 19 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<20>
PLA_TERM | 43 | 
SPPTERM | 19 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<21>
PLA_TERM | 44 | 
SPPTERM | 19 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<22>
PLA_TERM | 45 | 
SPPTERM | 19 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<23>
PLA_TERM | 46 | 
SPPTERM | 9 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<1> | IV_FALSE | pause<2> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_TRUE | pause<6>
PLA_TERM | 47 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | pause<6>
PLA_TERM | 48 | 
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<0> | IV_FALSE | pause<6>
PLA_TERM | 49 | 
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<1> | IV_FALSE | pause<6>
PLA_TERM | 50 | 
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<2> | IV_FALSE | pause<6>
PLA_TERM | 51 | 
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<3> | IV_FALSE | pause<6>
PLA_TERM | 52 | 
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<4> | IV_FALSE | pause<6>
PLA_TERM | 53 | 
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<5> | IV_FALSE | pause<6>
PLA_TERM | 54 | 
SPPTERM | 19 | IV_TRUE | ConfProceed | IV_FALSE | pause<10> | IV_FALSE | pause<11> | IV_FALSE | pause<12> | IV_FALSE | pause<13> | IV_FALSE | pause<14> | IV_FALSE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_FALSE | pause<21> | IV_FALSE | pause<22> | IV_FALSE | pause<23>

PLA | FOOBAR4_ | 56
PLA_TERM | 0 | 
SPPTERM | 3 | IV_FALSE | DONE_II/UIM | IV_FALSE | ConfProceed | IV_TRUE | pause<12>
PLA_TERM | 1 | 
SPPTERM | 14 | IV_FALSE | DONE_II/UIM | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_TRUE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
PLA_TERM | 2 | 
SPPTERM | 15 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<3> | IV_TRUE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
PLA_TERM | 3 | 
SPPTERM | 15 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_TRUE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | N_PZ_761
PLA_TERM | 5 | 
SPPTERM | 15 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_TRUE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
PLA_TERM | 6 | 
SPPTERM | 15 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_TRUE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
PLA_TERM | 7 | 
SPPTERM | 15 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_TRUE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
PLA_TERM | 8 | 
SPPTERM | 15 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_TRUE | pause<18> | IV_FALSE | pause<9>
PLA_TERM | 9 | 
SPPTERM | 15 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<19>
PLA_TERM | 10 | 
SPPTERM | 15 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<20>
PLA_TERM | 11 | 
SPPTERM | 15 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<21>
PLA_TERM | 12 | 
SPPTERM | 15 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<22>
PLA_TERM | 13 | 
SPPTERM | 15 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<23>
PLA_TERM | 14 | 
SPPTERM | 3 | IV_FALSE | DONE_II/UIM | IV_FALSE | ConfProceed | IV_TRUE | pause<15>
PLA_TERM | 15 | 
SPPTERM | 17 | IV_FALSE | DONE_II/UIM | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_TRUE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
PLA_TERM | 16 | 
SPPTERM | 18 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_TRUE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
PLA_TERM | 17 | 
SPPTERM | 18 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_TRUE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
PLA_TERM | 18 | 
SPPTERM | 18 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_TRUE | pause<18> | IV_FALSE | pause<9>
PLA_TERM | 19 | 
SPPTERM | 18 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<19>
PLA_TERM | 20 | 
SPPTERM | 18 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<20>
PLA_TERM | 21 | 
SPPTERM | 18 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<21>
PLA_TERM | 22 | 
SPPTERM | 18 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<22>
PLA_TERM | 23 | 
SPPTERM | 18 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<23>
PLA_TERM | 24 | 
SPPTERM | 10 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<1> | IV_FALSE | pause<2> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_TRUE | pause<7>
PLA_TERM | 25 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | pause<7>
PLA_TERM | 26 | 
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<0> | IV_FALSE | pause<7>
PLA_TERM | 27 | 
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<1> | IV_FALSE | pause<7>
PLA_TERM | 28 | 
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<2> | IV_FALSE | pause<7>
PLA_TERM | 29 | 
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<3> | IV_FALSE | pause<7>
PLA_TERM | 30 | 
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<4> | IV_FALSE | pause<7>
PLA_TERM | 31 | 
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<5> | IV_FALSE | pause<7>
PLA_TERM | 32 | 
SPPTERM | 3 | IV_TRUE | ConfProceed | IV_TRUE | pause<6> | IV_FALSE | pause<7>
PLA_TERM | 33 | 
SPPTERM | 18 | IV_TRUE | ConfProceed | IV_FALSE | pause<10> | IV_FALSE | pause<11> | IV_FALSE | pause<12> | IV_FALSE | pause<13> | IV_FALSE | pause<14> | IV_FALSE | pause<15> | IV_FALSE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<18> | IV_FALSE | pause<9> | IV_FALSE | pause<19> | IV_FALSE | pause<20> | IV_FALSE | pause<21> | IV_FALSE | pause<22> | IV_FALSE | pause<23>
PLA_TERM | 34 | 
SPPTERM | 3 | IV_FALSE | DONE_II/UIM | IV_FALSE | ConfProceed | IV_TRUE | pause<14>
PLA_TERM | 35 | 
SPPTERM | 16 | IV_FALSE | DONE_II/UIM | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_TRUE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
PLA_TERM | 36 | 
SPPTERM | 17 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_TRUE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
PLA_TERM | 37 | 
SPPTERM | 17 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_TRUE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
PLA_TERM | 38 | 
SPPTERM | 17 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_TRUE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
PLA_TERM | 39 | 
SPPTERM | 17 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_TRUE | pause<18> | IV_FALSE | pause<9>
PLA_TERM | 40 | 
SPPTERM | 17 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<19>
PLA_TERM | 41 | 
SPPTERM | 17 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<20>
PLA_TERM | 42 | 
SPPTERM | 17 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<21>
PLA_TERM | 43 | 
SPPTERM | 17 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<22>
PLA_TERM | 44 | 
SPPTERM | 17 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<23>
PLA_TERM | 45 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | ConfProceed
PLA_TERM | 46 | 
SPPTERM | 2 | IV_TRUE | ConfProceed | IV_TRUE | Program_B_II/UIM
PLA_TERM | 47 | 
SPPTERM | 3 | IV_FALSE | DONE_II/UIM | IV_TRUE | INIT_B_II/UIM | IV_FALSE | PrevInit_B
PLA_TERM | 48 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ<12>_II/UIM
PLA_TERM | 49 | 
SPPTERM | 3 | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ<12>_II/UIM
PLA_TERM | 50 | 
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<12>
PLA_TERM | 51 | 
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<12>
PLA_TERM | 52 | 
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<4>
PLA_TERM | 53 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FPGAData<3>
PLA_TERM | 54 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ<4>_II/UIM
PLA_TERM | 55 | 
SPPTERM | 3 | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ<4>_II/UIM

PLA | FOOBAR5_ | 39
PLA_TERM | 0 | 
SPPTERM | 1 | IV_TRUE | FPGA_A<0>_II/UIM
PLA_TERM | 1 | 
SPPTERM | 1 | IV_TRUE | FPGA_A<1>_II/UIM
PLA_TERM | 2 | 
SPPTERM | 1 | IV_TRUE | FPGA_A<2>_II/UIM
PLA_TERM | 3 | 
SPPTERM | 1 | IV_TRUE | FPGA_A<3>_II/UIM
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | N_PZ_761
PLA_TERM | 5 | 
SPPTERM | 1 | IV_TRUE | FPGA_A<4>_II/UIM
PLA_TERM | 6 | 
SPPTERM | 1 | IV_TRUE | FPGA_A<5>_II/UIM
PLA_TERM | 7 | 
SPPTERM | 1 | IV_TRUE | FPGA_A<6>_II/UIM
PLA_TERM | 8 | 
SPPTERM | 1 | IV_TRUE | FPGA_A<7>_II/UIM
PLA_TERM | 9 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ<13>_II/UIM
PLA_TERM | 10 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
PLA_TERM | 11 | 
SPPTERM | 3 | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ<13>_II/UIM
PLA_TERM | 12 | 
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<13>
PLA_TERM | 13 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
PLA_TERM | 14 | 
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<13>
PLA_TERM | 15 | 
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<5>
PLA_TERM | 16 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
PLA_TERM | 17 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FPGAData<2>
PLA_TERM | 18 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ<5>_II/UIM
PLA_TERM | 19 | 
SPPTERM | 3 | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ<5>_II/UIM
PLA_TERM | 20 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ<14>_II/UIM
PLA_TERM | 21 | 
SPPTERM | 3 | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ<14>_II/UIM
PLA_TERM | 22 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
PLA_TERM | 23 | 
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<14>
PLA_TERM | 24 | 
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<14>
PLA_TERM | 25 | 
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<6>
PLA_TERM | 26 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FPGAData<1>
PLA_TERM | 27 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ<6>_II/UIM
PLA_TERM | 28 | 
SPPTERM | 3 | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ<6>_II/UIM
PLA_TERM | 29 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ<15>_II/UIM
PLA_TERM | 30 | 
SPPTERM | 3 | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ<15>_II/UIM
PLA_TERM | 31 | 
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<15>
PLA_TERM | 32 | 
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<15>
PLA_TERM | 33 | 
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<7>
PLA_TERM | 34 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FPGAData<0>
PLA_TERM | 43 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
PLA_TERM | 46 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
PLA_TERM | 49 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
PLA_TERM | 52 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

PLA | FOOBAR6_ | 32
PLA_TERM | 0 | 
SPPTERM | 1 | IV_TRUE | FPGA_A<10>_II/UIM
PLA_TERM | 1 | 
SPPTERM | 1 | IV_TRUE | FPGA_A<11>_II/UIM
PLA_TERM | 2 | 
SPPTERM | 1 | IV_TRUE | FPGA_A<12>_II/UIM
PLA_TERM | 3 | 
SPPTERM | 1 | IV_TRUE | FPGA_A<13>_II/UIM
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | N_PZ_761
PLA_TERM | 5 | 
SPPTERM | 1 | IV_TRUE | FPGA_A<14>_II/UIM
PLA_TERM | 6 | 
SPPTERM | 1 | IV_TRUE | FPGA_A<15>_II/UIM
PLA_TERM | 7 | 
SPPTERM | 1 | IV_TRUE | FPGA_A<16>_II/UIM
PLA_TERM | 8 | 
SPPTERM | 1 | IV_TRUE | FPGA_A<17>_II/UIM
PLA_TERM | 9 | 
SPPTERM | 1 | IV_TRUE | FPGA_A<8>_II/UIM
PLA_TERM | 10 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
PLA_TERM | 11 | 
SPPTERM | 1 | IV_TRUE | FPGA_A<9>_II/UIM
PLA_TERM | 12 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ<1>_II/UIM
PLA_TERM | 13 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
PLA_TERM | 14 | 
SPPTERM | 3 | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ<1>_II/UIM
PLA_TERM | 15 | 
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<1>
PLA_TERM | 16 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
PLA_TERM | 17 | 
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<9>
PLA_TERM | 18 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FPGAData<6>
PLA_TERM | 19 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ<9>_II/UIM
PLA_TERM | 20 | 
SPPTERM | 3 | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ<9>_II/UIM
PLA_TERM | 21 | 
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<9>
PLA_TERM | 22 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
PLA_TERM | 23 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ<7>_II/UIM
PLA_TERM | 24 | 
SPPTERM | 3 | IV_TRUE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ<7>_II/UIM
PLA_TERM | 25 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
PLA_TERM | 26 | 
SPPTERM | 4 | IV_FALSE | DONE_II/UIM | IV_FALSE | AlternateCycle | IV_FALSE | DelayedPause | IV_FALSE | FLASH_A_DQ_buffered<7>
PLA_TERM | 43 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
PLA_TERM | 46 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
PLA_TERM | 49 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
PLA_TERM | 52 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
PLA_TERM | 55 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

PLA | FOOBAR7_ | 27
PLA_TERM | 0 | 
SPPTERM | 1 | IV_TRUE | FPGA_A<18>_II/UIM
PLA_TERM | 1 | 
SPPTERM | 1 | IV_TRUE | FPGA_A<19>_II/UIM
PLA_TERM | 2 | 
SPPTERM | 1 | IV_TRUE | FPGA_A<20>_II/UIM
PLA_TERM | 3 | 
SPPTERM | 1 | IV_TRUE | FPGA_A<21>_II/UIM
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | N_PZ_761
PLA_TERM | 5 | 
SPPTERM | 1 | IV_TRUE | FPGA_A<22>_II/UIM
PLA_TERM | 6 | 
SPPTERM | 2 | IV_FALSE | DONE_II/UIM | IV_FALSE | FLASH_AK
PLA_TERM | 7 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | clk_cnt_i<1>
PLA_TERM | 8 | 
SPPTERM | 3 | IV_FALSE | DONE_II/UIM | IV_FALSE | ConfProceed | IV_TRUE | pause<13>
PLA_TERM | 9 | 
SPPTERM | 15 | IV_FALSE | DONE_II/UIM | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_TRUE | pause<13> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
PLA_TERM | 10 | 
SPPTERM | 16 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_TRUE | pause<14> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
PLA_TERM | 11 | 
SPPTERM | 16 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_TRUE | pause<15> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
PLA_TERM | 12 | 
SPPTERM | 16 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_TRUE | pause<16> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
PLA_TERM | 13 | 
SPPTERM | 16 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_TRUE | pause<17> | IV_FALSE | pause<8> | IV_FALSE | pause<9>
PLA_TERM | 14 | 
SPPTERM | 16 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_TRUE | pause<18> | IV_FALSE | pause<9>
PLA_TERM | 15 | 
SPPTERM | 16 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<19>
PLA_TERM | 16 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | FPGA_G_II/UIM
PLA_TERM | 17 | 
SPPTERM | 16 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<20>
PLA_TERM | 18 | 
SPPTERM | 16 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<21>
PLA_TERM | 19 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | FPGA_E_II/UIM
PLA_TERM | 20 | 
SPPTERM | 16 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<22>
PLA_TERM | 21 | 
SPPTERM | 16 | IV_FALSE | DONE_II/UIM | IV_TRUE | ConfProceed | IV_FALSE | pause<0> | IV_FALSE | pause<10> | IV_FALSE | pause<1> | IV_FALSE | pause<11> | IV_FALSE | pause<2> | IV_FALSE | pause<12> | IV_FALSE | pause<3> | IV_FALSE | pause<4> | IV_FALSE | pause<5> | IV_FALSE | pause<6> | IV_FALSE | pause<7> | IV_FALSE | pause<8> | IV_FALSE | pause<9> | IV_TRUE | pause<23>
PLA_TERM | 25 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
PLA_TERM | 40 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
PLA_TERM | 43 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
PLA_TERM | 46 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
PLA_TERM | 49 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

PLA | FOOBAR8_ | 3
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | N_PZ_761
PLA_TERM | 13 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FPGA_W_II/UIM
PLA_TERM | 16 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | FPGA_L_II/UIM

PLA | FOOBAR9_ | 21
PLA_TERM | 0 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ_buffered<0>
PLA_TERM | 1 | 
SPPTERM | 2 | IV_FALSE | DONE_II/UIM | IV_FALSE | FPGAData<0>
PLA_TERM | 2 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ_buffered<1>
PLA_TERM | 3 | 
SPPTERM | 2 | IV_FALSE | DONE_II/UIM | IV_FALSE | FPGAData<1>
PLA_TERM | 4 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ_buffered<2>
PLA_TERM | 5 | 
SPPTERM | 2 | IV_FALSE | DONE_II/UIM | IV_FALSE | FPGAData<2>
PLA_TERM | 6 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ_buffered<3>
PLA_TERM | 7 | 
SPPTERM | 1 | IV_FALSE | N_PZ_680
PLA_TERM | 8 | 
SPPTERM | 2 | IV_FALSE | DONE_II/UIM | IV_FALSE | FPGAData<3>
PLA_TERM | 9 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ_buffered<4>
PLA_TERM | 10 | 
SPPTERM | 2 | IV_FALSE | DONE_II/UIM | IV_FALSE | FPGAData<4>
PLA_TERM | 11 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ_buffered<5>
PLA_TERM | 12 | 
SPPTERM | 2 | IV_FALSE | DONE_II/UIM | IV_FALSE | FPGAData<5>
PLA_TERM | 13 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ_buffered<6>
PLA_TERM | 14 | 
SPPTERM | 2 | IV_FALSE | DONE_II/UIM | IV_FALSE | FPGAData<6>
PLA_TERM | 15 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ_buffered<7>
PLA_TERM | 16 | 
SPPTERM | 2 | IV_FALSE | DONE_II/UIM | IV_FALSE | FPGAData<7>
PLA_TERM | 46 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ_buffered<8>
PLA_TERM | 49 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ_buffered<9>
PLA_TERM | 52 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ_buffered<10>
PLA_TERM | 55 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ_buffered<11>

PLA | FOOBAR10_ | 5
PLA_TERM | 7 | 
SPPTERM | 1 | IV_FALSE | N_PZ_680
PLA_TERM | 46 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ_buffered<15>
PLA_TERM | 49 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ_buffered<14>
PLA_TERM | 52 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ_buffered<13>
PLA_TERM | 55 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | FLASH_A_DQ_buffered<12>

PLA | FOOBAR12_ | 2
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | N_PZ_761
PLA_TERM | 16 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

PLA | FOOBAR14_ | 10
PLA_TERM | 0 | 
SPPTERM | 1 | IV_TRUE | FPGA_data<0>_II/UIM
PLA_TERM | 1 | 
SPPTERM | 1 | IV_TRUE | FPGA_data<1>_II/UIM
PLA_TERM | 2 | 
SPPTERM | 1 | IV_TRUE | FPGA_data<2>_II/UIM
PLA_TERM | 3 | 
SPPTERM | 1 | IV_TRUE | FPGA_data<3>_II/UIM
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | N_PZ_761
PLA_TERM | 7 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
PLA_TERM | 10 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
PLA_TERM | 13 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
PLA_TERM | 16 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
PLA_TERM | 19 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

PLA | FOOBAR15_ | 24
PLA_TERM | 0 | 
SPPTERM | 1 | IV_TRUE | FPGA_data<10>_II/UIM
PLA_TERM | 1 | 
SPPTERM | 1 | IV_TRUE | FPGA_data<11>_II/UIM
PLA_TERM | 2 | 
SPPTERM | 1 | IV_TRUE | FPGA_data<12>_II/UIM
PLA_TERM | 3 | 
SPPTERM | 1 | IV_TRUE | FPGA_data<13>_II/UIM
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | N_PZ_761
PLA_TERM | 5 | 
SPPTERM | 1 | IV_TRUE | FPGA_data<14>_II/UIM
PLA_TERM | 6 | 
SPPTERM | 1 | IV_TRUE | FPGA_data<4>_II/UIM
PLA_TERM | 7 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
PLA_TERM | 8 | 
SPPTERM | 1 | IV_TRUE | FPGA_data<5>_II/UIM
PLA_TERM | 9 | 
SPPTERM | 1 | IV_TRUE | FPGA_data<6>_II/UIM
PLA_TERM | 10 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
PLA_TERM | 11 | 
SPPTERM | 1 | IV_TRUE | FPGA_data<7>_II/UIM
PLA_TERM | 12 | 
SPPTERM | 1 | IV_TRUE | FPGA_data<8>_II/UIM
PLA_TERM | 13 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
PLA_TERM | 14 | 
SPPTERM | 1 | IV_TRUE | FPGA_data<9>_II/UIM
PLA_TERM | 16 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
PLA_TERM | 19 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
PLA_TERM | 22 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
PLA_TERM | 25 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
PLA_TERM | 40 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
PLA_TERM | 43 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
PLA_TERM | 46 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
PLA_TERM | 49 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM
PLA_TERM | 55 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

PLA | FOOBAR16_ | 10
PLA_TERM | 0 | 
SPPTERM | 1 | IV_TRUE | FPGA_data<15>_II/UIM
PLA_TERM | 1 | 
SPPTERM | 2 | IV_FALSE | DONE_II/UIM | IV_FALSE | CPLD_100MHZ_II/UIM
PLA_TERM | 2 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_FALSE | clk_cnt_i<1>
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | N_PZ_761
PLA_TERM | 7 | 
SPPTERM | 2 | IV_TRUE | DONE_II/UIM | IV_TRUE | Flash_A_G_buffered
PLA_TERM | 13 | 
SPPTERM | 1 | IV_FALSE | DONE_II/UIM
PLA_TERM | 43 | 
SPPTERM | 1 | IV_TRUE | Program_B_II/UIM
PLA_TERM | 46 | 
SPPTERM | 1 | IV_TRUE | INIT_B_II/UIM
PLA_TERM | 52 | 
SPPTERM | 1 | IV_TRUE | FPGA_data<0>_II/UIM
PLA_TERM | 55 | 
SPPTERM | 1 | IV_TRUE | DONE_II/UIM

BUSINFO | FLASH_A_A<23:0> | 24 | 0 | 1 | FLASH_A_A<0> | 23 | FLASH_A_A<10> | 13 | FLASH_A_A<11> | 12 | FLASH_A_A<12> | 11 | FLASH_A_A<13> | 10 | FLASH_A_A<14> | 9 | FLASH_A_A<15> | 8 | FLASH_A_A<16> | 7 | FLASH_A_A<17> | 6 | FLASH_A_A<18> | 5 | FLASH_A_A<19> | 4 | FLASH_A_A<1> | 22 | FLASH_A_A<20> | 3 | FLASH_A_A<21> | 2 | FLASH_A_A<22> | 1 | FLASH_A_A<23> | 0 | FLASH_A_A<2> | 21 | FLASH_A_A<3> | 20 | FLASH_A_A<4> | 19 | FLASH_A_A<5> | 18 | FLASH_A_A<6> | 17 | FLASH_A_A<7> | 16 | FLASH_A_A<8> | 15 | FLASH_A_A<9> | 14
BUSINFO | FLASH_A_DQ<15:0> | 16 | 0 | 2 | FLASH_A_DQ<0> | 15 | FLASH_A_DQ<10> | 5 | FLASH_A_DQ<11> | 4 | FLASH_A_DQ<12> | 3 | FLASH_A_DQ<13> | 2 | FLASH_A_DQ<14> | 1 | FLASH_A_DQ<15> | 0 | FLASH_A_DQ<1> | 14 | FLASH_A_DQ<2> | 13 | FLASH_A_DQ<3> | 12 | FLASH_A_DQ<4> | 11 | FLASH_A_DQ<5> | 10 | FLASH_A_DQ<6> | 9 | FLASH_A_DQ<7> | 8 | FLASH_A_DQ<8> | 7 | FLASH_A_DQ<9> | 6
BUSINFO | FLASH_B_DQ<15:0> | 16 | 0 | 1 | FLASH_B_DQ<0> | 15 | FLASH_B_DQ<10> | 5 | FLASH_B_DQ<11> | 4 | FLASH_B_DQ<12> | 3 | FLASH_B_DQ<13> | 2 | FLASH_B_DQ<14> | 1 | FLASH_B_DQ<15> | 0 | FLASH_B_DQ<1> | 14 | FLASH_B_DQ<2> | 13 | FLASH_B_DQ<3> | 12 | FLASH_B_DQ<4> | 11 | FLASH_B_DQ<5> | 10 | FLASH_B_DQ<6> | 9 | FLASH_B_DQ<7> | 8 | FLASH_B_DQ<8> | 7 | FLASH_B_DQ<9> | 6
BUSINFO | FPGA_A<22:0> | 23 | 0 | 0 | FPGA_A<0> | 22 | FPGA_A<10> | 12 | FPGA_A<11> | 11 | FPGA_A<12> | 10 | FPGA_A<13> | 9 | FPGA_A<14> | 8 | FPGA_A<15> | 7 | FPGA_A<16> | 6 | FPGA_A<17> | 5 | FPGA_A<18> | 4 | FPGA_A<19> | 3 | FPGA_A<1> | 21 | FPGA_A<20> | 2 | FPGA_A<21> | 1 | FPGA_A<22> | 0 | FPGA_A<2> | 20 | FPGA_A<3> | 19 | FPGA_A<4> | 18 | FPGA_A<5> | 17 | FPGA_A<6> | 16 | FPGA_A<7> | 15 | FPGA_A<8> | 14 | FPGA_A<9> | 13
BUSINFO | FPGA_DATA<15:0> | 16 | 0 | 2 | FPGA_data<0> | 15 | FPGA_data<10> | 5 | FPGA_data<11> | 4 | FPGA_data<12> | 3 | FPGA_data<13> | 2 | FPGA_data<14> | 1 | FPGA_data<15> | 0 | FPGA_data<1> | 14 | FPGA_data<2> | 13 | FPGA_data<3> | 12 | FPGA_data<4> | 11 | FPGA_data<5> | 10 | FPGA_data<6> | 9 | FPGA_data<7> | 8 | FPGA_data<8> | 7 | FPGA_data<9> | 6
BUSINFO | LEDS<3:0> | 4 | 0 | 1 | LEDs<0> | 3 | LEDs<1> | 2 | LEDs<2> | 1 | LEDs<3> | 0

IOSTD | LVCMOS33
CPLD_100MHZ | LVCMOS33
DONE | LVCMOS33
FPGA_A<0> | LVCMOS33
FLASH_A_A<0> | LVCMOS33
FPGA_A<10> | LVCMOS33
FLASH_A_A<10> | LVCMOS33
FPGA_A<11> | LVCMOS33
FLASH_A_A<11> | LVCMOS33
FPGA_A<12> | LVCMOS33
FLASH_A_A<12> | LVCMOS33
FPGA_A<13> | LVCMOS33
FLASH_A_A<13> | LVCMOS33
FPGA_A<14> | LVCMOS33
FLASH_A_A<14> | LVCMOS33
FPGA_A<15> | LVCMOS33
FLASH_A_A<15> | LVCMOS33
FPGA_A<16> | LVCMOS33
FLASH_A_A<16> | LVCMOS33
FPGA_A<17> | LVCMOS33
FLASH_A_A<17> | LVCMOS33
FPGA_A<18> | LVCMOS33
FLASH_A_A<18> | LVCMOS33
FPGA_A<19> | LVCMOS33
FLASH_A_A<19> | LVCMOS33
FPGA_A<1> | LVCMOS33
FLASH_A_A<1> | LVCMOS33
FPGA_A<20> | LVCMOS33
FLASH_A_A<20> | LVCMOS33
FPGA_A<21> | LVCMOS33
FLASH_A_A<21> | LVCMOS33
FPGA_A<22> | LVCMOS33
FLASH_A_A<22> | LVCMOS33
FLASH_A_A<23> | LVCMOS33
FPGA_A<2> | LVCMOS33
FLASH_A_A<2> | LVCMOS33
FPGA_A<3> | LVCMOS33
FLASH_A_A<3> | LVCMOS33
FPGA_A<4> | LVCMOS33
FLASH_A_A<4> | LVCMOS33
FPGA_A<5> | LVCMOS33
FLASH_A_A<5> | LVCMOS33
FPGA_A<6> | LVCMOS33
FLASH_A_A<6> | LVCMOS33
FPGA_A<7> | LVCMOS33
FLASH_A_A<7> | LVCMOS33
FPGA_A<8> | LVCMOS33
FLASH_A_A<8> | LVCMOS33
FPGA_A<9> | LVCMOS33
FLASH_A_A<9> | LVCMOS33
FPGA_data<0> | LVCMOS33
FLASH_A_DQ<0> | LVCMOS33
FPGA_data<10> | LVCMOS33
FLASH_A_DQ<10> | LVCMOS33
FPGA_data<11> | LVCMOS33
FLASH_A_DQ<11> | LVCMOS33
FPGA_data<12> | LVCMOS33
FLASH_A_DQ<12> | LVCMOS33
FPGA_data<13> | LVCMOS33
FLASH_A_DQ<13> | LVCMOS33
FPGA_data<14> | LVCMOS33
FLASH_A_DQ<14> | LVCMOS33
FPGA_data<15> | LVCMOS33
FLASH_A_DQ<15> | LVCMOS33
FPGA_data<1> | LVCMOS33
FLASH_A_DQ<1> | LVCMOS33
FPGA_data<2> | LVCMOS33
FLASH_A_DQ<2> | LVCMOS33
FPGA_data<3> | LVCMOS33
FLASH_A_DQ<3> | LVCMOS33
FPGA_data<4> | LVCMOS33
FLASH_A_DQ<4> | LVCMOS33
FPGA_data<5> | LVCMOS33
FLASH_A_DQ<5> | LVCMOS33
FPGA_data<6> | LVCMOS33
FLASH_A_DQ<6> | LVCMOS33
FPGA_data<7> | LVCMOS33
FLASH_A_DQ<7> | LVCMOS33
FPGA_data<8> | LVCMOS33
FLASH_A_DQ<8> | LVCMOS33
FPGA_data<9> | LVCMOS33
FLASH_A_DQ<9> | LVCMOS33
FPGA_E | LVCMOS33
FLASH_A_E | LVCMOS33
FPGA_G | LVCMOS33
FLASH_A_G | LVCMOS33
Program_B | LVCMOS33
INIT_B | LVCMOS33
FLASH_A_K | LVCMOS33
FPGA_L | LVCMOS33
FLASH_A_L | LVCMOS33
FLASH_A_RP | LVCMOS33
FLASH_A_RW | LVCMOS33
FPGA_W | LVCMOS33
FLASH_A_W | LVCMOS33
FLASH_A_WP | LVCMOS33
FLASH_B_DQ<0> | LVCMOS33
FLASH_B_DQ<10> | LVCMOS33
FLASH_B_DQ<11> | LVCMOS33
FLASH_B_DQ<12> | LVCMOS33
FLASH_B_DQ<13> | LVCMOS33
FLASH_B_DQ<14> | LVCMOS33
FLASH_B_DQ<15> | LVCMOS33
FLASH_B_DQ<1> | LVCMOS33
FLASH_B_DQ<2> | LVCMOS33
FLASH_B_DQ<3> | LVCMOS33
FLASH_B_DQ<4> | LVCMOS33
FLASH_B_DQ<5> | LVCMOS33
FLASH_B_DQ<6> | LVCMOS33
FLASH_B_DQ<7> | LVCMOS33
FLASH_B_DQ<8> | LVCMOS33
FLASH_B_DQ<9> | LVCMOS33
FPGA_CCLK | LVCMOS33
FPGA_clock | LVCMOS33
FLASH_A_DQ<0> | LVCMOS33
FLASH_A_DQ<15> | LVCMOS33
FLASH_A_DQ<7> | LVCMOS33
FPGA_data<0> | LVCMOS33
FLASH_A_DQ<10> | LVCMOS33
FPGA_data<10> | LVCMOS33
FLASH_A_DQ<11> | LVCMOS33
FPGA_data<11> | LVCMOS33
FLASH_A_DQ<12> | LVCMOS33
FPGA_data<12> | LVCMOS33
FLASH_A_DQ<13> | LVCMOS33
FPGA_data<13> | LVCMOS33
FLASH_A_DQ<14> | LVCMOS33
FPGA_data<14> | LVCMOS33
FPGA_data<15> | LVCMOS33
FLASH_A_DQ<1> | LVCMOS33
FLASH_A_DQ<6> | LVCMOS33
FPGA_data<1> | LVCMOS33
FLASH_A_DQ<2> | LVCMOS33
FLASH_A_DQ<5> | LVCMOS33
FPGA_data<2> | LVCMOS33
FLASH_A_DQ<3> | LVCMOS33
FLASH_A_DQ<4> | LVCMOS33
FPGA_data<3> | LVCMOS33
FPGA_data<4> | LVCMOS33
FPGA_data<5> | LVCMOS33
FLASH_A_DQ<9> | LVCMOS33
FPGA_data<6> | LVCMOS33
FLASH_A_DQ<8> | LVCMOS33
FPGA_data<7> | LVCMOS33
FPGA_data<8> | LVCMOS33
FPGA_data<9> | LVCMOS33
LEDs<0> | LVCMOS33
LEDs<1> | LVCMOS33
LEDs<2> | LVCMOS33
LEDs<3> | LVCMOS33


FB_ORDER_OF_INPUTS | FOOBAR1_ | 0 | Flash_A_G_buffered | NULL | 1 | FLASH_A_DQ_buffered<11> | NULL | 2 | FLASH_A_DQ_buffered<0> | NULL | 3 | FLASH_A_DQ_buffered<8> | NULL | 4 | FLASH_A_DQ_buffered<10> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 5 | AlternateCycle | NULL | 6 | CPLD_100MHZ | 55 | 7 | N_PZ_761 | NULL | 8 | FPGAData<7> | NULL | 9 | DelayedPause | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 11 | FLASH_A_DQ<10> | NULL | 12 | FLASH_A_DQ_buffered<3> | NULL | 14 | FPGAData<4> | NULL | 15 | FLASH_A_DQ_buffered<2> | NULL | 16 | DONE | 87
FB_ORDER_OF_INPUTS | FOOBAR1_ | 18 | FPGAData<5> | NULL | 20 | FLASH_A_DQ<2> | NULL | 21 | clk_cnt_i<1> | NULL | 23 | FLASH_A_DQ<3> | NULL | 27 | FLASH_A_DQ<0> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 28 | FLASH_A_DQ<11> | NULL | 29 | clk_cnt_i<0> | NULL | 34 | FLASH_A_DQ<8> | NULL

FB_IMUX_INDEX | FOOBAR1_ | 362 | 187 | 198 | 196 | 195 | 190 | 58 | 191 | 197 | 215 | -1 | 166 | 185 | -1 | 186 | 188 | 175 | -1 | 189 | -1 | 150 | 193 | -1 | 149 | -1 | -1 | -1 | 152 | 167 | 194 | -1 | -1 | -1 | -1 | 164 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR2_ | 0 | pause<15> | NULL | 1 | ConfProceed | NULL | 2 | pause<10> | NULL | 3 | pause<0> | NULL | 4 | pause<12> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 5 | pause<5> | NULL | 6 | pause<17> | NULL | 7 | pause<20> | NULL | 8 | pause<11> | NULL | 9 | pause<16> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 10 | pause<3> | NULL | 12 | pause<18> | NULL | 13 | pause<4> | NULL | 14 | pause<6> | NULL | 15 | pause<7> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 16 | pause<14> | NULL | 17 | pause<19> | NULL | 18 | pause<9> | NULL | 19 | pause<23> | NULL | 20 | pause<2> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 21 | pause<1> | NULL | 22 | pause<8> | NULL | 23 | pause<13> | NULL | 26 | DelayedPause | NULL | 27 | pause<22> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 31 | DONE | 87 | 32 | pause<21> | NULL | 34 | N_PZ_761 | NULL

FB_IMUX_INDEX | FOOBAR2_ | 242 | 239 | 225 | 209 | 246 | 231 | 222 | 214 | 226 | 230 | 211 | -1 | 205 | 204 | 229 | 241 | 240 | 212 | 224 | 210 | 213 | 207 | 223 | 295 | -1 | -1 | 215 | 208 | -1 | -1 | -1 | 175 | 206 | -1 | 191 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR3_ | 0 | pause<15> | NULL | 1 | ConfProceed | NULL | 2 | pause<10> | NULL | 3 | pause<0> | NULL | 4 | pause<12> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 5 | pause<5> | NULL | 6 | pause<17> | NULL | 7 | pause<20> | NULL | 8 | pause<11> | NULL | 9 | pause<16> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 10 | pause<3> | NULL | 12 | pause<18> | NULL | 13 | pause<4> | NULL | 14 | pause<6> | NULL | 15 | pause<7> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 16 | pause<14> | NULL | 17 | pause<19> | NULL | 18 | pause<9> | NULL | 19 | pause<23> | NULL | 20 | pause<2> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 21 | pause<1> | NULL | 22 | pause<8> | NULL | 23 | pause<13> | NULL | 26 | N_PZ_761 | NULL | 27 | pause<22> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 31 | DONE | 87 | 32 | pause<21> | NULL

FB_IMUX_INDEX | FOOBAR3_ | 242 | 239 | 225 | 209 | 246 | 231 | 222 | 214 | 226 | 230 | 211 | -1 | 205 | 204 | 229 | 241 | 240 | 212 | 224 | 210 | 213 | 207 | 223 | 295 | -1 | -1 | 191 | 208 | -1 | -1 | -1 | 175 | 206 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR4_ | 0 | pause<15> | NULL | 1 | ConfProceed | NULL | 2 | pause<10> | NULL | 3 | PrevInit_B | NULL | 4 | pause<12> | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 5 | FPGAData<3> | NULL | 6 | pause<17> | NULL | 7 | pause<20> | NULL | 8 | pause<11> | NULL | 9 | FLASH_A_DQ_buffered<12> | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 10 | pause<3> | NULL | 11 | AlternateCycle | NULL | 12 | pause<18> | NULL | 13 | pause<5> | NULL | 14 | pause<6> | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 15 | pause<7> | NULL | 16 | pause<14> | NULL | 17 | pause<19> | NULL | 18 | FLASH_A_DQ_buffered<4> | NULL | 19 | pause<16> | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 20 | pause<2> | NULL | 21 | pause<0> | NULL | 22 | pause<8> | NULL | 23 | FLASH_A_DQ<12> | NULL | 24 | pause<1> | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 25 | pause<9> | NULL | 26 | DelayedPause | NULL | 27 | pause<22> | NULL | 28 | pause<23> | NULL | 29 | pause<4> | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 31 | DONE | 87 | 32 | pause<21> | NULL | 34 | N_PZ_761 | NULL | 35 | pause<13> | NULL | 37 | INIT_B | 89
FB_ORDER_OF_INPUTS | FOOBAR4_ | 38 | FLASH_A_DQ<4> | NULL | 39 | Program_B | 90

FB_IMUX_INDEX | FOOBAR4_ | 242 | 239 | 225 | 425 | 246 | 247 | 222 | 214 | 226 | 238 | 211 | 190 | 205 | 231 | 229 | 241 | 240 | 212 | 245 | 230 | 213 | 209 | 223 | 168 | 207 | 224 | 215 | 208 | 210 | 204 | -1 | 175 | 206 | -1 | 191 | 295 | -1 | 173 | 160 | 172


FB_ORDER_OF_INPUTS | FOOBAR5_ | 0 | FPGAData<1> | NULL | 1 | FLASH_A_DQ_buffered<14> | NULL | 2 | FLASH_A_DQ<14> | NULL | 3 | FLASH_A_DQ_buffered<13> | NULL | 5 | FLASH_A_DQ_buffered<6> | NULL
FB_ORDER_OF_INPUTS | FOOBAR5_ | 6 | FLASH_A_DQ_buffered<15> | NULL | 7 | N_PZ_761 | NULL | 8 | FLASH_A_DQ_buffered<7> | NULL | 9 | FLASH_A_DQ_buffered<5> | NULL | 10 | FPGA_A<3> | 153
FB_ORDER_OF_INPUTS | FOOBAR5_ | 11 | AlternateCycle | NULL | 13 | FPGA_A<4> | 154 | 15 | FPGAData<2> | NULL | 16 | DelayedPause | NULL | 17 | FPGA_A<2> | 152
FB_ORDER_OF_INPUTS | FOOBAR5_ | 18 | FLASH_A_DQ<5> | NULL | 19 | FLASH_A_DQ<15> | NULL | 21 | FPGA_A<1> | 151 | 22 | FPGAData<0> | NULL | 24 | FPGA_A<6> | 158
FB_ORDER_OF_INPUTS | FOOBAR5_ | 27 | FLASH_A_DQ<13> | NULL | 28 | FPGA_A<5> | 155 | 29 | FPGA_A<7> | 159 | 31 | DONE | 87 | 34 | FPGA_A<0> | 150
FB_ORDER_OF_INPUTS | FOOBAR5_ | 35 | FLASH_A_DQ<6> | NULL

FB_IMUX_INDEX | FOOBAR5_ | 254 | 255 | 171 | 258 | -1 | 263 | 253 | 191 | 271 | 256 | 106 | 190 | -1 | 105 | -1 | 257 | 215 | 107 | 161 | 183 | -1 | 108 | 251 | -1 | 103 | -1 | -1 | 169 | 104 | 102 | -1 | 175 | -1 | -1 | 109 | 162 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR6_ | 0 | FPGA_A<12> | 179 | 1 | FPGAData<6> | NULL | 2 | FPGA_A<14> | 182 | 3 | FLASH_A_DQ_buffered<1> | NULL | 4 | FPGA_A<16> | 184
FB_ORDER_OF_INPUTS | FOOBAR6_ | 5 | FLASH_A_DQ_buffered<9> | NULL | 6 | FLASH_A_DQ<7> | NULL | 7 | N_PZ_761 | NULL | 8 | FLASH_A_DQ_buffered<7> | NULL | 9 | DelayedPause | NULL
FB_ORDER_OF_INPUTS | FOOBAR6_ | 11 | AlternateCycle | NULL | 12 | FLASH_A_DQ<1> | NULL | 14 | FPGA_A<10> | 175 | 15 | FPGA_A<15> | 183 | 16 | DONE | 87
FB_ORDER_OF_INPUTS | FOOBAR6_ | 17 | FLASH_A_DQ<9> | NULL | 27 | FPGA_A<8> | 173 | 28 | FPGA_A<9> | 174 | 29 | FPGA_A<17> | 134 | 30 | FPGA_A<13> | 180
FB_ORDER_OF_INPUTS | FOOBAR6_ | 32 | FPGA_A<11> | 178

FB_IMUX_INDEX | FOOBAR6_ | 121 | 273 | 123 | 274 | 125 | 272 | 163 | 191 | 271 | 215 | -1 | 190 | 151 | -1 | 117 | 124 | 175 | 165 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 115 | 116 | 136 | 122 | -1 | 120 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR7_ | 0 | pause<15> | NULL | 1 | ConfProceed | NULL | 2 | pause<10> | NULL | 3 | pause<0> | NULL | 4 | pause<19> | NULL
FB_ORDER_OF_INPUTS | FOOBAR7_ | 5 | pause<23> | NULL | 6 | pause<17> | NULL | 7 | pause<20> | NULL | 8 | pause<11> | NULL | 9 | FLASH_AK | NULL
FB_ORDER_OF_INPUTS | FOOBAR7_ | 10 | pause<3> | NULL | 12 | pause<18> | NULL | 13 | pause<4> | NULL | 14 | pause<6> | NULL | 15 | pause<7> | NULL
FB_ORDER_OF_INPUTS | FOOBAR7_ | 16 | pause<14> | NULL | 17 | FPGA_A<19> | 136 | 18 | pause<9> | NULL | 19 | pause<16> | NULL | 20 | pause<2> | NULL
FB_ORDER_OF_INPUTS | FOOBAR7_ | 21 | pause<1> | NULL | 22 | pause<8> | NULL | 23 | FPGA_A<21> | 138 | 24 | FPGA_A<20> | 137 | 25 | FPGA_G | 143
FB_ORDER_OF_INPUTS | FOOBAR7_ | 26 | N_PZ_761 | NULL | 27 | pause<22> | NULL | 28 | clk_cnt_i<1> | NULL | 31 | DONE | 87 | 32 | pause<21> | NULL
FB_ORDER_OF_INPUTS | FOOBAR7_ | 33 | FPGA_A<18> | 135 | 34 | pause<12> | NULL | 35 | pause<13> | NULL | 36 | FPGA_A<22> | 139 | 37 | FPGA_E | 144
FB_ORDER_OF_INPUTS | FOOBAR7_ | 39 | pause<5> | NULL

FB_IMUX_INDEX | FOOBAR7_ | 242 | 239 | 225 | 209 | 212 | 210 | 222 | 214 | 226 | 199 | 211 | -1 | 205 | 204 | 229 | 241 | 240 | 134 | 224 | 230 | 213 | 207 | 223 | 132 | 133 | 128 | 191 | 208 | 193 | -1 | -1 | 175 | 206 | 135 | 246 | 295 | 131 | 127 | -1 | 231


FB_ORDER_OF_INPUTS | FOOBAR8_ | 5 | FPGA_L | 145 | 7 | N_PZ_761 | NULL | 8 | FPGA_W | 142 | 16 | DONE | 87

FB_IMUX_INDEX | FOOBAR8_ | -1 | -1 | -1 | -1 | -1 | 126 | -1 | 191 | 129 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 175 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR9_ | 0 | FPGAData<1> | NULL | 1 | FPGAData<6> | NULL | 2 | FLASH_A_DQ_buffered<0> | NULL | 3 | FLASH_A_DQ_buffered<1> | NULL | 4 | FLASH_A_DQ_buffered<10> | NULL
FB_ORDER_OF_INPUTS | FOOBAR9_ | 5 | FLASH_A_DQ_buffered<9> | NULL | 7 | FLASH_A_DQ_buffered<3> | NULL | 8 | FLASH_A_DQ_buffered<7> | NULL | 9 | FLASH_A_DQ_buffered<5> | NULL | 10 | N_PZ_680 | NULL
FB_ORDER_OF_INPUTS | FOOBAR9_ | 13 | FPGAData<7> | NULL | 14 | FPGAData<4> | NULL | 15 | FPGAData<2> | NULL | 16 | DONE | 87 | 17 | FPGAData<3> | NULL
FB_ORDER_OF_INPUTS | FOOBAR9_ | 18 | FLASH_A_DQ_buffered<4> | NULL | 19 | FLASH_A_DQ_buffered<11> | NULL | 21 | FLASH_A_DQ_buffered<6> | NULL | 22 | FPGAData<0> | NULL | 23 | FLASH_A_DQ_buffered<2> | NULL
FB_ORDER_OF_INPUTS | FOOBAR9_ | 24 | FPGAData<5> | NULL | 31 | FLASH_A_DQ_buffered<8> | NULL

FB_IMUX_INDEX | FOOBAR9_ | 254 | 273 | 198 | 274 | 195 | 272 | -1 | 185 | 271 | 256 | 192 | -1 | -1 | 197 | 186 | 257 | 175 | 247 | 245 | 187 | -1 | 263 | 251 | 188 | 189 | -1 | -1 | -1 | -1 | -1 | -1 | 196 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR10_ | 1 | FLASH_A_DQ_buffered<14> | NULL | 3 | FLASH_A_DQ_buffered<13> | NULL | 6 | FLASH_A_DQ_buffered<15> | NULL | 7 | DONE | 87 | 9 | FLASH_A_DQ_buffered<12> | NULL
FB_ORDER_OF_INPUTS | FOOBAR10_ | 10 | N_PZ_680 | NULL

FB_IMUX_INDEX | FOOBAR10_ | -1 | 255 | -1 | 258 | -1 | -1 | 253 | 175 | -1 | 238 | 192 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR12_ | 7 | N_PZ_761 | NULL | 16 | DONE | 87

FB_IMUX_INDEX | FOOBAR12_ | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 191 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 175 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR14_ | 0 | Flash_A_G_buffered | NULL | 1 | FPGA_data<2> | NULL | 4 | FPGA_data<1> | NULL | 7 | N_PZ_761 | NULL | 10 | FPGA_data<0> | NULL
FB_ORDER_OF_INPUTS | FOOBAR14_ | 12 | FPGA_data<3> | NULL | 16 | DONE | 87

FB_IMUX_INDEX | FOOBAR14_ | 362 | 92 | -1 | -1 | 91 | -1 | -1 | 191 | -1 | -1 | 90 | -1 | 93 | -1 | -1 | -1 | 175 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR15_ | 0 | Flash_A_G_buffered | NULL | 2 | FPGA_data<5> | NULL | 4 | FPGA_data<9> | NULL | 6 | FPGA_data<11> | NULL | 7 | N_PZ_761 | NULL
FB_ORDER_OF_INPUTS | FOOBAR15_ | 8 | FPGA_data<13> | NULL | 9 | FPGA_data<4> | NULL | 10 | FPGA_data<14> | NULL | 13 | FPGA_data<8> | NULL | 14 | FPGA_data<10> | NULL
FB_ORDER_OF_INPUTS | FOOBAR15_ | 16 | DONE | 87 | 17 | FPGA_data<12> | NULL | 20 | FPGA_data<6> | NULL | 22 | FPGA_data<7> | NULL

FB_IMUX_INDEX | FOOBAR15_ | 362 | -1 | 95 | -1 | 99 | -1 | 101 | 191 | 112 | 94 | 111 | -1 | -1 | 98 | 100 | -1 | 175 | 113 | -1 | -1 | 96 | -1 | 97 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR16_ | 0 | Flash_A_G_buffered | NULL | 1 | Program_B | 90 | 5 | FPGA_data<15> | NULL | 6 | INIT_B | 89 | 7 | N_PZ_761 | NULL
FB_ORDER_OF_INPUTS | FOOBAR16_ | 10 | FPGA_data<0> | NULL | 14 | CPLD_100MHZ | 55 | 16 | DONE | 87 | 21 | clk_cnt_i<1> | NULL

FB_IMUX_INDEX | FOOBAR16_ | 362 | 172 | -1 | -1 | -1 | 110 | 173 | 191 | -1 | -1 | 90 | -1 | -1 | -1 | 58 | -1 | 175 | -1 | -1 | -1 | -1 | 193 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


GLOBAL_FCLK | CPLD_100MHZ | 2 | 2

TIME_TSPEC | TS_GROUP_BASED_OFFSET | TIMEGRP:FPGA_data:OFFSET=OUT:4.000nS:AFTER:CPLD_100MHZ | FPGA_data | 0 | 0 | 0 | NULL

TIME_TSPEC | TS_GROUP_BASED_OFFSET | TIMEGRP:FLASH_A_A:OFFSET=OUT:4.000nS:AFTER:CPLD_100MHZ | FLASH_A_A | 0 | 0 | 0 | NULL

TIME_TSPEC | TS_CPLD_100MHZ | PERIOD:CPLD_100MHZ:10.000nS:HIGH:5.000nS | CPLD_100MHZ | 10003 | 100 | 50 | NULL

