// Generated by CIRCT firtool-1.61.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module TLCacheCork(
  input         clock,
                reset,
  output        auto_in_a_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_a_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_a_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_a_bits_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_a_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_in_a_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_in_a_bits_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_a_bits_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_in_a_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_c_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_c_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_c_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_c_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_in_c_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_in_c_bits_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_in_c_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_d_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_d_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_in_d_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_in_d_bits_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_in_d_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_in_d_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_in_d_bits_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_d_bits_denied,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_in_d_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_d_bits_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_e_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_e_bits_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_out_a_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_a_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_out_a_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_a_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_a_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_out_a_bits_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [7:0]  auto_out_a_bits_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_out_a_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_d_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_out_d_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_out_d_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_d_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_d_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_out_d_bits_denied,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_out_d_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_out_d_bits_corrupt	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
);

  wire [2:0]  _in_d_bits_WIRE_10;	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
  wire        in_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:96:24]
  wire        a_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:94:31]
  wire        c_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:94:31]
  wire        nodeIn_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:127:34]
  wire        _q_1_io_enq_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire        _q_1_io_deq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire [2:0]  _q_1_io_deq_bits_opcode;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire [1:0]  _q_1_io_deq_bits_param;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire [2:0]  _q_1_io_deq_bits_size;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire [1:0]  _q_1_io_deq_bits_source;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire        _q_1_io_deq_bits_denied;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire [63:0] _q_1_io_deq_bits_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire        _q_1_io_deq_bits_corrupt;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire        _q_io_enq_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire        _q_io_deq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire [2:0]  _q_io_deq_bits_opcode;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire [1:0]  _q_io_deq_bits_param;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire [2:0]  _q_io_deq_bits_size;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire [1:0]  _q_io_deq_bits_source;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire        _q_io_deq_bits_denied;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire [63:0] _q_io_deq_bits_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire        _q_io_deq_bits_corrupt;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire        _pool_io_alloc_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:119:26]
  wire [2:0]  _pool_io_alloc_bits;	// @[generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:119:26]
  wire        _toD_T = auto_in_a_bits_opcode == 3'h6;	// @[generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:69:37]
  wire        toD = _toD_T & auto_in_a_bits_param == 3'h2 | (&auto_in_a_bits_opcode);	// @[generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:69:{37,54,73,97}, :70:37]
  wire        a_a_valid = auto_in_a_valid & ~toD;	// @[generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:69:97, :73:{33,36}]
  wire        _GEN = _toD_T | (&auto_in_a_bits_opcode);	// @[generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:69:37, :70:37, :78:49]
  wire [2:0]  a_a_bits_opcode = _GEN ? 3'h4 : auto_in_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:74:18, :78:{49,86}, :79:27]
  wire        winner_0 = auto_in_c_valid & (&auto_in_c_bits_opcode);	// @[generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:94:{33,53}]
  wire        _c_a_bits_a_mask_T = auto_in_c_bits_size > 3'h2;	// @[generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:69:73, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21]
  wire        c_a_bits_a_mask_size = auto_in_c_bits_size[1:0] == 2'h2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12]
  wire        c_a_bits_a_mask_acc = _c_a_bits_a_mask_T | c_a_bits_a_mask_size & ~(auto_in_c_bits_address[2]);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}]
  wire        c_a_bits_a_mask_acc_1 = _c_a_bits_a_mask_T | c_a_bits_a_mask_size & auto_in_c_bits_address[2];	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}]
  wire        c_a_bits_a_mask_size_1 = auto_in_c_bits_size[1:0] == 2'h1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12]
  wire        c_a_bits_a_mask_eq_2 = ~(auto_in_c_bits_address[2]) & ~(auto_in_c_bits_address[1]);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire        c_a_bits_a_mask_acc_2 = c_a_bits_a_mask_acc | c_a_bits_a_mask_size_1 & c_a_bits_a_mask_eq_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        c_a_bits_a_mask_eq_3 = ~(auto_in_c_bits_address[2]) & auto_in_c_bits_address[1];	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire        c_a_bits_a_mask_acc_3 = c_a_bits_a_mask_acc | c_a_bits_a_mask_size_1 & c_a_bits_a_mask_eq_3;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        c_a_bits_a_mask_eq_4 = auto_in_c_bits_address[2] & ~(auto_in_c_bits_address[1]);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire        c_a_bits_a_mask_acc_4 = c_a_bits_a_mask_acc_1 | c_a_bits_a_mask_size_1 & c_a_bits_a_mask_eq_4;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        c_a_bits_a_mask_eq_5 = auto_in_c_bits_address[2] & auto_in_c_bits_address[1];	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire        c_a_bits_a_mask_acc_5 = c_a_bits_a_mask_acc_1 | c_a_bits_a_mask_size_1 & c_a_bits_a_mask_eq_5;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        _nodeIn_c_ready_T = auto_in_c_bits_opcode == 3'h6;	// @[generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:69:37, :105:53]
  reg  [2:0]  d_first_counter;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27]
  wire        d_grant = _in_d_bits_WIRE_10 == 3'h5 | _in_d_bits_WIRE_10 == 3'h4;	// @[generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:79:27, :125:{40,54,74}, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign nodeIn_d_valid = in_d_valid & (_pool_io_alloc_valid | (|d_first_counter) | ~d_grant);	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:96:24, generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:119:26, :125:54, :127:{34,70,73}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27, :232:25]
  wire        in_d_ready = auto_in_d_ready & (_pool_io_alloc_valid | (|d_first_counter) | ~d_grant);	// @[generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:119:26, :125:54, :127:73, :128:{34,70}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27, :232:25]
  reg  [2:0]  nodeIn_d_bits_sink_r;	// @[generators/rocket-chip/src/main/scala/util/package.scala:80:63]
  wire [2:0]  d_d_bits_opcode = auto_out_d_bits_opcode == 3'h0 & ~(auto_out_d_bits_source[0]) ? 3'h6 : auto_out_d_bits_opcode == 3'h1 & auto_out_d_bits_source[0] ? 3'h5 : auto_out_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1217:7, generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:68:74, :69:37, :125:40, :134:13, :154:{33,51,71,76}, :155:27, :158:{33,47,50,73}, :159:27]
  reg  [2:0]  beatsLeft;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30]
  wire        idle = beatsLeft == 3'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1217:7, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, :61:28]
  wire        winner_1 = ~winner_0 & a_a_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:16:61, :71:69, generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:73:33, :94:33]
  wire        _nodeOut_a_valid_T = winner_0 | a_a_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:31, generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:73:33, :94:33]
  reg         state_0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
  reg         state_1;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
  wire        muxState_0 = idle ? winner_0 : state_0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :88:26, :89:25, generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:94:33]
  wire        muxState_1 = idle ? winner_1 : state_1;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25]
  assign c_a_ready = auto_out_a_ready & (idle | state_0);	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :88:26, :92:24, :94:31]
  assign a_a_ready = auto_out_a_ready & (idle ? ~winner_0 : state_1);	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:16:61, :61:28, :88:26, :92:24, :94:31, generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:94:33]
  wire        nodeOut_a_valid = idle ? _nodeOut_a_valid_T : state_0 & winner_0 | state_1 & a_a_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:24, generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:73:33, :94:33, src/main/scala/chisel3/util/Mux.scala:30:73]
  reg  [2:0]  beatsLeft_1;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30]
  wire        idle_1 = beatsLeft_1 == 3'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1217:7, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, :61:28]
  wire        _GEN_0 = _q_io_deq_valid | auto_out_d_valid;	// @[generators/rocket-chip/src/main/scala/util/package.scala:245:43, src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire        winner_1_1 = ~auto_out_d_valid & _q_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:16:61, :71:69, src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire        winner_1_2 = ~_GEN_0 & _q_1_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:16:61, :71:69, generators/rocket-chip/src/main/scala/util/package.scala:245:43, src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire        _in_d_valid_T = auto_out_d_valid | _q_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/chisel3/util/Decoupled.scala:376:21]
  `ifndef SYNTHESIS	// @[generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:108:16]
    always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:108:16]
      if (~reset & ~(~auto_in_c_valid | _nodeIn_c_ready_T | (&auto_in_c_bits_opcode))) begin	// @[generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:94:53, :105:53, :108:{16,17,61}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:108:16]
          $error("Assertion failed\n    at CacheCork.scala:108 assert (!in.c.valid || in.c.bits.opcode === Release || in.c.bits.opcode === ReleaseData)\n");	// @[generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:108:16]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:108:16]
          $fatal;	// @[generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:108:16]
      end
      if (~reset & ~(~winner_0 | ~winner_1)) begin	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :77:{13,56,59,62}, generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:94:33, :108:16]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
          $fatal;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
      end
      if (~reset & ~(~_nodeOut_a_valid_T | winner_0 | winner_1)) begin	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :79:{14,15,31,36}, generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:94:33, :108:16]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:14]
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:14]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:14]
          $fatal;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:14]
      end
      if (~reset & ~((~auto_out_d_valid | ~winner_1_1) & (~(auto_out_d_valid | winner_1_1) | ~winner_1_2))) begin	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :76:48, :77:{13,56,59,62,77}, generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:108:16]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
          $fatal;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
      end
      if (~reset & ~(~(_in_d_valid_T | _q_1_io_deq_valid) | auto_out_d_valid | winner_1_1 | winner_1_2)) begin	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :79:{14,15,31,36}, generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:108:16, src/main/scala/chisel3/util/Decoupled.scala:376:21]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:14]
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:14]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:14]
          $fatal;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:14]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg         state_1_0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
  reg         state_1_1;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
  reg         state_1_2;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
  wire        muxState_1_0 = idle_1 ? auto_out_d_valid : state_1_0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :88:26, :89:25]
  wire        muxState_1_1 = idle_1 ? winner_1_1 : state_1_1;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25]
  wire        muxState_1_2 = idle_1 ? winner_1_2 : state_1_2;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25]
  assign in_d_valid = idle_1 ? _in_d_valid_T | _q_1_io_deq_valid : state_1_0 & auto_out_d_valid | state_1_1 & _q_io_deq_valid | state_1_2 & _q_1_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:{24,46}, src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [2:0]  _in_d_bits_WIRE_8 = (muxState_1_0 ? auto_out_d_bits_size : 3'h0) | (muxState_1_1 ? _q_io_deq_bits_size : 3'h0) | (muxState_1_2 ? _q_1_io_deq_bits_size : 3'h0);	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1217:7, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign _in_d_bits_WIRE_10 = (muxState_1_0 ? d_d_bits_opcode : 3'h0) | (muxState_1_1 ? _q_io_deq_bits_opcode : 3'h0) | (muxState_1_2 ? _q_1_io_deq_bits_opcode : 3'h0);	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1217:7, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:154:76, :158:73, :159:27, src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [12:0] _d_first_beats1_decode_T_1 = 13'h3F << _in_d_bits_WIRE_8;	// @[generators/rocket-chip/src/main/scala/util/package.scala:235:71, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [12:0] _decode_T_5 = 13'h3F << auto_in_a_bits_size;	// @[generators/rocket-chip/src/main/scala/util/package.scala:235:71]
  wire [12:0] _decode_T_1 = 13'h3F << auto_in_c_bits_size;	// @[generators/rocket-chip/src/main/scala/util/package.scala:235:71]
  wire [12:0] _decode_T_9 = 13'h3F << auto_out_d_bits_size;	// @[generators/rocket-chip/src/main/scala/util/package.scala:235:71]
  wire        _beatsLeft_T_4 = in_d_ready & in_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:96:24, generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:128:34, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  always @(posedge clock) begin
    if (reset) begin
      d_first_counter <= 3'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1217:7, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27]
      beatsLeft <= 3'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1217:7, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30]
      state_0 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
      state_1 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
      beatsLeft_1 <= 3'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1217:7, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30]
      state_1_0 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
      state_1_1 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
      state_1_2 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
    end
    else begin
      if (_beatsLeft_T_4) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35]
        if (|d_first_counter)	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27, :232:25]
          d_first_counter <= d_first_counter - 3'h1;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27, :231:28]
        else	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:232:25]
          d_first_counter <= _in_d_bits_WIRE_10[0] ? ~(_d_first_beats1_decode_T_1[5:3]) : 3'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1217:7, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, generators/rocket-chip/src/main/scala/util/package.scala:235:{46,71,76}, src/main/scala/chisel3/util/Mux.scala:30:73]
      end
      if (idle & auto_out_a_ready)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :62:24]
        beatsLeft <= (winner_0 ? ~(_decode_T_1[5:3]) : 3'h0) | (winner_1 & ~(a_a_bits_opcode[2]) ? ~(_decode_T_5[5:3]) : 3'h0);	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1217:7, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, :71:69, :82:69, :84:44, generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:74:18, :78:86, :79:27, :94:33, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:93:{28,37}, :222:14, generators/rocket-chip/src/main/scala/util/package.scala:235:{46,71,76}]
      else	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:62:24]
        beatsLeft <= beatsLeft - {2'h0, auto_out_a_ready & nodeOut_a_valid};	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, :96:24, src/main/scala/chisel3/util/Decoupled.scala:52:35, :376:21, src/main/scala/chisel3/util/Mux.scala:30:73]
      if (idle) begin	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28]
        state_0 <= winner_0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26, generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:94:33]
        state_1 <= winner_1;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :88:26]
      end
      if (idle_1 & in_d_ready)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :62:24, generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:128:34]
        beatsLeft_1 <= auto_out_d_valid & d_d_bits_opcode[0] ? ~(_decode_T_9[5:3]) : 3'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1217:7, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, :82:69, generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:154:76, :158:73, :159:27, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:107:36, :222:14, generators/rocket-chip/src/main/scala/util/package.scala:235:{46,71,76}]
      else	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:62:24]
        beatsLeft_1 <= beatsLeft_1 - {2'h0, _beatsLeft_T_4};	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, src/main/scala/chisel3/util/Decoupled.scala:52:35, :376:21, src/main/scala/chisel3/util/Mux.scala:30:73]
      if (idle_1) begin	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28]
        state_1_0 <= auto_out_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
        state_1_1 <= winner_1_1;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :88:26]
        state_1_2 <= winner_1_2;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :88:26]
      end
    end
    if (~(|d_first_counter))	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27, :232:25]
      nodeIn_d_bits_sink_r <= _pool_io_alloc_bits;	// @[generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:119:26, generators/rocket-chip/src/main/scala/util/package.scala:80:63]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        d_first_counter = _RANDOM[/*Zero width*/ 1'b0][2:0];	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27]
        nodeIn_d_bits_sink_r = _RANDOM[/*Zero width*/ 1'b0][5:3];	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27, generators/rocket-chip/src/main/scala/util/package.scala:80:63]
        beatsLeft = _RANDOM[/*Zero width*/ 1'b0][12:10];	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27]
        state_0 = _RANDOM[/*Zero width*/ 1'b0][13];	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27]
        state_1 = _RANDOM[/*Zero width*/ 1'b0][14];	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27]
        beatsLeft_1 = _RANDOM[/*Zero width*/ 1'b0][17:15];	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27]
        state_1_0 = _RANDOM[/*Zero width*/ 1'b0][18];	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27]
        state_1_1 = _RANDOM[/*Zero width*/ 1'b0][19];	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27]
        state_1_2 = _RANDOM[/*Zero width*/ 1'b0][20];	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  IDPool pool (	// @[generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:119:26]
    .clock          (clock),
    .reset          (reset),
    .io_free_valid  (auto_in_e_valid),
    .io_free_bits   (auto_in_e_bits_sink),
    .io_alloc_ready (auto_in_d_ready & nodeIn_d_valid & ~(|d_first_counter) & d_grant),	// @[generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:125:54, :126:53, :127:34, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27, :232:25]
    .io_alloc_valid (_pool_io_alloc_valid),
    .io_alloc_bits  (_pool_io_alloc_bits)
  );
  Queue_39 q (	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
    .clock               (clock),
    .reset               (reset),
    .io_enq_ready        (_q_io_enq_ready),
    .io_enq_valid        (auto_in_c_valid & _nodeIn_c_ready_T),	// @[generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:105:{33,53}]
    .io_enq_bits_opcode  (3'h6),	// @[generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:69:37]
    .io_enq_bits_param   (2'h0),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/chisel3/util/Mux.scala:30:73]
    .io_enq_bits_size    (auto_in_c_bits_size),
    .io_enq_bits_source  (auto_in_c_bits_source),
    .io_enq_bits_sink    (3'h0),	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1217:7]
    .io_enq_bits_denied  (1'h0),
    .io_enq_bits_data    (64'h0),	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1217:7]
    .io_enq_bits_corrupt (1'h0),
    .io_deq_ready        (in_d_ready & (idle_1 ? ~auto_out_d_valid : state_1_1)),	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:16:61, :61:28, :88:26, :92:24, :94:31, generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:128:34]
    .io_deq_valid        (_q_io_deq_valid),
    .io_deq_bits_opcode  (_q_io_deq_bits_opcode),
    .io_deq_bits_param   (_q_io_deq_bits_param),
    .io_deq_bits_size    (_q_io_deq_bits_size),
    .io_deq_bits_source  (_q_io_deq_bits_source),
    .io_deq_bits_sink    (/* unused */),
    .io_deq_bits_denied  (_q_io_deq_bits_denied),
    .io_deq_bits_data    (_q_io_deq_bits_data),
    .io_deq_bits_corrupt (_q_io_deq_bits_corrupt)
  );
  Queue_39 q_1 (	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
    .clock               (clock),
    .reset               (reset),
    .io_enq_ready        (_q_1_io_enq_ready),
    .io_enq_valid        (auto_in_a_valid & toD),	// @[generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:69:97, :85:33]
    .io_enq_bits_opcode  (3'h4),	// @[generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:79:27]
    .io_enq_bits_param   (2'h0),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/chisel3/util/Mux.scala:30:73]
    .io_enq_bits_size    (auto_in_a_bits_size),
    .io_enq_bits_source  (auto_in_a_bits_source),
    .io_enq_bits_sink    (3'h0),	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1217:7]
    .io_enq_bits_denied  (1'h0),
    .io_enq_bits_data    (64'h0),	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1217:7]
    .io_enq_bits_corrupt (1'h0),
    .io_deq_ready        (in_d_ready & (idle_1 ? ~_GEN_0 : state_1_2)),	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:16:61, :61:28, :88:26, :92:24, :94:31, generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:128:34, generators/rocket-chip/src/main/scala/util/package.scala:245:43]
    .io_deq_valid        (_q_1_io_deq_valid),
    .io_deq_bits_opcode  (_q_1_io_deq_bits_opcode),
    .io_deq_bits_param   (_q_1_io_deq_bits_param),
    .io_deq_bits_size    (_q_1_io_deq_bits_size),
    .io_deq_bits_source  (_q_1_io_deq_bits_source),
    .io_deq_bits_sink    (/* unused */),
    .io_deq_bits_denied  (_q_1_io_deq_bits_denied),
    .io_deq_bits_data    (_q_1_io_deq_bits_data),
    .io_deq_bits_corrupt (_q_1_io_deq_bits_corrupt)
  );
  assign auto_in_a_ready = toD ? _q_1_io_enq_ready : a_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:94:31, generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:69:97, :71:26, src/main/scala/chisel3/util/Decoupled.scala:376:21]
  assign auto_in_c_ready = _nodeIn_c_ready_T ? _q_io_enq_ready : c_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:94:31, generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:105:53, :109:26, src/main/scala/chisel3/util/Decoupled.scala:376:21]
  assign auto_in_d_valid = nodeIn_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:127:34]
  assign auto_in_d_bits_opcode = _in_d_bits_WIRE_10;	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_in_d_bits_param = (muxState_1_1 ? _q_io_deq_bits_param : 2'h0) | (muxState_1_2 ? _q_1_io_deq_bits_param : 2'h0);	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_in_d_bits_size = _in_d_bits_WIRE_8;	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_in_d_bits_source = (muxState_1_0 ? auto_out_d_bits_source[2:1] : 2'h0) | (muxState_1_1 ? _q_io_deq_bits_source : 2'h0) | (muxState_1_2 ? _q_1_io_deq_bits_source : 2'h0);	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:135:46, src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_in_d_bits_sink = (|d_first_counter) ? nodeIn_d_bits_sink_r : _pool_io_alloc_bits;	// @[generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:119:26, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27, :232:25, generators/rocket-chip/src/main/scala/util/package.scala:80:{42,63}]
  assign auto_in_d_bits_denied = muxState_1_0 & auto_out_d_bits_denied | muxState_1_1 & _q_io_deq_bits_denied | muxState_1_2 & _q_1_io_deq_bits_denied;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_in_d_bits_data = (muxState_1_0 ? auto_out_d_bits_data : 64'h0) | (muxState_1_1 ? _q_io_deq_bits_data : 64'h0) | (muxState_1_2 ? _q_1_io_deq_bits_data : 64'h0);	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1217:7, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_in_d_bits_corrupt = muxState_1_0 & auto_out_d_bits_corrupt | muxState_1_1 & _q_io_deq_bits_corrupt | muxState_1_2 & _q_1_io_deq_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_a_valid = nodeOut_a_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:96:24]
  assign auto_out_a_bits_opcode = muxState_1 ? a_a_bits_opcode : 3'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1217:7, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:74:18, :78:86, :79:27, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_a_bits_size = (muxState_0 ? auto_in_c_bits_size : 3'h0) | (muxState_1 ? auto_in_a_bits_size : 3'h0);	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1217:7, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_a_bits_source = (muxState_0 ? {auto_in_c_bits_source, 1'h0} : 3'h0) | (muxState_1 ? {auto_in_a_bits_source, _GEN | auto_in_a_bits_opcode == 3'h0 | auto_in_a_bits_opcode == 3'h1} : 3'h0);	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1217:7, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:68:{38,74}, :75:25, :78:{49,86}, :81:27, :96:41, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_a_bits_address = (muxState_0 ? auto_in_c_bits_address : 32'h0) | (muxState_1 ? auto_in_a_bits_address : 32'h0);	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1217:7, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_a_bits_mask = (muxState_0 ? {c_a_bits_a_mask_acc_5 | c_a_bits_a_mask_eq_5 & auto_in_c_bits_address[0], c_a_bits_a_mask_acc_5 | c_a_bits_a_mask_eq_5 & ~(auto_in_c_bits_address[0]), c_a_bits_a_mask_acc_4 | c_a_bits_a_mask_eq_4 & auto_in_c_bits_address[0], c_a_bits_a_mask_acc_4 | c_a_bits_a_mask_eq_4 & ~(auto_in_c_bits_address[0]), c_a_bits_a_mask_acc_3 | c_a_bits_a_mask_eq_3 & auto_in_c_bits_address[0], c_a_bits_a_mask_acc_3 | c_a_bits_a_mask_eq_3 & ~(auto_in_c_bits_address[0]), c_a_bits_a_mask_acc_2 | c_a_bits_a_mask_eq_2 & auto_in_c_bits_address[0], c_a_bits_a_mask_acc_2 | c_a_bits_a_mask_eq_2 & ~(auto_in_c_bits_address[0])} : 8'h0) | (muxState_1 ? auto_in_a_bits_mask : 8'h0);	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1217:7, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, :215:29, :222:10, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_a_bits_data = (muxState_0 ? auto_in_c_bits_data : 64'h0) | (muxState_1 ? auto_in_a_bits_data : 64'h0);	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1217:7, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_d_ready = in_d_ready & (idle_1 | state_1_0);	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :88:26, :92:24, :94:31, generators/rocket-chip/src/main/scala/tilelink/CacheCork.scala:128:34]
endmodule

