#include <arancini/ir/node.h>
#include <arancini/ir/port.h>
#include <arancini/ir/value-type.h>
#include <arancini/input/registers.h>
#include <arancini/util/type-utils.h>
#include <arancini/output/dynamic/arm64/arm64-instruction.h>
#include <arancini/output/dynamic/arm64/arm64-translation-context.h>

#include <arancini/runtime/exec/x86/x86-cpu-state.h>

#include <cmath>
#include <cctype>
#include <string>
#include <cstddef>
#include <cstdint>
#include <cstring>
#include <unordered_map>

using namespace arancini::output::dynamic::arm64;
using namespace arancini::ir;

// TODO: move to common
register_operand context_block_reg(register_operand::x29);
register_operand dbt_retval_register(register_operand::x0);

// TODO: handle as part of capabilities code
static constexpr bool supports_lse = false;

using arancini::input::x86::reg_offsets;

// TODO: should be replaced with static_map data structure
using flag_map_type = std::unordered_map<reg_offsets, register_operand>;
static flag_map_type flag_map {
	{ reg_offsets::ZF, {} },
	{ reg_offsets::CF, {} },
	{ reg_offsets::OF, {} },
	{ reg_offsets::SF, {} },
};

template <typename NodeType>
void allocate_flags(port_register_allocator& allocator, flag_map_type& flag_map, const NodeType& n) {
    flag_map[reg_offsets::ZF] = allocator.allocate(n.zero(), value_type::u1());
    flag_map[reg_offsets::SF] = allocator.allocate(n.negative(), value_type::u1());
    flag_map[reg_offsets::OF] = allocator.allocate(n.overflow(), value_type::u1());
    flag_map[reg_offsets::CF] = allocator.allocate(n.carry(), value_type::u1());
}

void fill_byte_with_bit(instruction_builder& builder, const register_operand& reg) {
    builder.shift_left(variable(reg), variable(reg), 7);
    builder.arithmetic_shift_right(variable(reg), variable(reg), 7);
}

register_operand arm64_translation_context::cast(const register_operand &src, value_type type) {
    builder_.insert_comment("Internal cast from {} to {}", src.type(), type);

	if (src.type().type_class() == value_type_class::floating_point &&
        type.type_class() != value_type_class::floating_point) {
		auto dest = var_alloc_.allocate(type);
        builder_.fcvtzs(dest, src);
        return dest;
	}

	if (src.type().type_class() == value_type_class::floating_point &&
        type.type_class() == value_type_class::floating_point) {
        if (type.element_width() == 64 && src.type().element_width() == 32) {
            auto dest = var_alloc_.allocate(type);
            builder_.fcvt(dest, src);
            return dest;
        }

        if (type.element_width() == 64 && src.type().element_width() == 64)
            return src;
        
        if (type.element_width() == 64 && src.type().element_width() == 128)
            return register_operand(src.index(), type);

        throw backend_exception("Cannot internally cast from {} to {}", src.type(), type);
    }

    if (src.type().element_width() >= type.element_width()) {
        return register_operand(src.index(), type);
    }

    if (type.element_width() > 64)
        type = value_type::u64();

    auto dest = var_alloc_.allocate(type);
    builder_.extend(dest, src);
    return dest;
}

memory_operand arm64_translation_context::guest_memory(int regoff, memory_operand::address_mode mode) {
    if (regoff > 255 || regoff < -256) {
        auto base_register = var_alloc_.allocate(value_types::addr_type);
        builder_.move(base_register, regoff);
        builder_.add(base_register, context_block_reg, base_register);
        return memory_operand(base_register, 0, mode);
    } else {
        return memory_operand(context_block_reg, regoff, mode);
    }
}

void arm64_translation_context::begin_block() {
    ret_ = 0;
    chainable_ = false;
    instr_cnt_ = 0;
}

void arm64_translation_context::begin_instruction(off_t address, const std::string &disasm) {
	instruction_index_to_guest_[builder_.size()] = address;

    current_instruction_disasm_ = disasm;

	this_pc_ = address;
    logger.debug("Translating instruction {} at address {:#x}\n", disasm, address);

    instr_cnt_++;

    // TODO: these comments should be inserted only in debug builds
    builder_.begin_instruction_block(fmt::format("instruction_{}: {}", instr_cnt_, disasm));

    nodes_.clear();
}

void arm64_translation_context::end_instruction() {
    try {
        for (const auto* node : nodes_)
            materialise(node);

        // builder_.allocate();
        // builder_.emit(writer());
        // builder_.clear();
    } catch (std::exception &e) {
        logger.error("{}\n", util::logging_separator());
        logger.error("Instruction translation failed for guest instruction '{}' with translation:\n{}\n",
                     current_instruction_disasm_,
                     fmt::format("{}", fmt::join(builder_.instruction_begin(), builder_.instruction_end(), "\n")));
        logger.error("{}\n", util::logging_separator());
        fflush(stderr);
        throw backend_exception("Instruction translation failed: {}", e.what());
    }
}

void arm64_translation_context::end_block() {

    try {
        builder_.allocate();

        // These instructions can be inserted after register allocation, since they do not depend on
        // virtual registers and only def().  The native_call_result ABI returns
        // {x0=exit_code, x1=chain_patch_address}; always clear x1 for blocks
        // that did not explicitly set up a patch site.
        builder_.move(variable(dbt_retval_register), ret_);
        if (!chainable_)
            builder_.move(variable(register_operand(register_operand::x1)), 0);

        builder_.ret();

        builder_.emit(writer());

        builder_.clear();
    } catch (std::exception &e) {
        // TODO: views as lvalues
        logger.error("{}\n", util::logging_separator());
        logger.error("Register allocation failed for guest instruction '{}' with translation:\n{}\n",
                     current_instruction_disasm_,
                     fmt::format("{}", fmt::join(builder_.instruction_begin(), builder_.instruction_end(), "\n")));
        logger.error("{}\n", util::logging_separator());
        fflush(stderr);
        throw backend_exception("Register allocation failed: {}", e.what());
    }

    // Reset context for next block of instructions
    reset_context();
}

void arm64_translation_context::reset_context() {
    nodes_.clear();
    materialised_nodes_.clear();
    var_alloc_.reset();
    instruction_index_to_guest_.clear();
    locals_.clear();
    chainable_ = false;
}

void arm64_translation_context::chain(uint64_t chain_address, void *chain_target) {
    auto *patch = reinterpret_cast<std::uint32_t *>(chain_address);
    auto source = reinterpret_cast<std::intptr_t>(patch);
    auto target = reinterpret_cast<std::intptr_t>(chain_target);
    auto delta = target - source;

    // AArch64 B immediate is a signed 28-bit byte offset encoded as imm26 << 2.
    if ((delta & 0x3) != 0 || delta < -(1 << 27) || delta >= (1 << 27)) {
        logger.debug("AArch64 chain target out of range: patch={:#x} target={:#x}\n",
                     chain_address, reinterpret_cast<std::uintptr_t>(chain_target));
        return;
    }

    std::uint32_t imm26 = (static_cast<std::uint32_t>(delta >> 2) & 0x03ffffffu);
    *patch = 0x14000000u | imm26;
    __builtin___clear_cache(reinterpret_cast<char *>(patch),
                            reinterpret_cast<char *>(patch + 1));
}

void arm64_translation_context::lower(const std::shared_ptr<ir::action_node> &n) {
    nodes_.push_back(n.get());
}

void arm64_translation_context::materialise(const ir::node* n) {
    // Invalid node
    [[unlikely]]
    if (!n)
        throw backend_exception("Received NULL pointer to node when materialising");

    // Avoid materialising again
    if (materialised_nodes_.count(n)) {
        logger.debug("Already handled {} node with ID: {}; skipping\n", n->kind(), fmt::ptr(n));
        return;
    }

    logger.debug("Handling {} with node ID: {}\n", n->kind(), fmt::ptr(n));
    switch (n->kind()) {
    case node_kinds::read_reg:
        materialise_read_reg(*reinterpret_cast<const read_reg_node*>(n));
        break;
    case node_kinds::write_reg:
        materialise_write_reg(*reinterpret_cast<const write_reg_node*>(n));
        break;
    case node_kinds::read_mem:
        materialise_read_mem(*reinterpret_cast<const read_mem_node*>(n));
        break;
    case node_kinds::write_mem:
        materialise_write_mem(*reinterpret_cast<const write_mem_node*>(n));
        break;
	case node_kinds::read_pc:
		materialise_read_pc(*reinterpret_cast<const read_pc_node *>(n));
        break;
	case node_kinds::write_pc:
		materialise_write_pc(*reinterpret_cast<const write_pc_node *>(n));
        break;
    case node_kinds::label:
        materialise_label(*reinterpret_cast<const label_node *>(n));
        break;
    case node_kinds::br:
        materialise_br(*reinterpret_cast<const br_node *>(n));
        break;
    case node_kinds::cond_br:
        materialise_cond_br(*reinterpret_cast<const cond_br_node *>(n));
        break;
	case node_kinds::cast:
		materialise_cast(*reinterpret_cast<const cast_node *>(n));
        break;
    case node_kinds::csel:
		materialise_csel(*reinterpret_cast<const csel_node *>(n));
        break;
    case node_kinds::bit_shift:
		materialise_bit_shift(*reinterpret_cast<const bit_shift_node *>(n));
        break;
    case node_kinds::bit_extract:
		materialise_bit_extract(*reinterpret_cast<const bit_extract_node *>(n));
        break;
    case node_kinds::bit_insert:
		materialise_bit_insert(*reinterpret_cast<const bit_insert_node *>(n));
        break;
    case node_kinds::vector_insert:
		materialise_vector_insert(*reinterpret_cast<const vector_insert_node *>(n));
        break;
    case node_kinds::vector_extract:
		materialise_vector_extract(*reinterpret_cast<const vector_extract_node *>(n));
        break;
    case node_kinds::constant:
        materialise_constant(*reinterpret_cast<const constant_node*>(n));
        break;
	case node_kinds::unary_arith:
        materialise_unary_arith(*reinterpret_cast<const unary_arith_node*>(n));
        break;
	case node_kinds::binary_arith:
		materialise_binary_arith(*reinterpret_cast<const binary_arith_node*>(n));
        break;
    case node_kinds::ternary_arith:
		materialise_ternary_arith(*reinterpret_cast<const ternary_arith_node*>(n));
        break;
	case node_kinds::binary_atomic:
		materialise_binary_atomic(*reinterpret_cast<const binary_atomic_node *>(n));
        break;
	case node_kinds::ternary_atomic:
		materialise_ternary_atomic(*reinterpret_cast<const ternary_atomic_node *>(n));
        break;
    case node_kinds::internal_call:
        materialise_internal_call(*reinterpret_cast<const internal_call_node*>(n));
        break;
	case node_kinds::read_local:
        materialise_read_local(*reinterpret_cast<const read_local_node*>(n));
        break;
	case node_kinds::write_local:
        materialise_write_local(*reinterpret_cast<const write_local_node*>(n));
        break;
    default:
        throw backend_exception("Unknown node encountered with index {}", util::to_underlying(n->kind()));
    }

    materialised_nodes_.insert(n);
}

static inline bool is_flag_port(const port &value) {
	return value.type().width() == 1 || value.kind() == port_kinds::zero ||
           value.kind() == port_kinds::carry || value.kind() == port_kinds::negative ||
           value.kind() == port_kinds::overflow;
}

std::optional<int64_t> arm64_translation_context::get_as_int(const node *n) const {
    switch (n->kind()) {
    case node_kinds::constant: {
        const auto &cn = *reinterpret_cast<const constant_node *>(n);
        if (cn.val().type().width() > 64)
            return std::nullopt;
        return static_cast<int64_t>(cn.const_val_i());
    }
    case node_kinds::read_pc:
        return this_pc_;
    case node_kinds::cast: {
        const auto &cn = *reinterpret_cast<const cast_node *>(n);
        auto src = get_as_int(cn.source_value().owner());
        if (!src)
            return std::nullopt;
        auto width = cn.source_value().type().element_width();
        switch (cn.op()) {
        case cast_op::bitcast:
            return src;
        case cast_op::trunc:
        case cast_op::zx:
            return static_cast<int64_t>((static_cast<uint64_t>(*src) << (64 - width)) >> (64 - width));
        case cast_op::sx:
            return (*src << (64 - width)) >> (64 - width);
        }
        return std::nullopt;
    }
    case node_kinds::binary_arith: {
        const auto &bn = *reinterpret_cast<const binary_arith_node *>(n);
        if (!bn.zero().targets().empty() || !bn.overflow().targets().empty() ||
            !bn.carry().targets().empty() || !bn.negative().targets().empty())
            return std::nullopt;
        auto lhs = get_as_int(bn.lhs().owner());
        auto rhs = get_as_int(bn.rhs().owner());
        if (!lhs || !rhs)
            return std::nullopt;
        switch (bn.op()) {
        case binary_arith_op::add:
            return *lhs + *rhs;
        case binary_arith_op::sub:
            return *lhs - *rhs;
        case binary_arith_op::mul:
            return *lhs * *rhs;
        case binary_arith_op::div:
            return *rhs ? std::optional<int64_t>(*lhs / *rhs) : std::nullopt;
        case binary_arith_op::mod:
            return *rhs ? std::optional<int64_t>(*lhs % *rhs) : std::nullopt;
        case binary_arith_op::band:
            return *lhs & *rhs;
        case binary_arith_op::bor:
            return *lhs | *rhs;
        case binary_arith_op::bxor:
            return *lhs ^ *rhs;
        }
        return std::nullopt;
    }
    default:
        return std::nullopt;
    }
}

void arm64_translation_context::materialise_read_reg(const read_reg_node &n) {
    builder_.insert_comment("read register: {}", n.regname());

    auto address = guest_memory(n.regoff());
    const auto& destination = var_alloc_.allocate(n.val());
    builder_.load(variable(destination), address);
}

inline bool is_flag_setter(node_kinds node_kind) {
    return node_kind == node_kinds::binary_arith || node_kind == node_kinds::ternary_arith ||
           node_kind == node_kinds::binary_atomic || node_kind == node_kinds::ternary_atomic;
}

void arm64_translation_context::materialise_write_reg(const write_reg_node &n) {
    auto &source = materialise_port(n.value());
    auto address = guest_memory(n.regoff());

    // Flags may be set either based on some preceding operation or with a constant
    // Handle the case when they are generated based on a previous operation here
    if (is_flag_port(n.value())) {
        builder_.insert_comment("write flag: {}", n.regname());
        if (is_flag_setter(n.value().owner()->kind())) {
            const auto &flag = flag_map.at(static_cast<reg_offsets>(n.regoff()));
            builder_.store(variable(flag), address);
        } else if (source.size()) {
            source[0].cast(n.value().type());
            builder_.store(variable(source), address);
        }
        return;
    }

    builder_.insert_comment("write register: {}", n.regname());
    builder_.store(variable(source), address);
}

void arm64_translation_context::materialise_read_mem(const read_mem_node &n) {
    const auto &destination = var_alloc_.allocate(n.val());
    const auto &address = materialise_port(n.address());
    builder_.load(variable(destination), memory_operand(address));

    // x86 loads are acquire-like in the verified x86-on-Arm mapping.
    builder_.append(instruction("dmb ld"));
}

void arm64_translation_context::materialise_write_mem(const write_mem_node &n) {
    const auto &source = materialise_port(n.value());

    // x86 stores require a store barrier before the Arm store sequence.
    builder_.append(instruction("dmb st"));

    const auto &address = materialise_port(n.address());
    builder_.store(variable(source), memory_operand(address));
}

void arm64_translation_context::materialise_read_pc(const read_pc_node &n) {
	auto out = var_alloc_.allocate(n.val());
    builder_.insert_comment("read PC");
    builder_.move(variable(out), this_pc_);
}

void arm64_translation_context::materialise_write_pc(const write_pc_node &n) {
    const auto target = get_as_int(n.value().owner());
    const auto &new_pc = materialise_port(n.value());

	if (n.updates_pc() == br_type::call) {
		ret_ = 3;
	}

	if (n.updates_pc() == br_type::ret) {
		ret_ = 4;
	}

    builder_.insert_comment("update program counter");

    auto address = guest_memory(reg_offsets::PC);
    builder_.store(variable(new_pc), address);

    // Normal direct block endings can be chained. Return the address of a
    // patchable NOP in x1; chain() overwrites it with a direct B when the
    // target is within AArch64's +/-128 MiB branch range.
    if (ret_ == 0 && target) {
        chainable_ = true;
        auto patch_label = builder_.format_label("chain_patch");
        builder_.append(instruction("adr", def(register_operand(register_operand::x1)), use(patch_label)));
        builder_.append(instruction(patch_label));
        builder_.append(instruction("nop"));
    }
}

void arm64_translation_context::materialise_label(const label_node &n) {
    builder_.label(n.name());
}

void arm64_translation_context::materialise_br(const br_node &n) {
    builder_.branch(n.target()->name());
}

void arm64_translation_context::materialise_cond_br(const cond_br_node &n) {
    const auto &condition = materialise_port(n.cond());
    builder_.zero_compare_and_branch(condition, n.target()->name(), cond_operand::ne());
}

void arm64_translation_context::materialise_constant(const constant_node &n) {
	const auto &out = var_alloc_.allocate(n.val());


    [[unlikely]]
    if (n.val().type().is_floating_point()) {
        builder_.insert_comment("move {} of type {} to register", n.const_val_f(), n.val().type());

        // AArch64 scalar FMOV-immediate encodes only a small FP-immediate set;
        // notably an immediate field of 0 is 2.0, not +0.0.  Materialise FP
        // constants through their integer bit pattern so FLDZ and other x87
        // constants are exact.
        if (n.val().type().element_width() == 32) {
            float value = static_cast<float>(n.const_val_f());
            std::uint32_t bits;
            std::memcpy(&bits, &value, sizeof(bits));
            auto tmp = var_alloc_.allocate(value_type::u32());
            builder_.move(variable(tmp), immediate_operand(bits, value_type::u32()));
            builder_.move(variable(out), variable(tmp));
        } else if (n.val().type().element_width() == 64) {
            double value = n.const_val_f();
            std::uint64_t bits;
            std::memcpy(&bits, &value, sizeof(bits));
            auto tmp = var_alloc_.allocate(value_type::u64());
            builder_.move(variable(tmp), immediate_operand(bits, value_type::u64()));
            builder_.move(variable(out), variable(tmp));
        } else {
            throw backend_exception("Unsupported floating-point constant type {}", n.val().type());
        }
    } else {
        builder_.insert_comment("move {:#x} of type {} to register", n.const_val_i(), n.val().type());
        builder_.move(variable(out), immediate_operand(n.const_val_i(), n.val().type()));
    }
}

inline shift_operand extend_register(instruction_builder& builder, const register_operand& reg, arancini::ir::value_type type) {
    auto mod = shift_operand::shift_type::lsl;

    switch (type.element_width()) {
    case 8:
        if (type.type_class() == value_type_class::signed_integer) {
            mod = shift_operand::shift_type::sxtb;
        } else {
            mod = shift_operand::shift_type::uxtb;
        }
        break;
    case 16:
        if (type.type_class() == value_type_class::signed_integer) {
            mod = shift_operand::shift_type::sxth;
        } else {
            mod = shift_operand::shift_type::uxth;
        }
        break;
    }
    builder.extend(reg, reg);

    return shift_operand(mod, 0);
}

[[nodiscard]]
inline cond_operand get_cset_type(binary_arith_op op) {
    switch(op) {
	case binary_arith_op::cmpueq:
	case binary_arith_op::cmpoeq:
    case binary_arith_op::cmpeq:
        return cond_operand::eq();
	case binary_arith_op::cmpune:
    case binary_arith_op::cmpne:
        return cond_operand::ne();
    case binary_arith_op::cmpgt:
	case binary_arith_op::cmpunle:
        return cond_operand::gt();
	case binary_arith_op::cmpole:
        return cond_operand::le();
	case binary_arith_op::cmpolt:
	case binary_arith_op::cmpult:
	case binary_arith_op::cmpunlt:
        return cond_operand::lt();
	case binary_arith_op::cmpo:
        return cond_operand::vc();
	case binary_arith_op::cmpu:
        return cond_operand::vs();
    default:
        throw backend_exception("Unknown binary operation comparison operation type {}",
                                util::to_underlying(op));
    }
}

void arm64_translation_context::materialise_binary_arith(const binary_arith_node &n) {
    auto &lhs_regset = materialise_port(n.lhs());
    auto &rhs_regset = materialise_port(n.rhs());
	auto &dest_regset = var_alloc_.allocate(n.val());

    // Sanity check
    // Binary operations are defined in the IR with same size inputs and output
    [[unlikely]]
    if (n.lhs().type() != n.rhs().type() || n.lhs().type() != n.val().type()) {
        throw backend_exception("Binary operations not supported between types {} = {} op {}",
                                n.val().type(), n.lhs().type(), n.rhs().type());
    }

    [[unlikely]]
    if (lhs_regset.size() != rhs_regset.size() || lhs_regset.size() != dest_regset.size()) {
        throw backend_exception("Binary operations not supported between types {} = {} op {}",
                                n.val().type(), n.lhs().type(), n.rhs().type());
    }

    bool sets_flags = true;
    bool inverse_carry_flag_operation = false;
    const bool is_vector_op = n.val().type().is_vector();

    // TODO: Somehow avoid allocating this
    allocate_flags(var_alloc_, flag_map, n);

    auto vector_lane_int_impl = [&](const value& dest_regset,
                                    const value& lhs_regset,
                                    const value& rhs_regset,
                                    binary_arith_op op) -> bool
    {
        if (!n.val().type().is_vector() || n.val().type().is_floating_point())
            return false;

        const auto lane_width = n.val().type().element_width();
        if (lane_width >= value_types::base_type.element_width() ||
            value_types::base_type.element_width() % lane_width != 0)
            return false;

        sets_flags = false;
        for (std::size_t i = 0; i < dest_regset.size(); ++i) {
            builder_.move(variable(dest_regset[i]), 0);
            for (std::size_t bit = 0;
                 bit < value_types::base_type.element_width();
                 bit += lane_width) {
                auto lhs_lane = var_alloc_.allocate(value_type::u64());
                auto rhs_lane = var_alloc_.allocate(value_type::u64());
                auto out_lane = var_alloc_.allocate(value_type::u64());

                builder_.ubfx(lhs_lane, lhs_regset[i], bit, lane_width);
                builder_.ubfx(rhs_lane, rhs_regset[i], bit, lane_width);
                switch (op) {
                case binary_arith_op::add:
                    builder_.add(out_lane, lhs_lane, rhs_lane);
                    break;
                case binary_arith_op::sub:
                    builder_.sub(out_lane, lhs_lane, rhs_lane);
                    break;
                case binary_arith_op::mul:
                    builder_.mul(out_lane, lhs_lane, rhs_lane);
                    break;
                default:
                    return false;
                }
                builder_.bfi(dest_regset[i], out_lane, bit, lane_width);
            }
        }
        return true;
    };

    auto mul_impl = [&](const value& dest_regset,
                        value& lhs_regset,
                        value& rhs_regset)
    {
        // Vector multiplication
        // TODO: replace by efficient vectorized version
        if (n.val().type().is_vector()) {
            if (vector_lane_int_impl(dest_regset, lhs_regset, rhs_regset,
                                     binary_arith_op::mul))
                return;
            sets_flags = false;
            for (std::size_t i = 0; i < dest_regset.size(); ++i)
                builder_.mul(dest_regset[i], lhs_regset[i], rhs_regset[i]);
            return;
        }

        // The input and the output have the same size:
        // For 32-bit multiplication: 64-bit output and signed-extended 32-bit values to 64-bit inputs
        // For 64-bit multiplication: 64-bit output and signed-extended 64-bit values to 128-bit inputs
        // NOTE: this is very unfortunate
        switch (n.val().type().element_width()) {
        case 32:
            if (n.val().type().type_class() == ir::value_type_class::floating_point) {
                builder_.fmul(dest_regset[0], lhs_regset[0], rhs_regset[0]);
                sets_flags = false;
                break;
            }
            [[fallthrough]];
        case 64: // integer multiply here produces a 64-bit result from 32-bit inputs
            if (n.val().type().type_class() == ir::value_type_class::floating_point) {
                builder_.fmul(dest_regset[0], lhs_regset[0], rhs_regset[0]);
                sets_flags = false;
                break;
            }

            // Cast integer LHS and RHS to 32-bits.
            // NOTE: this is guaranteed to yield the same value because we're doing 32-bit
            //       multiplication
            lhs_regset[0].cast(ir::value_type(lhs_regset[0].type().type_class(), 32, 1));
            rhs_regset[0].cast(ir::value_type(rhs_regset[0].type().type_class(), 32, 1));

            switch (n.val().type().type_class()) {
            case ir::value_type_class::signed_integer:
                builder_.smull(dest_regset, lhs_regset, rhs_regset);
                break;
            case ir::value_type_class::unsigned_integer:
                builder_.umull(dest_regset, lhs_regset, rhs_regset);
                break;
            default:
                throw backend_exception("Encounted unknown type class {} for multiplication",
                                        util::to_underlying(n.val().type().type_class()));
            }
            // TODO: need to compute CF and OF
            // CF and OF are set to 1 when lhs * rhs > 64-bits
            // Otherwise they are set to 0
            if (sets_flags) {
                auto compare_regset = var_alloc_.allocate(dest_regset[0].type());
                builder_.move(variable(compare_regset), 0xFFFF0000);
                builder_.compare(variable(compare_regset), variable(dest_regset));

                builder_.insert_comment("compute flag: CF");
                builder_.conditional_set(variable(flag_map[reg_offsets::CF]), cond_operand::ne());

                builder_.insert_comment("compute flag: OF");
                builder_.conditional_set(variable(flag_map[reg_offsets::OF]), cond_operand::ne());
                sets_flags = false;
            }
            break;
        case 128: // this must perform 64-bit multiplication
            // Integers handled differently than floats
            [[likely]]
            if (n.val().type().type_class() != ir::value_type_class::floating_point) {
                // Get lower 64 bits
                builder_.mul(dest_regset[0], lhs_regset[0], rhs_regset[0]);

                // Get upper 64 bits
                switch (n.val().type().type_class()) {
                case ir::value_type_class::signed_integer:
                    builder_.smulh(dest_regset[1], lhs_regset[0], rhs_regset[0]);
                    break;
                case ir::value_type_class::unsigned_integer:
                    builder_.umulh(dest_regset[1], lhs_regset[0], rhs_regset[0]);
                    break;
                default:
                    throw backend_exception("Encounted unknown type class {} for multiplication",
                                            util::to_underlying(n.val().type().type_class()));
                }
                // TODO: need to compute CF and OF
                // CF and OF are set to 1 when lhs * rhs > 64-bits
                // Otherwise they are set to 0
                builder_.compare(variable(dest_regset[1]), 0);
                builder_.insert_comment("compute flag: CF");
                builder_.conditional_set(variable(flag_map[reg_offsets::CF]), cond_operand::ne());

                builder_.insert_comment("compute flag: OF");
                builder_.conditional_set(variable(flag_map[reg_offsets::OF]), cond_operand::ne());
                sets_flags = false;
                break;
            } else {
                // TODO: this is incorrect; the entire register set should be in dest_regset
                // Register allocation must then map this accordingly
                // builder_.fmul(dest_regset[0], lhs_regset[0], rhs_regset[0]);
                throw backend_exception("Float multiplication not handled");
                break;
            }
            break;
        default:
            throw backend_exception("Multiplication not supported between {} x {}",
                                    n.lhs().type(), n.rhs().type());
        }
        return;
    };

    auto div_impl = [&](const value& dest_regset,
                        const value& lhs_regset,
                        const value& rhs_regset)
    {
        // Vector division
        // TODO: replace this by efficient vectorized version
        if (n.val().type().is_vector()) {
            sets_flags = false;
            if (n.val().type().type_class() == ir::value_type_class::signed_integer) {
                for (std::size_t i = 0; i < dest_regset.size(); ++i)
                    builder_.sdiv(dest_regset[i], lhs_regset[i], rhs_regset[i]);
            } else if (n.val().type().type_class() == ir::value_type_class::unsigned_integer) {
                for (std::size_t i = 0; i < dest_regset.size(); ++i)
                    builder_.sdiv(dest_regset[i], lhs_regset[i], rhs_regset[i]);
            } else {
                // TODO: support it
                throw backend_exception("Vector division for floating point numbers not supported");
            }
            return;
        }

        // The input and the output have the same size:
        // For 64-bit division: 64-bit input dividend/divisor and 64-bit output but 32-bit division
        // For 128-bit multiplication: 128-bit input dividend/divisor and 128-bit output but 64-bit division
        // NOTE: this is very unfortunate
        // NOTE: we'll need to handle separetely floats
        switch (n.val().type().element_width()) {
        case 64: // this must perform 32-bit division
        case 128: // this must perform 64-bit division
            switch (n.val().type().type_class()) {
            case ir::value_type_class::signed_integer:
                builder_.sdiv(dest_regset[0], lhs_regset[0], rhs_regset[0]);
                break;
            case ir::value_type_class::unsigned_integer:
                builder_.udiv(dest_regset[0], lhs_regset[0], rhs_regset[0]);
                break;
            case ir::value_type_class::floating_point:
                builder_.fdiv(dest_regset[0], lhs_regset[0], rhs_regset[0]);
                break;
            default:
                throw backend_exception("Encounted unknown type class {} for division",
                                        util::to_underlying(n.val().type().type_class()));
            }
            // SDIV and UDIV do not affect the condition flags
            // However, div does not set condition flags for the guest either
            // So we don't need to generate them
            sets_flags = false;
            break;
        default:
            throw backend_exception("Multiplication not supported between {} x {}",
                                    n.lhs().type(), n.rhs().type());
        }
		return;
    };

    value_type op_type;
    if (n.val().type().is_floating_point())
        op_type = n.val().type();
    else
        op_type = value_type(value_type_class::signed_integer, n.val().type().element_width(), n.val().type().nr_elements());

    logger.debug("Binary arithmetic node of type {}\n", util::to_underlying(n.op()));
	switch (n.op()) {
	case binary_arith_op::add:
        // Vector addition
        if (is_vector_op) {
            if (vector_lane_int_impl(dest_regset, lhs_regset, rhs_regset,
                                     binary_arith_op::add))
                break;
            sets_flags = false;
            for (std::size_t i = 0; i < dest_regset.size(); ++i) {
                if (dest_regset[i].type().is_floating_point())
                    builder_.fadd(dest_regset[i], lhs_regset[i], rhs_regset[i]);
                else
                    builder_.add(dest_regset[i], lhs_regset[i], rhs_regset[i]);
            }
        } else if (dest_regset[0].type().is_floating_point()) {
            builder_.fadd(dest_regset[0], lhs_regset[0], rhs_regset[0]);
            sets_flags = false;
        } else {
            if (op_type.width() == 1) {
                fill_byte_with_bit(builder_, lhs_regset);
                fill_byte_with_bit(builder_, rhs_regset);
                op_type = ir::value_type(op_type.type_class(), 32, 1);
            }

            // Scalar addition (including > 64-bits)
            auto shift_op = extend_register(builder_, lhs_regset[0], op_type);
            builder_.adds(dest_regset[0], lhs_regset[0], rhs_regset[0], shift_op);

            // Addition for > 64-bits
            for (std::size_t i = 1; i < dest_regset.size(); ++i)
                builder_.adcs(dest_regset[i], lhs_regset[i], rhs_regset[i]);
        }
        break;
	case binary_arith_op::sub:
        // Vector subtraction
        if (is_vector_op) {
            if (vector_lane_int_impl(dest_regset, lhs_regset, rhs_regset,
                                     binary_arith_op::sub))
                break;
            sets_flags = false;
            for (std::size_t i = 0; i < dest_regset.size(); ++i) {
                if (dest_regset[i].type().is_floating_point())
                    builder_.fsub(dest_regset[i], lhs_regset[i], rhs_regset[i]);
                else
                    builder_.sub(dest_regset[i], lhs_regset[i], rhs_regset[i]);
            }
            break;
        } else if (dest_regset[0].type().is_floating_point()) {
            builder_.fsub(dest_regset[0], lhs_regset[0], rhs_regset[0]);
            sets_flags = false;
        } else {
            // Flag
            if (op_type.width() == 1) {
                fill_byte_with_bit(builder_, lhs_regset);
                fill_byte_with_bit(builder_, rhs_regset);
                op_type = ir::value_type(op_type.type_class(), 32, 1);
            }

            // Scalar subtraction (including > 64-bits)
            auto shift_op = extend_register(builder_, lhs_regset[0], op_type);
            builder_.subs(dest_regset[0], lhs_regset[0], rhs_regset[0], shift_op);

            // Subtraction for > 64-bits
            for (std::size_t i = 1; i < dest_regset.size(); ++i)
                builder_.sbcs(dest_regset[i], lhs_regset[i], rhs_regset[i]);

            // This is only available with the +flagm architecture option
            // TODO: make it enabled in those cases
            // builder_.cfinv("invert carry flag (to match x86 semantics)");
        }
        inverse_carry_flag_operation = true;
        break;
	case binary_arith_op::mul:
        mul_impl(dest_regset, lhs_regset, rhs_regset);
        break;
	case binary_arith_op::div:
        div_impl(dest_regset, lhs_regset, rhs_regset);
        sets_flags = false;
		break;
	case binary_arith_op::mod:
        // TODO: this is partially incorrect
        // modulo can be expressed by AND when rhs is 2
        // modulo lhs % rhs is equiv. to lhs % (rhs-1) wheh rhs is a power of 2
        // Generic implementation:
        // lhs % rhs = lhs - (rhs * floor(lhs/rhs))
        {
            builder_.insert_comment("Implementing modulo via division and multiplication");
            auto temp1_regset = var_alloc_.allocate(op_type);
            auto temp2_regset = var_alloc_.allocate(op_type);
            div_impl(temp1_regset, lhs_regset, rhs_regset);
            mul_impl(temp2_regset, rhs_regset, temp1_regset);

            // NOTE: no register extensions needed; since mod operates on >= 64-bit virtual registers only
            builder_.subs(dest_regset[0], lhs_regset[0], temp2_regset[0]);
            for (std::size_t i = 1; i < dest_regset.size(); ++i) {
                builder_.sbcs(dest_regset[i], lhs_regset[i], temp2_regset[i]);
            }

            sets_flags = false;
        }
		break;
	case binary_arith_op::bor:
        if (is_vector_op || n.val().type().element_width() > 64) {
            for (std::size_t i = 0; i < dest_regset.size(); ++i) {
                builder_.orr_(dest_regset[i], lhs_regset[i], rhs_regset[i]);
            }
            sets_flags = false;
            break;
        }

        switch (op_type.element_width()) {
        case 1:
            fill_byte_with_bit(builder_, lhs_regset);
            fill_byte_with_bit(builder_, rhs_regset);
        case 8:
        case 16:
            extend_register(builder_, lhs_regset, op_type);
            extend_register(builder_, rhs_regset, op_type);
        case 32:
            builder_.orr_(dest_regset, lhs_regset, rhs_regset);
            builder_.ands(register_operand(register_operand::wzr_sp), dest_regset, dest_regset);
            break;
        case 64:
            builder_.orr_(dest_regset, lhs_regset, rhs_regset);
            builder_.ands(register_operand(register_operand::xzr_sp), dest_regset, dest_regset);
            break;
        default:
            throw backend_exception("Unsupported ORR operation between {} x {}",
                                    n.lhs().type(), n.rhs().type());
        }
        builder_.setz(flag_map[reg_offsets::ZF]).add_comment("compute flag: ZF");
        builder_.insert_comment("compute flag: SF");
        builder_.conditional_set(variable(flag_map[reg_offsets::SF]), cond_operand::mi());
        sets_flags = false;
        if (lhs_regset[0].type().element_width() < 64) {
            unsigned long long mask = ~(~0llu << lhs_regset[0].type().element_width());
            builder_.and_(dest_regset, dest_regset, mask);
        }
		break;
	case binary_arith_op::band:
        if (is_vector_op || n.val().type().element_width() > 64) {
            for (std::size_t i = 0; i < dest_regset.size(); ++i) {
                builder_.ands(dest_regset[i], lhs_regset[i], rhs_regset[i]);
            }
            sets_flags = false;
            break;
        }

        switch (op_type.element_width()) {
        case 1:
            fill_byte_with_bit(builder_, lhs_regset);
            fill_byte_with_bit(builder_, rhs_regset);
        case 8:
        case 16:
            extend_register(builder_, lhs_regset, op_type);
            extend_register(builder_, rhs_regset, op_type);
        case 32:
        case 64:
            builder_.ands(dest_regset, lhs_regset, rhs_regset);
            break;
        default:
            throw backend_exception("Unsupported AND operation between {} x {}",
                                    n.lhs().type(), n.rhs().type());
        }
        builder_.setz(flag_map[reg_offsets::ZF]).add_comment("compute flag: ZF");
        builder_.insert_comment("compute flag: SF");
        builder_.conditional_set(variable(flag_map[reg_offsets::SF]), cond_operand::mi());
        sets_flags = false;
        if (lhs_regset[0].type().element_width() < 64) {
            unsigned long long mask = ~(~0llu << lhs_regset[0].type().element_width());
            builder_.and_(dest_regset, dest_regset, mask);
        }
		break;
	case binary_arith_op::bxor:
        {
            builder_.exclusive_or(dest_regset, lhs_regset, rhs_regset);

            // EOR does not set flags
            // TODO
            if (is_vector_op || dest_regset.type().type_class() == ir::value_type_class::floating_point) {
                sets_flags = false;
            } else {
                auto last = dest_regset.size() - 1;
                if (dest_regset[last].type().element_width() > 32)
                    builder_.ands(register_operand(register_operand::xzr_sp), dest_regset[last], dest_regset[last]);
                else
                    builder_.ands(register_operand(register_operand::wzr_sp), dest_regset[last], dest_regset[last]);
            }
        }
        builder_.setz(flag_map[reg_offsets::ZF]).add_comment("compute flag: ZF");
        builder_.insert_comment("compute flag: SF");
        builder_.conditional_set(variable(flag_map[reg_offsets::SF]), cond_operand::mi());
        sets_flags = false;
        if (lhs_regset[0].type().element_width() < 64) {
            unsigned long long mask = ~(~0llu << lhs_regset[0].type().element_width());
            builder_.and_(dest_regset, dest_regset, mask);
        }
        break;
	case binary_arith_op::cmpeq:
	case binary_arith_op::cmpne:
	case binary_arith_op::cmpgt:
        rhs_regset[0] = cast(rhs_regset[0], lhs_regset[0].type());
        builder_.insert_comment("Compare LHS and RHS to generate condition for conditional set");
        builder_.compare(variable(lhs_regset), variable(rhs_regset));
        if (dest_regset[0].type().is_floating_point())
            dest_regset[0].cast(value_type::u1());
        builder_.conditional_set(variable(dest_regset), get_cset_type(n.op()));
        inverse_carry_flag_operation = true;
		break;
	case binary_arith_op::cmpoeq:
	case binary_arith_op::cmpolt:
	case binary_arith_op::cmpole:
	case binary_arith_op::cmpo:
	case binary_arith_op::cmpu:
        builder_.compare(variable(lhs_regset), variable(rhs_regset));
        dest_regset[0].cast(value_type::u1());
        builder_.conditional_set(variable(dest_regset), get_cset_type(n.op()));
        break;
	case binary_arith_op::cmpueq:
	case binary_arith_op::cmpune:
	case binary_arith_op::cmpult:
	case binary_arith_op::cmpunlt:
	case binary_arith_op::cmpunle:
        {
            builder_.compare(variable(lhs_regset), variable(rhs_regset));
            dest_regset[0].cast(value_type::u1());
            auto unordered = var_alloc_.allocate(dest_regset[0].type());
            builder_.conditional_set(variable(dest_regset), get_cset_type(n.op()));
            builder_.conditional_set(variable(unordered), cond_operand::vs());
            builder_.orr_(dest_regset[0], dest_regset[0], unordered);
        }
        break;
	default:
		throw backend_exception("Unsupported binary arithmetic operation with index {}",
                                util::to_underlying(n.op()));
	}

    // Flags are set by most arithmetic operations
    // But not operations on vectors
    [[likely]]
    if (sets_flags) {
        builder_.setz(flag_map[reg_offsets::ZF]).add_comment("compute flag: ZF");
        builder_.sets(flag_map[reg_offsets::SF]).add_comment("compute flag: SF");
        builder_.seto(flag_map[reg_offsets::OF]).add_comment("compute flag: OF");

        // ARM computes flags in the same way as x86 for subtraction
        // EXCEPT for the CF; which is cleared when there is underflow and set otherwise (the
        // opposite behaviour to x86)
        if (inverse_carry_flag_operation)
            builder_.setcc(flag_map[reg_offsets::CF]).add_comment("compute flag: CF");
        else
            builder_.setc(flag_map[reg_offsets::CF]).add_comment("compute flag: CF");
    }
}

void arm64_translation_context::materialise_ternary_arith(const ternary_arith_node &n) {
    allocate_flags(var_alloc_, flag_map, n);

	const auto &dest_regs = var_alloc_.allocate(n.val());
    const auto &lhs_regs = materialise_port(n.lhs());
    const auto &rhs_regs = materialise_port(n.rhs());
    auto &top_regs = materialise_port(n.top());

    // Sanity check
    // Binary operations are defined in the IR with same size inputs and output
    [[unlikely]]
    if (n.lhs().type() != n.rhs().type() || n.lhs().type() != n.val().type())
    {
        throw backend_exception("Ternary operations not supported between types {} = {} op {} with carry {}",
                                n.val().type(), n.lhs().type(), n.rhs().type(), n.top().type());
    }

    [[unlikely]]
    if (lhs_regs.size() != rhs_regs.size() || lhs_regs.size() != dest_regs.size()
                                           || (top_regs.size() != 1 && top_regs.size() != dest_regs.size()))
    {
        throw backend_exception("Ternary operations not supported between register sets {} = {} op {} with carry {}",
                                n.val().type(), n.lhs().type(), n.rhs().type(), n.top().type());
    }

    bool inverse_carry_flag_operation = false;
    const register_operand& pstate = var_alloc_.allocate(register_operand(register_operand::nzcv).type());
    for (std::size_t i = 0; i < dest_regs.size(); ++i) {
        // Set carry flag
        // builder_.mrs(pstate, register_operand(register_operand::nzcv));
        // builder_.lsl(top_regs[i], top_regs[i], 0x3);
        //
        // top_regs[i] = cast(top_regs[i], pstate.type());
        // builder_.orr_(pstate, pstate, top_regs[i]);
        // builder_.msr(register_operand(register_operand::nzcv), pstate);

        const auto& carry_reg = top_regs.size() == 1 ? top_regs[0] : top_regs[i];
        switch (n.op()) {
        case ternary_arith_op::adc:
            // AArch64 ADCS consumes C directly; x86 CF is materialised as 0/1.
            builder_.compare(variable(carry_reg), 1);
            builder_.adcs(dest_regs[i], lhs_regs[i], rhs_regs[i]);
            break;
        case ternary_arith_op::sbb: {
            // AArch64 SBCS subtracts !C, so seed C with the inverse of x86 CF.
            auto zero = var_alloc_.allocate(carry_reg.type());
            builder_.move(zero, 0);
            builder_.compare(variable(zero), variable(carry_reg));
            builder_.sbcs(dest_regs[i], lhs_regs[i], rhs_regs[i]);
            inverse_carry_flag_operation = true;
            break;
        }
        default:
            throw backend_exception("Unsupported ternary arithmetic operation {}", util::to_underlying(n.op()));
        }
    }

	builder_.setz(flag_map[reg_offsets::ZF]).add_comment("compute flag: ZF");
	builder_.sets(flag_map[reg_offsets::SF]).add_comment("compute flag: SF");
	builder_.seto(flag_map[reg_offsets::OF]).add_comment("compute flag: OF");
    if (inverse_carry_flag_operation)
        builder_.setcc(flag_map[reg_offsets::CF]).add_comment("compute flag: CF");
    else
        builder_.setc(flag_map[reg_offsets::CF]).add_comment("compute flag: CF");
}

void arm64_translation_context::materialise_binary_atomic(const binary_atomic_node &n) {
	const auto &out = var_alloc_.allocate(n.val());
    const auto &source = materialise_port(n.rhs());
    const auto &address = materialise_port(n.address());

    // No need to handle flags: they are not visible to other PEs
    allocate_flags(var_alloc_, flag_map, n);

    bool sets_flags = true;
    bool inverse_carry_flag_operation = false;

    // FIXME: correct memory ordering?
    // NOTE: not sure if the proper alternative was used (should a/al/l or
    // nothing be used?)

	switch (n.op()) {
	case binary_atomic_op::add:
        builder_.atomic_add(out, source, address);
        break;
	case binary_atomic_op::sub:
        builder_.atomic_sub(out, source, address);
        inverse_carry_flag_operation = true;
        break;
	case binary_atomic_op::band:
        builder_.atomic_and(out, source, address);
		break;
	case binary_atomic_op::bor:
        builder_.atomic_or(out, source, address);
        builder_.compare(variable(out), 0);
        inverse_carry_flag_operation = true;
		break;
    case binary_atomic_op::xadd:
        builder_.atomic_xadd(out, source, address);
        break;
	case binary_atomic_op::bxor:
        builder_.atomic_xor(out, source, address);
        builder_.compare(variable(out), 0);
        inverse_carry_flag_operation = true;
		break;
    case binary_atomic_op::btc:
        builder_.atomic_clr(out, source, address);
        sets_flags = false;
		break;
    case binary_atomic_op::bts:
        builder_.atomic_or(out, source, address);
        sets_flags = false;
		break;
    case binary_atomic_op::xchg:
        // TODO: check if this works
        builder_.atomic_swap(out, source, address);
        sets_flags = false;
        break;
	default:
		throw backend_exception("unsupported binary atomic operation {}", util::to_underlying(n.op()));
	}

    if (sets_flags) {
        builder_.setz(flag_map[reg_offsets::ZF]).add_comment("write flag: ZF");
        builder_.sets(flag_map[reg_offsets::SF]).add_comment("write flag: SF");
        builder_.seto(flag_map[reg_offsets::OF]).add_comment("write flag: OF");

        if (inverse_carry_flag_operation)
            builder_.setcc(flag_map[reg_offsets::CF]).add_comment("compute flag: CF");
        else
            builder_.setc(flag_map[reg_offsets::CF]).add_comment("compute flag: CF");
    }
}

void arm64_translation_context::materialise_ternary_atomic(const ternary_atomic_node &n) {
    const register_operand &out = var_alloc_.allocate(n.val(), n.rhs().type());
    const register_operand &accumulator = materialise_port(n.rhs());
    const register_operand &source = materialise_port(n.top());
    const register_operand &address = materialise_port(n.address());

    allocate_flags(var_alloc_, flag_map, n);

    switch (n.op()) {
    case ternary_atomic_op::cmpxchg:
        builder_.atomic_cmpxchg(out, accumulator, source, address);
        break;
    default:
		throw backend_exception("unsupported ternary atomic operation {}", util::to_underlying(n.op()));
    }

    builder_.setz(flag_map[reg_offsets::ZF]).add_comment("compute flag: ZF");
    builder_.sets(flag_map[reg_offsets::SF]).add_comment("compute flag: SF");
    builder_.seto(flag_map[reg_offsets::OF]).add_comment("compute flag: OF");
    builder_.setc(flag_map[reg_offsets::CF]).add_comment("compute flag: CF");
}

void arm64_translation_context::materialise_unary_arith(const unary_arith_node &n) {
    const auto &out = var_alloc_.allocate(n.val());
    const auto &lhs = materialise_port(n.lhs());

    auto scalar_integer_source = [&]() -> register_operand {
        if (lhs.size() != 1 || !lhs[0].type().is_integer())
            throw backend_exception("Unary bit-count operation requires a scalar integer input");

        if (lhs[0].type().element_width() < 32)
            return cast(lhs[0], value_type::u32());
        return lhs[0];
    };

    switch (n.op()) {
    case unary_arith_op::bnot:
        // TODO: replace this with just inverse when we start directly allocating variables
        if (is_flag_port(n.val()))
            builder_.append(arm64_assembler::eor(out[0], lhs[0], 1));
        else
            builder_.inverse(variable(out), variable(lhs));
        break;
    case unary_arith_op::neg:
        // neg: ~reg + 1 for complement-of-2
        builder_.negate(variable(out), variable(lhs));
        break;
    case unary_arith_op::clz: {
        auto src = scalar_integer_source();
        builder_.clz(out[0], src);

        auto logical_width = n.val().type().element_width();
        if (logical_width < 32)
            builder_.sub(out[0], out[0], immediate_operand(32 - logical_width, out[0].type()));
        break;
    }
    case unary_arith_op::ctz: {
        auto src = scalar_integer_source();
        auto reversed = var_alloc_.allocate(src.type());
        builder_.rbit(reversed[0], src);
        builder_.clz(out[0], reversed[0]);

        auto logical_width = n.val().type().element_width();
        if (logical_width < 32) {
            builder_.compare(variable(src), immediate_operand(0, src.type()));
            auto zero_count = var_alloc_.allocate(out[0].type());
            builder_.move(variable(zero_count), immediate_operand(logical_width, out[0].type()));
            builder_.conditional_select(variable(out), variable(zero_count), variable(out), cond_operand::eq());
        }
        break;
    }
    default:
        throw backend_exception("Unknown unary operation");
    }
}

void arm64_translation_context::materialise_cast(const cast_node &n) {
    // The implementations of all cast operations depend on 2 things:
    // 1. The width of destination registers (<= 64-bit: the base-width or larger)
    // 2. The width of source registes (<= 64-bit: the base width or larger)
    //
    // However, for extension operations 1 => 2

    // Multiple source registers for element_width > 64-bits
    auto &source = materialise_port(n.source_value());

    // Allocate as many destination registers as necessary
    // TODO: this is not exactly correct, since we need to create different
    // registers of the base type in such cases
    const auto &out = var_alloc_.allocate(n.val());

    auto &src_vreg = source[0];
    const auto &dest_vreg = out[0];

    logger.debug("Materializing cast operation: {}\n", util::to_underlying(n.op()));
	switch (n.op()) {
	case cast_op::sx:
        builder_.sign_extend(variable(out), variable(source));
        break;
	case cast_op::bitcast:
        // Simply change the meaning of the bit pattern
        // dest_vreg is set to the desired type already, but it must have the
        // value of src_vreg
        // A simple mov is sufficient (eliminated anyway by the register
        // allocator)
        builder_.insert_comment("Bitcast from {} to {}", n.source_value().type(), n.val().type());

        logger.debug("Bitcasting from {}x{} to {}x{}\n",
                     source.size(), source[0].type(),
                     out.size(), out[0].type());

        if (out.size() == source.size()) {
            for (std::size_t i = 0; i < out.size(); ++i) {
                builder_.move(variable(out[i]), variable(source[i]));
            }
            return;
        }

        if (n.val().type().element_width() > n.source_value().type().element_width()) {
            // Destination consists of fewer elements but of larger widths
            std::size_t dest_idx = 0;
            std::size_t dest_pos = 0;
            for (std::size_t i = 0; i < source.size(); ++i) {
                builder_.shift_left(variable(source[i]), variable(source[i]), dest_pos % n.val().type().element_width());
                builder_.move(variable(out[dest_idx]), variable(src_vreg));

                dest_pos += source[i].type().width();
                dest_idx = (dest_pos / out[dest_idx].type().width());
            }
        } else if (n.val().type().element_width() < n.source_value().type().element_width()) {
            // Destination consists of more elements but of smaller widths
            std::size_t src_idx = 0;
            std::size_t src_pos = 0;
            for (std::size_t i = 0; i < out.size(); ++i) {
                register_operand src_vreg = var_alloc_.allocate(dest_vreg.type());
                builder_.move(variable(src_vreg), variable(source[src_idx]));
                builder_.shift_left(variable(src_vreg), variable(src_vreg), src_pos % n.source_value().type().element_width());
                builder_.move(variable(out[i]), variable(src_vreg));

                src_pos += source[i].type().width();
                src_idx = (src_pos / source[src_idx].type().width());
            }
        } else {
            builder_.move(variable(out), variable(source));
        }
		break;
	case cast_op::zx:
        builder_.zero_extend(variable(out), variable(source));
        return;
    case cast_op::trunc:
        builder_.insert_comment("Truncate from {} to {}", n.source_value().type(), n.val().type());

        [[unlikely]]
        if (dest_vreg.type().element_width() > src_vreg.type().element_width())
            throw backend_exception("Cannot truncate from {} to large size {}",
                                    dest_vreg.type(), src_vreg.type());

        if (is_flag_port(n.val())) {
            // FIXME: necessary to implement a mov here due to mismatches
            // between types
            //
            // We can end up with a 64-bit dest_vreg and a 32-bit src_vreg
            //
            // Does this even need a fix?
            src_vreg.cast(dest_vreg.type());
            builder_.and_(dest_vreg, src_vreg, 1);
        } else if (source.size() == 1) {
            // TODO: again register reallocation problems, this should be clearly
            // specified as a smaller size
            immediate_operand immediate = 64 - dest_vreg.type().element_width();
            if (src_vreg.type().element_width() > dest_vreg.type().element_width())
                src_vreg.cast(dest_vreg.type());
            builder_.shift_left(variable(dest_vreg), variable(src_vreg), immediate);
            builder_.arithmetic_shift_right(variable(dest_vreg), variable(dest_vreg), immediate);
        } else {
            for (std::size_t i = 0; i < out.size(); ++i) {
                builder_.move(variable(out[i]), variable(source[i]));
            }
        }
        break;
    case cast_op::convert:
        // convert between integer and float representations
        [[unlikely]]
        if (out.size() != 1)
            throw backend_exception("Cannot convert {} because it is larger than 64-bits",
                                    n.val().type());

        // convert integer to float
        if (n.source_value().type().is_integer() && n.val().type().is_floating_point()) {
             if (n.source_value().type().type_class() == value_type_class::unsigned_integer)
                builder_.ucvtf(dest_vreg, src_vreg);
             else
                builder_.scvtf(dest_vreg, src_vreg);
        } else if (n.source_value().type().is_floating_point() && n.val().type().is_floating_point()) {
            if (n.source_value().type().element_width() == n.val().type().element_width())
                builder_.move(variable(dest_vreg), variable(src_vreg));
            else
                builder_.fcvt(dest_vreg, src_vreg);
        } else if (n.source_value().type().is_floating_point() && n.val().type().is_integer()) {
            // Handle float/double -> integer conversions
            switch (n.convert_type()) {
            case fp_convert_type::none:
            case fp_convert_type::trunc:
                // if float/double -> truncate to int
                // NOTE: both float/double handled through the same instructions,
                // only register differ
                if (n.val().type().type_class() == value_type_class::unsigned_integer)
                    builder_.fcvtzu(dest_vreg, src_vreg);
                else
                    builder_.fcvtzs(dest_vreg, src_vreg);
                break;
            case fp_convert_type::round:
                // if float/double -> round to closest int
                // NOTE: both float/double handled through the same instructions,
                // only register differ
                if (n.val().type().type_class() == value_type_class::unsigned_integer)
                    builder_.fcvtau(dest_vreg, src_vreg);
                else
                    builder_.fcvtas(dest_vreg, src_vreg);
                break;
            default:
                throw backend_exception("Cannot convert type: {}", util::to_underlying(n.convert_type()));
            }
        } else {
            // converting between different represenations of integers/floating
            // point numbers
            //
            // Destination virtual register set to the correct type upon creation
            // TODO: need to handle different-sized types?
            builder_.move(variable(dest_vreg), variable(src_vreg));
        }
        break;
	default:
		throw backend_exception("unsupported cast operation with index {}", util::to_underlying(n.op()));
	}
}

void arm64_translation_context::materialise_csel(const csel_node &n) {
    const auto &dest = var_alloc_.allocate(n.val());
    const auto &condition = materialise_port(n.condition());
    const auto &true_var = materialise_port(n.trueval());
    const auto &false_var = materialise_port(n.falseval());

    builder_.insert_comment("compare condition for conditional select");
    builder_.compare(variable(condition), 0);
    builder_.conditional_select(variable(dest), variable(true_var), variable(false_var), cond_operand::ne());
}

void arm64_translation_context::materialise_bit_shift(const bit_shift_node &n) {
    // Generally, cannot implement them for vectors or > 64-bit values
    [[unlikely]]
    if (n.val().type().is_vector())
        throw backend_exception("Cannot implement {} for type {}", n.op(), n.val().type());

    [[unlikely]]
    if (n.amount().type().is_vector() || n.amount().type().element_width() > value_types::base_type.element_width())
        throw backend_exception("Cannot {} by amount type {}", n.op(), n.val().type());

    // TODO: refactor this
    const auto& input = materialise_port(n.input());

    auto& amount = materialise_port(n.amount());
    amount = cast(amount, n.val().type());

    const auto& out = var_alloc_.allocate(n.val());
    logger.debug("Handling bit-shift from {} by {} to {}\n", n.input().type(), n.amount().type(), n.val().type());

    if (out.size() > 1) {
        if (n.amount().owner()->kind() != node_kinds::constant)
            throw backend_exception("Cannot {} multi-register value {} by non-constant amount", n.op(), n.val().type());

        auto shift = reinterpret_cast<const constant_node*>(n.amount().owner())->const_val_i();
        std::size_t limb_shift = shift / value_types::base_type.element_width();
        std::size_t bit_shift = shift % value_types::base_type.element_width();

        for (std::size_t i = 0; i < out.size(); ++i)
            builder_.move(variable(out[i]), 0);

        switch (n.op()) {
        case shift_op::lsl:
            for (std::size_t dest_idx = out.size(); dest_idx-- > 0;) {
                if (dest_idx < limb_shift)
                    continue;
                std::size_t src_idx = dest_idx - limb_shift;
                if (src_idx >= input.size())
                    continue;
                if (bit_shift == 0) {
                    builder_.move(variable(out[dest_idx]), variable(input[src_idx]));
                } else {
                    builder_.shift_left(variable(out[dest_idx]), variable(input[src_idx]), bit_shift);
                    if (src_idx > 0) {
                        auto carry = var_alloc_.allocate(out[dest_idx].type());
                        builder_.logical_shift_right(variable(carry), variable(input[src_idx - 1]),
                                                     value_types::base_type.element_width() - bit_shift);
                        builder_.orr_(out[dest_idx], out[dest_idx], carry);
                    }
                }
            }
            return;
        case shift_op::lsr:
            for (std::size_t dest_idx = 0; dest_idx < out.size(); ++dest_idx) {
                std::size_t src_idx = dest_idx + limb_shift;
                if (src_idx >= input.size())
                    continue;
                if (bit_shift == 0) {
                    builder_.move(variable(out[dest_idx]), variable(input[src_idx]));
                } else {
                    builder_.logical_shift_right(variable(out[dest_idx]), variable(input[src_idx]), bit_shift);
                    if (src_idx + 1 < input.size()) {
                        auto carry = var_alloc_.allocate(out[dest_idx].type());
                        builder_.shift_left(variable(carry), variable(input[src_idx + 1]),
                                            value_types::base_type.element_width() - bit_shift);
                        builder_.orr_(out[dest_idx], out[dest_idx], carry);
                    }
                }
            }
            return;
        default:
            throw backend_exception("Unsupported multi-register shift operation: {}", n.op());
        }
    }

    switch (n.op()) {
    case shift_op::lsl:
        builder_.shift_left(out, input, amount);
        break;
    case shift_op::lsr:
        if (n.amount().owner()->kind() == node_kinds::constant)
            builder_.logical_shift_right(out, input, 
                                         reinterpret_cast<const constant_node*>(n.amount().owner())->const_val_i());
        else
            builder_.logical_shift_right(out, input, amount);
        break;
    case shift_op::asr:
        builder_.arithmetic_shift_right(out, input, amount);
        break;
    default:
        throw backend_exception("Unsupported shift operation: {}", n.op());
    }
}

// TODO: this should be part of the value
static inline std::size_t total_width(const std::vector<register_operand> &vec) {
    return std::ceil(vec.size() * vec[0].type().element_width());
}

void arm64_translation_context::materialise_bit_extract(const bit_extract_node &n) {
    const auto &source = materialise_port(n.source_value());
    std::vector<register_operand> source_bits;
    source_bits.reserve(source.size());
    for (const auto &reg : source) {
        if (reg.type().is_floating_point()) {
            auto bits = var_alloc_.allocate(value_type::u(reg.type().element_width()));
            builder_.move(variable(bits), variable(reg));
            source_bits.push_back(bits);
        } else {
            source_bits.push_back(reg);
        }
    }

    auto &out = var_alloc_.allocate(n.val());

    // Sanity check
    if (out.size() > source_bits.size())
        throw backend_exception("Destination cannot be larger than source for bit extract node");

    auto dest_total_width = n.val().type().width();
    auto reg_extract_start = n.from() / source_bits[0].type().element_width();

    std::size_t extracted = 0;
    auto reg_extract_idx = n.from() % source[0].type().element_width();
    auto extract_len = std::min(source[0].type().element_width() - reg_extract_idx, n.length());

    std::size_t dest_idx = 0;

    builder_.insert_comment("Extract specific bits into destination");
    builder_.move(variable(out), 0);

    for (std::size_t i = reg_extract_start; extracted < n.length(); ++i) {
        if (reg_extract_idx == 0 &&
            reg_extract_idx + extract_len == out[dest_idx].type().element_width() &&
            out[dest_idx].type().element_width() == source_bits[i].type().element_width()) {
            auto source_reg = source_bits[i];
            source_reg.cast(out[dest_idx].type());
            builder_.move(variable(out[dest_idx]), variable(source_reg));
            reg_extract_idx = 0;
            extracted += extract_len;
            extract_len = std::min(n.length() - extracted, source_bits[i].type().element_width());
            dest_idx = extracted / out[0].type().element_width();
            continue;
        }

        auto out_type = out[dest_idx].type();
        out[dest_idx].cast(source_bits[i].type());
        builder_.ubfx(out[dest_idx], source_bits[i], reg_extract_idx, extract_len);
        out[dest_idx].cast(out_type);
        reg_extract_idx = 0;
        extracted += extract_len;
        extract_len = std::min(n.length() - extracted, source_bits[i].type().element_width());
        dest_idx = extracted / out[0].type().element_width();
    }
}

void arm64_translation_context::materialise_bit_insert(const bit_insert_node &n) {
    auto &insertion_bits = materialise_port(n.bits());
    const auto &src  = materialise_port(n.source_value());
    const auto &dest = var_alloc_.allocate(n.val());

    // Sanity check
    [[unlikely]]
    if (dest.size() != src.size())
        throw backend_exception("Source and destination mismatch for bit insert node (dest: {} != src: {}",
                                dest.size(), src.size());

    std::vector<register_operand> dest_bits;
    dest_bits.reserve(dest.size());
    for (std::size_t i = 0; i < dest.size(); ++i) {
        if (dest[i].type().is_floating_point()) {
            auto bits = var_alloc_.allocate(value_type::u(dest[i].type().element_width()));
            builder_.move(variable(bits), variable(src[i]));
            dest_bits.push_back(bits);
        } else {
            builder_.move(variable(dest[i]), variable(src[i]));
            dest_bits.push_back(dest[i]);
        }
    }

    // Algorithm:
    // Need to insert into either one or multiple registers
    // Situations handled separately
    std::size_t element_width = dest_bits[0].type().element_width();

    std::size_t insert_idx = n.to() % element_width;
    std::size_t insert_len = std::min(element_width - insert_idx, n.length());

    [[unlikely]]
    if (insert_len == 0)
        throw backend_exception("Cannot insert into invalid range [{}:{})", n.to(), n.to()+insert_len);

    builder_.insert_comment("insert specific bits into [{}:{}) with destination of type {}",
                             n.to(), n.to()+insert_len, n.val().type());

    auto bits_as = [&](const register_operand &bits, const value_type &type) -> register_operand {
        if (bits.type().is_floating_point() && !type.is_floating_point()) {
            auto raw_value = var_alloc_.allocate(value_type::u(bits.type().element_width()));
            builder_.move(variable(raw_value), variable(bits));
            auto raw = raw_value[0];
            raw.cast(type);
            return raw;
        }
        return cast(bits, type);
    };

    [[likely]]
    if (dest_bits.size() == 1) {
        auto out = insertion_bits.size() == 1
                       ? bits_as(insertion_bits[0], dest_bits[0].type())
                       : cast(insertion_bits, dest_bits[0].type());
        builder_.bfi(dest_bits[0], out, insert_idx, insert_len);
        if (dest[0].type().is_floating_point())
            builder_.move(variable(dest), variable(value(dest_bits.begin(), dest_bits.end())));
        return;
    }

    std::size_t bits_idx = 0;
    std::size_t bits_total_width = total_width(insertion_bits);

    std::size_t inserted = 0;
    std::size_t insert_start = n.to() / dest_bits[0].type().element_width();
    for (std::size_t i = insert_start; inserted < n.length(); ++i) {
        auto out = bits_as(insertion_bits[bits_idx], dest_bits[i].type());

        builder_.bfi(dest_bits[i], out, insert_idx, insert_len);
        insert_idx = 0;
        inserted += insert_len;

        insert_len = std::min(n.length() - inserted, insertion_bits[bits_idx].type().element_width());
        if (insert_len == 0)
            break;

        bits_idx = inserted / insertion_bits[0].type().element_width();
    }

    if (dest[0].type().is_floating_point())
        builder_.move(variable(dest), variable(value(dest_bits.begin(), dest_bits.end())));
}

void arm64_translation_context::materialise_vector_insert(const vector_insert_node &n) {
    const auto &out = var_alloc_.allocate(n.val());
    const auto &source = materialise_port(n.source_vector());
    const auto &insert_value = materialise_port(n.insert_value());

    [[unlikely]]
    if (out.size() < source.size())
        throw backend_exception("Destination vector for vector insert is smaller than source vector");

    [[unlikely]]
    if (out.size() == 0 || source.size() == 0 || insert_value.size() == 0)
        throw backend_exception("Cannot perform vector insertion with 0-size registers");

    std::size_t index = (n.index() * n.val().type().element_width()) / out[0].type().element_width();

    [[unlikely]]
    if (index + insert_value.size() > out.size())
        throw backend_exception("Cannot insert at index {} in destination vector", index);

    builder_.insert_comment("Insert vector by first copying source to destination");
    builder_.move(variable(out), variable(source));

    builder_.insert_comment("Insert value of type {} into destination at index {}",
                            n.insert_value().type(), n.index());
    for (std::size_t i = 0; i < insert_value.size(); ++i) {
        if (insert_value[i].type().is_floating_point() != out[index + i].type().is_floating_point() &&
            insert_value[i].type().element_width() == out[index + i].type().element_width()) {
            builder_.move(variable(out[index + i]), variable(insert_value[i]));
        } else {
            const auto &insert_vreg = cast(insert_value[i], out[index + i].type());
            builder_.move(variable(out[index + i]), variable(insert_vreg));
        }
    }
}

void arm64_translation_context::materialise_vector_extract(const vector_extract_node &n) {
    auto &out = var_alloc_.allocate(n.val());
    const auto &source = materialise_port(n.source_vector());

    std::size_t regs_per_element =
        (n.source_vector().type().element_width() +
         value_types::base_type.element_width() - 1) /
        value_types::base_type.element_width();
    if (regs_per_element == 0)
        regs_per_element = 1;
    std::size_t index = n.index() * regs_per_element;
    if (out.size() >= source.size())
        throw backend_exception("Cannot extract vector larger than source vector");
    if (index + out.size() > source.size())
        throw backend_exception("Cannot extract from index {} in source vector", index);

    builder_.insert_comment("Extract vector by copying to destination");
    for (std::size_t i = 0; i < out.size(); ++i) {
        if (source[index + i].type().is_floating_point() != out[i].type().is_floating_point() &&
            source[index + i].type().element_width() == out[i].type().element_width()) {
            builder_.move(variable(out[i]), variable(source[index + i]));
        } else {
            const auto &src_vreg = cast(source[index+i], out[i].type());
            builder_.move(variable(out[i]), variable(src_vreg));
        }
    }
}

void arm64_translation_context::materialise_internal_call(const internal_call_node &n) {
    if (n.fn().name() == "handle_syscall") {
        ret_ = 1;
    } else if (n.fn().name() == "handle_int") {
        ret_ = 2;
    } else if (n.fn().name() == "hlt") {
        ret_ = 2;
    } else {
        throw backend_exception("unsupported internal call: {}", n.fn().name());
    }
}

void arm64_translation_context::materialise_read_local(const read_local_node &n) {
    [[unlikely]]
    if (locals_.count(n.local()) == 0)
        throw backend_exception("Attempting to read local@{} of type {} that does not exist",
                                fmt::ptr(n.local()), n.local()->type());

    const auto &locals = locals_[n.local()];
    const auto &out = var_alloc_.allocate(n.val());

    builder_.insert_comment("Read local variable @{}", fmt::ptr(n.local()));
    builder_.move(variable(out), variable(locals));
}

void arm64_translation_context::materialise_write_local(const write_local_node &n) {
    const auto &write_value = materialise_port(n.write_value());
    if (locals_.count(n.local()) == 0) {
        auto out = var_alloc_.allocate(n.write_value().type());
        locals_.emplace(n.local(), out);
    }

    builder_.insert_comment("Write local variable @{} with register {}", fmt::ptr(n.local()), write_value[0]);
    builder_.move(variable(locals_[n.local()]), variable(write_value));
}

