[2021-09-09 10:07:23,518]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-09-09 10:07:23,518]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:07:24,173]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; ".

Peak memory: 14569472 bytes

[2021-09-09 10:07:24,173]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:07:24,308]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34959360 bytes

[2021-09-09 10:07:24,311]mapper_test.py:156:[INFO]: area: 177 level: 6
[2021-09-09 10:07:24,312]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:07:24,368]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :204
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :204
score:100
	Report mapping result:
		klut_size()     :284
		klut.num_gates():205
		max delay       :6
		max area        :204
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :146
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 9003008 bytes

[2021-09-09 10:07:24,369]mapper_test.py:220:[INFO]: area: 205 level: 6
[2021-09-09 12:09:27,910]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-09-09 12:09:27,911]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:09:28,602]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; ".

Peak memory: 14782464 bytes

[2021-09-09 12:09:28,603]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:09:28,770]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34902016 bytes

[2021-09-09 12:09:28,774]mapper_test.py:156:[INFO]: area: 177 level: 6
[2021-09-09 12:09:28,774]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:09:30,888]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:12
	current map manager:
		current min nodes:573
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :204
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :301
score:100
	Report mapping result:
		klut_size()     :380
		klut.num_gates():301
		max delay       :5
		max area        :301
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :226
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 16932864 bytes

[2021-09-09 12:09:30,889]mapper_test.py:220:[INFO]: area: 301 level: 5
[2021-09-09 13:39:06,043]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-09-09 13:39:06,043]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:39:06,696]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; ".

Peak memory: 14778368 bytes

[2021-09-09 13:39:06,697]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:39:06,831]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34877440 bytes

[2021-09-09 13:39:06,834]mapper_test.py:156:[INFO]: area: 177 level: 6
[2021-09-09 13:39:06,834]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:39:08,814]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:12
	current map manager:
		current min nodes:573
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :301
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():302
		max delay       :5
		max area        :301
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :39
		LUT fanins:4	 numbers :227
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 16846848 bytes

[2021-09-09 13:39:08,814]mapper_test.py:220:[INFO]: area: 302 level: 5
[2021-09-09 15:10:31,012]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-09-09 15:10:31,012]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:10:31,012]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:10:31,157]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34926592 bytes

[2021-09-09 15:10:31,160]mapper_test.py:156:[INFO]: area: 177 level: 6
[2021-09-09 15:10:31,160]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:10:33,328]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:12
	current map manager:
		current min nodes:573
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :321
score:100
	Report mapping result:
		klut_size()     :401
		klut.num_gates():322
		max delay       :5
		max area        :321
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :75
		LUT fanins:3	 numbers :93
		LUT fanins:4	 numbers :154
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 17047552 bytes

[2021-09-09 15:10:33,329]mapper_test.py:220:[INFO]: area: 322 level: 5
[2021-09-09 15:39:35,047]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-09-09 15:39:35,047]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:39:35,047]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:39:35,222]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 35373056 bytes

[2021-09-09 15:39:35,225]mapper_test.py:156:[INFO]: area: 177 level: 6
[2021-09-09 15:39:35,226]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:39:37,405]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:12
	current map manager:
		current min nodes:573
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :321
score:100
	Report mapping result:
		klut_size()     :401
		klut.num_gates():322
		max delay       :5
		max area        :321
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :75
		LUT fanins:3	 numbers :93
		LUT fanins:4	 numbers :154
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 16805888 bytes

[2021-09-09 15:39:37,406]mapper_test.py:220:[INFO]: area: 322 level: 5
[2021-09-09 16:17:38,581]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-09-09 16:17:38,582]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:17:38,582]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:17:38,727]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34971648 bytes

[2021-09-09 16:17:38,730]mapper_test.py:156:[INFO]: area: 177 level: 6
[2021-09-09 16:17:38,730]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:17:40,899]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:12
	current map manager:
		current min nodes:573
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :321
score:100
	Report mapping result:
		klut_size()     :401
		klut.num_gates():322
		max delay       :5
		max area        :321
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :75
		LUT fanins:3	 numbers :93
		LUT fanins:4	 numbers :154
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 16900096 bytes

[2021-09-09 16:17:40,900]mapper_test.py:220:[INFO]: area: 322 level: 5
[2021-09-09 16:52:24,059]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-09-09 16:52:24,060]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:52:24,060]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:52:24,253]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 35368960 bytes

[2021-09-09 16:52:24,256]mapper_test.py:156:[INFO]: area: 177 level: 6
[2021-09-09 16:52:24,256]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:52:26,417]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:12
	current map manager:
		current min nodes:573
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :321
score:100
	Report mapping result:
		klut_size()     :401
		klut.num_gates():322
		max delay       :5
		max area        :321
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :75
		LUT fanins:3	 numbers :93
		LUT fanins:4	 numbers :154
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 16838656 bytes

[2021-09-09 16:52:26,418]mapper_test.py:220:[INFO]: area: 322 level: 5
[2021-09-09 17:28:43,158]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-09-09 17:28:43,158]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:28:43,158]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:28:43,336]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 35442688 bytes

[2021-09-09 17:28:43,339]mapper_test.py:156:[INFO]: area: 177 level: 6
[2021-09-09 17:28:43,339]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:28:45,526]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:12
	current map manager:
		current min nodes:573
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :321
score:100
	Report mapping result:
		klut_size()     :401
		klut.num_gates():322
		max delay       :5
		max area        :321
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :75
		LUT fanins:3	 numbers :93
		LUT fanins:4	 numbers :154
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 16891904 bytes

[2021-09-09 17:28:45,526]mapper_test.py:220:[INFO]: area: 322 level: 5
[2021-09-13 23:33:04,470]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-09-13 23:33:04,470]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:33:04,471]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:33:04,648]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34865152 bytes

[2021-09-13 23:33:04,652]mapper_test.py:156:[INFO]: area: 177 level: 6
[2021-09-13 23:33:04,652]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:33:06,621]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:12
	current map manager:
		current min nodes:573
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :329
score:100
	Report mapping result:
		klut_size()     :401
		klut.num_gates():322
		max delay       :5
		max area        :329
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :71
		LUT fanins:3	 numbers :111
		LUT fanins:4	 numbers :140
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 14561280 bytes

[2021-09-13 23:33:06,622]mapper_test.py:220:[INFO]: area: 322 level: 5
[2021-09-13 23:42:56,730]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-09-13 23:42:56,730]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:56,730]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:56,907]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34418688 bytes

[2021-09-13 23:42:56,910]mapper_test.py:156:[INFO]: area: 177 level: 6
[2021-09-13 23:42:56,910]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:56,970]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
	Report mapping result:
		klut_size()     :299
		klut.num_gates():220
		max delay       :6
		max area        :219
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 8425472 bytes

[2021-09-13 23:42:56,971]mapper_test.py:220:[INFO]: area: 220 level: 6
[2021-09-14 09:03:06,891]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-09-14 09:03:06,891]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:03:06,892]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:03:07,070]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34463744 bytes

[2021-09-14 09:03:07,073]mapper_test.py:156:[INFO]: area: 177 level: 6
[2021-09-14 09:03:07,073]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:03:08,971]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:12
	current map manager:
		current min nodes:573
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :321
score:100
	Report mapping result:
		klut_size()     :401
		klut.num_gates():322
		max delay       :5
		max area        :321
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :75
		LUT fanins:3	 numbers :93
		LUT fanins:4	 numbers :154
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 16789504 bytes

[2021-09-14 09:03:08,972]mapper_test.py:220:[INFO]: area: 322 level: 5
[2021-09-14 09:21:54,821]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-09-14 09:21:54,822]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:54,822]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:54,954]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34631680 bytes

[2021-09-14 09:21:54,957]mapper_test.py:156:[INFO]: area: 177 level: 6
[2021-09-14 09:21:54,958]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:55,044]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
	Report mapping result:
		klut_size()     :299
		klut.num_gates():220
		max delay       :6
		max area        :219
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 8933376 bytes

[2021-09-14 09:21:55,044]mapper_test.py:220:[INFO]: area: 220 level: 6
[2021-09-15 15:36:07,909]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-09-15 15:36:07,909]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:36:07,909]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:36:08,029]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34930688 bytes

[2021-09-15 15:36:08,032]mapper_test.py:156:[INFO]: area: 177 level: 6
[2021-09-15 15:36:08,032]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:36:09,785]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:12
	current map manager:
		current min nodes:573
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :315
score:100
	Report mapping result:
		klut_size()     :395
		klut.num_gates():316
		max delay       :5
		max area        :315
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :73
		LUT fanins:3	 numbers :105
		LUT fanins:4	 numbers :138
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 15446016 bytes

[2021-09-15 15:36:09,786]mapper_test.py:220:[INFO]: area: 316 level: 5
[2021-09-15 15:55:12,324]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-09-15 15:55:12,325]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:55:12,325]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:55:12,444]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34713600 bytes

[2021-09-15 15:55:12,447]mapper_test.py:156:[INFO]: area: 177 level: 6
[2021-09-15 15:55:12,447]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:55:12,498]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
	Report mapping result:
		klut_size()     :299
		klut.num_gates():220
		max delay       :6
		max area        :219
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 8540160 bytes

[2021-09-15 15:55:12,499]mapper_test.py:220:[INFO]: area: 220 level: 6
[2021-09-18 14:06:33,964]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-09-18 14:06:33,965]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:06:33,965]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:06:34,084]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34680832 bytes

[2021-09-18 14:06:34,087]mapper_test.py:156:[INFO]: area: 177 level: 6
[2021-09-18 14:06:34,087]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:06:35,810]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:12
	current map manager:
		current min nodes:573
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :326
score:100
	Report mapping result:
		klut_size()     :406
		klut.num_gates():327
		max delay       :5
		max area        :326
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :94
		LUT fanins:4	 numbers :159
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 13717504 bytes

[2021-09-18 14:06:35,810]mapper_test.py:220:[INFO]: area: 327 level: 5
[2021-09-18 16:31:05,728]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-09-18 16:31:05,728]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:31:05,728]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:31:05,849]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34484224 bytes

[2021-09-18 16:31:05,852]mapper_test.py:156:[INFO]: area: 177 level: 6
[2021-09-18 16:31:05,852]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:31:07,583]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:12
	current map manager:
		current min nodes:573
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :326
score:100
	Report mapping result:
		klut_size()     :406
		klut.num_gates():327
		max delay       :5
		max area        :326
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :94
		LUT fanins:4	 numbers :159
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 12623872 bytes

[2021-09-18 16:31:07,584]mapper_test.py:220:[INFO]: area: 327 level: 5
[2021-09-22 09:00:25,694]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-09-22 09:00:25,694]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 09:00:25,694]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 09:00:25,814]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34619392 bytes

[2021-09-22 09:00:25,817]mapper_test.py:156:[INFO]: area: 177 level: 6
[2021-09-22 09:00:25,817]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 09:00:26,689]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:14
	Report mapping result:
		klut_size()     :348
		klut.num_gates():269
		max delay       :6
		max area        :268
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :79
		LUT fanins:4	 numbers :146
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 12550144 bytes

[2021-09-22 09:00:26,689]mapper_test.py:220:[INFO]: area: 269 level: 6
[2021-09-22 11:29:45,687]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-09-22 11:29:45,687]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:29:45,688]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:29:45,809]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34996224 bytes

[2021-09-22 11:29:45,812]mapper_test.py:156:[INFO]: area: 177 level: 6
[2021-09-22 11:29:45,813]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:29:47,538]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:12
	current map manager:
		current min nodes:573
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :324
score:100
	Report mapping result:
		klut_size()     :404
		klut.num_gates():325
		max delay       :5
		max area        :324
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :75
		LUT fanins:3	 numbers :94
		LUT fanins:4	 numbers :156
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 13529088 bytes

[2021-09-22 11:29:47,538]mapper_test.py:220:[INFO]: area: 325 level: 5
[2021-09-23 16:48:59,506]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-09-23 16:48:59,506]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:48:59,506]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:48:59,672]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34775040 bytes

[2021-09-23 16:48:59,675]mapper_test.py:156:[INFO]: area: 177 level: 6
[2021-09-23 16:48:59,675]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:49:01,584]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
balancing!
	current map manager:
		current min nodes:573
		current min depth:14
rewriting!
	current map manager:
		current min nodes:573
		current min depth:14
balancing!
	current map manager:
		current min nodes:573
		current min depth:12
rewriting!
	current map manager:
		current min nodes:573
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :324
score:100
	Report mapping result:
		klut_size()     :404
		klut.num_gates():325
		max delay       :5
		max area        :324
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :75
		LUT fanins:3	 numbers :94
		LUT fanins:4	 numbers :156
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 13406208 bytes

[2021-09-23 16:49:01,585]mapper_test.py:220:[INFO]: area: 325 level: 5
[2021-09-23 17:11:50,856]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-09-23 17:11:50,856]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:11:50,856]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:11:50,977]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34529280 bytes

[2021-09-23 17:11:50,980]mapper_test.py:156:[INFO]: area: 177 level: 6
[2021-09-23 17:11:50,980]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:11:52,779]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
balancing!
	current map manager:
		current min nodes:573
		current min depth:14
rewriting!
	current map manager:
		current min nodes:573
		current min depth:14
balancing!
	current map manager:
		current min nodes:573
		current min depth:12
rewriting!
	current map manager:
		current min nodes:573
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :324
score:100
	Report mapping result:
		klut_size()     :404
		klut.num_gates():325
		max delay       :5
		max area        :324
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :75
		LUT fanins:3	 numbers :94
		LUT fanins:4	 numbers :156
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 13127680 bytes

[2021-09-23 17:11:52,780]mapper_test.py:220:[INFO]: area: 325 level: 5
[2021-09-23 18:13:32,085]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-09-23 18:13:32,085]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:13:32,086]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:13:32,262]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34496512 bytes

[2021-09-23 18:13:32,265]mapper_test.py:156:[INFO]: area: 177 level: 6
[2021-09-23 18:13:32,265]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:13:34,016]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
balancing!
	current map manager:
		current min nodes:573
		current min depth:14
rewriting!
	current map manager:
		current min nodes:573
		current min depth:14
balancing!
	current map manager:
		current min nodes:573
		current min depth:12
rewriting!
	current map manager:
		current min nodes:573
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :324
score:100
	Report mapping result:
		klut_size()     :404
		klut.num_gates():325
		max delay       :5
		max area        :324
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :75
		LUT fanins:3	 numbers :94
		LUT fanins:4	 numbers :156
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 13307904 bytes

[2021-09-23 18:13:34,017]mapper_test.py:220:[INFO]: area: 325 level: 5
[2021-09-27 16:40:37,325]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-09-27 16:40:37,326]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:40:37,326]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:40:37,509]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34877440 bytes

[2021-09-27 16:40:37,512]mapper_test.py:156:[INFO]: area: 177 level: 6
[2021-09-27 16:40:37,513]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:40:39,351]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
balancing!
	current map manager:
		current min nodes:573
		current min depth:14
rewriting!
	current map manager:
		current min nodes:573
		current min depth:14
balancing!
	current map manager:
		current min nodes:573
		current min depth:12
rewriting!
	current map manager:
		current min nodes:573
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :324
score:100
	Report mapping result:
		klut_size()     :404
		klut.num_gates():325
		max delay       :5
		max area        :324
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :75
		LUT fanins:3	 numbers :94
		LUT fanins:4	 numbers :156
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 13430784 bytes

[2021-09-27 16:40:39,351]mapper_test.py:220:[INFO]: area: 325 level: 5
[2021-09-27 17:47:20,870]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-09-27 17:47:20,871]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:47:20,872]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:47:20,995]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34635776 bytes

[2021-09-27 17:47:20,998]mapper_test.py:156:[INFO]: area: 177 level: 6
[2021-09-27 17:47:20,998]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:47:22,741]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
balancing!
	current map manager:
		current min nodes:573
		current min depth:14
rewriting!
	current map manager:
		current min nodes:573
		current min depth:14
balancing!
	current map manager:
		current min nodes:573
		current min depth:12
rewriting!
	current map manager:
		current min nodes:573
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :324
score:100
	Report mapping result:
		klut_size()     :404
		klut.num_gates():325
		max delay       :5
		max area        :324
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :75
		LUT fanins:3	 numbers :94
		LUT fanins:4	 numbers :156
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 13459456 bytes

[2021-09-27 17:47:22,741]mapper_test.py:220:[INFO]: area: 325 level: 5
[2021-09-28 02:13:34,300]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-09-28 02:13:34,300]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:13:34,301]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:13:34,422]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 35008512 bytes

[2021-09-28 02:13:34,425]mapper_test.py:156:[INFO]: area: 177 level: 6
[2021-09-28 02:13:34,425]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:13:36,177]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:12
	current map manager:
		current min nodes:573
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :324
score:100
	Report mapping result:
		klut_size()     :404
		klut.num_gates():325
		max delay       :5
		max area        :324
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :75
		LUT fanins:3	 numbers :94
		LUT fanins:4	 numbers :156
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 13348864 bytes

[2021-09-28 02:13:36,177]mapper_test.py:220:[INFO]: area: 325 level: 5
[2021-09-28 16:52:52,789]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-09-28 16:52:52,789]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:52:52,789]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:52:52,911]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34795520 bytes

[2021-09-28 16:52:52,914]mapper_test.py:156:[INFO]: area: 177 level: 6
[2021-09-28 16:52:52,915]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:52:54,640]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:12
	current map manager:
		current min nodes:573
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :324
score:100
	Report mapping result:
		klut_size()     :404
		klut.num_gates():325
		max delay       :5
		max area        :324
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :75
		LUT fanins:3	 numbers :94
		LUT fanins:4	 numbers :156
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 13312000 bytes

[2021-09-28 16:52:54,640]mapper_test.py:220:[INFO]: area: 325 level: 5
[2021-09-28 17:31:55,431]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-09-28 17:31:55,431]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:31:55,431]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:31:55,550]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34865152 bytes

[2021-09-28 17:31:55,553]mapper_test.py:156:[INFO]: area: 177 level: 6
[2021-09-28 17:31:55,554]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:31:57,295]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:12
	current map manager:
		current min nodes:573
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :324
score:100
	Report mapping result:
		klut_size()     :404
		klut.num_gates():325
		max delay       :5
		max area        :324
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :75
		LUT fanins:3	 numbers :94
		LUT fanins:4	 numbers :156
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 14249984 bytes

[2021-09-28 17:31:57,296]mapper_test.py:220:[INFO]: area: 325 level: 5
[2021-10-09 10:43:35,556]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-10-09 10:43:35,557]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:43:35,557]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:43:35,680]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34930688 bytes

[2021-10-09 10:43:35,683]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-10-09 10:43:35,683]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:43:35,818]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :320
score:100
	Report mapping result:
		klut_size()     :400
		klut.num_gates():321
		max delay       :5
		max area        :320
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :68
		LUT fanins:3	 numbers :110
		LUT fanins:4	 numbers :143
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 8949760 bytes

[2021-10-09 10:43:35,818]mapper_test.py:224:[INFO]: area: 321 level: 5
[2021-10-09 11:26:07,264]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-10-09 11:26:07,264]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:26:07,264]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:26:07,438]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34619392 bytes

[2021-10-09 11:26:07,441]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-10-09 11:26:07,442]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:26:07,575]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :320
score:100
	Report mapping result:
		klut_size()     :400
		klut.num_gates():321
		max delay       :5
		max area        :320
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :68
		LUT fanins:3	 numbers :110
		LUT fanins:4	 numbers :143
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 8679424 bytes

[2021-10-09 11:26:07,575]mapper_test.py:224:[INFO]: area: 321 level: 5
[2021-10-09 16:34:09,413]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-10-09 16:34:09,413]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:34:09,413]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:34:09,535]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34623488 bytes

[2021-10-09 16:34:09,538]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-10-09 16:34:09,539]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:34:10,481]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
	current map manager:
		current min nodes:573
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
	Report mapping result:
		klut_size()     :299
		klut.num_gates():220
		max delay       :6
		max area        :219
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 11890688 bytes

[2021-10-09 16:34:10,481]mapper_test.py:224:[INFO]: area: 220 level: 6
[2021-10-09 16:51:12,715]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-10-09 16:51:12,715]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:51:12,716]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:51:12,840]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34893824 bytes

[2021-10-09 16:51:12,843]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-10-09 16:51:12,843]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:51:13,769]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
	current map manager:
		current min nodes:573
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
	Report mapping result:
		klut_size()     :299
		klut.num_gates():220
		max delay       :6
		max area        :219
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 11751424 bytes

[2021-10-09 16:51:13,770]mapper_test.py:224:[INFO]: area: 220 level: 6
[2021-10-12 11:03:23,309]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-10-12 11:03:23,309]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:03:23,310]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:03:23,436]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34750464 bytes

[2021-10-12 11:03:23,439]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-10-12 11:03:23,439]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:03:25,292]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:12
	current map manager:
		current min nodes:573
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :324
score:100
	Report mapping result:
		klut_size()     :404
		klut.num_gates():325
		max delay       :5
		max area        :324
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :75
		LUT fanins:3	 numbers :94
		LUT fanins:4	 numbers :156
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 12746752 bytes

[2021-10-12 11:03:25,293]mapper_test.py:224:[INFO]: area: 325 level: 5
[2021-10-12 11:20:26,862]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-10-12 11:20:26,862]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:20:26,862]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:20:27,030]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34689024 bytes

[2021-10-12 11:20:27,033]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-10-12 11:20:27,034]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:20:27,176]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :320
score:100
	Report mapping result:
		klut_size()     :400
		klut.num_gates():321
		max delay       :5
		max area        :320
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :68
		LUT fanins:3	 numbers :110
		LUT fanins:4	 numbers :143
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 8589312 bytes

[2021-10-12 11:20:27,177]mapper_test.py:224:[INFO]: area: 321 level: 5
[2021-10-12 13:38:52,467]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-10-12 13:38:52,467]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:38:52,467]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:38:52,596]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34832384 bytes

[2021-10-12 13:38:52,599]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-10-12 13:38:52,599]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:38:54,472]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:12
	current map manager:
		current min nodes:573
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :324
score:100
	Report mapping result:
		klut_size()     :404
		klut.num_gates():325
		max delay       :5
		max area        :324
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :75
		LUT fanins:3	 numbers :94
		LUT fanins:4	 numbers :156
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 12795904 bytes

[2021-10-12 13:38:54,472]mapper_test.py:224:[INFO]: area: 325 level: 5
[2021-10-12 15:09:30,859]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-10-12 15:09:30,859]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:09:30,860]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:09:30,983]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34721792 bytes

[2021-10-12 15:09:30,986]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-10-12 15:09:30,987]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:09:32,803]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:12
	current map manager:
		current min nodes:573
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :324
score:100
	Report mapping result:
		klut_size()     :404
		klut.num_gates():325
		max delay       :5
		max area        :324
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :75
		LUT fanins:3	 numbers :94
		LUT fanins:4	 numbers :156
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 12361728 bytes

[2021-10-12 15:09:32,804]mapper_test.py:224:[INFO]: area: 325 level: 5
[2021-10-12 18:54:32,580]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-10-12 18:54:32,581]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:54:32,581]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:54:32,754]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34541568 bytes

[2021-10-12 18:54:32,757]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-10-12 18:54:32,758]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:54:34,574]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:12
	current map manager:
		current min nodes:573
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :327
score:100
	Report mapping result:
		klut_size()     :407
		klut.num_gates():328
		max delay       :5
		max area        :327
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :71
		LUT fanins:3	 numbers :97
		LUT fanins:4	 numbers :160
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 12328960 bytes

[2021-10-12 18:54:34,575]mapper_test.py:224:[INFO]: area: 328 level: 5
[2021-10-18 11:48:03,675]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-10-18 11:48:03,675]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:48:03,676]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:48:03,801]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34566144 bytes

[2021-10-18 11:48:03,804]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-10-18 11:48:03,804]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:48:05,622]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:12
	current map manager:
		current min nodes:573
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :327
score:100
	Report mapping result:
		klut_size()     :407
		klut.num_gates():328
		max delay       :5
		max area        :327
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :71
		LUT fanins:3	 numbers :97
		LUT fanins:4	 numbers :160
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 12115968 bytes

[2021-10-18 11:48:05,623]mapper_test.py:224:[INFO]: area: 328 level: 5
[2021-10-18 12:04:41,085]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-10-18 12:04:41,085]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:41,085]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:41,210]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34578432 bytes

[2021-10-18 12:04:41,213]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-10-18 12:04:41,214]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:41,254]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
	Report mapping result:
		klut_size()     :299
		klut.num_gates():220
		max delay       :6
		max area        :219
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 6922240 bytes

[2021-10-18 12:04:41,254]mapper_test.py:224:[INFO]: area: 220 level: 6
[2021-10-19 14:12:36,882]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-10-19 14:12:36,882]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:36,883]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:37,006]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34689024 bytes

[2021-10-19 14:12:37,009]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-10-19 14:12:37,009]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:37,069]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
	Report mapping result:
		klut_size()     :299
		klut.num_gates():220
		max delay       :6
		max area        :219
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 6807552 bytes

[2021-10-19 14:12:37,069]mapper_test.py:224:[INFO]: area: 220 level: 6
[2021-10-22 13:35:32,257]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-10-22 13:35:32,257]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:35:32,258]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:35:32,434]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34611200 bytes

[2021-10-22 13:35:32,437]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-10-22 13:35:32,438]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:35:32,571]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
	Report mapping result:
		klut_size()     :299
		klut.num_gates():220
		max delay       :6
		max area        :219
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 9728000 bytes

[2021-10-22 13:35:32,572]mapper_test.py:224:[INFO]: area: 220 level: 6
[2021-10-22 13:56:25,100]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-10-22 13:56:25,100]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:56:25,101]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:56:25,224]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34476032 bytes

[2021-10-22 13:56:25,227]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-10-22 13:56:25,227]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:56:25,359]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
	Report mapping result:
		klut_size()     :299
		klut.num_gates():220
		max delay       :6
		max area        :219
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 9801728 bytes

[2021-10-22 13:56:25,359]mapper_test.py:224:[INFO]: area: 220 level: 6
[2021-10-22 14:02:57,929]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-10-22 14:02:57,929]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:57,930]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:58,056]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34816000 bytes

[2021-10-22 14:02:58,059]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-10-22 14:02:58,059]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:58,101]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
	Report mapping result:
		klut_size()     :299
		klut.num_gates():220
		max delay       :6
		max area        :219
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 6823936 bytes

[2021-10-22 14:02:58,101]mapper_test.py:224:[INFO]: area: 220 level: 6
[2021-10-22 14:06:19,079]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-10-22 14:06:19,079]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:19,079]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:19,203]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34586624 bytes

[2021-10-22 14:06:19,206]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-10-22 14:06:19,206]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:19,245]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
	Report mapping result:
		klut_size()     :299
		klut.num_gates():220
		max delay       :6
		max area        :219
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 6758400 bytes

[2021-10-22 14:06:19,245]mapper_test.py:224:[INFO]: area: 220 level: 6
[2021-10-23 13:37:25,609]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-10-23 13:37:25,609]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:37:25,609]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:37:25,779]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34578432 bytes

[2021-10-23 13:37:25,782]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-10-23 13:37:25,783]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:37:27,600]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:12
	current map manager:
		current min nodes:573
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :294
score:100
	Report mapping result:
		klut_size()     :374
		klut.num_gates():295
		max delay       :5
		max area        :294
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :146
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 12308480 bytes

[2021-10-23 13:37:27,601]mapper_test.py:224:[INFO]: area: 295 level: 5
[2021-10-24 17:49:08,670]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-10-24 17:49:08,670]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:49:08,670]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:49:08,795]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34832384 bytes

[2021-10-24 17:49:08,799]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-10-24 17:49:08,799]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:49:10,604]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:12
	current map manager:
		current min nodes:573
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :294
score:100
	Report mapping result:
		klut_size()     :374
		klut.num_gates():295
		max delay       :5
		max area        :294
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :146
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 12251136 bytes

[2021-10-24 17:49:10,605]mapper_test.py:224:[INFO]: area: 295 level: 5
[2021-10-24 18:09:34,289]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-10-24 18:09:34,290]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:09:34,290]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:09:34,467]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34463744 bytes

[2021-10-24 18:09:34,470]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-10-24 18:09:34,470]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:09:36,265]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:14
	current map manager:
		current min nodes:573
		current min depth:12
	current map manager:
		current min nodes:573
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :219
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :327
score:100
	Report mapping result:
		klut_size()     :407
		klut.num_gates():328
		max delay       :5
		max area        :327
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :71
		LUT fanins:3	 numbers :97
		LUT fanins:4	 numbers :160
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 12242944 bytes

[2021-10-24 18:09:36,266]mapper_test.py:224:[INFO]: area: 328 level: 5
[2021-10-26 10:26:13,080]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-10-26 10:26:13,080]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:26:13,081]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:26:13,248]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34635776 bytes

[2021-10-26 10:26:13,251]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-10-26 10:26:13,251]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:26:13,319]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	current map manager:
		current min nodes:573
		current min depth:17
	Report mapping result:
		klut_size()     :309
		klut.num_gates():230
		max delay       :6
		max area        :219
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :38
		LUT fanins:3	 numbers :67
		LUT fanins:4	 numbers :125
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 6729728 bytes

[2021-10-26 10:26:13,319]mapper_test.py:224:[INFO]: area: 230 level: 6
[2021-10-26 11:07:34,946]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-10-26 11:07:34,946]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:07:34,947]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:07:35,123]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34594816 bytes

[2021-10-26 11:07:35,126]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-10-26 11:07:35,126]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:07:36,950]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	Report mapping result:
		klut_size()     :383
		klut.num_gates():304
		max delay       :5
		max area        :327
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :97
		LUT fanins:4	 numbers :153
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 12034048 bytes

[2021-10-26 11:07:36,951]mapper_test.py:224:[INFO]: area: 304 level: 5
[2021-10-26 11:28:07,409]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-10-26 11:28:07,409]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:28:07,409]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:28:07,577]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34787328 bytes

[2021-10-26 11:28:07,580]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-10-26 11:28:07,580]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:28:09,437]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	Report mapping result:
		klut_size()     :361
		klut.num_gates():282
		max delay       :5
		max area        :294
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :79
		LUT fanins:4	 numbers :146
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 12038144 bytes

[2021-10-26 11:28:09,438]mapper_test.py:224:[INFO]: area: 282 level: 5
[2021-10-26 12:26:10,725]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-10-26 12:26:10,725]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:26:10,725]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:26:10,892]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34672640 bytes

[2021-10-26 12:26:10,895]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-10-26 12:26:10,896]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:26:12,709]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	Report mapping result:
		klut_size()     :407
		klut.num_gates():328
		max delay       :5
		max area        :327
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :71
		LUT fanins:3	 numbers :97
		LUT fanins:4	 numbers :160
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 12021760 bytes

[2021-10-26 12:26:12,709]mapper_test.py:224:[INFO]: area: 328 level: 5
[2021-10-26 14:13:38,947]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-10-26 14:13:38,947]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:38,948]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:39,073]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34873344 bytes

[2021-10-26 14:13:39,076]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-10-26 14:13:39,076]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:39,120]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	Report mapping result:
		klut_size()     :309
		klut.num_gates():230
		max delay       :6
		max area        :219
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :38
		LUT fanins:3	 numbers :67
		LUT fanins:4	 numbers :125
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 6754304 bytes

[2021-10-26 14:13:39,121]mapper_test.py:224:[INFO]: area: 230 level: 6
[2021-10-29 16:10:44,150]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-10-29 16:10:44,151]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:44,151]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:44,277]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34680832 bytes

[2021-10-29 16:10:44,280]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-10-29 16:10:44,281]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:44,324]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	Report mapping result:
		klut_size()     :378
		klut.num_gates():299
		max delay       :6
		max area        :298
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :75
		LUT fanins:3	 numbers :90
		LUT fanins:4	 numbers :134
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
Peak memory: 6959104 bytes

[2021-10-29 16:10:44,324]mapper_test.py:224:[INFO]: area: 299 level: 6
[2021-11-03 09:52:46,301]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-11-03 09:52:46,301]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:46,301]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:46,468]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34541568 bytes

[2021-11-03 09:52:46,471]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-11-03 09:52:46,471]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:46,541]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	Report mapping result:
		klut_size()     :378
		klut.num_gates():299
		max delay       :6
		max area        :219
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :75
		LUT fanins:3	 numbers :90
		LUT fanins:4	 numbers :134
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig_output.v
	Peak memory: 8171520 bytes

[2021-11-03 09:52:46,542]mapper_test.py:226:[INFO]: area: 299 level: 6
[2021-11-03 10:04:57,904]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-11-03 10:04:57,905]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:57,905]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:58,071]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34988032 bytes

[2021-11-03 10:04:58,074]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-11-03 10:04:58,074]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:58,147]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	Report mapping result:
		klut_size()     :394
		klut.num_gates():315
		max delay       :6
		max area        :219
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :84
		LUT fanins:3	 numbers :89
		LUT fanins:4	 numbers :142
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig_output.v
	Peak memory: 7684096 bytes

[2021-11-03 10:04:58,147]mapper_test.py:226:[INFO]: area: 315 level: 6
[2021-11-03 13:44:58,027]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-11-03 13:44:58,027]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:58,027]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:58,200]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34865152 bytes

[2021-11-03 13:44:58,203]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-11-03 13:44:58,203]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:58,276]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	Report mapping result:
		klut_size()     :394
		klut.num_gates():315
		max delay       :6
		max area        :219
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :84
		LUT fanins:3	 numbers :89
		LUT fanins:4	 numbers :142
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig_output.v
	Peak memory: 7610368 bytes

[2021-11-03 13:44:58,277]mapper_test.py:226:[INFO]: area: 315 level: 6
[2021-11-03 13:51:13,099]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-11-03 13:51:13,100]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:51:13,100]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:51:13,274]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34811904 bytes

[2021-11-03 13:51:13,277]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-11-03 13:51:13,278]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:51:13,354]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	Report mapping result:
		klut_size()     :394
		klut.num_gates():315
		max delay       :6
		max area        :219
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :84
		LUT fanins:3	 numbers :89
		LUT fanins:4	 numbers :142
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig_output.v
	Peak memory: 7720960 bytes

[2021-11-03 13:51:13,354]mapper_test.py:226:[INFO]: area: 315 level: 6
[2021-11-04 15:58:11,604]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-11-04 15:58:11,604]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:58:11,605]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:58:11,773]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34824192 bytes

[2021-11-04 15:58:11,776]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-11-04 15:58:11,776]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:58:11,882]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	Report mapping result:
		klut_size()     :301
		klut.num_gates():222
		max delay       :6
		max area        :219
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :38
		LUT fanins:3	 numbers :56
		LUT fanins:4	 numbers :128
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig_output.v
	Peak memory: 7778304 bytes

[2021-11-04 15:58:11,883]mapper_test.py:226:[INFO]: area: 222 level: 6
[2021-11-16 12:28:50,540]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-11-16 12:28:50,540]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:50,541]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:50,667]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34615296 bytes

[2021-11-16 12:28:50,670]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-11-16 12:28:50,670]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:50,716]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
Mapping time: 0.0085 secs
	Report mapping result:
		klut_size()     :301
		klut.num_gates():222
		max delay       :6
		max area        :219
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :38
		LUT fanins:3	 numbers :56
		LUT fanins:4	 numbers :128
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
	Peak memory: 6619136 bytes

[2021-11-16 12:28:50,716]mapper_test.py:228:[INFO]: area: 222 level: 6
[2021-11-16 14:17:48,384]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-11-16 14:17:48,384]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:48,385]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:48,554]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34533376 bytes

[2021-11-16 14:17:48,557]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-11-16 14:17:48,558]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:48,601]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
Mapping time: 0.008461 secs
	Report mapping result:
		klut_size()     :301
		klut.num_gates():222
		max delay       :6
		max area        :219
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :38
		LUT fanins:3	 numbers :56
		LUT fanins:4	 numbers :128
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
	Peak memory: 6828032 bytes

[2021-11-16 14:17:48,601]mapper_test.py:228:[INFO]: area: 222 level: 6
[2021-11-16 14:24:10,049]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-11-16 14:24:10,049]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:24:10,050]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:24:10,233]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34660352 bytes

[2021-11-16 14:24:10,236]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-11-16 14:24:10,236]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:24:10,301]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
Mapping time: 0.01346 secs
	Report mapping result:
		klut_size()     :301
		klut.num_gates():222
		max delay       :6
		max area        :219
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :38
		LUT fanins:3	 numbers :56
		LUT fanins:4	 numbers :128
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
	Peak memory: 6729728 bytes

[2021-11-16 14:24:10,302]mapper_test.py:228:[INFO]: area: 222 level: 6
[2021-11-17 16:36:47,616]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-11-17 16:36:47,617]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:47,617]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:47,784]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34557952 bytes

[2021-11-17 16:36:47,787]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-11-17 16:36:47,787]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:47,831]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
Mapping time: 0.008564 secs
	Report mapping result:
		klut_size()     :299
		klut.num_gates():220
		max delay       :6
		max area        :219
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :121
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
	Peak memory: 7081984 bytes

[2021-11-17 16:36:47,832]mapper_test.py:228:[INFO]: area: 220 level: 6
[2021-11-18 10:19:26,931]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-11-18 10:19:26,932]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:26,932]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:27,113]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34516992 bytes

[2021-11-18 10:19:27,117]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-11-18 10:19:27,117]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:27,169]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
Mapping time: 0.016071 secs
	Report mapping result:
		klut_size()     :299
		klut.num_gates():220
		max delay       :6
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :121
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
	Peak memory: 7696384 bytes

[2021-11-18 10:19:27,170]mapper_test.py:228:[INFO]: area: 220 level: 6
[2021-11-23 16:12:17,585]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-11-23 16:12:17,586]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:17,586]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:17,763]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34594816 bytes

[2021-11-23 16:12:17,766]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-11-23 16:12:17,766]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:17,818]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
Mapping time: 0.016203 secs
	Report mapping result:
		klut_size()     :299
		klut.num_gates():220
		max delay       :6
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :121
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
	Peak memory: 7385088 bytes

[2021-11-23 16:12:17,819]mapper_test.py:228:[INFO]: area: 220 level: 6
[2021-11-23 16:43:16,201]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-11-23 16:43:16,202]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:43:16,202]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:43:16,337]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34971648 bytes

[2021-11-23 16:43:16,340]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-11-23 16:43:16,341]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:43:16,395]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
Mapping time: 0.016715 secs
	Report mapping result:
		klut_size()     :299
		klut.num_gates():220
		max delay       :6
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :121
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
	Peak memory: 7229440 bytes

[2021-11-23 16:43:16,396]mapper_test.py:228:[INFO]: area: 220 level: 6
[2021-11-24 11:39:23,295]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-11-24 11:39:23,295]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:23,295]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:23,422]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34586624 bytes

[2021-11-24 11:39:23,425]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-11-24 11:39:23,425]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:23,460]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
Mapping time: 0.000455 secs
	Report mapping result:
		klut_size()     :299
		klut.num_gates():220
		max delay       :6
		max area        :219
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :121
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
	Peak memory: 6586368 bytes

[2021-11-24 11:39:23,461]mapper_test.py:228:[INFO]: area: 220 level: 6
[2021-11-24 12:02:37,165]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-11-24 12:02:37,165]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:37,165]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:37,294]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34717696 bytes

[2021-11-24 12:02:37,297]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-11-24 12:02:37,298]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:37,334]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
Mapping time: 0.000486 secs
	Report mapping result:
		klut_size()     :299
		klut.num_gates():220
		max delay       :6
		max area        :219
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :121
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
	Peak memory: 6746112 bytes

[2021-11-24 12:02:37,335]mapper_test.py:228:[INFO]: area: 220 level: 6
[2021-11-24 12:06:27,130]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-11-24 12:06:27,130]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:27,130]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:27,306]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34828288 bytes

[2021-11-24 12:06:27,309]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-11-24 12:06:27,310]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:27,357]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
Mapping time: 0.008653 secs
	Report mapping result:
		klut_size()     :299
		klut.num_gates():220
		max delay       :6
		max area        :219
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :121
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
	Peak memory: 7008256 bytes

[2021-11-24 12:06:27,357]mapper_test.py:228:[INFO]: area: 220 level: 6
[2021-11-24 12:11:59,985]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-11-24 12:11:59,985]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:59,985]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:12:00,150]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34635776 bytes

[2021-11-24 12:12:00,153]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-11-24 12:12:00,154]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:12:00,190]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00251 secs
	Report mapping result:
		klut_size()     :251
		klut.num_gates():172
		max delay       :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :31
		LUT fanins:4	 numbers :127
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
	Peak memory: 7032832 bytes

[2021-11-24 12:12:00,191]mapper_test.py:228:[INFO]: area: 172 level: 8
[2021-11-24 12:58:25,301]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-11-24 12:58:25,302]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:25,302]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:25,469]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34594816 bytes

[2021-11-24 12:58:25,472]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-11-24 12:58:25,472]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:25,516]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
Mapping time: 0.008541 secs
	Report mapping result:
		klut_size()     :299
		klut.num_gates():220
		max delay       :6
		max area        :219
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :121
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
	Peak memory: 7098368 bytes

[2021-11-24 12:58:25,517]mapper_test.py:228:[INFO]: area: 220 level: 6
[2021-11-24 13:14:34,165]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-11-24 13:14:34,165]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:14:34,166]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:14:34,355]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34496512 bytes

[2021-11-24 13:14:34,358]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-11-24 13:14:34,359]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:14:36,261]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
Mapping time: 0.00857 secs
Mapping time: 0.011892 secs
	Report mapping result:
		klut_size()     :407
		klut.num_gates():328
		max delay       :5
		max area        :327
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :71
		LUT fanins:3	 numbers :97
		LUT fanins:4	 numbers :160
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
	Peak memory: 11698176 bytes

[2021-11-24 13:14:36,261]mapper_test.py:228:[INFO]: area: 328 level: 5
[2021-11-24 13:37:16,975]mapper_test.py:79:[INFO]: run case "b04_comb"
[2021-11-24 13:37:16,976]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:37:16,976]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:37:17,154]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     495.  Ch =     0.  Total mem =    0.09 MB. Peak cut mem =    0.02 MB.
P:  Del =    6.00.  Ar =     219.0.  Edge =      735.  Cut =     2326.  T =     0.00 sec
P:  Del =    6.00.  Ar =     200.0.  Edge =      708.  Cut =     2293.  T =     0.00 sec
P:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
E:  Del =    6.00.  Ar =     181.0.  Edge =      648.  Cut =     2316.  T =     0.00 sec
F:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
E:  Del =    6.00.  Ar =     177.0.  Edge =      643.  Cut =     1904.  T =     0.00 sec
A:  Del =    6.00.  Ar =     177.0.  Edge =      634.  Cut =     1905.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1905.  T =     0.00 sec
A:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
E:  Del =    6.00.  Ar =     176.0.  Edge =      632.  Cut =     1906.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %
Peak memory: 34811904 bytes

[2021-11-24 13:37:17,157]mapper_test.py:160:[INFO]: area: 177 level: 6
[2021-11-24 13:37:17,158]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:37:19,006]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
Mapping time: 0.00044 secs
Mapping time: 0.000608 secs
	Report mapping result:
		klut_size()     :407
		klut.num_gates():328
		max delay       :5
		max area        :327
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :71
		LUT fanins:3	 numbers :97
		LUT fanins:4	 numbers :160
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v
	Peak memory: 11673600 bytes

[2021-11-24 13:37:19,007]mapper_test.py:228:[INFO]: area: 328 level: 5
