
lm35_interfacing_ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007b24  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000454  08007cb8  08007cb8  00008cb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800810c  0800810c  0000a1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800810c  0800810c  0000910c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008114  08008114  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008114  08008114  00009114  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008118  08008118  00009118  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800811c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a1d4  2**0
                  CONTENTS
 10 .bss          00000200  200001d4  200001d4  0000a1d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200003d4  200003d4  0000a1d4  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000891a  00000000  00000000  0000a1fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000017b2  00000000  00000000  00012b18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000007f0  00000000  00000000  000142d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000607  00000000  00000000  00014ac0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022038  00000000  00000000  000150c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000098a6  00000000  00000000  000370ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d0f47  00000000  00000000  000409a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001118ec  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003490  00000000  00000000  00111930  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000072  00000000  00000000  00114dc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007c9c 	.word	0x08007c9c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08007c9c 	.word	0x08007c9c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b08c      	sub	sp, #48	@ 0x30
 8001024:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001026:	f000 fb3d 	bl	80016a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800102a:	f000 f865 	bl	80010f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800102e:	f000 f949 	bl	80012c4 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001032:	f000 f8cb 	bl	80011cc <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8001036:	f000 f91b 	bl	8001270 <MX_USART2_UART_Init>
  int ADC_val;
  float temp_c;
  while (1)
  {
    /* USER CODE END WHILE */
	      HAL_ADC_Start(&hadc1);
 800103a:	482b      	ldr	r0, [pc, #172]	@ (80010e8 <main+0xc8>)
 800103c:	f000 fc08 	bl	8001850 <HAL_ADC_Start>
	 	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001040:	f04f 31ff 	mov.w	r1, #4294967295
 8001044:	4828      	ldr	r0, [pc, #160]	@ (80010e8 <main+0xc8>)
 8001046:	f000 fd07 	bl	8001a58 <HAL_ADC_PollForConversion>
	 	  ADC_val = HAL_ADC_GetValue(&hadc1);
 800104a:	4827      	ldr	r0, [pc, #156]	@ (80010e8 <main+0xc8>)
 800104c:	f000 fd8f 	bl	8001b6e <HAL_ADC_GetValue>
 8001050:	4603      	mov	r3, r0
 8001052:	62fb      	str	r3, [r7, #44]	@ 0x2c
	 	  HAL_ADC_Stop(&hadc1);
 8001054:	4824      	ldr	r0, [pc, #144]	@ (80010e8 <main+0xc8>)
 8001056:	f000 fccd 	bl	80019f4 <HAL_ADC_Stop>
	 	  temp_c = (ADC_val * 3.3/4095)*100;
 800105a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800105c:	f7ff fa62 	bl	8000524 <__aeabi_i2d>
 8001060:	a31d      	add	r3, pc, #116	@ (adr r3, 80010d8 <main+0xb8>)
 8001062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001066:	f7ff fac7 	bl	80005f8 <__aeabi_dmul>
 800106a:	4602      	mov	r2, r0
 800106c:	460b      	mov	r3, r1
 800106e:	4610      	mov	r0, r2
 8001070:	4619      	mov	r1, r3
 8001072:	a31b      	add	r3, pc, #108	@ (adr r3, 80010e0 <main+0xc0>)
 8001074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001078:	f7ff fbe8 	bl	800084c <__aeabi_ddiv>
 800107c:	4602      	mov	r2, r0
 800107e:	460b      	mov	r3, r1
 8001080:	4610      	mov	r0, r2
 8001082:	4619      	mov	r1, r3
 8001084:	f04f 0200 	mov.w	r2, #0
 8001088:	4b18      	ldr	r3, [pc, #96]	@ (80010ec <main+0xcc>)
 800108a:	f7ff fab5 	bl	80005f8 <__aeabi_dmul>
 800108e:	4602      	mov	r2, r0
 8001090:	460b      	mov	r3, r1
 8001092:	4610      	mov	r0, r2
 8001094:	4619      	mov	r1, r3
 8001096:	f7ff fda7 	bl	8000be8 <__aeabi_d2f>
 800109a:	4603      	mov	r3, r0
 800109c:	62bb      	str	r3, [r7, #40]	@ 0x28
	 	  sprintf(str , "Temperature : %f \r\n",temp_c);
 800109e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80010a0:	f7ff fa52 	bl	8000548 <__aeabi_f2d>
 80010a4:	4602      	mov	r2, r0
 80010a6:	460b      	mov	r3, r1
 80010a8:	4638      	mov	r0, r7
 80010aa:	4911      	ldr	r1, [pc, #68]	@ (80010f0 <main+0xd0>)
 80010ac:	f003 f9d6 	bl	800445c <siprintf>
	 	  HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), HAL_MAX_DELAY);
 80010b0:	463b      	mov	r3, r7
 80010b2:	4618      	mov	r0, r3
 80010b4:	f7ff f8dc 	bl	8000270 <strlen>
 80010b8:	4603      	mov	r3, r0
 80010ba:	b29a      	uxth	r2, r3
 80010bc:	4639      	mov	r1, r7
 80010be:	f04f 33ff 	mov.w	r3, #4294967295
 80010c2:	480c      	ldr	r0, [pc, #48]	@ (80010f4 <main+0xd4>)
 80010c4:	f001 fee8 	bl	8002e98 <HAL_UART_Transmit>
	 	  HAL_Delay(1000);
 80010c8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010cc:	f000 fb58 	bl	8001780 <HAL_Delay>
  {
 80010d0:	bf00      	nop
 80010d2:	e7b2      	b.n	800103a <main+0x1a>
 80010d4:	f3af 8000 	nop.w
 80010d8:	66666666 	.word	0x66666666
 80010dc:	400a6666 	.word	0x400a6666
 80010e0:	00000000 	.word	0x00000000
 80010e4:	40affe00 	.word	0x40affe00
 80010e8:	200001f0 	.word	0x200001f0
 80010ec:	40590000 	.word	0x40590000
 80010f0:	08007cb8 	.word	0x08007cb8
 80010f4:	20000238 	.word	0x20000238

080010f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b094      	sub	sp, #80	@ 0x50
 80010fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010fe:	f107 0320 	add.w	r3, r7, #32
 8001102:	2230      	movs	r2, #48	@ 0x30
 8001104:	2100      	movs	r1, #0
 8001106:	4618      	mov	r0, r3
 8001108:	f003 fa0d 	bl	8004526 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800110c:	f107 030c 	add.w	r3, r7, #12
 8001110:	2200      	movs	r2, #0
 8001112:	601a      	str	r2, [r3, #0]
 8001114:	605a      	str	r2, [r3, #4]
 8001116:	609a      	str	r2, [r3, #8]
 8001118:	60da      	str	r2, [r3, #12]
 800111a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800111c:	2300      	movs	r3, #0
 800111e:	60bb      	str	r3, [r7, #8]
 8001120:	4b28      	ldr	r3, [pc, #160]	@ (80011c4 <SystemClock_Config+0xcc>)
 8001122:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001124:	4a27      	ldr	r2, [pc, #156]	@ (80011c4 <SystemClock_Config+0xcc>)
 8001126:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800112a:	6413      	str	r3, [r2, #64]	@ 0x40
 800112c:	4b25      	ldr	r3, [pc, #148]	@ (80011c4 <SystemClock_Config+0xcc>)
 800112e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001130:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001134:	60bb      	str	r3, [r7, #8]
 8001136:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001138:	2300      	movs	r3, #0
 800113a:	607b      	str	r3, [r7, #4]
 800113c:	4b22      	ldr	r3, [pc, #136]	@ (80011c8 <SystemClock_Config+0xd0>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a21      	ldr	r2, [pc, #132]	@ (80011c8 <SystemClock_Config+0xd0>)
 8001142:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001146:	6013      	str	r3, [r2, #0]
 8001148:	4b1f      	ldr	r3, [pc, #124]	@ (80011c8 <SystemClock_Config+0xd0>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001150:	607b      	str	r3, [r7, #4]
 8001152:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001154:	2302      	movs	r3, #2
 8001156:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001158:	2301      	movs	r3, #1
 800115a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800115c:	2310      	movs	r3, #16
 800115e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001160:	2302      	movs	r3, #2
 8001162:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001164:	2300      	movs	r3, #0
 8001166:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001168:	2308      	movs	r3, #8
 800116a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 800116c:	2332      	movs	r3, #50	@ 0x32
 800116e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001170:	2302      	movs	r3, #2
 8001172:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001174:	2307      	movs	r3, #7
 8001176:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001178:	f107 0320 	add.w	r3, r7, #32
 800117c:	4618      	mov	r0, r3
 800117e:	f001 f99f 	bl	80024c0 <HAL_RCC_OscConfig>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d001      	beq.n	800118c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001188:	f000 f8b4 	bl	80012f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800118c:	230f      	movs	r3, #15
 800118e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001190:	2302      	movs	r3, #2
 8001192:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001194:	2300      	movs	r3, #0
 8001196:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001198:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800119c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800119e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80011a2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80011a4:	f107 030c 	add.w	r3, r7, #12
 80011a8:	2101      	movs	r1, #1
 80011aa:	4618      	mov	r0, r3
 80011ac:	f001 fc00 	bl	80029b0 <HAL_RCC_ClockConfig>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d001      	beq.n	80011ba <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80011b6:	f000 f89d 	bl	80012f4 <Error_Handler>
  }
}
 80011ba:	bf00      	nop
 80011bc:	3750      	adds	r7, #80	@ 0x50
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	40023800 	.word	0x40023800
 80011c8:	40007000 	.word	0x40007000

080011cc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b084      	sub	sp, #16
 80011d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011d2:	463b      	mov	r3, r7
 80011d4:	2200      	movs	r2, #0
 80011d6:	601a      	str	r2, [r3, #0]
 80011d8:	605a      	str	r2, [r3, #4]
 80011da:	609a      	str	r2, [r3, #8]
 80011dc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80011de:	4b21      	ldr	r3, [pc, #132]	@ (8001264 <MX_ADC1_Init+0x98>)
 80011e0:	4a21      	ldr	r2, [pc, #132]	@ (8001268 <MX_ADC1_Init+0x9c>)
 80011e2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80011e4:	4b1f      	ldr	r3, [pc, #124]	@ (8001264 <MX_ADC1_Init+0x98>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011ea:	4b1e      	ldr	r3, [pc, #120]	@ (8001264 <MX_ADC1_Init+0x98>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80011f0:	4b1c      	ldr	r3, [pc, #112]	@ (8001264 <MX_ADC1_Init+0x98>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80011f6:	4b1b      	ldr	r3, [pc, #108]	@ (8001264 <MX_ADC1_Init+0x98>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011fc:	4b19      	ldr	r3, [pc, #100]	@ (8001264 <MX_ADC1_Init+0x98>)
 80011fe:	2200      	movs	r2, #0
 8001200:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001204:	4b17      	ldr	r3, [pc, #92]	@ (8001264 <MX_ADC1_Init+0x98>)
 8001206:	2200      	movs	r2, #0
 8001208:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800120a:	4b16      	ldr	r3, [pc, #88]	@ (8001264 <MX_ADC1_Init+0x98>)
 800120c:	4a17      	ldr	r2, [pc, #92]	@ (800126c <MX_ADC1_Init+0xa0>)
 800120e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001210:	4b14      	ldr	r3, [pc, #80]	@ (8001264 <MX_ADC1_Init+0x98>)
 8001212:	2200      	movs	r2, #0
 8001214:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001216:	4b13      	ldr	r3, [pc, #76]	@ (8001264 <MX_ADC1_Init+0x98>)
 8001218:	2201      	movs	r2, #1
 800121a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800121c:	4b11      	ldr	r3, [pc, #68]	@ (8001264 <MX_ADC1_Init+0x98>)
 800121e:	2200      	movs	r2, #0
 8001220:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001224:	4b0f      	ldr	r3, [pc, #60]	@ (8001264 <MX_ADC1_Init+0x98>)
 8001226:	2201      	movs	r2, #1
 8001228:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800122a:	480e      	ldr	r0, [pc, #56]	@ (8001264 <MX_ADC1_Init+0x98>)
 800122c:	f000 facc 	bl	80017c8 <HAL_ADC_Init>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d001      	beq.n	800123a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001236:	f000 f85d 	bl	80012f4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800123a:	2300      	movs	r3, #0
 800123c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800123e:	2301      	movs	r3, #1
 8001240:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001242:	2300      	movs	r3, #0
 8001244:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001246:	463b      	mov	r3, r7
 8001248:	4619      	mov	r1, r3
 800124a:	4806      	ldr	r0, [pc, #24]	@ (8001264 <MX_ADC1_Init+0x98>)
 800124c:	f000 fc9c 	bl	8001b88 <HAL_ADC_ConfigChannel>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001256:	f000 f84d 	bl	80012f4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800125a:	bf00      	nop
 800125c:	3710      	adds	r7, #16
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	200001f0 	.word	0x200001f0
 8001268:	40012000 	.word	0x40012000
 800126c:	0f000001 	.word	0x0f000001

08001270 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001274:	4b11      	ldr	r3, [pc, #68]	@ (80012bc <MX_USART2_UART_Init+0x4c>)
 8001276:	4a12      	ldr	r2, [pc, #72]	@ (80012c0 <MX_USART2_UART_Init+0x50>)
 8001278:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800127a:	4b10      	ldr	r3, [pc, #64]	@ (80012bc <MX_USART2_UART_Init+0x4c>)
 800127c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001280:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001282:	4b0e      	ldr	r3, [pc, #56]	@ (80012bc <MX_USART2_UART_Init+0x4c>)
 8001284:	2200      	movs	r2, #0
 8001286:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001288:	4b0c      	ldr	r3, [pc, #48]	@ (80012bc <MX_USART2_UART_Init+0x4c>)
 800128a:	2200      	movs	r2, #0
 800128c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800128e:	4b0b      	ldr	r3, [pc, #44]	@ (80012bc <MX_USART2_UART_Init+0x4c>)
 8001290:	2200      	movs	r2, #0
 8001292:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001294:	4b09      	ldr	r3, [pc, #36]	@ (80012bc <MX_USART2_UART_Init+0x4c>)
 8001296:	220c      	movs	r2, #12
 8001298:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800129a:	4b08      	ldr	r3, [pc, #32]	@ (80012bc <MX_USART2_UART_Init+0x4c>)
 800129c:	2200      	movs	r2, #0
 800129e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012a0:	4b06      	ldr	r3, [pc, #24]	@ (80012bc <MX_USART2_UART_Init+0x4c>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80012a6:	4805      	ldr	r0, [pc, #20]	@ (80012bc <MX_USART2_UART_Init+0x4c>)
 80012a8:	f001 fda6 	bl	8002df8 <HAL_UART_Init>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80012b2:	f000 f81f 	bl	80012f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012b6:	bf00      	nop
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	20000238 	.word	0x20000238
 80012c0:	40004400 	.word	0x40004400

080012c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	b083      	sub	sp, #12
 80012c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ca:	2300      	movs	r3, #0
 80012cc:	607b      	str	r3, [r7, #4]
 80012ce:	4b08      	ldr	r3, [pc, #32]	@ (80012f0 <MX_GPIO_Init+0x2c>)
 80012d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d2:	4a07      	ldr	r2, [pc, #28]	@ (80012f0 <MX_GPIO_Init+0x2c>)
 80012d4:	f043 0301 	orr.w	r3, r3, #1
 80012d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012da:	4b05      	ldr	r3, [pc, #20]	@ (80012f0 <MX_GPIO_Init+0x2c>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012de:	f003 0301 	and.w	r3, r3, #1
 80012e2:	607b      	str	r3, [r7, #4]
 80012e4:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80012e6:	bf00      	nop
 80012e8:	370c      	adds	r7, #12
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bc80      	pop	{r7}
 80012ee:	4770      	bx	lr
 80012f0:	40023800 	.word	0x40023800

080012f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012f8:	b672      	cpsid	i
}
 80012fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012fc:	bf00      	nop
 80012fe:	e7fd      	b.n	80012fc <Error_Handler+0x8>

08001300 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001306:	2300      	movs	r3, #0
 8001308:	607b      	str	r3, [r7, #4]
 800130a:	4b10      	ldr	r3, [pc, #64]	@ (800134c <HAL_MspInit+0x4c>)
 800130c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800130e:	4a0f      	ldr	r2, [pc, #60]	@ (800134c <HAL_MspInit+0x4c>)
 8001310:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001314:	6453      	str	r3, [r2, #68]	@ 0x44
 8001316:	4b0d      	ldr	r3, [pc, #52]	@ (800134c <HAL_MspInit+0x4c>)
 8001318:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800131a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800131e:	607b      	str	r3, [r7, #4]
 8001320:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001322:	2300      	movs	r3, #0
 8001324:	603b      	str	r3, [r7, #0]
 8001326:	4b09      	ldr	r3, [pc, #36]	@ (800134c <HAL_MspInit+0x4c>)
 8001328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800132a:	4a08      	ldr	r2, [pc, #32]	@ (800134c <HAL_MspInit+0x4c>)
 800132c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001330:	6413      	str	r3, [r2, #64]	@ 0x40
 8001332:	4b06      	ldr	r3, [pc, #24]	@ (800134c <HAL_MspInit+0x4c>)
 8001334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001336:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800133a:	603b      	str	r3, [r7, #0]
 800133c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800133e:	2007      	movs	r0, #7
 8001340:	f000 fef0 	bl	8002124 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001344:	bf00      	nop
 8001346:	3708      	adds	r7, #8
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}
 800134c:	40023800 	.word	0x40023800

08001350 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b08a      	sub	sp, #40	@ 0x28
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001358:	f107 0314 	add.w	r3, r7, #20
 800135c:	2200      	movs	r2, #0
 800135e:	601a      	str	r2, [r3, #0]
 8001360:	605a      	str	r2, [r3, #4]
 8001362:	609a      	str	r2, [r3, #8]
 8001364:	60da      	str	r2, [r3, #12]
 8001366:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4a17      	ldr	r2, [pc, #92]	@ (80013cc <HAL_ADC_MspInit+0x7c>)
 800136e:	4293      	cmp	r3, r2
 8001370:	d127      	bne.n	80013c2 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001372:	2300      	movs	r3, #0
 8001374:	613b      	str	r3, [r7, #16]
 8001376:	4b16      	ldr	r3, [pc, #88]	@ (80013d0 <HAL_ADC_MspInit+0x80>)
 8001378:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800137a:	4a15      	ldr	r2, [pc, #84]	@ (80013d0 <HAL_ADC_MspInit+0x80>)
 800137c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001380:	6453      	str	r3, [r2, #68]	@ 0x44
 8001382:	4b13      	ldr	r3, [pc, #76]	@ (80013d0 <HAL_ADC_MspInit+0x80>)
 8001384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001386:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800138a:	613b      	str	r3, [r7, #16]
 800138c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800138e:	2300      	movs	r3, #0
 8001390:	60fb      	str	r3, [r7, #12]
 8001392:	4b0f      	ldr	r3, [pc, #60]	@ (80013d0 <HAL_ADC_MspInit+0x80>)
 8001394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001396:	4a0e      	ldr	r2, [pc, #56]	@ (80013d0 <HAL_ADC_MspInit+0x80>)
 8001398:	f043 0301 	orr.w	r3, r3, #1
 800139c:	6313      	str	r3, [r2, #48]	@ 0x30
 800139e:	4b0c      	ldr	r3, [pc, #48]	@ (80013d0 <HAL_ADC_MspInit+0x80>)
 80013a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013a2:	f003 0301 	and.w	r3, r3, #1
 80013a6:	60fb      	str	r3, [r7, #12]
 80013a8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80013aa:	2301      	movs	r3, #1
 80013ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013ae:	2303      	movs	r3, #3
 80013b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b2:	2300      	movs	r3, #0
 80013b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013b6:	f107 0314 	add.w	r3, r7, #20
 80013ba:	4619      	mov	r1, r3
 80013bc:	4805      	ldr	r0, [pc, #20]	@ (80013d4 <HAL_ADC_MspInit+0x84>)
 80013be:	f000 fee5 	bl	800218c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80013c2:	bf00      	nop
 80013c4:	3728      	adds	r7, #40	@ 0x28
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	40012000 	.word	0x40012000
 80013d0:	40023800 	.word	0x40023800
 80013d4:	40020000 	.word	0x40020000

080013d8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b08a      	sub	sp, #40	@ 0x28
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e0:	f107 0314 	add.w	r3, r7, #20
 80013e4:	2200      	movs	r2, #0
 80013e6:	601a      	str	r2, [r3, #0]
 80013e8:	605a      	str	r2, [r3, #4]
 80013ea:	609a      	str	r2, [r3, #8]
 80013ec:	60da      	str	r2, [r3, #12]
 80013ee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4a19      	ldr	r2, [pc, #100]	@ (800145c <HAL_UART_MspInit+0x84>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d12b      	bne.n	8001452 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80013fa:	2300      	movs	r3, #0
 80013fc:	613b      	str	r3, [r7, #16]
 80013fe:	4b18      	ldr	r3, [pc, #96]	@ (8001460 <HAL_UART_MspInit+0x88>)
 8001400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001402:	4a17      	ldr	r2, [pc, #92]	@ (8001460 <HAL_UART_MspInit+0x88>)
 8001404:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001408:	6413      	str	r3, [r2, #64]	@ 0x40
 800140a:	4b15      	ldr	r3, [pc, #84]	@ (8001460 <HAL_UART_MspInit+0x88>)
 800140c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800140e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001412:	613b      	str	r3, [r7, #16]
 8001414:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001416:	2300      	movs	r3, #0
 8001418:	60fb      	str	r3, [r7, #12]
 800141a:	4b11      	ldr	r3, [pc, #68]	@ (8001460 <HAL_UART_MspInit+0x88>)
 800141c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800141e:	4a10      	ldr	r2, [pc, #64]	@ (8001460 <HAL_UART_MspInit+0x88>)
 8001420:	f043 0301 	orr.w	r3, r3, #1
 8001424:	6313      	str	r3, [r2, #48]	@ 0x30
 8001426:	4b0e      	ldr	r3, [pc, #56]	@ (8001460 <HAL_UART_MspInit+0x88>)
 8001428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800142a:	f003 0301 	and.w	r3, r3, #1
 800142e:	60fb      	str	r3, [r7, #12]
 8001430:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001432:	230c      	movs	r3, #12
 8001434:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001436:	2302      	movs	r3, #2
 8001438:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143a:	2300      	movs	r3, #0
 800143c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800143e:	2303      	movs	r3, #3
 8001440:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001442:	2307      	movs	r3, #7
 8001444:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001446:	f107 0314 	add.w	r3, r7, #20
 800144a:	4619      	mov	r1, r3
 800144c:	4805      	ldr	r0, [pc, #20]	@ (8001464 <HAL_UART_MspInit+0x8c>)
 800144e:	f000 fe9d 	bl	800218c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001452:	bf00      	nop
 8001454:	3728      	adds	r7, #40	@ 0x28
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	40004400 	.word	0x40004400
 8001460:	40023800 	.word	0x40023800
 8001464:	40020000 	.word	0x40020000

08001468 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800146c:	bf00      	nop
 800146e:	e7fd      	b.n	800146c <NMI_Handler+0x4>

08001470 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001474:	bf00      	nop
 8001476:	e7fd      	b.n	8001474 <HardFault_Handler+0x4>

08001478 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800147c:	bf00      	nop
 800147e:	e7fd      	b.n	800147c <MemManage_Handler+0x4>

08001480 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001484:	bf00      	nop
 8001486:	e7fd      	b.n	8001484 <BusFault_Handler+0x4>

08001488 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800148c:	bf00      	nop
 800148e:	e7fd      	b.n	800148c <UsageFault_Handler+0x4>

08001490 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001494:	bf00      	nop
 8001496:	46bd      	mov	sp, r7
 8001498:	bc80      	pop	{r7}
 800149a:	4770      	bx	lr

0800149c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014a0:	bf00      	nop
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bc80      	pop	{r7}
 80014a6:	4770      	bx	lr

080014a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014ac:	bf00      	nop
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bc80      	pop	{r7}
 80014b2:	4770      	bx	lr

080014b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014b8:	f000 f946 	bl	8001748 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014bc:	bf00      	nop
 80014be:	bd80      	pop	{r7, pc}

080014c0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  return 1;
 80014c4:	2301      	movs	r3, #1
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bc80      	pop	{r7}
 80014cc:	4770      	bx	lr

080014ce <_kill>:

int _kill(int pid, int sig)
{
 80014ce:	b580      	push	{r7, lr}
 80014d0:	b082      	sub	sp, #8
 80014d2:	af00      	add	r7, sp, #0
 80014d4:	6078      	str	r0, [r7, #4]
 80014d6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80014d8:	f003 f878 	bl	80045cc <__errno>
 80014dc:	4603      	mov	r3, r0
 80014de:	2216      	movs	r2, #22
 80014e0:	601a      	str	r2, [r3, #0]
  return -1;
 80014e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	3708      	adds	r7, #8
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}

080014ee <_exit>:

void _exit (int status)
{
 80014ee:	b580      	push	{r7, lr}
 80014f0:	b082      	sub	sp, #8
 80014f2:	af00      	add	r7, sp, #0
 80014f4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80014f6:	f04f 31ff 	mov.w	r1, #4294967295
 80014fa:	6878      	ldr	r0, [r7, #4]
 80014fc:	f7ff ffe7 	bl	80014ce <_kill>
  while (1) {}    /* Make sure we hang here */
 8001500:	bf00      	nop
 8001502:	e7fd      	b.n	8001500 <_exit+0x12>

08001504 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b086      	sub	sp, #24
 8001508:	af00      	add	r7, sp, #0
 800150a:	60f8      	str	r0, [r7, #12]
 800150c:	60b9      	str	r1, [r7, #8]
 800150e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001510:	2300      	movs	r3, #0
 8001512:	617b      	str	r3, [r7, #20]
 8001514:	e00a      	b.n	800152c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001516:	f3af 8000 	nop.w
 800151a:	4601      	mov	r1, r0
 800151c:	68bb      	ldr	r3, [r7, #8]
 800151e:	1c5a      	adds	r2, r3, #1
 8001520:	60ba      	str	r2, [r7, #8]
 8001522:	b2ca      	uxtb	r2, r1
 8001524:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	3301      	adds	r3, #1
 800152a:	617b      	str	r3, [r7, #20]
 800152c:	697a      	ldr	r2, [r7, #20]
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	429a      	cmp	r2, r3
 8001532:	dbf0      	blt.n	8001516 <_read+0x12>
  }

  return len;
 8001534:	687b      	ldr	r3, [r7, #4]
}
 8001536:	4618      	mov	r0, r3
 8001538:	3718      	adds	r7, #24
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}

0800153e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800153e:	b580      	push	{r7, lr}
 8001540:	b086      	sub	sp, #24
 8001542:	af00      	add	r7, sp, #0
 8001544:	60f8      	str	r0, [r7, #12]
 8001546:	60b9      	str	r1, [r7, #8]
 8001548:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800154a:	2300      	movs	r3, #0
 800154c:	617b      	str	r3, [r7, #20]
 800154e:	e009      	b.n	8001564 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001550:	68bb      	ldr	r3, [r7, #8]
 8001552:	1c5a      	adds	r2, r3, #1
 8001554:	60ba      	str	r2, [r7, #8]
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	4618      	mov	r0, r3
 800155a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800155e:	697b      	ldr	r3, [r7, #20]
 8001560:	3301      	adds	r3, #1
 8001562:	617b      	str	r3, [r7, #20]
 8001564:	697a      	ldr	r2, [r7, #20]
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	429a      	cmp	r2, r3
 800156a:	dbf1      	blt.n	8001550 <_write+0x12>
  }
  return len;
 800156c:	687b      	ldr	r3, [r7, #4]
}
 800156e:	4618      	mov	r0, r3
 8001570:	3718      	adds	r7, #24
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}

08001576 <_close>:

int _close(int file)
{
 8001576:	b480      	push	{r7}
 8001578:	b083      	sub	sp, #12
 800157a:	af00      	add	r7, sp, #0
 800157c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800157e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001582:	4618      	mov	r0, r3
 8001584:	370c      	adds	r7, #12
 8001586:	46bd      	mov	sp, r7
 8001588:	bc80      	pop	{r7}
 800158a:	4770      	bx	lr

0800158c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800158c:	b480      	push	{r7}
 800158e:	b083      	sub	sp, #12
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
 8001594:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800159c:	605a      	str	r2, [r3, #4]
  return 0;
 800159e:	2300      	movs	r3, #0
}
 80015a0:	4618      	mov	r0, r3
 80015a2:	370c      	adds	r7, #12
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bc80      	pop	{r7}
 80015a8:	4770      	bx	lr

080015aa <_isatty>:

int _isatty(int file)
{
 80015aa:	b480      	push	{r7}
 80015ac:	b083      	sub	sp, #12
 80015ae:	af00      	add	r7, sp, #0
 80015b0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015b2:	2301      	movs	r3, #1
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	370c      	adds	r7, #12
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bc80      	pop	{r7}
 80015bc:	4770      	bx	lr

080015be <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015be:	b480      	push	{r7}
 80015c0:	b085      	sub	sp, #20
 80015c2:	af00      	add	r7, sp, #0
 80015c4:	60f8      	str	r0, [r7, #12]
 80015c6:	60b9      	str	r1, [r7, #8]
 80015c8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015ca:	2300      	movs	r3, #0
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	3714      	adds	r7, #20
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bc80      	pop	{r7}
 80015d4:	4770      	bx	lr
	...

080015d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b086      	sub	sp, #24
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015e0:	4a14      	ldr	r2, [pc, #80]	@ (8001634 <_sbrk+0x5c>)
 80015e2:	4b15      	ldr	r3, [pc, #84]	@ (8001638 <_sbrk+0x60>)
 80015e4:	1ad3      	subs	r3, r2, r3
 80015e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015e8:	697b      	ldr	r3, [r7, #20]
 80015ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015ec:	4b13      	ldr	r3, [pc, #76]	@ (800163c <_sbrk+0x64>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d102      	bne.n	80015fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015f4:	4b11      	ldr	r3, [pc, #68]	@ (800163c <_sbrk+0x64>)
 80015f6:	4a12      	ldr	r2, [pc, #72]	@ (8001640 <_sbrk+0x68>)
 80015f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015fa:	4b10      	ldr	r3, [pc, #64]	@ (800163c <_sbrk+0x64>)
 80015fc:	681a      	ldr	r2, [r3, #0]
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	4413      	add	r3, r2
 8001602:	693a      	ldr	r2, [r7, #16]
 8001604:	429a      	cmp	r2, r3
 8001606:	d207      	bcs.n	8001618 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001608:	f002 ffe0 	bl	80045cc <__errno>
 800160c:	4603      	mov	r3, r0
 800160e:	220c      	movs	r2, #12
 8001610:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001612:	f04f 33ff 	mov.w	r3, #4294967295
 8001616:	e009      	b.n	800162c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001618:	4b08      	ldr	r3, [pc, #32]	@ (800163c <_sbrk+0x64>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800161e:	4b07      	ldr	r3, [pc, #28]	@ (800163c <_sbrk+0x64>)
 8001620:	681a      	ldr	r2, [r3, #0]
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	4413      	add	r3, r2
 8001626:	4a05      	ldr	r2, [pc, #20]	@ (800163c <_sbrk+0x64>)
 8001628:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800162a:	68fb      	ldr	r3, [r7, #12]
}
 800162c:	4618      	mov	r0, r3
 800162e:	3718      	adds	r7, #24
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}
 8001634:	20020000 	.word	0x20020000
 8001638:	00000400 	.word	0x00000400
 800163c:	20000280 	.word	0x20000280
 8001640:	200003d8 	.word	0x200003d8

08001644 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001648:	bf00      	nop
 800164a:	46bd      	mov	sp, r7
 800164c:	bc80      	pop	{r7}
 800164e:	4770      	bx	lr

08001650 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001650:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001688 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001654:	f7ff fff6 	bl	8001644 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001658:	480c      	ldr	r0, [pc, #48]	@ (800168c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800165a:	490d      	ldr	r1, [pc, #52]	@ (8001690 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800165c:	4a0d      	ldr	r2, [pc, #52]	@ (8001694 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800165e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001660:	e002      	b.n	8001668 <LoopCopyDataInit>

08001662 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001662:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001664:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001666:	3304      	adds	r3, #4

08001668 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001668:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800166a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800166c:	d3f9      	bcc.n	8001662 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800166e:	4a0a      	ldr	r2, [pc, #40]	@ (8001698 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001670:	4c0a      	ldr	r4, [pc, #40]	@ (800169c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001672:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001674:	e001      	b.n	800167a <LoopFillZerobss>

08001676 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001676:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001678:	3204      	adds	r2, #4

0800167a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800167a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800167c:	d3fb      	bcc.n	8001676 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800167e:	f002 ffab 	bl	80045d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001682:	f7ff fccd 	bl	8001020 <main>
  bx  lr    
 8001686:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001688:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800168c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001690:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001694:	0800811c 	.word	0x0800811c
  ldr r2, =_sbss
 8001698:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800169c:	200003d4 	.word	0x200003d4

080016a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016a0:	e7fe      	b.n	80016a0 <ADC_IRQHandler>
	...

080016a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80016a8:	4b0e      	ldr	r3, [pc, #56]	@ (80016e4 <HAL_Init+0x40>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a0d      	ldr	r2, [pc, #52]	@ (80016e4 <HAL_Init+0x40>)
 80016ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80016b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80016b4:	4b0b      	ldr	r3, [pc, #44]	@ (80016e4 <HAL_Init+0x40>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a0a      	ldr	r2, [pc, #40]	@ (80016e4 <HAL_Init+0x40>)
 80016ba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80016be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016c0:	4b08      	ldr	r3, [pc, #32]	@ (80016e4 <HAL_Init+0x40>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4a07      	ldr	r2, [pc, #28]	@ (80016e4 <HAL_Init+0x40>)
 80016c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016cc:	2003      	movs	r0, #3
 80016ce:	f000 fd29 	bl	8002124 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016d2:	2000      	movs	r0, #0
 80016d4:	f000 f808 	bl	80016e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016d8:	f7ff fe12 	bl	8001300 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016dc:	2300      	movs	r3, #0
}
 80016de:	4618      	mov	r0, r3
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	40023c00 	.word	0x40023c00

080016e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016f0:	4b12      	ldr	r3, [pc, #72]	@ (800173c <HAL_InitTick+0x54>)
 80016f2:	681a      	ldr	r2, [r3, #0]
 80016f4:	4b12      	ldr	r3, [pc, #72]	@ (8001740 <HAL_InitTick+0x58>)
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	4619      	mov	r1, r3
 80016fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001702:	fbb2 f3f3 	udiv	r3, r2, r3
 8001706:	4618      	mov	r0, r3
 8001708:	f000 fd33 	bl	8002172 <HAL_SYSTICK_Config>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001712:	2301      	movs	r3, #1
 8001714:	e00e      	b.n	8001734 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2b0f      	cmp	r3, #15
 800171a:	d80a      	bhi.n	8001732 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800171c:	2200      	movs	r2, #0
 800171e:	6879      	ldr	r1, [r7, #4]
 8001720:	f04f 30ff 	mov.w	r0, #4294967295
 8001724:	f000 fd09 	bl	800213a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001728:	4a06      	ldr	r2, [pc, #24]	@ (8001744 <HAL_InitTick+0x5c>)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800172e:	2300      	movs	r3, #0
 8001730:	e000      	b.n	8001734 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001732:	2301      	movs	r3, #1
}
 8001734:	4618      	mov	r0, r3
 8001736:	3708      	adds	r7, #8
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	20000000 	.word	0x20000000
 8001740:	20000008 	.word	0x20000008
 8001744:	20000004 	.word	0x20000004

08001748 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800174c:	4b05      	ldr	r3, [pc, #20]	@ (8001764 <HAL_IncTick+0x1c>)
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	461a      	mov	r2, r3
 8001752:	4b05      	ldr	r3, [pc, #20]	@ (8001768 <HAL_IncTick+0x20>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4413      	add	r3, r2
 8001758:	4a03      	ldr	r2, [pc, #12]	@ (8001768 <HAL_IncTick+0x20>)
 800175a:	6013      	str	r3, [r2, #0]
}
 800175c:	bf00      	nop
 800175e:	46bd      	mov	sp, r7
 8001760:	bc80      	pop	{r7}
 8001762:	4770      	bx	lr
 8001764:	20000008 	.word	0x20000008
 8001768:	20000284 	.word	0x20000284

0800176c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0
  return uwTick;
 8001770:	4b02      	ldr	r3, [pc, #8]	@ (800177c <HAL_GetTick+0x10>)
 8001772:	681b      	ldr	r3, [r3, #0]
}
 8001774:	4618      	mov	r0, r3
 8001776:	46bd      	mov	sp, r7
 8001778:	bc80      	pop	{r7}
 800177a:	4770      	bx	lr
 800177c:	20000284 	.word	0x20000284

08001780 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b084      	sub	sp, #16
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001788:	f7ff fff0 	bl	800176c <HAL_GetTick>
 800178c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001798:	d005      	beq.n	80017a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800179a:	4b0a      	ldr	r3, [pc, #40]	@ (80017c4 <HAL_Delay+0x44>)
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	461a      	mov	r2, r3
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	4413      	add	r3, r2
 80017a4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80017a6:	bf00      	nop
 80017a8:	f7ff ffe0 	bl	800176c <HAL_GetTick>
 80017ac:	4602      	mov	r2, r0
 80017ae:	68bb      	ldr	r3, [r7, #8]
 80017b0:	1ad3      	subs	r3, r2, r3
 80017b2:	68fa      	ldr	r2, [r7, #12]
 80017b4:	429a      	cmp	r2, r3
 80017b6:	d8f7      	bhi.n	80017a8 <HAL_Delay+0x28>
  {
  }
}
 80017b8:	bf00      	nop
 80017ba:	bf00      	nop
 80017bc:	3710      	adds	r7, #16
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	20000008 	.word	0x20000008

080017c8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b084      	sub	sp, #16
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017d0:	2300      	movs	r3, #0
 80017d2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d101      	bne.n	80017de <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80017da:	2301      	movs	r3, #1
 80017dc:	e033      	b.n	8001846 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d109      	bne.n	80017fa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80017e6:	6878      	ldr	r0, [r7, #4]
 80017e8:	f7ff fdb2 	bl	8001350 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	2200      	movs	r2, #0
 80017f0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	2200      	movs	r2, #0
 80017f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017fe:	f003 0310 	and.w	r3, r3, #16
 8001802:	2b00      	cmp	r3, #0
 8001804:	d118      	bne.n	8001838 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800180a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800180e:	f023 0302 	bic.w	r3, r3, #2
 8001812:	f043 0202 	orr.w	r2, r3, #2
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800181a:	6878      	ldr	r0, [r7, #4]
 800181c:	f000 fad6 	bl	8001dcc <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2200      	movs	r2, #0
 8001824:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800182a:	f023 0303 	bic.w	r3, r3, #3
 800182e:	f043 0201 	orr.w	r2, r3, #1
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	641a      	str	r2, [r3, #64]	@ 0x40
 8001836:	e001      	b.n	800183c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001838:	2301      	movs	r3, #1
 800183a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2200      	movs	r2, #0
 8001840:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001844:	7bfb      	ldrb	r3, [r7, #15]
}
 8001846:	4618      	mov	r0, r3
 8001848:	3710      	adds	r7, #16
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
	...

08001850 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001850:	b480      	push	{r7}
 8001852:	b085      	sub	sp, #20
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001858:	2300      	movs	r3, #0
 800185a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001862:	2b01      	cmp	r3, #1
 8001864:	d101      	bne.n	800186a <HAL_ADC_Start+0x1a>
 8001866:	2302      	movs	r3, #2
 8001868:	e0b2      	b.n	80019d0 <HAL_ADC_Start+0x180>
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2201      	movs	r2, #1
 800186e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	689b      	ldr	r3, [r3, #8]
 8001878:	f003 0301 	and.w	r3, r3, #1
 800187c:	2b01      	cmp	r3, #1
 800187e:	d018      	beq.n	80018b2 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	689a      	ldr	r2, [r3, #8]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f042 0201 	orr.w	r2, r2, #1
 800188e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001890:	4b52      	ldr	r3, [pc, #328]	@ (80019dc <HAL_ADC_Start+0x18c>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a52      	ldr	r2, [pc, #328]	@ (80019e0 <HAL_ADC_Start+0x190>)
 8001896:	fba2 2303 	umull	r2, r3, r2, r3
 800189a:	0c9a      	lsrs	r2, r3, #18
 800189c:	4613      	mov	r3, r2
 800189e:	005b      	lsls	r3, r3, #1
 80018a0:	4413      	add	r3, r2
 80018a2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80018a4:	e002      	b.n	80018ac <HAL_ADC_Start+0x5c>
    {
      counter--;
 80018a6:	68bb      	ldr	r3, [r7, #8]
 80018a8:	3b01      	subs	r3, #1
 80018aa:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80018ac:	68bb      	ldr	r3, [r7, #8]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d1f9      	bne.n	80018a6 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	689b      	ldr	r3, [r3, #8]
 80018b8:	f003 0301 	and.w	r3, r3, #1
 80018bc:	2b01      	cmp	r3, #1
 80018be:	d17a      	bne.n	80019b6 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018c4:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80018c8:	f023 0301 	bic.w	r3, r3, #1
 80018cc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d007      	beq.n	80018f2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018e6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80018ea:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80018fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80018fe:	d106      	bne.n	800190e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001904:	f023 0206 	bic.w	r2, r3, #6
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	645a      	str	r2, [r3, #68]	@ 0x44
 800190c:	e002      	b.n	8001914 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2200      	movs	r2, #0
 8001912:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2200      	movs	r2, #0
 8001918:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800191c:	4b31      	ldr	r3, [pc, #196]	@ (80019e4 <HAL_ADC_Start+0x194>)
 800191e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001928:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	f003 031f 	and.w	r3, r3, #31
 8001932:	2b00      	cmp	r3, #0
 8001934:	d12a      	bne.n	800198c <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	4a2b      	ldr	r2, [pc, #172]	@ (80019e8 <HAL_ADC_Start+0x198>)
 800193c:	4293      	cmp	r3, r2
 800193e:	d015      	beq.n	800196c <HAL_ADC_Start+0x11c>
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a29      	ldr	r2, [pc, #164]	@ (80019ec <HAL_ADC_Start+0x19c>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d105      	bne.n	8001956 <HAL_ADC_Start+0x106>
 800194a:	4b26      	ldr	r3, [pc, #152]	@ (80019e4 <HAL_ADC_Start+0x194>)
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	f003 031f 	and.w	r3, r3, #31
 8001952:	2b00      	cmp	r3, #0
 8001954:	d00a      	beq.n	800196c <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	4a25      	ldr	r2, [pc, #148]	@ (80019f0 <HAL_ADC_Start+0x1a0>)
 800195c:	4293      	cmp	r3, r2
 800195e:	d136      	bne.n	80019ce <HAL_ADC_Start+0x17e>
 8001960:	4b20      	ldr	r3, [pc, #128]	@ (80019e4 <HAL_ADC_Start+0x194>)
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	f003 0310 	and.w	r3, r3, #16
 8001968:	2b00      	cmp	r3, #0
 800196a:	d130      	bne.n	80019ce <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	689b      	ldr	r3, [r3, #8]
 8001972:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001976:	2b00      	cmp	r3, #0
 8001978:	d129      	bne.n	80019ce <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	689a      	ldr	r2, [r3, #8]
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001988:	609a      	str	r2, [r3, #8]
 800198a:	e020      	b.n	80019ce <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a15      	ldr	r2, [pc, #84]	@ (80019e8 <HAL_ADC_Start+0x198>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d11b      	bne.n	80019ce <HAL_ADC_Start+0x17e>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	689b      	ldr	r3, [r3, #8]
 800199c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d114      	bne.n	80019ce <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	689a      	ldr	r2, [r3, #8]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80019b2:	609a      	str	r2, [r3, #8]
 80019b4:	e00b      	b.n	80019ce <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ba:	f043 0210 	orr.w	r2, r3, #16
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019c6:	f043 0201 	orr.w	r2, r3, #1
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80019ce:	2300      	movs	r3, #0
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	3714      	adds	r7, #20
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bc80      	pop	{r7}
 80019d8:	4770      	bx	lr
 80019da:	bf00      	nop
 80019dc:	20000000 	.word	0x20000000
 80019e0:	431bde83 	.word	0x431bde83
 80019e4:	40012300 	.word	0x40012300
 80019e8:	40012000 	.word	0x40012000
 80019ec:	40012100 	.word	0x40012100
 80019f0:	40012200 	.word	0x40012200

080019f4 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b083      	sub	sp, #12
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001a02:	2b01      	cmp	r3, #1
 8001a04:	d101      	bne.n	8001a0a <HAL_ADC_Stop+0x16>
 8001a06:	2302      	movs	r3, #2
 8001a08:	e021      	b.n	8001a4e <HAL_ADC_Stop+0x5a>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	689a      	ldr	r2, [r3, #8]
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f022 0201 	bic.w	r2, r2, #1
 8001a20:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	689b      	ldr	r3, [r3, #8]
 8001a28:	f003 0301 	and.w	r3, r3, #1
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d109      	bne.n	8001a44 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a34:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001a38:	f023 0301 	bic.w	r3, r3, #1
 8001a3c:	f043 0201 	orr.w	r2, r3, #1
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2200      	movs	r2, #0
 8001a48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001a4c:	2300      	movs	r3, #0
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	370c      	adds	r7, #12
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bc80      	pop	{r7}
 8001a56:	4770      	bx	lr

08001a58 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b084      	sub	sp, #16
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
 8001a60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001a62:	2300      	movs	r3, #0
 8001a64:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	689b      	ldr	r3, [r3, #8]
 8001a6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a74:	d113      	bne.n	8001a9e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001a80:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001a84:	d10b      	bne.n	8001a9e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a8a:	f043 0220 	orr.w	r2, r3, #32
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	2200      	movs	r2, #0
 8001a96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	e063      	b.n	8001b66 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001a9e:	f7ff fe65 	bl	800176c <HAL_GetTick>
 8001aa2:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001aa4:	e021      	b.n	8001aea <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001aac:	d01d      	beq.n	8001aea <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d007      	beq.n	8001ac4 <HAL_ADC_PollForConversion+0x6c>
 8001ab4:	f7ff fe5a 	bl	800176c <HAL_GetTick>
 8001ab8:	4602      	mov	r2, r0
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	1ad3      	subs	r3, r2, r3
 8001abe:	683a      	ldr	r2, [r7, #0]
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	d212      	bcs.n	8001aea <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f003 0302 	and.w	r3, r3, #2
 8001ace:	2b02      	cmp	r3, #2
 8001ad0:	d00b      	beq.n	8001aea <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ad6:	f043 0204 	orr.w	r2, r3, #4
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	e03d      	b.n	8001b66 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f003 0302 	and.w	r3, r3, #2
 8001af4:	2b02      	cmp	r3, #2
 8001af6:	d1d6      	bne.n	8001aa6 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f06f 0212 	mvn.w	r2, #18
 8001b00:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b06:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	689b      	ldr	r3, [r3, #8]
 8001b14:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d123      	bne.n	8001b64 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d11f      	bne.n	8001b64 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b2a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d006      	beq.n	8001b40 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	689b      	ldr	r3, [r3, #8]
 8001b38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d111      	bne.n	8001b64 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b44:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b50:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d105      	bne.n	8001b64 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b5c:	f043 0201 	orr.w	r2, r3, #1
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8001b64:	2300      	movs	r3, #0
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3710      	adds	r7, #16
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}

08001b6e <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001b6e:	b480      	push	{r7}
 8001b70:	b083      	sub	sp, #12
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	370c      	adds	r7, #12
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bc80      	pop	{r7}
 8001b84:	4770      	bx	lr
	...

08001b88 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b085      	sub	sp, #20
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
 8001b90:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001b92:	2300      	movs	r3, #0
 8001b94:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001b9c:	2b01      	cmp	r3, #1
 8001b9e:	d101      	bne.n	8001ba4 <HAL_ADC_ConfigChannel+0x1c>
 8001ba0:	2302      	movs	r3, #2
 8001ba2:	e105      	b.n	8001db0 <HAL_ADC_ConfigChannel+0x228>
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2201      	movs	r2, #1
 8001ba8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	2b09      	cmp	r3, #9
 8001bb2:	d925      	bls.n	8001c00 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	68d9      	ldr	r1, [r3, #12]
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	b29b      	uxth	r3, r3
 8001bc0:	461a      	mov	r2, r3
 8001bc2:	4613      	mov	r3, r2
 8001bc4:	005b      	lsls	r3, r3, #1
 8001bc6:	4413      	add	r3, r2
 8001bc8:	3b1e      	subs	r3, #30
 8001bca:	2207      	movs	r2, #7
 8001bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd0:	43da      	mvns	r2, r3
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	400a      	ands	r2, r1
 8001bd8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	68d9      	ldr	r1, [r3, #12]
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	689a      	ldr	r2, [r3, #8]
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	b29b      	uxth	r3, r3
 8001bea:	4618      	mov	r0, r3
 8001bec:	4603      	mov	r3, r0
 8001bee:	005b      	lsls	r3, r3, #1
 8001bf0:	4403      	add	r3, r0
 8001bf2:	3b1e      	subs	r3, #30
 8001bf4:	409a      	lsls	r2, r3
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	430a      	orrs	r2, r1
 8001bfc:	60da      	str	r2, [r3, #12]
 8001bfe:	e022      	b.n	8001c46 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	6919      	ldr	r1, [r3, #16]
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	b29b      	uxth	r3, r3
 8001c0c:	461a      	mov	r2, r3
 8001c0e:	4613      	mov	r3, r2
 8001c10:	005b      	lsls	r3, r3, #1
 8001c12:	4413      	add	r3, r2
 8001c14:	2207      	movs	r2, #7
 8001c16:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1a:	43da      	mvns	r2, r3
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	400a      	ands	r2, r1
 8001c22:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	6919      	ldr	r1, [r3, #16]
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	689a      	ldr	r2, [r3, #8]
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	b29b      	uxth	r3, r3
 8001c34:	4618      	mov	r0, r3
 8001c36:	4603      	mov	r3, r0
 8001c38:	005b      	lsls	r3, r3, #1
 8001c3a:	4403      	add	r3, r0
 8001c3c:	409a      	lsls	r2, r3
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	430a      	orrs	r2, r1
 8001c44:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	2b06      	cmp	r3, #6
 8001c4c:	d824      	bhi.n	8001c98 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	685a      	ldr	r2, [r3, #4]
 8001c58:	4613      	mov	r3, r2
 8001c5a:	009b      	lsls	r3, r3, #2
 8001c5c:	4413      	add	r3, r2
 8001c5e:	3b05      	subs	r3, #5
 8001c60:	221f      	movs	r2, #31
 8001c62:	fa02 f303 	lsl.w	r3, r2, r3
 8001c66:	43da      	mvns	r2, r3
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	400a      	ands	r2, r1
 8001c6e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	b29b      	uxth	r3, r3
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	685a      	ldr	r2, [r3, #4]
 8001c82:	4613      	mov	r3, r2
 8001c84:	009b      	lsls	r3, r3, #2
 8001c86:	4413      	add	r3, r2
 8001c88:	3b05      	subs	r3, #5
 8001c8a:	fa00 f203 	lsl.w	r2, r0, r3
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	430a      	orrs	r2, r1
 8001c94:	635a      	str	r2, [r3, #52]	@ 0x34
 8001c96:	e04c      	b.n	8001d32 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	2b0c      	cmp	r3, #12
 8001c9e:	d824      	bhi.n	8001cea <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	685a      	ldr	r2, [r3, #4]
 8001caa:	4613      	mov	r3, r2
 8001cac:	009b      	lsls	r3, r3, #2
 8001cae:	4413      	add	r3, r2
 8001cb0:	3b23      	subs	r3, #35	@ 0x23
 8001cb2:	221f      	movs	r2, #31
 8001cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb8:	43da      	mvns	r2, r3
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	400a      	ands	r2, r1
 8001cc0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	b29b      	uxth	r3, r3
 8001cce:	4618      	mov	r0, r3
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	685a      	ldr	r2, [r3, #4]
 8001cd4:	4613      	mov	r3, r2
 8001cd6:	009b      	lsls	r3, r3, #2
 8001cd8:	4413      	add	r3, r2
 8001cda:	3b23      	subs	r3, #35	@ 0x23
 8001cdc:	fa00 f203 	lsl.w	r2, r0, r3
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	430a      	orrs	r2, r1
 8001ce6:	631a      	str	r2, [r3, #48]	@ 0x30
 8001ce8:	e023      	b.n	8001d32 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	685a      	ldr	r2, [r3, #4]
 8001cf4:	4613      	mov	r3, r2
 8001cf6:	009b      	lsls	r3, r3, #2
 8001cf8:	4413      	add	r3, r2
 8001cfa:	3b41      	subs	r3, #65	@ 0x41
 8001cfc:	221f      	movs	r2, #31
 8001cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001d02:	43da      	mvns	r2, r3
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	400a      	ands	r2, r1
 8001d0a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	b29b      	uxth	r3, r3
 8001d18:	4618      	mov	r0, r3
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	685a      	ldr	r2, [r3, #4]
 8001d1e:	4613      	mov	r3, r2
 8001d20:	009b      	lsls	r3, r3, #2
 8001d22:	4413      	add	r3, r2
 8001d24:	3b41      	subs	r3, #65	@ 0x41
 8001d26:	fa00 f203 	lsl.w	r2, r0, r3
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	430a      	orrs	r2, r1
 8001d30:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d32:	4b22      	ldr	r3, [pc, #136]	@ (8001dbc <HAL_ADC_ConfigChannel+0x234>)
 8001d34:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a21      	ldr	r2, [pc, #132]	@ (8001dc0 <HAL_ADC_ConfigChannel+0x238>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d109      	bne.n	8001d54 <HAL_ADC_ConfigChannel+0x1cc>
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	2b12      	cmp	r3, #18
 8001d46:	d105      	bne.n	8001d54 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a19      	ldr	r2, [pc, #100]	@ (8001dc0 <HAL_ADC_ConfigChannel+0x238>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d123      	bne.n	8001da6 <HAL_ADC_ConfigChannel+0x21e>
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	2b10      	cmp	r3, #16
 8001d64:	d003      	beq.n	8001d6e <HAL_ADC_ConfigChannel+0x1e6>
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	2b11      	cmp	r3, #17
 8001d6c:	d11b      	bne.n	8001da6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	2b10      	cmp	r3, #16
 8001d80:	d111      	bne.n	8001da6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001d82:	4b10      	ldr	r3, [pc, #64]	@ (8001dc4 <HAL_ADC_ConfigChannel+0x23c>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4a10      	ldr	r2, [pc, #64]	@ (8001dc8 <HAL_ADC_ConfigChannel+0x240>)
 8001d88:	fba2 2303 	umull	r2, r3, r2, r3
 8001d8c:	0c9a      	lsrs	r2, r3, #18
 8001d8e:	4613      	mov	r3, r2
 8001d90:	009b      	lsls	r3, r3, #2
 8001d92:	4413      	add	r3, r2
 8001d94:	005b      	lsls	r3, r3, #1
 8001d96:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001d98:	e002      	b.n	8001da0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001d9a:	68bb      	ldr	r3, [r7, #8]
 8001d9c:	3b01      	subs	r3, #1
 8001d9e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d1f9      	bne.n	8001d9a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2200      	movs	r2, #0
 8001daa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001dae:	2300      	movs	r3, #0
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	3714      	adds	r7, #20
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bc80      	pop	{r7}
 8001db8:	4770      	bx	lr
 8001dba:	bf00      	nop
 8001dbc:	40012300 	.word	0x40012300
 8001dc0:	40012000 	.word	0x40012000
 8001dc4:	20000000 	.word	0x20000000
 8001dc8:	431bde83 	.word	0x431bde83

08001dcc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b085      	sub	sp, #20
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001dd4:	4b79      	ldr	r3, [pc, #484]	@ (8001fbc <ADC_Init+0x1f0>)
 8001dd6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	685a      	ldr	r2, [r3, #4]
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	431a      	orrs	r2, r3
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	685a      	ldr	r2, [r3, #4]
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001e00:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	6859      	ldr	r1, [r3, #4]
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	691b      	ldr	r3, [r3, #16]
 8001e0c:	021a      	lsls	r2, r3, #8
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	430a      	orrs	r2, r1
 8001e14:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	685a      	ldr	r2, [r3, #4]
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001e24:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	6859      	ldr	r1, [r3, #4]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	689a      	ldr	r2, [r3, #8]
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	430a      	orrs	r2, r1
 8001e36:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	689a      	ldr	r2, [r3, #8]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001e46:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	6899      	ldr	r1, [r3, #8]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	68da      	ldr	r2, [r3, #12]
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	430a      	orrs	r2, r1
 8001e58:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e5e:	4a58      	ldr	r2, [pc, #352]	@ (8001fc0 <ADC_Init+0x1f4>)
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d022      	beq.n	8001eaa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	689a      	ldr	r2, [r3, #8]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001e72:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	6899      	ldr	r1, [r3, #8]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	430a      	orrs	r2, r1
 8001e84:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	689a      	ldr	r2, [r3, #8]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001e94:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	6899      	ldr	r1, [r3, #8]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	430a      	orrs	r2, r1
 8001ea6:	609a      	str	r2, [r3, #8]
 8001ea8:	e00f      	b.n	8001eca <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	689a      	ldr	r2, [r3, #8]
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001eb8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	689a      	ldr	r2, [r3, #8]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001ec8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	689a      	ldr	r2, [r3, #8]
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f022 0202 	bic.w	r2, r2, #2
 8001ed8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	6899      	ldr	r1, [r3, #8]
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	7e1b      	ldrb	r3, [r3, #24]
 8001ee4:	005a      	lsls	r2, r3, #1
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	430a      	orrs	r2, r1
 8001eec:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d01b      	beq.n	8001f30 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	685a      	ldr	r2, [r3, #4]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001f06:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	685a      	ldr	r2, [r3, #4]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001f16:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	6859      	ldr	r1, [r3, #4]
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f22:	3b01      	subs	r3, #1
 8001f24:	035a      	lsls	r2, r3, #13
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	430a      	orrs	r2, r1
 8001f2c:	605a      	str	r2, [r3, #4]
 8001f2e:	e007      	b.n	8001f40 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	685a      	ldr	r2, [r3, #4]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001f3e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001f4e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	69db      	ldr	r3, [r3, #28]
 8001f5a:	3b01      	subs	r3, #1
 8001f5c:	051a      	lsls	r2, r3, #20
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	430a      	orrs	r2, r1
 8001f64:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	689a      	ldr	r2, [r3, #8]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001f74:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	6899      	ldr	r1, [r3, #8]
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001f82:	025a      	lsls	r2, r3, #9
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	430a      	orrs	r2, r1
 8001f8a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	689a      	ldr	r2, [r3, #8]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001f9a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	6899      	ldr	r1, [r3, #8]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	695b      	ldr	r3, [r3, #20]
 8001fa6:	029a      	lsls	r2, r3, #10
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	430a      	orrs	r2, r1
 8001fae:	609a      	str	r2, [r3, #8]
}
 8001fb0:	bf00      	nop
 8001fb2:	3714      	adds	r7, #20
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bc80      	pop	{r7}
 8001fb8:	4770      	bx	lr
 8001fba:	bf00      	nop
 8001fbc:	40012300 	.word	0x40012300
 8001fc0:	0f000001 	.word	0x0f000001

08001fc4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b085      	sub	sp, #20
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	f003 0307 	and.w	r3, r3, #7
 8001fd2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fd4:	4b0c      	ldr	r3, [pc, #48]	@ (8002008 <__NVIC_SetPriorityGrouping+0x44>)
 8001fd6:	68db      	ldr	r3, [r3, #12]
 8001fd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fda:	68ba      	ldr	r2, [r7, #8]
 8001fdc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fe8:	68bb      	ldr	r3, [r7, #8]
 8001fea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001fec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ff0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ff4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ff6:	4a04      	ldr	r2, [pc, #16]	@ (8002008 <__NVIC_SetPriorityGrouping+0x44>)
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	60d3      	str	r3, [r2, #12]
}
 8001ffc:	bf00      	nop
 8001ffe:	3714      	adds	r7, #20
 8002000:	46bd      	mov	sp, r7
 8002002:	bc80      	pop	{r7}
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	e000ed00 	.word	0xe000ed00

0800200c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800200c:	b480      	push	{r7}
 800200e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002010:	4b04      	ldr	r3, [pc, #16]	@ (8002024 <__NVIC_GetPriorityGrouping+0x18>)
 8002012:	68db      	ldr	r3, [r3, #12]
 8002014:	0a1b      	lsrs	r3, r3, #8
 8002016:	f003 0307 	and.w	r3, r3, #7
}
 800201a:	4618      	mov	r0, r3
 800201c:	46bd      	mov	sp, r7
 800201e:	bc80      	pop	{r7}
 8002020:	4770      	bx	lr
 8002022:	bf00      	nop
 8002024:	e000ed00 	.word	0xe000ed00

08002028 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002028:	b480      	push	{r7}
 800202a:	b083      	sub	sp, #12
 800202c:	af00      	add	r7, sp, #0
 800202e:	4603      	mov	r3, r0
 8002030:	6039      	str	r1, [r7, #0]
 8002032:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002034:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002038:	2b00      	cmp	r3, #0
 800203a:	db0a      	blt.n	8002052 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	b2da      	uxtb	r2, r3
 8002040:	490c      	ldr	r1, [pc, #48]	@ (8002074 <__NVIC_SetPriority+0x4c>)
 8002042:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002046:	0112      	lsls	r2, r2, #4
 8002048:	b2d2      	uxtb	r2, r2
 800204a:	440b      	add	r3, r1
 800204c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002050:	e00a      	b.n	8002068 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	b2da      	uxtb	r2, r3
 8002056:	4908      	ldr	r1, [pc, #32]	@ (8002078 <__NVIC_SetPriority+0x50>)
 8002058:	79fb      	ldrb	r3, [r7, #7]
 800205a:	f003 030f 	and.w	r3, r3, #15
 800205e:	3b04      	subs	r3, #4
 8002060:	0112      	lsls	r2, r2, #4
 8002062:	b2d2      	uxtb	r2, r2
 8002064:	440b      	add	r3, r1
 8002066:	761a      	strb	r2, [r3, #24]
}
 8002068:	bf00      	nop
 800206a:	370c      	adds	r7, #12
 800206c:	46bd      	mov	sp, r7
 800206e:	bc80      	pop	{r7}
 8002070:	4770      	bx	lr
 8002072:	bf00      	nop
 8002074:	e000e100 	.word	0xe000e100
 8002078:	e000ed00 	.word	0xe000ed00

0800207c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800207c:	b480      	push	{r7}
 800207e:	b089      	sub	sp, #36	@ 0x24
 8002080:	af00      	add	r7, sp, #0
 8002082:	60f8      	str	r0, [r7, #12]
 8002084:	60b9      	str	r1, [r7, #8]
 8002086:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	f003 0307 	and.w	r3, r3, #7
 800208e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002090:	69fb      	ldr	r3, [r7, #28]
 8002092:	f1c3 0307 	rsb	r3, r3, #7
 8002096:	2b04      	cmp	r3, #4
 8002098:	bf28      	it	cs
 800209a:	2304      	movcs	r3, #4
 800209c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800209e:	69fb      	ldr	r3, [r7, #28]
 80020a0:	3304      	adds	r3, #4
 80020a2:	2b06      	cmp	r3, #6
 80020a4:	d902      	bls.n	80020ac <NVIC_EncodePriority+0x30>
 80020a6:	69fb      	ldr	r3, [r7, #28]
 80020a8:	3b03      	subs	r3, #3
 80020aa:	e000      	b.n	80020ae <NVIC_EncodePriority+0x32>
 80020ac:	2300      	movs	r3, #0
 80020ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020b0:	f04f 32ff 	mov.w	r2, #4294967295
 80020b4:	69bb      	ldr	r3, [r7, #24]
 80020b6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ba:	43da      	mvns	r2, r3
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	401a      	ands	r2, r3
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020c4:	f04f 31ff 	mov.w	r1, #4294967295
 80020c8:	697b      	ldr	r3, [r7, #20]
 80020ca:	fa01 f303 	lsl.w	r3, r1, r3
 80020ce:	43d9      	mvns	r1, r3
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020d4:	4313      	orrs	r3, r2
         );
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	3724      	adds	r7, #36	@ 0x24
 80020da:	46bd      	mov	sp, r7
 80020dc:	bc80      	pop	{r7}
 80020de:	4770      	bx	lr

080020e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	3b01      	subs	r3, #1
 80020ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80020f0:	d301      	bcc.n	80020f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020f2:	2301      	movs	r3, #1
 80020f4:	e00f      	b.n	8002116 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020f6:	4a0a      	ldr	r2, [pc, #40]	@ (8002120 <SysTick_Config+0x40>)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	3b01      	subs	r3, #1
 80020fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020fe:	210f      	movs	r1, #15
 8002100:	f04f 30ff 	mov.w	r0, #4294967295
 8002104:	f7ff ff90 	bl	8002028 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002108:	4b05      	ldr	r3, [pc, #20]	@ (8002120 <SysTick_Config+0x40>)
 800210a:	2200      	movs	r2, #0
 800210c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800210e:	4b04      	ldr	r3, [pc, #16]	@ (8002120 <SysTick_Config+0x40>)
 8002110:	2207      	movs	r2, #7
 8002112:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002114:	2300      	movs	r3, #0
}
 8002116:	4618      	mov	r0, r3
 8002118:	3708      	adds	r7, #8
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	e000e010 	.word	0xe000e010

08002124 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800212c:	6878      	ldr	r0, [r7, #4]
 800212e:	f7ff ff49 	bl	8001fc4 <__NVIC_SetPriorityGrouping>
}
 8002132:	bf00      	nop
 8002134:	3708      	adds	r7, #8
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}

0800213a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800213a:	b580      	push	{r7, lr}
 800213c:	b086      	sub	sp, #24
 800213e:	af00      	add	r7, sp, #0
 8002140:	4603      	mov	r3, r0
 8002142:	60b9      	str	r1, [r7, #8]
 8002144:	607a      	str	r2, [r7, #4]
 8002146:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002148:	2300      	movs	r3, #0
 800214a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800214c:	f7ff ff5e 	bl	800200c <__NVIC_GetPriorityGrouping>
 8002150:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002152:	687a      	ldr	r2, [r7, #4]
 8002154:	68b9      	ldr	r1, [r7, #8]
 8002156:	6978      	ldr	r0, [r7, #20]
 8002158:	f7ff ff90 	bl	800207c <NVIC_EncodePriority>
 800215c:	4602      	mov	r2, r0
 800215e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002162:	4611      	mov	r1, r2
 8002164:	4618      	mov	r0, r3
 8002166:	f7ff ff5f 	bl	8002028 <__NVIC_SetPriority>
}
 800216a:	bf00      	nop
 800216c:	3718      	adds	r7, #24
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}

08002172 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002172:	b580      	push	{r7, lr}
 8002174:	b082      	sub	sp, #8
 8002176:	af00      	add	r7, sp, #0
 8002178:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800217a:	6878      	ldr	r0, [r7, #4]
 800217c:	f7ff ffb0 	bl	80020e0 <SysTick_Config>
 8002180:	4603      	mov	r3, r0
}
 8002182:	4618      	mov	r0, r3
 8002184:	3708      	adds	r7, #8
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
	...

0800218c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800218c:	b480      	push	{r7}
 800218e:	b089      	sub	sp, #36	@ 0x24
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
 8002194:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002196:	2300      	movs	r3, #0
 8002198:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800219a:	2300      	movs	r3, #0
 800219c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800219e:	2300      	movs	r3, #0
 80021a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021a2:	2300      	movs	r3, #0
 80021a4:	61fb      	str	r3, [r7, #28]
 80021a6:	e16b      	b.n	8002480 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80021a8:	2201      	movs	r2, #1
 80021aa:	69fb      	ldr	r3, [r7, #28]
 80021ac:	fa02 f303 	lsl.w	r3, r2, r3
 80021b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	697a      	ldr	r2, [r7, #20]
 80021b8:	4013      	ands	r3, r2
 80021ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80021bc:	693a      	ldr	r2, [r7, #16]
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	429a      	cmp	r2, r3
 80021c2:	f040 815a 	bne.w	800247a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	f003 0303 	and.w	r3, r3, #3
 80021ce:	2b01      	cmp	r3, #1
 80021d0:	d005      	beq.n	80021de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80021da:	2b02      	cmp	r3, #2
 80021dc:	d130      	bne.n	8002240 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	689b      	ldr	r3, [r3, #8]
 80021e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80021e4:	69fb      	ldr	r3, [r7, #28]
 80021e6:	005b      	lsls	r3, r3, #1
 80021e8:	2203      	movs	r2, #3
 80021ea:	fa02 f303 	lsl.w	r3, r2, r3
 80021ee:	43db      	mvns	r3, r3
 80021f0:	69ba      	ldr	r2, [r7, #24]
 80021f2:	4013      	ands	r3, r2
 80021f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	68da      	ldr	r2, [r3, #12]
 80021fa:	69fb      	ldr	r3, [r7, #28]
 80021fc:	005b      	lsls	r3, r3, #1
 80021fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002202:	69ba      	ldr	r2, [r7, #24]
 8002204:	4313      	orrs	r3, r2
 8002206:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	69ba      	ldr	r2, [r7, #24]
 800220c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002214:	2201      	movs	r2, #1
 8002216:	69fb      	ldr	r3, [r7, #28]
 8002218:	fa02 f303 	lsl.w	r3, r2, r3
 800221c:	43db      	mvns	r3, r3
 800221e:	69ba      	ldr	r2, [r7, #24]
 8002220:	4013      	ands	r3, r2
 8002222:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	091b      	lsrs	r3, r3, #4
 800222a:	f003 0201 	and.w	r2, r3, #1
 800222e:	69fb      	ldr	r3, [r7, #28]
 8002230:	fa02 f303 	lsl.w	r3, r2, r3
 8002234:	69ba      	ldr	r2, [r7, #24]
 8002236:	4313      	orrs	r3, r2
 8002238:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	69ba      	ldr	r2, [r7, #24]
 800223e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	f003 0303 	and.w	r3, r3, #3
 8002248:	2b03      	cmp	r3, #3
 800224a:	d017      	beq.n	800227c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	68db      	ldr	r3, [r3, #12]
 8002250:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	005b      	lsls	r3, r3, #1
 8002256:	2203      	movs	r2, #3
 8002258:	fa02 f303 	lsl.w	r3, r2, r3
 800225c:	43db      	mvns	r3, r3
 800225e:	69ba      	ldr	r2, [r7, #24]
 8002260:	4013      	ands	r3, r2
 8002262:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	689a      	ldr	r2, [r3, #8]
 8002268:	69fb      	ldr	r3, [r7, #28]
 800226a:	005b      	lsls	r3, r3, #1
 800226c:	fa02 f303 	lsl.w	r3, r2, r3
 8002270:	69ba      	ldr	r2, [r7, #24]
 8002272:	4313      	orrs	r3, r2
 8002274:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	69ba      	ldr	r2, [r7, #24]
 800227a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	f003 0303 	and.w	r3, r3, #3
 8002284:	2b02      	cmp	r3, #2
 8002286:	d123      	bne.n	80022d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002288:	69fb      	ldr	r3, [r7, #28]
 800228a:	08da      	lsrs	r2, r3, #3
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	3208      	adds	r2, #8
 8002290:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002294:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002296:	69fb      	ldr	r3, [r7, #28]
 8002298:	f003 0307 	and.w	r3, r3, #7
 800229c:	009b      	lsls	r3, r3, #2
 800229e:	220f      	movs	r2, #15
 80022a0:	fa02 f303 	lsl.w	r3, r2, r3
 80022a4:	43db      	mvns	r3, r3
 80022a6:	69ba      	ldr	r2, [r7, #24]
 80022a8:	4013      	ands	r3, r2
 80022aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	691a      	ldr	r2, [r3, #16]
 80022b0:	69fb      	ldr	r3, [r7, #28]
 80022b2:	f003 0307 	and.w	r3, r3, #7
 80022b6:	009b      	lsls	r3, r3, #2
 80022b8:	fa02 f303 	lsl.w	r3, r2, r3
 80022bc:	69ba      	ldr	r2, [r7, #24]
 80022be:	4313      	orrs	r3, r2
 80022c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80022c2:	69fb      	ldr	r3, [r7, #28]
 80022c4:	08da      	lsrs	r2, r3, #3
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	3208      	adds	r2, #8
 80022ca:	69b9      	ldr	r1, [r7, #24]
 80022cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80022d6:	69fb      	ldr	r3, [r7, #28]
 80022d8:	005b      	lsls	r3, r3, #1
 80022da:	2203      	movs	r2, #3
 80022dc:	fa02 f303 	lsl.w	r3, r2, r3
 80022e0:	43db      	mvns	r3, r3
 80022e2:	69ba      	ldr	r2, [r7, #24]
 80022e4:	4013      	ands	r3, r2
 80022e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	f003 0203 	and.w	r2, r3, #3
 80022f0:	69fb      	ldr	r3, [r7, #28]
 80022f2:	005b      	lsls	r3, r3, #1
 80022f4:	fa02 f303 	lsl.w	r3, r2, r3
 80022f8:	69ba      	ldr	r2, [r7, #24]
 80022fa:	4313      	orrs	r3, r2
 80022fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	69ba      	ldr	r2, [r7, #24]
 8002302:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800230c:	2b00      	cmp	r3, #0
 800230e:	f000 80b4 	beq.w	800247a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002312:	2300      	movs	r3, #0
 8002314:	60fb      	str	r3, [r7, #12]
 8002316:	4b5f      	ldr	r3, [pc, #380]	@ (8002494 <HAL_GPIO_Init+0x308>)
 8002318:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800231a:	4a5e      	ldr	r2, [pc, #376]	@ (8002494 <HAL_GPIO_Init+0x308>)
 800231c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002320:	6453      	str	r3, [r2, #68]	@ 0x44
 8002322:	4b5c      	ldr	r3, [pc, #368]	@ (8002494 <HAL_GPIO_Init+0x308>)
 8002324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002326:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800232a:	60fb      	str	r3, [r7, #12]
 800232c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800232e:	4a5a      	ldr	r2, [pc, #360]	@ (8002498 <HAL_GPIO_Init+0x30c>)
 8002330:	69fb      	ldr	r3, [r7, #28]
 8002332:	089b      	lsrs	r3, r3, #2
 8002334:	3302      	adds	r3, #2
 8002336:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800233a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800233c:	69fb      	ldr	r3, [r7, #28]
 800233e:	f003 0303 	and.w	r3, r3, #3
 8002342:	009b      	lsls	r3, r3, #2
 8002344:	220f      	movs	r2, #15
 8002346:	fa02 f303 	lsl.w	r3, r2, r3
 800234a:	43db      	mvns	r3, r3
 800234c:	69ba      	ldr	r2, [r7, #24]
 800234e:	4013      	ands	r3, r2
 8002350:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	4a51      	ldr	r2, [pc, #324]	@ (800249c <HAL_GPIO_Init+0x310>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d02b      	beq.n	80023b2 <HAL_GPIO_Init+0x226>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	4a50      	ldr	r2, [pc, #320]	@ (80024a0 <HAL_GPIO_Init+0x314>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d025      	beq.n	80023ae <HAL_GPIO_Init+0x222>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	4a4f      	ldr	r2, [pc, #316]	@ (80024a4 <HAL_GPIO_Init+0x318>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d01f      	beq.n	80023aa <HAL_GPIO_Init+0x21e>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	4a4e      	ldr	r2, [pc, #312]	@ (80024a8 <HAL_GPIO_Init+0x31c>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d019      	beq.n	80023a6 <HAL_GPIO_Init+0x21a>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	4a4d      	ldr	r2, [pc, #308]	@ (80024ac <HAL_GPIO_Init+0x320>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d013      	beq.n	80023a2 <HAL_GPIO_Init+0x216>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4a4c      	ldr	r2, [pc, #304]	@ (80024b0 <HAL_GPIO_Init+0x324>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d00d      	beq.n	800239e <HAL_GPIO_Init+0x212>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	4a4b      	ldr	r2, [pc, #300]	@ (80024b4 <HAL_GPIO_Init+0x328>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d007      	beq.n	800239a <HAL_GPIO_Init+0x20e>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	4a4a      	ldr	r2, [pc, #296]	@ (80024b8 <HAL_GPIO_Init+0x32c>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d101      	bne.n	8002396 <HAL_GPIO_Init+0x20a>
 8002392:	2307      	movs	r3, #7
 8002394:	e00e      	b.n	80023b4 <HAL_GPIO_Init+0x228>
 8002396:	2308      	movs	r3, #8
 8002398:	e00c      	b.n	80023b4 <HAL_GPIO_Init+0x228>
 800239a:	2306      	movs	r3, #6
 800239c:	e00a      	b.n	80023b4 <HAL_GPIO_Init+0x228>
 800239e:	2305      	movs	r3, #5
 80023a0:	e008      	b.n	80023b4 <HAL_GPIO_Init+0x228>
 80023a2:	2304      	movs	r3, #4
 80023a4:	e006      	b.n	80023b4 <HAL_GPIO_Init+0x228>
 80023a6:	2303      	movs	r3, #3
 80023a8:	e004      	b.n	80023b4 <HAL_GPIO_Init+0x228>
 80023aa:	2302      	movs	r3, #2
 80023ac:	e002      	b.n	80023b4 <HAL_GPIO_Init+0x228>
 80023ae:	2301      	movs	r3, #1
 80023b0:	e000      	b.n	80023b4 <HAL_GPIO_Init+0x228>
 80023b2:	2300      	movs	r3, #0
 80023b4:	69fa      	ldr	r2, [r7, #28]
 80023b6:	f002 0203 	and.w	r2, r2, #3
 80023ba:	0092      	lsls	r2, r2, #2
 80023bc:	4093      	lsls	r3, r2
 80023be:	69ba      	ldr	r2, [r7, #24]
 80023c0:	4313      	orrs	r3, r2
 80023c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80023c4:	4934      	ldr	r1, [pc, #208]	@ (8002498 <HAL_GPIO_Init+0x30c>)
 80023c6:	69fb      	ldr	r3, [r7, #28]
 80023c8:	089b      	lsrs	r3, r3, #2
 80023ca:	3302      	adds	r3, #2
 80023cc:	69ba      	ldr	r2, [r7, #24]
 80023ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80023d2:	4b3a      	ldr	r3, [pc, #232]	@ (80024bc <HAL_GPIO_Init+0x330>)
 80023d4:	689b      	ldr	r3, [r3, #8]
 80023d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023d8:	693b      	ldr	r3, [r7, #16]
 80023da:	43db      	mvns	r3, r3
 80023dc:	69ba      	ldr	r2, [r7, #24]
 80023de:	4013      	ands	r3, r2
 80023e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d003      	beq.n	80023f6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80023ee:	69ba      	ldr	r2, [r7, #24]
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	4313      	orrs	r3, r2
 80023f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80023f6:	4a31      	ldr	r2, [pc, #196]	@ (80024bc <HAL_GPIO_Init+0x330>)
 80023f8:	69bb      	ldr	r3, [r7, #24]
 80023fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80023fc:	4b2f      	ldr	r3, [pc, #188]	@ (80024bc <HAL_GPIO_Init+0x330>)
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002402:	693b      	ldr	r3, [r7, #16]
 8002404:	43db      	mvns	r3, r3
 8002406:	69ba      	ldr	r2, [r7, #24]
 8002408:	4013      	ands	r3, r2
 800240a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002414:	2b00      	cmp	r3, #0
 8002416:	d003      	beq.n	8002420 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002418:	69ba      	ldr	r2, [r7, #24]
 800241a:	693b      	ldr	r3, [r7, #16]
 800241c:	4313      	orrs	r3, r2
 800241e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002420:	4a26      	ldr	r2, [pc, #152]	@ (80024bc <HAL_GPIO_Init+0x330>)
 8002422:	69bb      	ldr	r3, [r7, #24]
 8002424:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002426:	4b25      	ldr	r3, [pc, #148]	@ (80024bc <HAL_GPIO_Init+0x330>)
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800242c:	693b      	ldr	r3, [r7, #16]
 800242e:	43db      	mvns	r3, r3
 8002430:	69ba      	ldr	r2, [r7, #24]
 8002432:	4013      	ands	r3, r2
 8002434:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800243e:	2b00      	cmp	r3, #0
 8002440:	d003      	beq.n	800244a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002442:	69ba      	ldr	r2, [r7, #24]
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	4313      	orrs	r3, r2
 8002448:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800244a:	4a1c      	ldr	r2, [pc, #112]	@ (80024bc <HAL_GPIO_Init+0x330>)
 800244c:	69bb      	ldr	r3, [r7, #24]
 800244e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002450:	4b1a      	ldr	r3, [pc, #104]	@ (80024bc <HAL_GPIO_Init+0x330>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	43db      	mvns	r3, r3
 800245a:	69ba      	ldr	r2, [r7, #24]
 800245c:	4013      	ands	r3, r2
 800245e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002468:	2b00      	cmp	r3, #0
 800246a:	d003      	beq.n	8002474 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800246c:	69ba      	ldr	r2, [r7, #24]
 800246e:	693b      	ldr	r3, [r7, #16]
 8002470:	4313      	orrs	r3, r2
 8002472:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002474:	4a11      	ldr	r2, [pc, #68]	@ (80024bc <HAL_GPIO_Init+0x330>)
 8002476:	69bb      	ldr	r3, [r7, #24]
 8002478:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800247a:	69fb      	ldr	r3, [r7, #28]
 800247c:	3301      	adds	r3, #1
 800247e:	61fb      	str	r3, [r7, #28]
 8002480:	69fb      	ldr	r3, [r7, #28]
 8002482:	2b0f      	cmp	r3, #15
 8002484:	f67f ae90 	bls.w	80021a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002488:	bf00      	nop
 800248a:	bf00      	nop
 800248c:	3724      	adds	r7, #36	@ 0x24
 800248e:	46bd      	mov	sp, r7
 8002490:	bc80      	pop	{r7}
 8002492:	4770      	bx	lr
 8002494:	40023800 	.word	0x40023800
 8002498:	40013800 	.word	0x40013800
 800249c:	40020000 	.word	0x40020000
 80024a0:	40020400 	.word	0x40020400
 80024a4:	40020800 	.word	0x40020800
 80024a8:	40020c00 	.word	0x40020c00
 80024ac:	40021000 	.word	0x40021000
 80024b0:	40021400 	.word	0x40021400
 80024b4:	40021800 	.word	0x40021800
 80024b8:	40021c00 	.word	0x40021c00
 80024bc:	40013c00 	.word	0x40013c00

080024c0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b086      	sub	sp, #24
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d101      	bne.n	80024d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80024ce:	2301      	movs	r3, #1
 80024d0:	e267      	b.n	80029a2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f003 0301 	and.w	r3, r3, #1
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d075      	beq.n	80025ca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80024de:	4b88      	ldr	r3, [pc, #544]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 80024e0:	689b      	ldr	r3, [r3, #8]
 80024e2:	f003 030c 	and.w	r3, r3, #12
 80024e6:	2b04      	cmp	r3, #4
 80024e8:	d00c      	beq.n	8002504 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024ea:	4b85      	ldr	r3, [pc, #532]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 80024ec:	689b      	ldr	r3, [r3, #8]
 80024ee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80024f2:	2b08      	cmp	r3, #8
 80024f4:	d112      	bne.n	800251c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024f6:	4b82      	ldr	r3, [pc, #520]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002502:	d10b      	bne.n	800251c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002504:	4b7e      	ldr	r3, [pc, #504]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800250c:	2b00      	cmp	r3, #0
 800250e:	d05b      	beq.n	80025c8 <HAL_RCC_OscConfig+0x108>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d157      	bne.n	80025c8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002518:	2301      	movs	r3, #1
 800251a:	e242      	b.n	80029a2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002524:	d106      	bne.n	8002534 <HAL_RCC_OscConfig+0x74>
 8002526:	4b76      	ldr	r3, [pc, #472]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4a75      	ldr	r2, [pc, #468]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 800252c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002530:	6013      	str	r3, [r2, #0]
 8002532:	e01d      	b.n	8002570 <HAL_RCC_OscConfig+0xb0>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800253c:	d10c      	bne.n	8002558 <HAL_RCC_OscConfig+0x98>
 800253e:	4b70      	ldr	r3, [pc, #448]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a6f      	ldr	r2, [pc, #444]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 8002544:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002548:	6013      	str	r3, [r2, #0]
 800254a:	4b6d      	ldr	r3, [pc, #436]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a6c      	ldr	r2, [pc, #432]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 8002550:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002554:	6013      	str	r3, [r2, #0]
 8002556:	e00b      	b.n	8002570 <HAL_RCC_OscConfig+0xb0>
 8002558:	4b69      	ldr	r3, [pc, #420]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a68      	ldr	r2, [pc, #416]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 800255e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002562:	6013      	str	r3, [r2, #0]
 8002564:	4b66      	ldr	r3, [pc, #408]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a65      	ldr	r2, [pc, #404]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 800256a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800256e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d013      	beq.n	80025a0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002578:	f7ff f8f8 	bl	800176c <HAL_GetTick>
 800257c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800257e:	e008      	b.n	8002592 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002580:	f7ff f8f4 	bl	800176c <HAL_GetTick>
 8002584:	4602      	mov	r2, r0
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	2b64      	cmp	r3, #100	@ 0x64
 800258c:	d901      	bls.n	8002592 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800258e:	2303      	movs	r3, #3
 8002590:	e207      	b.n	80029a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002592:	4b5b      	ldr	r3, [pc, #364]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800259a:	2b00      	cmp	r3, #0
 800259c:	d0f0      	beq.n	8002580 <HAL_RCC_OscConfig+0xc0>
 800259e:	e014      	b.n	80025ca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025a0:	f7ff f8e4 	bl	800176c <HAL_GetTick>
 80025a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025a6:	e008      	b.n	80025ba <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025a8:	f7ff f8e0 	bl	800176c <HAL_GetTick>
 80025ac:	4602      	mov	r2, r0
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	2b64      	cmp	r3, #100	@ 0x64
 80025b4:	d901      	bls.n	80025ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80025b6:	2303      	movs	r3, #3
 80025b8:	e1f3      	b.n	80029a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025ba:	4b51      	ldr	r3, [pc, #324]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d1f0      	bne.n	80025a8 <HAL_RCC_OscConfig+0xe8>
 80025c6:	e000      	b.n	80025ca <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f003 0302 	and.w	r3, r3, #2
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d063      	beq.n	800269e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80025d6:	4b4a      	ldr	r3, [pc, #296]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	f003 030c 	and.w	r3, r3, #12
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d00b      	beq.n	80025fa <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025e2:	4b47      	ldr	r3, [pc, #284]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 80025e4:	689b      	ldr	r3, [r3, #8]
 80025e6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80025ea:	2b08      	cmp	r3, #8
 80025ec:	d11c      	bne.n	8002628 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025ee:	4b44      	ldr	r3, [pc, #272]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d116      	bne.n	8002628 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025fa:	4b41      	ldr	r3, [pc, #260]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f003 0302 	and.w	r3, r3, #2
 8002602:	2b00      	cmp	r3, #0
 8002604:	d005      	beq.n	8002612 <HAL_RCC_OscConfig+0x152>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	68db      	ldr	r3, [r3, #12]
 800260a:	2b01      	cmp	r3, #1
 800260c:	d001      	beq.n	8002612 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800260e:	2301      	movs	r3, #1
 8002610:	e1c7      	b.n	80029a2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002612:	4b3b      	ldr	r3, [pc, #236]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	691b      	ldr	r3, [r3, #16]
 800261e:	00db      	lsls	r3, r3, #3
 8002620:	4937      	ldr	r1, [pc, #220]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 8002622:	4313      	orrs	r3, r2
 8002624:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002626:	e03a      	b.n	800269e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	68db      	ldr	r3, [r3, #12]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d020      	beq.n	8002672 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002630:	4b34      	ldr	r3, [pc, #208]	@ (8002704 <HAL_RCC_OscConfig+0x244>)
 8002632:	2201      	movs	r2, #1
 8002634:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002636:	f7ff f899 	bl	800176c <HAL_GetTick>
 800263a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800263c:	e008      	b.n	8002650 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800263e:	f7ff f895 	bl	800176c <HAL_GetTick>
 8002642:	4602      	mov	r2, r0
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	1ad3      	subs	r3, r2, r3
 8002648:	2b02      	cmp	r3, #2
 800264a:	d901      	bls.n	8002650 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800264c:	2303      	movs	r3, #3
 800264e:	e1a8      	b.n	80029a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002650:	4b2b      	ldr	r3, [pc, #172]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f003 0302 	and.w	r3, r3, #2
 8002658:	2b00      	cmp	r3, #0
 800265a:	d0f0      	beq.n	800263e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800265c:	4b28      	ldr	r3, [pc, #160]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	691b      	ldr	r3, [r3, #16]
 8002668:	00db      	lsls	r3, r3, #3
 800266a:	4925      	ldr	r1, [pc, #148]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 800266c:	4313      	orrs	r3, r2
 800266e:	600b      	str	r3, [r1, #0]
 8002670:	e015      	b.n	800269e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002672:	4b24      	ldr	r3, [pc, #144]	@ (8002704 <HAL_RCC_OscConfig+0x244>)
 8002674:	2200      	movs	r2, #0
 8002676:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002678:	f7ff f878 	bl	800176c <HAL_GetTick>
 800267c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800267e:	e008      	b.n	8002692 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002680:	f7ff f874 	bl	800176c <HAL_GetTick>
 8002684:	4602      	mov	r2, r0
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	1ad3      	subs	r3, r2, r3
 800268a:	2b02      	cmp	r3, #2
 800268c:	d901      	bls.n	8002692 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800268e:	2303      	movs	r3, #3
 8002690:	e187      	b.n	80029a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002692:	4b1b      	ldr	r3, [pc, #108]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f003 0302 	and.w	r3, r3, #2
 800269a:	2b00      	cmp	r3, #0
 800269c:	d1f0      	bne.n	8002680 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 0308 	and.w	r3, r3, #8
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d036      	beq.n	8002718 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	695b      	ldr	r3, [r3, #20]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d016      	beq.n	80026e0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026b2:	4b15      	ldr	r3, [pc, #84]	@ (8002708 <HAL_RCC_OscConfig+0x248>)
 80026b4:	2201      	movs	r2, #1
 80026b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026b8:	f7ff f858 	bl	800176c <HAL_GetTick>
 80026bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026be:	e008      	b.n	80026d2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026c0:	f7ff f854 	bl	800176c <HAL_GetTick>
 80026c4:	4602      	mov	r2, r0
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	2b02      	cmp	r3, #2
 80026cc:	d901      	bls.n	80026d2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80026ce:	2303      	movs	r3, #3
 80026d0:	e167      	b.n	80029a2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026d2:	4b0b      	ldr	r3, [pc, #44]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 80026d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026d6:	f003 0302 	and.w	r3, r3, #2
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d0f0      	beq.n	80026c0 <HAL_RCC_OscConfig+0x200>
 80026de:	e01b      	b.n	8002718 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026e0:	4b09      	ldr	r3, [pc, #36]	@ (8002708 <HAL_RCC_OscConfig+0x248>)
 80026e2:	2200      	movs	r2, #0
 80026e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026e6:	f7ff f841 	bl	800176c <HAL_GetTick>
 80026ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026ec:	e00e      	b.n	800270c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026ee:	f7ff f83d 	bl	800176c <HAL_GetTick>
 80026f2:	4602      	mov	r2, r0
 80026f4:	693b      	ldr	r3, [r7, #16]
 80026f6:	1ad3      	subs	r3, r2, r3
 80026f8:	2b02      	cmp	r3, #2
 80026fa:	d907      	bls.n	800270c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80026fc:	2303      	movs	r3, #3
 80026fe:	e150      	b.n	80029a2 <HAL_RCC_OscConfig+0x4e2>
 8002700:	40023800 	.word	0x40023800
 8002704:	42470000 	.word	0x42470000
 8002708:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800270c:	4b88      	ldr	r3, [pc, #544]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 800270e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002710:	f003 0302 	and.w	r3, r3, #2
 8002714:	2b00      	cmp	r3, #0
 8002716:	d1ea      	bne.n	80026ee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f003 0304 	and.w	r3, r3, #4
 8002720:	2b00      	cmp	r3, #0
 8002722:	f000 8097 	beq.w	8002854 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002726:	2300      	movs	r3, #0
 8002728:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800272a:	4b81      	ldr	r3, [pc, #516]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 800272c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800272e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002732:	2b00      	cmp	r3, #0
 8002734:	d10f      	bne.n	8002756 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002736:	2300      	movs	r3, #0
 8002738:	60bb      	str	r3, [r7, #8]
 800273a:	4b7d      	ldr	r3, [pc, #500]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 800273c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800273e:	4a7c      	ldr	r2, [pc, #496]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 8002740:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002744:	6413      	str	r3, [r2, #64]	@ 0x40
 8002746:	4b7a      	ldr	r3, [pc, #488]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 8002748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800274a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800274e:	60bb      	str	r3, [r7, #8]
 8002750:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002752:	2301      	movs	r3, #1
 8002754:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002756:	4b77      	ldr	r3, [pc, #476]	@ (8002934 <HAL_RCC_OscConfig+0x474>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800275e:	2b00      	cmp	r3, #0
 8002760:	d118      	bne.n	8002794 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002762:	4b74      	ldr	r3, [pc, #464]	@ (8002934 <HAL_RCC_OscConfig+0x474>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a73      	ldr	r2, [pc, #460]	@ (8002934 <HAL_RCC_OscConfig+0x474>)
 8002768:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800276c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800276e:	f7fe fffd 	bl	800176c <HAL_GetTick>
 8002772:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002774:	e008      	b.n	8002788 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002776:	f7fe fff9 	bl	800176c <HAL_GetTick>
 800277a:	4602      	mov	r2, r0
 800277c:	693b      	ldr	r3, [r7, #16]
 800277e:	1ad3      	subs	r3, r2, r3
 8002780:	2b02      	cmp	r3, #2
 8002782:	d901      	bls.n	8002788 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002784:	2303      	movs	r3, #3
 8002786:	e10c      	b.n	80029a2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002788:	4b6a      	ldr	r3, [pc, #424]	@ (8002934 <HAL_RCC_OscConfig+0x474>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002790:	2b00      	cmp	r3, #0
 8002792:	d0f0      	beq.n	8002776 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	689b      	ldr	r3, [r3, #8]
 8002798:	2b01      	cmp	r3, #1
 800279a:	d106      	bne.n	80027aa <HAL_RCC_OscConfig+0x2ea>
 800279c:	4b64      	ldr	r3, [pc, #400]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 800279e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027a0:	4a63      	ldr	r2, [pc, #396]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 80027a2:	f043 0301 	orr.w	r3, r3, #1
 80027a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80027a8:	e01c      	b.n	80027e4 <HAL_RCC_OscConfig+0x324>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	2b05      	cmp	r3, #5
 80027b0:	d10c      	bne.n	80027cc <HAL_RCC_OscConfig+0x30c>
 80027b2:	4b5f      	ldr	r3, [pc, #380]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 80027b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027b6:	4a5e      	ldr	r2, [pc, #376]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 80027b8:	f043 0304 	orr.w	r3, r3, #4
 80027bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80027be:	4b5c      	ldr	r3, [pc, #368]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 80027c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027c2:	4a5b      	ldr	r2, [pc, #364]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 80027c4:	f043 0301 	orr.w	r3, r3, #1
 80027c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80027ca:	e00b      	b.n	80027e4 <HAL_RCC_OscConfig+0x324>
 80027cc:	4b58      	ldr	r3, [pc, #352]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 80027ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027d0:	4a57      	ldr	r2, [pc, #348]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 80027d2:	f023 0301 	bic.w	r3, r3, #1
 80027d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80027d8:	4b55      	ldr	r3, [pc, #340]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 80027da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027dc:	4a54      	ldr	r2, [pc, #336]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 80027de:	f023 0304 	bic.w	r3, r3, #4
 80027e2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d015      	beq.n	8002818 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027ec:	f7fe ffbe 	bl	800176c <HAL_GetTick>
 80027f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027f2:	e00a      	b.n	800280a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027f4:	f7fe ffba 	bl	800176c <HAL_GetTick>
 80027f8:	4602      	mov	r2, r0
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	1ad3      	subs	r3, r2, r3
 80027fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002802:	4293      	cmp	r3, r2
 8002804:	d901      	bls.n	800280a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002806:	2303      	movs	r3, #3
 8002808:	e0cb      	b.n	80029a2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800280a:	4b49      	ldr	r3, [pc, #292]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 800280c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800280e:	f003 0302 	and.w	r3, r3, #2
 8002812:	2b00      	cmp	r3, #0
 8002814:	d0ee      	beq.n	80027f4 <HAL_RCC_OscConfig+0x334>
 8002816:	e014      	b.n	8002842 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002818:	f7fe ffa8 	bl	800176c <HAL_GetTick>
 800281c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800281e:	e00a      	b.n	8002836 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002820:	f7fe ffa4 	bl	800176c <HAL_GetTick>
 8002824:	4602      	mov	r2, r0
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	1ad3      	subs	r3, r2, r3
 800282a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800282e:	4293      	cmp	r3, r2
 8002830:	d901      	bls.n	8002836 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002832:	2303      	movs	r3, #3
 8002834:	e0b5      	b.n	80029a2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002836:	4b3e      	ldr	r3, [pc, #248]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 8002838:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800283a:	f003 0302 	and.w	r3, r3, #2
 800283e:	2b00      	cmp	r3, #0
 8002840:	d1ee      	bne.n	8002820 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002842:	7dfb      	ldrb	r3, [r7, #23]
 8002844:	2b01      	cmp	r3, #1
 8002846:	d105      	bne.n	8002854 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002848:	4b39      	ldr	r3, [pc, #228]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 800284a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800284c:	4a38      	ldr	r2, [pc, #224]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 800284e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002852:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	699b      	ldr	r3, [r3, #24]
 8002858:	2b00      	cmp	r3, #0
 800285a:	f000 80a1 	beq.w	80029a0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800285e:	4b34      	ldr	r3, [pc, #208]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 8002860:	689b      	ldr	r3, [r3, #8]
 8002862:	f003 030c 	and.w	r3, r3, #12
 8002866:	2b08      	cmp	r3, #8
 8002868:	d05c      	beq.n	8002924 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	699b      	ldr	r3, [r3, #24]
 800286e:	2b02      	cmp	r3, #2
 8002870:	d141      	bne.n	80028f6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002872:	4b31      	ldr	r3, [pc, #196]	@ (8002938 <HAL_RCC_OscConfig+0x478>)
 8002874:	2200      	movs	r2, #0
 8002876:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002878:	f7fe ff78 	bl	800176c <HAL_GetTick>
 800287c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800287e:	e008      	b.n	8002892 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002880:	f7fe ff74 	bl	800176c <HAL_GetTick>
 8002884:	4602      	mov	r2, r0
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	2b02      	cmp	r3, #2
 800288c:	d901      	bls.n	8002892 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800288e:	2303      	movs	r3, #3
 8002890:	e087      	b.n	80029a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002892:	4b27      	ldr	r3, [pc, #156]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800289a:	2b00      	cmp	r3, #0
 800289c:	d1f0      	bne.n	8002880 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	69da      	ldr	r2, [r3, #28]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6a1b      	ldr	r3, [r3, #32]
 80028a6:	431a      	orrs	r2, r3
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ac:	019b      	lsls	r3, r3, #6
 80028ae:	431a      	orrs	r2, r3
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028b4:	085b      	lsrs	r3, r3, #1
 80028b6:	3b01      	subs	r3, #1
 80028b8:	041b      	lsls	r3, r3, #16
 80028ba:	431a      	orrs	r2, r3
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028c0:	061b      	lsls	r3, r3, #24
 80028c2:	491b      	ldr	r1, [pc, #108]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 80028c4:	4313      	orrs	r3, r2
 80028c6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028c8:	4b1b      	ldr	r3, [pc, #108]	@ (8002938 <HAL_RCC_OscConfig+0x478>)
 80028ca:	2201      	movs	r2, #1
 80028cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028ce:	f7fe ff4d 	bl	800176c <HAL_GetTick>
 80028d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028d4:	e008      	b.n	80028e8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028d6:	f7fe ff49 	bl	800176c <HAL_GetTick>
 80028da:	4602      	mov	r2, r0
 80028dc:	693b      	ldr	r3, [r7, #16]
 80028de:	1ad3      	subs	r3, r2, r3
 80028e0:	2b02      	cmp	r3, #2
 80028e2:	d901      	bls.n	80028e8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80028e4:	2303      	movs	r3, #3
 80028e6:	e05c      	b.n	80029a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028e8:	4b11      	ldr	r3, [pc, #68]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d0f0      	beq.n	80028d6 <HAL_RCC_OscConfig+0x416>
 80028f4:	e054      	b.n	80029a0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028f6:	4b10      	ldr	r3, [pc, #64]	@ (8002938 <HAL_RCC_OscConfig+0x478>)
 80028f8:	2200      	movs	r2, #0
 80028fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028fc:	f7fe ff36 	bl	800176c <HAL_GetTick>
 8002900:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002902:	e008      	b.n	8002916 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002904:	f7fe ff32 	bl	800176c <HAL_GetTick>
 8002908:	4602      	mov	r2, r0
 800290a:	693b      	ldr	r3, [r7, #16]
 800290c:	1ad3      	subs	r3, r2, r3
 800290e:	2b02      	cmp	r3, #2
 8002910:	d901      	bls.n	8002916 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002912:	2303      	movs	r3, #3
 8002914:	e045      	b.n	80029a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002916:	4b06      	ldr	r3, [pc, #24]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800291e:	2b00      	cmp	r3, #0
 8002920:	d1f0      	bne.n	8002904 <HAL_RCC_OscConfig+0x444>
 8002922:	e03d      	b.n	80029a0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	699b      	ldr	r3, [r3, #24]
 8002928:	2b01      	cmp	r3, #1
 800292a:	d107      	bne.n	800293c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800292c:	2301      	movs	r3, #1
 800292e:	e038      	b.n	80029a2 <HAL_RCC_OscConfig+0x4e2>
 8002930:	40023800 	.word	0x40023800
 8002934:	40007000 	.word	0x40007000
 8002938:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800293c:	4b1b      	ldr	r3, [pc, #108]	@ (80029ac <HAL_RCC_OscConfig+0x4ec>)
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	699b      	ldr	r3, [r3, #24]
 8002946:	2b01      	cmp	r3, #1
 8002948:	d028      	beq.n	800299c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002954:	429a      	cmp	r2, r3
 8002956:	d121      	bne.n	800299c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002962:	429a      	cmp	r2, r3
 8002964:	d11a      	bne.n	800299c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002966:	68fa      	ldr	r2, [r7, #12]
 8002968:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800296c:	4013      	ands	r3, r2
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002972:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002974:	4293      	cmp	r3, r2
 8002976:	d111      	bne.n	800299c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002982:	085b      	lsrs	r3, r3, #1
 8002984:	3b01      	subs	r3, #1
 8002986:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002988:	429a      	cmp	r2, r3
 800298a:	d107      	bne.n	800299c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002996:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002998:	429a      	cmp	r2, r3
 800299a:	d001      	beq.n	80029a0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800299c:	2301      	movs	r3, #1
 800299e:	e000      	b.n	80029a2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80029a0:	2300      	movs	r3, #0
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	3718      	adds	r7, #24
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	40023800 	.word	0x40023800

080029b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b084      	sub	sp, #16
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
 80029b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d101      	bne.n	80029c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	e0cc      	b.n	8002b5e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80029c4:	4b68      	ldr	r3, [pc, #416]	@ (8002b68 <HAL_RCC_ClockConfig+0x1b8>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f003 0307 	and.w	r3, r3, #7
 80029cc:	683a      	ldr	r2, [r7, #0]
 80029ce:	429a      	cmp	r2, r3
 80029d0:	d90c      	bls.n	80029ec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029d2:	4b65      	ldr	r3, [pc, #404]	@ (8002b68 <HAL_RCC_ClockConfig+0x1b8>)
 80029d4:	683a      	ldr	r2, [r7, #0]
 80029d6:	b2d2      	uxtb	r2, r2
 80029d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029da:	4b63      	ldr	r3, [pc, #396]	@ (8002b68 <HAL_RCC_ClockConfig+0x1b8>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f003 0307 	and.w	r3, r3, #7
 80029e2:	683a      	ldr	r2, [r7, #0]
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d001      	beq.n	80029ec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80029e8:	2301      	movs	r3, #1
 80029ea:	e0b8      	b.n	8002b5e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f003 0302 	and.w	r3, r3, #2
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d020      	beq.n	8002a3a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f003 0304 	and.w	r3, r3, #4
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d005      	beq.n	8002a10 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a04:	4b59      	ldr	r3, [pc, #356]	@ (8002b6c <HAL_RCC_ClockConfig+0x1bc>)
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	4a58      	ldr	r2, [pc, #352]	@ (8002b6c <HAL_RCC_ClockConfig+0x1bc>)
 8002a0a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002a0e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f003 0308 	and.w	r3, r3, #8
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d005      	beq.n	8002a28 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a1c:	4b53      	ldr	r3, [pc, #332]	@ (8002b6c <HAL_RCC_ClockConfig+0x1bc>)
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	4a52      	ldr	r2, [pc, #328]	@ (8002b6c <HAL_RCC_ClockConfig+0x1bc>)
 8002a22:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002a26:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a28:	4b50      	ldr	r3, [pc, #320]	@ (8002b6c <HAL_RCC_ClockConfig+0x1bc>)
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	689b      	ldr	r3, [r3, #8]
 8002a34:	494d      	ldr	r1, [pc, #308]	@ (8002b6c <HAL_RCC_ClockConfig+0x1bc>)
 8002a36:	4313      	orrs	r3, r2
 8002a38:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f003 0301 	and.w	r3, r3, #1
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d044      	beq.n	8002ad0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	2b01      	cmp	r3, #1
 8002a4c:	d107      	bne.n	8002a5e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a4e:	4b47      	ldr	r3, [pc, #284]	@ (8002b6c <HAL_RCC_ClockConfig+0x1bc>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d119      	bne.n	8002a8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e07f      	b.n	8002b5e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	2b02      	cmp	r3, #2
 8002a64:	d003      	beq.n	8002a6e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a6a:	2b03      	cmp	r3, #3
 8002a6c:	d107      	bne.n	8002a7e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a6e:	4b3f      	ldr	r3, [pc, #252]	@ (8002b6c <HAL_RCC_ClockConfig+0x1bc>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d109      	bne.n	8002a8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e06f      	b.n	8002b5e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a7e:	4b3b      	ldr	r3, [pc, #236]	@ (8002b6c <HAL_RCC_ClockConfig+0x1bc>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f003 0302 	and.w	r3, r3, #2
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d101      	bne.n	8002a8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e067      	b.n	8002b5e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a8e:	4b37      	ldr	r3, [pc, #220]	@ (8002b6c <HAL_RCC_ClockConfig+0x1bc>)
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	f023 0203 	bic.w	r2, r3, #3
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	4934      	ldr	r1, [pc, #208]	@ (8002b6c <HAL_RCC_ClockConfig+0x1bc>)
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002aa0:	f7fe fe64 	bl	800176c <HAL_GetTick>
 8002aa4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002aa6:	e00a      	b.n	8002abe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002aa8:	f7fe fe60 	bl	800176c <HAL_GetTick>
 8002aac:	4602      	mov	r2, r0
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	1ad3      	subs	r3, r2, r3
 8002ab2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d901      	bls.n	8002abe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002aba:	2303      	movs	r3, #3
 8002abc:	e04f      	b.n	8002b5e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002abe:	4b2b      	ldr	r3, [pc, #172]	@ (8002b6c <HAL_RCC_ClockConfig+0x1bc>)
 8002ac0:	689b      	ldr	r3, [r3, #8]
 8002ac2:	f003 020c 	and.w	r2, r3, #12
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	009b      	lsls	r3, r3, #2
 8002acc:	429a      	cmp	r2, r3
 8002ace:	d1eb      	bne.n	8002aa8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ad0:	4b25      	ldr	r3, [pc, #148]	@ (8002b68 <HAL_RCC_ClockConfig+0x1b8>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 0307 	and.w	r3, r3, #7
 8002ad8:	683a      	ldr	r2, [r7, #0]
 8002ada:	429a      	cmp	r2, r3
 8002adc:	d20c      	bcs.n	8002af8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ade:	4b22      	ldr	r3, [pc, #136]	@ (8002b68 <HAL_RCC_ClockConfig+0x1b8>)
 8002ae0:	683a      	ldr	r2, [r7, #0]
 8002ae2:	b2d2      	uxtb	r2, r2
 8002ae4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ae6:	4b20      	ldr	r3, [pc, #128]	@ (8002b68 <HAL_RCC_ClockConfig+0x1b8>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f003 0307 	and.w	r3, r3, #7
 8002aee:	683a      	ldr	r2, [r7, #0]
 8002af0:	429a      	cmp	r2, r3
 8002af2:	d001      	beq.n	8002af8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002af4:	2301      	movs	r3, #1
 8002af6:	e032      	b.n	8002b5e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f003 0304 	and.w	r3, r3, #4
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d008      	beq.n	8002b16 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b04:	4b19      	ldr	r3, [pc, #100]	@ (8002b6c <HAL_RCC_ClockConfig+0x1bc>)
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	68db      	ldr	r3, [r3, #12]
 8002b10:	4916      	ldr	r1, [pc, #88]	@ (8002b6c <HAL_RCC_ClockConfig+0x1bc>)
 8002b12:	4313      	orrs	r3, r2
 8002b14:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f003 0308 	and.w	r3, r3, #8
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d009      	beq.n	8002b36 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b22:	4b12      	ldr	r3, [pc, #72]	@ (8002b6c <HAL_RCC_ClockConfig+0x1bc>)
 8002b24:	689b      	ldr	r3, [r3, #8]
 8002b26:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	691b      	ldr	r3, [r3, #16]
 8002b2e:	00db      	lsls	r3, r3, #3
 8002b30:	490e      	ldr	r1, [pc, #56]	@ (8002b6c <HAL_RCC_ClockConfig+0x1bc>)
 8002b32:	4313      	orrs	r3, r2
 8002b34:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b36:	f000 f821 	bl	8002b7c <HAL_RCC_GetSysClockFreq>
 8002b3a:	4602      	mov	r2, r0
 8002b3c:	4b0b      	ldr	r3, [pc, #44]	@ (8002b6c <HAL_RCC_ClockConfig+0x1bc>)
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	091b      	lsrs	r3, r3, #4
 8002b42:	f003 030f 	and.w	r3, r3, #15
 8002b46:	490a      	ldr	r1, [pc, #40]	@ (8002b70 <HAL_RCC_ClockConfig+0x1c0>)
 8002b48:	5ccb      	ldrb	r3, [r1, r3]
 8002b4a:	fa22 f303 	lsr.w	r3, r2, r3
 8002b4e:	4a09      	ldr	r2, [pc, #36]	@ (8002b74 <HAL_RCC_ClockConfig+0x1c4>)
 8002b50:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002b52:	4b09      	ldr	r3, [pc, #36]	@ (8002b78 <HAL_RCC_ClockConfig+0x1c8>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4618      	mov	r0, r3
 8002b58:	f7fe fdc6 	bl	80016e8 <HAL_InitTick>

  return HAL_OK;
 8002b5c:	2300      	movs	r3, #0
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	3710      	adds	r7, #16
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	bf00      	nop
 8002b68:	40023c00 	.word	0x40023c00
 8002b6c:	40023800 	.word	0x40023800
 8002b70:	08007ccc 	.word	0x08007ccc
 8002b74:	20000000 	.word	0x20000000
 8002b78:	20000004 	.word	0x20000004

08002b7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b80:	b094      	sub	sp, #80	@ 0x50
 8002b82:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002b84:	2300      	movs	r3, #0
 8002b86:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002b90:	2300      	movs	r3, #0
 8002b92:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b94:	4b7c      	ldr	r3, [pc, #496]	@ (8002d88 <HAL_RCC_GetSysClockFreq+0x20c>)
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	f003 030c 	and.w	r3, r3, #12
 8002b9c:	2b08      	cmp	r3, #8
 8002b9e:	d00d      	beq.n	8002bbc <HAL_RCC_GetSysClockFreq+0x40>
 8002ba0:	2b08      	cmp	r3, #8
 8002ba2:	f200 80e7 	bhi.w	8002d74 <HAL_RCC_GetSysClockFreq+0x1f8>
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d002      	beq.n	8002bb0 <HAL_RCC_GetSysClockFreq+0x34>
 8002baa:	2b04      	cmp	r3, #4
 8002bac:	d003      	beq.n	8002bb6 <HAL_RCC_GetSysClockFreq+0x3a>
 8002bae:	e0e1      	b.n	8002d74 <HAL_RCC_GetSysClockFreq+0x1f8>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002bb0:	4b76      	ldr	r3, [pc, #472]	@ (8002d8c <HAL_RCC_GetSysClockFreq+0x210>)
 8002bb2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002bb4:	e0e1      	b.n	8002d7a <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002bb6:	4b76      	ldr	r3, [pc, #472]	@ (8002d90 <HAL_RCC_GetSysClockFreq+0x214>)
 8002bb8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002bba:	e0de      	b.n	8002d7a <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002bbc:	4b72      	ldr	r3, [pc, #456]	@ (8002d88 <HAL_RCC_GetSysClockFreq+0x20c>)
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002bc4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002bc6:	4b70      	ldr	r3, [pc, #448]	@ (8002d88 <HAL_RCC_GetSysClockFreq+0x20c>)
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d065      	beq.n	8002c9e <HAL_RCC_GetSysClockFreq+0x122>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bd2:	4b6d      	ldr	r3, [pc, #436]	@ (8002d88 <HAL_RCC_GetSysClockFreq+0x20c>)
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	099b      	lsrs	r3, r3, #6
 8002bd8:	2200      	movs	r2, #0
 8002bda:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002bdc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002bde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002be0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002be4:	633b      	str	r3, [r7, #48]	@ 0x30
 8002be6:	2300      	movs	r3, #0
 8002be8:	637b      	str	r3, [r7, #52]	@ 0x34
 8002bea:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002bee:	4622      	mov	r2, r4
 8002bf0:	462b      	mov	r3, r5
 8002bf2:	f04f 0000 	mov.w	r0, #0
 8002bf6:	f04f 0100 	mov.w	r1, #0
 8002bfa:	0159      	lsls	r1, r3, #5
 8002bfc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c00:	0150      	lsls	r0, r2, #5
 8002c02:	4602      	mov	r2, r0
 8002c04:	460b      	mov	r3, r1
 8002c06:	4621      	mov	r1, r4
 8002c08:	1a51      	subs	r1, r2, r1
 8002c0a:	6139      	str	r1, [r7, #16]
 8002c0c:	4629      	mov	r1, r5
 8002c0e:	eb63 0301 	sbc.w	r3, r3, r1
 8002c12:	617b      	str	r3, [r7, #20]
 8002c14:	f04f 0200 	mov.w	r2, #0
 8002c18:	f04f 0300 	mov.w	r3, #0
 8002c1c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002c20:	4659      	mov	r1, fp
 8002c22:	018b      	lsls	r3, r1, #6
 8002c24:	4651      	mov	r1, sl
 8002c26:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002c2a:	4651      	mov	r1, sl
 8002c2c:	018a      	lsls	r2, r1, #6
 8002c2e:	46d4      	mov	ip, sl
 8002c30:	ebb2 080c 	subs.w	r8, r2, ip
 8002c34:	4659      	mov	r1, fp
 8002c36:	eb63 0901 	sbc.w	r9, r3, r1
 8002c3a:	f04f 0200 	mov.w	r2, #0
 8002c3e:	f04f 0300 	mov.w	r3, #0
 8002c42:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002c46:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002c4a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002c4e:	4690      	mov	r8, r2
 8002c50:	4699      	mov	r9, r3
 8002c52:	4623      	mov	r3, r4
 8002c54:	eb18 0303 	adds.w	r3, r8, r3
 8002c58:	60bb      	str	r3, [r7, #8]
 8002c5a:	462b      	mov	r3, r5
 8002c5c:	eb49 0303 	adc.w	r3, r9, r3
 8002c60:	60fb      	str	r3, [r7, #12]
 8002c62:	f04f 0200 	mov.w	r2, #0
 8002c66:	f04f 0300 	mov.w	r3, #0
 8002c6a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002c6e:	4629      	mov	r1, r5
 8002c70:	024b      	lsls	r3, r1, #9
 8002c72:	4620      	mov	r0, r4
 8002c74:	4629      	mov	r1, r5
 8002c76:	4604      	mov	r4, r0
 8002c78:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8002c7c:	4601      	mov	r1, r0
 8002c7e:	024a      	lsls	r2, r1, #9
 8002c80:	4610      	mov	r0, r2
 8002c82:	4619      	mov	r1, r3
 8002c84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c86:	2200      	movs	r2, #0
 8002c88:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002c8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002c8c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002c90:	f7fd fffa 	bl	8000c88 <__aeabi_uldivmod>
 8002c94:	4602      	mov	r2, r0
 8002c96:	460b      	mov	r3, r1
 8002c98:	4613      	mov	r3, r2
 8002c9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002c9c:	e05c      	b.n	8002d58 <HAL_RCC_GetSysClockFreq+0x1dc>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c9e:	4b3a      	ldr	r3, [pc, #232]	@ (8002d88 <HAL_RCC_GetSysClockFreq+0x20c>)
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	099b      	lsrs	r3, r3, #6
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	4611      	mov	r1, r2
 8002caa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002cae:	623b      	str	r3, [r7, #32]
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cb4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002cb8:	4642      	mov	r2, r8
 8002cba:	464b      	mov	r3, r9
 8002cbc:	f04f 0000 	mov.w	r0, #0
 8002cc0:	f04f 0100 	mov.w	r1, #0
 8002cc4:	0159      	lsls	r1, r3, #5
 8002cc6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002cca:	0150      	lsls	r0, r2, #5
 8002ccc:	4602      	mov	r2, r0
 8002cce:	460b      	mov	r3, r1
 8002cd0:	46c4      	mov	ip, r8
 8002cd2:	ebb2 0a0c 	subs.w	sl, r2, ip
 8002cd6:	4640      	mov	r0, r8
 8002cd8:	4649      	mov	r1, r9
 8002cda:	468c      	mov	ip, r1
 8002cdc:	eb63 0b0c 	sbc.w	fp, r3, ip
 8002ce0:	f04f 0200 	mov.w	r2, #0
 8002ce4:	f04f 0300 	mov.w	r3, #0
 8002ce8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002cec:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002cf0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002cf4:	ebb2 040a 	subs.w	r4, r2, sl
 8002cf8:	eb63 050b 	sbc.w	r5, r3, fp
 8002cfc:	f04f 0200 	mov.w	r2, #0
 8002d00:	f04f 0300 	mov.w	r3, #0
 8002d04:	00eb      	lsls	r3, r5, #3
 8002d06:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d0a:	00e2      	lsls	r2, r4, #3
 8002d0c:	4614      	mov	r4, r2
 8002d0e:	461d      	mov	r5, r3
 8002d10:	4603      	mov	r3, r0
 8002d12:	18e3      	adds	r3, r4, r3
 8002d14:	603b      	str	r3, [r7, #0]
 8002d16:	460b      	mov	r3, r1
 8002d18:	eb45 0303 	adc.w	r3, r5, r3
 8002d1c:	607b      	str	r3, [r7, #4]
 8002d1e:	f04f 0200 	mov.w	r2, #0
 8002d22:	f04f 0300 	mov.w	r3, #0
 8002d26:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002d2a:	4629      	mov	r1, r5
 8002d2c:	028b      	lsls	r3, r1, #10
 8002d2e:	4620      	mov	r0, r4
 8002d30:	4629      	mov	r1, r5
 8002d32:	4604      	mov	r4, r0
 8002d34:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8002d38:	4601      	mov	r1, r0
 8002d3a:	028a      	lsls	r2, r1, #10
 8002d3c:	4610      	mov	r0, r2
 8002d3e:	4619      	mov	r1, r3
 8002d40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d42:	2200      	movs	r2, #0
 8002d44:	61bb      	str	r3, [r7, #24]
 8002d46:	61fa      	str	r2, [r7, #28]
 8002d48:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d4c:	f7fd ff9c 	bl	8000c88 <__aeabi_uldivmod>
 8002d50:	4602      	mov	r2, r0
 8002d52:	460b      	mov	r3, r1
 8002d54:	4613      	mov	r3, r2
 8002d56:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002d58:	4b0b      	ldr	r3, [pc, #44]	@ (8002d88 <HAL_RCC_GetSysClockFreq+0x20c>)
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	0c1b      	lsrs	r3, r3, #16
 8002d5e:	f003 0303 	and.w	r3, r3, #3
 8002d62:	3301      	adds	r3, #1
 8002d64:	005b      	lsls	r3, r3, #1
 8002d66:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002d68:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002d6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d70:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002d72:	e002      	b.n	8002d7a <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002d74:	4b05      	ldr	r3, [pc, #20]	@ (8002d8c <HAL_RCC_GetSysClockFreq+0x210>)
 8002d76:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002d78:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	3750      	adds	r7, #80	@ 0x50
 8002d80:	46bd      	mov	sp, r7
 8002d82:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d86:	bf00      	nop
 8002d88:	40023800 	.word	0x40023800
 8002d8c:	00f42400 	.word	0x00f42400
 8002d90:	007a1200 	.word	0x007a1200

08002d94 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d94:	b480      	push	{r7}
 8002d96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d98:	4b02      	ldr	r3, [pc, #8]	@ (8002da4 <HAL_RCC_GetHCLKFreq+0x10>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
}
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bc80      	pop	{r7}
 8002da2:	4770      	bx	lr
 8002da4:	20000000 	.word	0x20000000

08002da8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002dac:	f7ff fff2 	bl	8002d94 <HAL_RCC_GetHCLKFreq>
 8002db0:	4602      	mov	r2, r0
 8002db2:	4b05      	ldr	r3, [pc, #20]	@ (8002dc8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	0a9b      	lsrs	r3, r3, #10
 8002db8:	f003 0307 	and.w	r3, r3, #7
 8002dbc:	4903      	ldr	r1, [pc, #12]	@ (8002dcc <HAL_RCC_GetPCLK1Freq+0x24>)
 8002dbe:	5ccb      	ldrb	r3, [r1, r3]
 8002dc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	40023800 	.word	0x40023800
 8002dcc:	08007cdc 	.word	0x08007cdc

08002dd0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002dd4:	f7ff ffde 	bl	8002d94 <HAL_RCC_GetHCLKFreq>
 8002dd8:	4602      	mov	r2, r0
 8002dda:	4b05      	ldr	r3, [pc, #20]	@ (8002df0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	0b5b      	lsrs	r3, r3, #13
 8002de0:	f003 0307 	and.w	r3, r3, #7
 8002de4:	4903      	ldr	r1, [pc, #12]	@ (8002df4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002de6:	5ccb      	ldrb	r3, [r1, r3]
 8002de8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	bd80      	pop	{r7, pc}
 8002df0:	40023800 	.word	0x40023800
 8002df4:	08007cdc 	.word	0x08007cdc

08002df8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b082      	sub	sp, #8
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d101      	bne.n	8002e0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	e042      	b.n	8002e90 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e10:	b2db      	uxtb	r3, r3
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d106      	bne.n	8002e24 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002e1e:	6878      	ldr	r0, [r7, #4]
 8002e20:	f7fe fada 	bl	80013d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2224      	movs	r2, #36	@ 0x24
 8002e28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	68da      	ldr	r2, [r3, #12]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002e3a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002e3c:	6878      	ldr	r0, [r7, #4]
 8002e3e:	f000 f971 	bl	8003124 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	691a      	ldr	r2, [r3, #16]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002e50:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	695a      	ldr	r2, [r3, #20]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002e60:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	68da      	ldr	r2, [r3, #12]
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002e70:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2200      	movs	r2, #0
 8002e76:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2220      	movs	r2, #32
 8002e7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2220      	movs	r2, #32
 8002e84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002e8e:	2300      	movs	r3, #0
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3708      	adds	r7, #8
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}

08002e98 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b08a      	sub	sp, #40	@ 0x28
 8002e9c:	af02      	add	r7, sp, #8
 8002e9e:	60f8      	str	r0, [r7, #12]
 8002ea0:	60b9      	str	r1, [r7, #8]
 8002ea2:	603b      	str	r3, [r7, #0]
 8002ea4:	4613      	mov	r3, r2
 8002ea6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002eb2:	b2db      	uxtb	r3, r3
 8002eb4:	2b20      	cmp	r3, #32
 8002eb6:	d175      	bne.n	8002fa4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d002      	beq.n	8002ec4 <HAL_UART_Transmit+0x2c>
 8002ebe:	88fb      	ldrh	r3, [r7, #6]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d101      	bne.n	8002ec8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	e06e      	b.n	8002fa6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	2221      	movs	r2, #33	@ 0x21
 8002ed2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002ed6:	f7fe fc49 	bl	800176c <HAL_GetTick>
 8002eda:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	88fa      	ldrh	r2, [r7, #6]
 8002ee0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	88fa      	ldrh	r2, [r7, #6]
 8002ee6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	689b      	ldr	r3, [r3, #8]
 8002eec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ef0:	d108      	bne.n	8002f04 <HAL_UART_Transmit+0x6c>
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	691b      	ldr	r3, [r3, #16]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d104      	bne.n	8002f04 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002efa:	2300      	movs	r3, #0
 8002efc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002efe:	68bb      	ldr	r3, [r7, #8]
 8002f00:	61bb      	str	r3, [r7, #24]
 8002f02:	e003      	b.n	8002f0c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002f0c:	e02e      	b.n	8002f6c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	9300      	str	r3, [sp, #0]
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	2200      	movs	r2, #0
 8002f16:	2180      	movs	r1, #128	@ 0x80
 8002f18:	68f8      	ldr	r0, [r7, #12]
 8002f1a:	f000 f848 	bl	8002fae <UART_WaitOnFlagUntilTimeout>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d005      	beq.n	8002f30 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	2220      	movs	r2, #32
 8002f28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002f2c:	2303      	movs	r3, #3
 8002f2e:	e03a      	b.n	8002fa6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002f30:	69fb      	ldr	r3, [r7, #28]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d10b      	bne.n	8002f4e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002f36:	69bb      	ldr	r3, [r7, #24]
 8002f38:	881b      	ldrh	r3, [r3, #0]
 8002f3a:	461a      	mov	r2, r3
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f44:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002f46:	69bb      	ldr	r3, [r7, #24]
 8002f48:	3302      	adds	r3, #2
 8002f4a:	61bb      	str	r3, [r7, #24]
 8002f4c:	e007      	b.n	8002f5e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002f4e:	69fb      	ldr	r3, [r7, #28]
 8002f50:	781a      	ldrb	r2, [r3, #0]
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002f58:	69fb      	ldr	r3, [r7, #28]
 8002f5a:	3301      	adds	r3, #1
 8002f5c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002f62:	b29b      	uxth	r3, r3
 8002f64:	3b01      	subs	r3, #1
 8002f66:	b29a      	uxth	r2, r3
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002f70:	b29b      	uxth	r3, r3
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d1cb      	bne.n	8002f0e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	9300      	str	r3, [sp, #0]
 8002f7a:	697b      	ldr	r3, [r7, #20]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	2140      	movs	r1, #64	@ 0x40
 8002f80:	68f8      	ldr	r0, [r7, #12]
 8002f82:	f000 f814 	bl	8002fae <UART_WaitOnFlagUntilTimeout>
 8002f86:	4603      	mov	r3, r0
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d005      	beq.n	8002f98 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	2220      	movs	r2, #32
 8002f90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002f94:	2303      	movs	r3, #3
 8002f96:	e006      	b.n	8002fa6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2220      	movs	r2, #32
 8002f9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	e000      	b.n	8002fa6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002fa4:	2302      	movs	r3, #2
  }
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	3720      	adds	r7, #32
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}

08002fae <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002fae:	b580      	push	{r7, lr}
 8002fb0:	b086      	sub	sp, #24
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	60f8      	str	r0, [r7, #12]
 8002fb6:	60b9      	str	r1, [r7, #8]
 8002fb8:	603b      	str	r3, [r7, #0]
 8002fba:	4613      	mov	r3, r2
 8002fbc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002fbe:	e03b      	b.n	8003038 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fc0:	6a3b      	ldr	r3, [r7, #32]
 8002fc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fc6:	d037      	beq.n	8003038 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fc8:	f7fe fbd0 	bl	800176c <HAL_GetTick>
 8002fcc:	4602      	mov	r2, r0
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	1ad3      	subs	r3, r2, r3
 8002fd2:	6a3a      	ldr	r2, [r7, #32]
 8002fd4:	429a      	cmp	r2, r3
 8002fd6:	d302      	bcc.n	8002fde <UART_WaitOnFlagUntilTimeout+0x30>
 8002fd8:	6a3b      	ldr	r3, [r7, #32]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d101      	bne.n	8002fe2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002fde:	2303      	movs	r3, #3
 8002fe0:	e03a      	b.n	8003058 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	68db      	ldr	r3, [r3, #12]
 8002fe8:	f003 0304 	and.w	r3, r3, #4
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d023      	beq.n	8003038 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	2b80      	cmp	r3, #128	@ 0x80
 8002ff4:	d020      	beq.n	8003038 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	2b40      	cmp	r3, #64	@ 0x40
 8002ffa:	d01d      	beq.n	8003038 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 0308 	and.w	r3, r3, #8
 8003006:	2b08      	cmp	r3, #8
 8003008:	d116      	bne.n	8003038 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800300a:	2300      	movs	r3, #0
 800300c:	617b      	str	r3, [r7, #20]
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	617b      	str	r3, [r7, #20]
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	617b      	str	r3, [r7, #20]
 800301e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003020:	68f8      	ldr	r0, [r7, #12]
 8003022:	f000 f81d 	bl	8003060 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2208      	movs	r2, #8
 800302a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	2200      	movs	r2, #0
 8003030:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	e00f      	b.n	8003058 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	4013      	ands	r3, r2
 8003042:	68ba      	ldr	r2, [r7, #8]
 8003044:	429a      	cmp	r2, r3
 8003046:	bf0c      	ite	eq
 8003048:	2301      	moveq	r3, #1
 800304a:	2300      	movne	r3, #0
 800304c:	b2db      	uxtb	r3, r3
 800304e:	461a      	mov	r2, r3
 8003050:	79fb      	ldrb	r3, [r7, #7]
 8003052:	429a      	cmp	r2, r3
 8003054:	d0b4      	beq.n	8002fc0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003056:	2300      	movs	r3, #0
}
 8003058:	4618      	mov	r0, r3
 800305a:	3718      	adds	r7, #24
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}

08003060 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003060:	b480      	push	{r7}
 8003062:	b095      	sub	sp, #84	@ 0x54
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	330c      	adds	r3, #12
 800306e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003070:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003072:	e853 3f00 	ldrex	r3, [r3]
 8003076:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003078:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800307a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800307e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	330c      	adds	r3, #12
 8003086:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003088:	643a      	str	r2, [r7, #64]	@ 0x40
 800308a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800308c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800308e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003090:	e841 2300 	strex	r3, r2, [r1]
 8003094:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003096:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003098:	2b00      	cmp	r3, #0
 800309a:	d1e5      	bne.n	8003068 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	3314      	adds	r3, #20
 80030a2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030a4:	6a3b      	ldr	r3, [r7, #32]
 80030a6:	e853 3f00 	ldrex	r3, [r3]
 80030aa:	61fb      	str	r3, [r7, #28]
   return(result);
 80030ac:	69fb      	ldr	r3, [r7, #28]
 80030ae:	f023 0301 	bic.w	r3, r3, #1
 80030b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	3314      	adds	r3, #20
 80030ba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80030bc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80030be:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030c0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80030c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80030c4:	e841 2300 	strex	r3, r2, [r1]
 80030c8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80030ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d1e5      	bne.n	800309c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	d119      	bne.n	800310c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	330c      	adds	r3, #12
 80030de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	e853 3f00 	ldrex	r3, [r3]
 80030e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	f023 0310 	bic.w	r3, r3, #16
 80030ee:	647b      	str	r3, [r7, #68]	@ 0x44
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	330c      	adds	r3, #12
 80030f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80030f8:	61ba      	str	r2, [r7, #24]
 80030fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030fc:	6979      	ldr	r1, [r7, #20]
 80030fe:	69ba      	ldr	r2, [r7, #24]
 8003100:	e841 2300 	strex	r3, r2, [r1]
 8003104:	613b      	str	r3, [r7, #16]
   return(result);
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d1e5      	bne.n	80030d8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2220      	movs	r2, #32
 8003110:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2200      	movs	r2, #0
 8003118:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800311a:	bf00      	nop
 800311c:	3754      	adds	r7, #84	@ 0x54
 800311e:	46bd      	mov	sp, r7
 8003120:	bc80      	pop	{r7}
 8003122:	4770      	bx	lr

08003124 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003124:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003128:	b0c0      	sub	sp, #256	@ 0x100
 800312a:	af00      	add	r7, sp, #0
 800312c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003130:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	691b      	ldr	r3, [r3, #16]
 8003138:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800313c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003140:	68d9      	ldr	r1, [r3, #12]
 8003142:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003146:	681a      	ldr	r2, [r3, #0]
 8003148:	ea40 0301 	orr.w	r3, r0, r1
 800314c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800314e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003152:	689a      	ldr	r2, [r3, #8]
 8003154:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003158:	691b      	ldr	r3, [r3, #16]
 800315a:	431a      	orrs	r2, r3
 800315c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003160:	695b      	ldr	r3, [r3, #20]
 8003162:	431a      	orrs	r2, r3
 8003164:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003168:	69db      	ldr	r3, [r3, #28]
 800316a:	4313      	orrs	r3, r2
 800316c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003170:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	68db      	ldr	r3, [r3, #12]
 8003178:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800317c:	f021 010c 	bic.w	r1, r1, #12
 8003180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800318a:	430b      	orrs	r3, r1
 800318c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800318e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	695b      	ldr	r3, [r3, #20]
 8003196:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800319a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800319e:	6999      	ldr	r1, [r3, #24]
 80031a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	ea40 0301 	orr.w	r3, r0, r1
 80031aa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80031ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	4b91      	ldr	r3, [pc, #580]	@ (80033f8 <UART_SetConfig+0x2d4>)
 80031b4:	429a      	cmp	r2, r3
 80031b6:	d005      	beq.n	80031c4 <UART_SetConfig+0xa0>
 80031b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	4b8f      	ldr	r3, [pc, #572]	@ (80033fc <UART_SetConfig+0x2d8>)
 80031c0:	429a      	cmp	r2, r3
 80031c2:	d104      	bne.n	80031ce <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80031c4:	f7ff fe04 	bl	8002dd0 <HAL_RCC_GetPCLK2Freq>
 80031c8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80031cc:	e003      	b.n	80031d6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80031ce:	f7ff fdeb 	bl	8002da8 <HAL_RCC_GetPCLK1Freq>
 80031d2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80031d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031da:	69db      	ldr	r3, [r3, #28]
 80031dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80031e0:	f040 8110 	bne.w	8003404 <UART_SetConfig+0x2e0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80031e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80031e8:	2200      	movs	r2, #0
 80031ea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80031ee:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80031f2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80031f6:	4622      	mov	r2, r4
 80031f8:	462b      	mov	r3, r5
 80031fa:	1891      	adds	r1, r2, r2
 80031fc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80031fe:	415b      	adcs	r3, r3
 8003200:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003202:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003206:	4620      	mov	r0, r4
 8003208:	4629      	mov	r1, r5
 800320a:	4604      	mov	r4, r0
 800320c:	eb12 0804 	adds.w	r8, r2, r4
 8003210:	460c      	mov	r4, r1
 8003212:	eb43 0904 	adc.w	r9, r3, r4
 8003216:	f04f 0200 	mov.w	r2, #0
 800321a:	f04f 0300 	mov.w	r3, #0
 800321e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003222:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003226:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800322a:	4690      	mov	r8, r2
 800322c:	4699      	mov	r9, r3
 800322e:	4603      	mov	r3, r0
 8003230:	eb18 0303 	adds.w	r3, r8, r3
 8003234:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003238:	460b      	mov	r3, r1
 800323a:	eb49 0303 	adc.w	r3, r9, r3
 800323e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003242:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	2200      	movs	r2, #0
 800324a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800324e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003252:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003256:	460b      	mov	r3, r1
 8003258:	18db      	adds	r3, r3, r3
 800325a:	653b      	str	r3, [r7, #80]	@ 0x50
 800325c:	4613      	mov	r3, r2
 800325e:	eb42 0303 	adc.w	r3, r2, r3
 8003262:	657b      	str	r3, [r7, #84]	@ 0x54
 8003264:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003268:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800326c:	f7fd fd0c 	bl	8000c88 <__aeabi_uldivmod>
 8003270:	4602      	mov	r2, r0
 8003272:	460b      	mov	r3, r1
 8003274:	4b62      	ldr	r3, [pc, #392]	@ (8003400 <UART_SetConfig+0x2dc>)
 8003276:	fba3 2302 	umull	r2, r3, r3, r2
 800327a:	095b      	lsrs	r3, r3, #5
 800327c:	011c      	lsls	r4, r3, #4
 800327e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003282:	2200      	movs	r2, #0
 8003284:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003288:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800328c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003290:	4642      	mov	r2, r8
 8003292:	464b      	mov	r3, r9
 8003294:	1891      	adds	r1, r2, r2
 8003296:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003298:	415b      	adcs	r3, r3
 800329a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800329c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80032a0:	4645      	mov	r5, r8
 80032a2:	eb12 0a05 	adds.w	sl, r2, r5
 80032a6:	4640      	mov	r0, r8
 80032a8:	4649      	mov	r1, r9
 80032aa:	460d      	mov	r5, r1
 80032ac:	eb43 0b05 	adc.w	fp, r3, r5
 80032b0:	f04f 0200 	mov.w	r2, #0
 80032b4:	f04f 0300 	mov.w	r3, #0
 80032b8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80032bc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80032c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80032c4:	4692      	mov	sl, r2
 80032c6:	469b      	mov	fp, r3
 80032c8:	4603      	mov	r3, r0
 80032ca:	eb1a 0303 	adds.w	r3, sl, r3
 80032ce:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80032d2:	460b      	mov	r3, r1
 80032d4:	eb4b 0303 	adc.w	r3, fp, r3
 80032d8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80032dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	2200      	movs	r2, #0
 80032e4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80032e8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80032ec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80032f0:	460b      	mov	r3, r1
 80032f2:	18db      	adds	r3, r3, r3
 80032f4:	643b      	str	r3, [r7, #64]	@ 0x40
 80032f6:	4613      	mov	r3, r2
 80032f8:	eb42 0303 	adc.w	r3, r2, r3
 80032fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80032fe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003302:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003306:	f7fd fcbf 	bl	8000c88 <__aeabi_uldivmod>
 800330a:	4602      	mov	r2, r0
 800330c:	460b      	mov	r3, r1
 800330e:	4611      	mov	r1, r2
 8003310:	4b3b      	ldr	r3, [pc, #236]	@ (8003400 <UART_SetConfig+0x2dc>)
 8003312:	fba3 2301 	umull	r2, r3, r3, r1
 8003316:	095b      	lsrs	r3, r3, #5
 8003318:	2264      	movs	r2, #100	@ 0x64
 800331a:	fb02 f303 	mul.w	r3, r2, r3
 800331e:	1acb      	subs	r3, r1, r3
 8003320:	00db      	lsls	r3, r3, #3
 8003322:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003326:	4b36      	ldr	r3, [pc, #216]	@ (8003400 <UART_SetConfig+0x2dc>)
 8003328:	fba3 2302 	umull	r2, r3, r3, r2
 800332c:	095b      	lsrs	r3, r3, #5
 800332e:	005b      	lsls	r3, r3, #1
 8003330:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003334:	441c      	add	r4, r3
 8003336:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800333a:	2200      	movs	r2, #0
 800333c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003340:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003344:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003348:	4642      	mov	r2, r8
 800334a:	464b      	mov	r3, r9
 800334c:	1891      	adds	r1, r2, r2
 800334e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003350:	415b      	adcs	r3, r3
 8003352:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003354:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003358:	4641      	mov	r1, r8
 800335a:	1851      	adds	r1, r2, r1
 800335c:	6339      	str	r1, [r7, #48]	@ 0x30
 800335e:	4649      	mov	r1, r9
 8003360:	414b      	adcs	r3, r1
 8003362:	637b      	str	r3, [r7, #52]	@ 0x34
 8003364:	f04f 0200 	mov.w	r2, #0
 8003368:	f04f 0300 	mov.w	r3, #0
 800336c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003370:	4659      	mov	r1, fp
 8003372:	00cb      	lsls	r3, r1, #3
 8003374:	4655      	mov	r5, sl
 8003376:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 800337a:	4651      	mov	r1, sl
 800337c:	00ca      	lsls	r2, r1, #3
 800337e:	4610      	mov	r0, r2
 8003380:	4619      	mov	r1, r3
 8003382:	4603      	mov	r3, r0
 8003384:	4642      	mov	r2, r8
 8003386:	189b      	adds	r3, r3, r2
 8003388:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800338c:	464b      	mov	r3, r9
 800338e:	460a      	mov	r2, r1
 8003390:	eb42 0303 	adc.w	r3, r2, r3
 8003394:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003398:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	2200      	movs	r2, #0
 80033a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80033a4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80033a8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80033ac:	460b      	mov	r3, r1
 80033ae:	18db      	adds	r3, r3, r3
 80033b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80033b2:	4613      	mov	r3, r2
 80033b4:	eb42 0303 	adc.w	r3, r2, r3
 80033b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80033ba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80033be:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80033c2:	f7fd fc61 	bl	8000c88 <__aeabi_uldivmod>
 80033c6:	4602      	mov	r2, r0
 80033c8:	460b      	mov	r3, r1
 80033ca:	4b0d      	ldr	r3, [pc, #52]	@ (8003400 <UART_SetConfig+0x2dc>)
 80033cc:	fba3 1302 	umull	r1, r3, r3, r2
 80033d0:	095b      	lsrs	r3, r3, #5
 80033d2:	2164      	movs	r1, #100	@ 0x64
 80033d4:	fb01 f303 	mul.w	r3, r1, r3
 80033d8:	1ad3      	subs	r3, r2, r3
 80033da:	00db      	lsls	r3, r3, #3
 80033dc:	3332      	adds	r3, #50	@ 0x32
 80033de:	4a08      	ldr	r2, [pc, #32]	@ (8003400 <UART_SetConfig+0x2dc>)
 80033e0:	fba2 2303 	umull	r2, r3, r2, r3
 80033e4:	095b      	lsrs	r3, r3, #5
 80033e6:	f003 0207 	and.w	r2, r3, #7
 80033ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4422      	add	r2, r4
 80033f2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80033f4:	e10a      	b.n	800360c <UART_SetConfig+0x4e8>
 80033f6:	bf00      	nop
 80033f8:	40011000 	.word	0x40011000
 80033fc:	40011400 	.word	0x40011400
 8003400:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003404:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003408:	2200      	movs	r2, #0
 800340a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800340e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003412:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003416:	4642      	mov	r2, r8
 8003418:	464b      	mov	r3, r9
 800341a:	1891      	adds	r1, r2, r2
 800341c:	6239      	str	r1, [r7, #32]
 800341e:	415b      	adcs	r3, r3
 8003420:	627b      	str	r3, [r7, #36]	@ 0x24
 8003422:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003426:	4641      	mov	r1, r8
 8003428:	1854      	adds	r4, r2, r1
 800342a:	46cc      	mov	ip, r9
 800342c:	eb43 050c 	adc.w	r5, r3, ip
 8003430:	f04f 0200 	mov.w	r2, #0
 8003434:	f04f 0300 	mov.w	r3, #0
 8003438:	00eb      	lsls	r3, r5, #3
 800343a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800343e:	00e2      	lsls	r2, r4, #3
 8003440:	4614      	mov	r4, r2
 8003442:	461d      	mov	r5, r3
 8003444:	4640      	mov	r0, r8
 8003446:	4649      	mov	r1, r9
 8003448:	4603      	mov	r3, r0
 800344a:	18e3      	adds	r3, r4, r3
 800344c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003450:	460b      	mov	r3, r1
 8003452:	eb45 0303 	adc.w	r3, r5, r3
 8003456:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800345a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	2200      	movs	r2, #0
 8003462:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003466:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800346a:	f04f 0200 	mov.w	r2, #0
 800346e:	f04f 0300 	mov.w	r3, #0
 8003472:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003476:	4629      	mov	r1, r5
 8003478:	008b      	lsls	r3, r1, #2
 800347a:	4620      	mov	r0, r4
 800347c:	4629      	mov	r1, r5
 800347e:	4604      	mov	r4, r0
 8003480:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8003484:	4601      	mov	r1, r0
 8003486:	008a      	lsls	r2, r1, #2
 8003488:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800348c:	f7fd fbfc 	bl	8000c88 <__aeabi_uldivmod>
 8003490:	4602      	mov	r2, r0
 8003492:	460b      	mov	r3, r1
 8003494:	4b60      	ldr	r3, [pc, #384]	@ (8003618 <UART_SetConfig+0x4f4>)
 8003496:	fba3 2302 	umull	r2, r3, r3, r2
 800349a:	095b      	lsrs	r3, r3, #5
 800349c:	011c      	lsls	r4, r3, #4
 800349e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80034a2:	2200      	movs	r2, #0
 80034a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80034a8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80034ac:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80034b0:	4642      	mov	r2, r8
 80034b2:	464b      	mov	r3, r9
 80034b4:	1891      	adds	r1, r2, r2
 80034b6:	61b9      	str	r1, [r7, #24]
 80034b8:	415b      	adcs	r3, r3
 80034ba:	61fb      	str	r3, [r7, #28]
 80034bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80034c0:	4641      	mov	r1, r8
 80034c2:	1851      	adds	r1, r2, r1
 80034c4:	6139      	str	r1, [r7, #16]
 80034c6:	4649      	mov	r1, r9
 80034c8:	414b      	adcs	r3, r1
 80034ca:	617b      	str	r3, [r7, #20]
 80034cc:	f04f 0200 	mov.w	r2, #0
 80034d0:	f04f 0300 	mov.w	r3, #0
 80034d4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80034d8:	4659      	mov	r1, fp
 80034da:	00cb      	lsls	r3, r1, #3
 80034dc:	4655      	mov	r5, sl
 80034de:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 80034e2:	4651      	mov	r1, sl
 80034e4:	00ca      	lsls	r2, r1, #3
 80034e6:	4610      	mov	r0, r2
 80034e8:	4619      	mov	r1, r3
 80034ea:	4603      	mov	r3, r0
 80034ec:	4642      	mov	r2, r8
 80034ee:	189b      	adds	r3, r3, r2
 80034f0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80034f4:	464b      	mov	r3, r9
 80034f6:	460a      	mov	r2, r1
 80034f8:	eb42 0303 	adc.w	r3, r2, r3
 80034fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003500:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	2200      	movs	r2, #0
 8003508:	67bb      	str	r3, [r7, #120]	@ 0x78
 800350a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800350c:	f04f 0200 	mov.w	r2, #0
 8003510:	f04f 0300 	mov.w	r3, #0
 8003514:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003518:	4649      	mov	r1, r9
 800351a:	008b      	lsls	r3, r1, #2
 800351c:	4645      	mov	r5, r8
 800351e:	ea43 7395 	orr.w	r3, r3, r5, lsr #30
 8003522:	4641      	mov	r1, r8
 8003524:	008a      	lsls	r2, r1, #2
 8003526:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800352a:	f7fd fbad 	bl	8000c88 <__aeabi_uldivmod>
 800352e:	4602      	mov	r2, r0
 8003530:	460b      	mov	r3, r1
 8003532:	4611      	mov	r1, r2
 8003534:	4b38      	ldr	r3, [pc, #224]	@ (8003618 <UART_SetConfig+0x4f4>)
 8003536:	fba3 2301 	umull	r2, r3, r3, r1
 800353a:	095b      	lsrs	r3, r3, #5
 800353c:	2264      	movs	r2, #100	@ 0x64
 800353e:	fb02 f303 	mul.w	r3, r2, r3
 8003542:	1acb      	subs	r3, r1, r3
 8003544:	011b      	lsls	r3, r3, #4
 8003546:	3332      	adds	r3, #50	@ 0x32
 8003548:	4a33      	ldr	r2, [pc, #204]	@ (8003618 <UART_SetConfig+0x4f4>)
 800354a:	fba2 2303 	umull	r2, r3, r2, r3
 800354e:	095b      	lsrs	r3, r3, #5
 8003550:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003554:	441c      	add	r4, r3
 8003556:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800355a:	2200      	movs	r2, #0
 800355c:	673b      	str	r3, [r7, #112]	@ 0x70
 800355e:	677a      	str	r2, [r7, #116]	@ 0x74
 8003560:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003564:	4642      	mov	r2, r8
 8003566:	464b      	mov	r3, r9
 8003568:	1891      	adds	r1, r2, r2
 800356a:	60b9      	str	r1, [r7, #8]
 800356c:	415b      	adcs	r3, r3
 800356e:	60fb      	str	r3, [r7, #12]
 8003570:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003574:	4641      	mov	r1, r8
 8003576:	1851      	adds	r1, r2, r1
 8003578:	6039      	str	r1, [r7, #0]
 800357a:	4649      	mov	r1, r9
 800357c:	414b      	adcs	r3, r1
 800357e:	607b      	str	r3, [r7, #4]
 8003580:	f04f 0200 	mov.w	r2, #0
 8003584:	f04f 0300 	mov.w	r3, #0
 8003588:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800358c:	4659      	mov	r1, fp
 800358e:	00cb      	lsls	r3, r1, #3
 8003590:	4655      	mov	r5, sl
 8003592:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8003596:	4651      	mov	r1, sl
 8003598:	00ca      	lsls	r2, r1, #3
 800359a:	4610      	mov	r0, r2
 800359c:	4619      	mov	r1, r3
 800359e:	4603      	mov	r3, r0
 80035a0:	4642      	mov	r2, r8
 80035a2:	189b      	adds	r3, r3, r2
 80035a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80035a6:	464b      	mov	r3, r9
 80035a8:	460a      	mov	r2, r1
 80035aa:	eb42 0303 	adc.w	r3, r2, r3
 80035ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80035b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	2200      	movs	r2, #0
 80035b8:	663b      	str	r3, [r7, #96]	@ 0x60
 80035ba:	667a      	str	r2, [r7, #100]	@ 0x64
 80035bc:	f04f 0200 	mov.w	r2, #0
 80035c0:	f04f 0300 	mov.w	r3, #0
 80035c4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80035c8:	4649      	mov	r1, r9
 80035ca:	008b      	lsls	r3, r1, #2
 80035cc:	4645      	mov	r5, r8
 80035ce:	ea43 7395 	orr.w	r3, r3, r5, lsr #30
 80035d2:	4641      	mov	r1, r8
 80035d4:	008a      	lsls	r2, r1, #2
 80035d6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80035da:	f7fd fb55 	bl	8000c88 <__aeabi_uldivmod>
 80035de:	4602      	mov	r2, r0
 80035e0:	460b      	mov	r3, r1
 80035e2:	4b0d      	ldr	r3, [pc, #52]	@ (8003618 <UART_SetConfig+0x4f4>)
 80035e4:	fba3 1302 	umull	r1, r3, r3, r2
 80035e8:	095b      	lsrs	r3, r3, #5
 80035ea:	2164      	movs	r1, #100	@ 0x64
 80035ec:	fb01 f303 	mul.w	r3, r1, r3
 80035f0:	1ad3      	subs	r3, r2, r3
 80035f2:	011b      	lsls	r3, r3, #4
 80035f4:	3332      	adds	r3, #50	@ 0x32
 80035f6:	4a08      	ldr	r2, [pc, #32]	@ (8003618 <UART_SetConfig+0x4f4>)
 80035f8:	fba2 2303 	umull	r2, r3, r2, r3
 80035fc:	095b      	lsrs	r3, r3, #5
 80035fe:	f003 020f 	and.w	r2, r3, #15
 8003602:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4422      	add	r2, r4
 800360a:	609a      	str	r2, [r3, #8]
}
 800360c:	bf00      	nop
 800360e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003612:	46bd      	mov	sp, r7
 8003614:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003618:	51eb851f 	.word	0x51eb851f

0800361c <__cvt>:
 800361c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003620:	b088      	sub	sp, #32
 8003622:	2b00      	cmp	r3, #0
 8003624:	461d      	mov	r5, r3
 8003626:	4614      	mov	r4, r2
 8003628:	bfbc      	itt	lt
 800362a:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800362e:	4614      	movlt	r4, r2
 8003630:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8003632:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8003634:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8003638:	bfb6      	itet	lt
 800363a:	461d      	movlt	r5, r3
 800363c:	2300      	movge	r3, #0
 800363e:	232d      	movlt	r3, #45	@ 0x2d
 8003640:	7013      	strb	r3, [r2, #0]
 8003642:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003644:	f023 0820 	bic.w	r8, r3, #32
 8003648:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800364c:	d005      	beq.n	800365a <__cvt+0x3e>
 800364e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003652:	d100      	bne.n	8003656 <__cvt+0x3a>
 8003654:	3601      	adds	r6, #1
 8003656:	2302      	movs	r3, #2
 8003658:	e000      	b.n	800365c <__cvt+0x40>
 800365a:	2303      	movs	r3, #3
 800365c:	aa07      	add	r2, sp, #28
 800365e:	9204      	str	r2, [sp, #16]
 8003660:	aa06      	add	r2, sp, #24
 8003662:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003666:	e9cd 3600 	strd	r3, r6, [sp]
 800366a:	4622      	mov	r2, r4
 800366c:	462b      	mov	r3, r5
 800366e:	f001 f867 	bl	8004740 <_dtoa_r>
 8003672:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003676:	4607      	mov	r7, r0
 8003678:	d119      	bne.n	80036ae <__cvt+0x92>
 800367a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800367c:	07db      	lsls	r3, r3, #31
 800367e:	d50e      	bpl.n	800369e <__cvt+0x82>
 8003680:	eb00 0906 	add.w	r9, r0, r6
 8003684:	2200      	movs	r2, #0
 8003686:	2300      	movs	r3, #0
 8003688:	4620      	mov	r0, r4
 800368a:	4629      	mov	r1, r5
 800368c:	f7fd fa1c 	bl	8000ac8 <__aeabi_dcmpeq>
 8003690:	b108      	cbz	r0, 8003696 <__cvt+0x7a>
 8003692:	f8cd 901c 	str.w	r9, [sp, #28]
 8003696:	2230      	movs	r2, #48	@ 0x30
 8003698:	9b07      	ldr	r3, [sp, #28]
 800369a:	454b      	cmp	r3, r9
 800369c:	d31e      	bcc.n	80036dc <__cvt+0xc0>
 800369e:	9b07      	ldr	r3, [sp, #28]
 80036a0:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80036a2:	1bdb      	subs	r3, r3, r7
 80036a4:	4638      	mov	r0, r7
 80036a6:	6013      	str	r3, [r2, #0]
 80036a8:	b008      	add	sp, #32
 80036aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80036ae:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80036b2:	eb00 0906 	add.w	r9, r0, r6
 80036b6:	d1e5      	bne.n	8003684 <__cvt+0x68>
 80036b8:	7803      	ldrb	r3, [r0, #0]
 80036ba:	2b30      	cmp	r3, #48	@ 0x30
 80036bc:	d10a      	bne.n	80036d4 <__cvt+0xb8>
 80036be:	2200      	movs	r2, #0
 80036c0:	2300      	movs	r3, #0
 80036c2:	4620      	mov	r0, r4
 80036c4:	4629      	mov	r1, r5
 80036c6:	f7fd f9ff 	bl	8000ac8 <__aeabi_dcmpeq>
 80036ca:	b918      	cbnz	r0, 80036d4 <__cvt+0xb8>
 80036cc:	f1c6 0601 	rsb	r6, r6, #1
 80036d0:	f8ca 6000 	str.w	r6, [sl]
 80036d4:	f8da 3000 	ldr.w	r3, [sl]
 80036d8:	4499      	add	r9, r3
 80036da:	e7d3      	b.n	8003684 <__cvt+0x68>
 80036dc:	1c59      	adds	r1, r3, #1
 80036de:	9107      	str	r1, [sp, #28]
 80036e0:	701a      	strb	r2, [r3, #0]
 80036e2:	e7d9      	b.n	8003698 <__cvt+0x7c>

080036e4 <__exponent>:
 80036e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80036e6:	2900      	cmp	r1, #0
 80036e8:	bfba      	itte	lt
 80036ea:	4249      	neglt	r1, r1
 80036ec:	232d      	movlt	r3, #45	@ 0x2d
 80036ee:	232b      	movge	r3, #43	@ 0x2b
 80036f0:	2909      	cmp	r1, #9
 80036f2:	7002      	strb	r2, [r0, #0]
 80036f4:	7043      	strb	r3, [r0, #1]
 80036f6:	dd29      	ble.n	800374c <__exponent+0x68>
 80036f8:	f10d 0307 	add.w	r3, sp, #7
 80036fc:	461d      	mov	r5, r3
 80036fe:	270a      	movs	r7, #10
 8003700:	461a      	mov	r2, r3
 8003702:	fbb1 f6f7 	udiv	r6, r1, r7
 8003706:	fb07 1416 	mls	r4, r7, r6, r1
 800370a:	3430      	adds	r4, #48	@ 0x30
 800370c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003710:	460c      	mov	r4, r1
 8003712:	2c63      	cmp	r4, #99	@ 0x63
 8003714:	f103 33ff 	add.w	r3, r3, #4294967295
 8003718:	4631      	mov	r1, r6
 800371a:	dcf1      	bgt.n	8003700 <__exponent+0x1c>
 800371c:	3130      	adds	r1, #48	@ 0x30
 800371e:	1e94      	subs	r4, r2, #2
 8003720:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003724:	1c41      	adds	r1, r0, #1
 8003726:	4623      	mov	r3, r4
 8003728:	42ab      	cmp	r3, r5
 800372a:	d30a      	bcc.n	8003742 <__exponent+0x5e>
 800372c:	f10d 0309 	add.w	r3, sp, #9
 8003730:	1a9b      	subs	r3, r3, r2
 8003732:	42ac      	cmp	r4, r5
 8003734:	bf88      	it	hi
 8003736:	2300      	movhi	r3, #0
 8003738:	3302      	adds	r3, #2
 800373a:	4403      	add	r3, r0
 800373c:	1a18      	subs	r0, r3, r0
 800373e:	b003      	add	sp, #12
 8003740:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003742:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003746:	f801 6f01 	strb.w	r6, [r1, #1]!
 800374a:	e7ed      	b.n	8003728 <__exponent+0x44>
 800374c:	2330      	movs	r3, #48	@ 0x30
 800374e:	3130      	adds	r1, #48	@ 0x30
 8003750:	7083      	strb	r3, [r0, #2]
 8003752:	70c1      	strb	r1, [r0, #3]
 8003754:	1d03      	adds	r3, r0, #4
 8003756:	e7f1      	b.n	800373c <__exponent+0x58>

08003758 <_printf_float>:
 8003758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800375c:	b091      	sub	sp, #68	@ 0x44
 800375e:	460c      	mov	r4, r1
 8003760:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8003764:	4616      	mov	r6, r2
 8003766:	461f      	mov	r7, r3
 8003768:	4605      	mov	r5, r0
 800376a:	f000 fee5 	bl	8004538 <_localeconv_r>
 800376e:	6803      	ldr	r3, [r0, #0]
 8003770:	9308      	str	r3, [sp, #32]
 8003772:	4618      	mov	r0, r3
 8003774:	f7fc fd7c 	bl	8000270 <strlen>
 8003778:	2300      	movs	r3, #0
 800377a:	930e      	str	r3, [sp, #56]	@ 0x38
 800377c:	f8d8 3000 	ldr.w	r3, [r8]
 8003780:	9009      	str	r0, [sp, #36]	@ 0x24
 8003782:	3307      	adds	r3, #7
 8003784:	f023 0307 	bic.w	r3, r3, #7
 8003788:	f103 0208 	add.w	r2, r3, #8
 800378c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003790:	f8d4 b000 	ldr.w	fp, [r4]
 8003794:	f8c8 2000 	str.w	r2, [r8]
 8003798:	e9d3 8900 	ldrd	r8, r9, [r3]
 800379c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80037a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80037a2:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80037a6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80037aa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80037ae:	4b9d      	ldr	r3, [pc, #628]	@ (8003a24 <_printf_float+0x2cc>)
 80037b0:	f04f 32ff 	mov.w	r2, #4294967295
 80037b4:	f7fd f9ba 	bl	8000b2c <__aeabi_dcmpun>
 80037b8:	bb70      	cbnz	r0, 8003818 <_printf_float+0xc0>
 80037ba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80037be:	4b99      	ldr	r3, [pc, #612]	@ (8003a24 <_printf_float+0x2cc>)
 80037c0:	f04f 32ff 	mov.w	r2, #4294967295
 80037c4:	f7fd f994 	bl	8000af0 <__aeabi_dcmple>
 80037c8:	bb30      	cbnz	r0, 8003818 <_printf_float+0xc0>
 80037ca:	2200      	movs	r2, #0
 80037cc:	2300      	movs	r3, #0
 80037ce:	4640      	mov	r0, r8
 80037d0:	4649      	mov	r1, r9
 80037d2:	f7fd f983 	bl	8000adc <__aeabi_dcmplt>
 80037d6:	b110      	cbz	r0, 80037de <_printf_float+0x86>
 80037d8:	232d      	movs	r3, #45	@ 0x2d
 80037da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80037de:	4a92      	ldr	r2, [pc, #584]	@ (8003a28 <_printf_float+0x2d0>)
 80037e0:	4b92      	ldr	r3, [pc, #584]	@ (8003a2c <_printf_float+0x2d4>)
 80037e2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80037e6:	bf8c      	ite	hi
 80037e8:	4690      	movhi	r8, r2
 80037ea:	4698      	movls	r8, r3
 80037ec:	2303      	movs	r3, #3
 80037ee:	6123      	str	r3, [r4, #16]
 80037f0:	f02b 0304 	bic.w	r3, fp, #4
 80037f4:	6023      	str	r3, [r4, #0]
 80037f6:	f04f 0900 	mov.w	r9, #0
 80037fa:	9700      	str	r7, [sp, #0]
 80037fc:	4633      	mov	r3, r6
 80037fe:	aa0f      	add	r2, sp, #60	@ 0x3c
 8003800:	4621      	mov	r1, r4
 8003802:	4628      	mov	r0, r5
 8003804:	f000 f9d4 	bl	8003bb0 <_printf_common>
 8003808:	3001      	adds	r0, #1
 800380a:	f040 808f 	bne.w	800392c <_printf_float+0x1d4>
 800380e:	f04f 30ff 	mov.w	r0, #4294967295
 8003812:	b011      	add	sp, #68	@ 0x44
 8003814:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003818:	4642      	mov	r2, r8
 800381a:	464b      	mov	r3, r9
 800381c:	4640      	mov	r0, r8
 800381e:	4649      	mov	r1, r9
 8003820:	f7fd f984 	bl	8000b2c <__aeabi_dcmpun>
 8003824:	b140      	cbz	r0, 8003838 <_printf_float+0xe0>
 8003826:	464b      	mov	r3, r9
 8003828:	2b00      	cmp	r3, #0
 800382a:	bfbc      	itt	lt
 800382c:	232d      	movlt	r3, #45	@ 0x2d
 800382e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003832:	4a7f      	ldr	r2, [pc, #508]	@ (8003a30 <_printf_float+0x2d8>)
 8003834:	4b7f      	ldr	r3, [pc, #508]	@ (8003a34 <_printf_float+0x2dc>)
 8003836:	e7d4      	b.n	80037e2 <_printf_float+0x8a>
 8003838:	6863      	ldr	r3, [r4, #4]
 800383a:	1c5a      	adds	r2, r3, #1
 800383c:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8003840:	d13f      	bne.n	80038c2 <_printf_float+0x16a>
 8003842:	2306      	movs	r3, #6
 8003844:	6063      	str	r3, [r4, #4]
 8003846:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800384a:	2200      	movs	r2, #0
 800384c:	6023      	str	r3, [r4, #0]
 800384e:	9206      	str	r2, [sp, #24]
 8003850:	aa0e      	add	r2, sp, #56	@ 0x38
 8003852:	e9cd a204 	strd	sl, r2, [sp, #16]
 8003856:	aa0d      	add	r2, sp, #52	@ 0x34
 8003858:	9203      	str	r2, [sp, #12]
 800385a:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800385e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003862:	6863      	ldr	r3, [r4, #4]
 8003864:	9300      	str	r3, [sp, #0]
 8003866:	4642      	mov	r2, r8
 8003868:	464b      	mov	r3, r9
 800386a:	4628      	mov	r0, r5
 800386c:	910a      	str	r1, [sp, #40]	@ 0x28
 800386e:	f7ff fed5 	bl	800361c <__cvt>
 8003872:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8003874:	2947      	cmp	r1, #71	@ 0x47
 8003876:	4680      	mov	r8, r0
 8003878:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800387a:	d128      	bne.n	80038ce <_printf_float+0x176>
 800387c:	1cc8      	adds	r0, r1, #3
 800387e:	db02      	blt.n	8003886 <_printf_float+0x12e>
 8003880:	6863      	ldr	r3, [r4, #4]
 8003882:	4299      	cmp	r1, r3
 8003884:	dd40      	ble.n	8003908 <_printf_float+0x1b0>
 8003886:	f1aa 0a02 	sub.w	sl, sl, #2
 800388a:	fa5f fa8a 	uxtb.w	sl, sl
 800388e:	3901      	subs	r1, #1
 8003890:	4652      	mov	r2, sl
 8003892:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003896:	910d      	str	r1, [sp, #52]	@ 0x34
 8003898:	f7ff ff24 	bl	80036e4 <__exponent>
 800389c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800389e:	1813      	adds	r3, r2, r0
 80038a0:	2a01      	cmp	r2, #1
 80038a2:	4681      	mov	r9, r0
 80038a4:	6123      	str	r3, [r4, #16]
 80038a6:	dc02      	bgt.n	80038ae <_printf_float+0x156>
 80038a8:	6822      	ldr	r2, [r4, #0]
 80038aa:	07d2      	lsls	r2, r2, #31
 80038ac:	d501      	bpl.n	80038b2 <_printf_float+0x15a>
 80038ae:	3301      	adds	r3, #1
 80038b0:	6123      	str	r3, [r4, #16]
 80038b2:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d09f      	beq.n	80037fa <_printf_float+0xa2>
 80038ba:	232d      	movs	r3, #45	@ 0x2d
 80038bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80038c0:	e79b      	b.n	80037fa <_printf_float+0xa2>
 80038c2:	2947      	cmp	r1, #71	@ 0x47
 80038c4:	d1bf      	bne.n	8003846 <_printf_float+0xee>
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d1bd      	bne.n	8003846 <_printf_float+0xee>
 80038ca:	2301      	movs	r3, #1
 80038cc:	e7ba      	b.n	8003844 <_printf_float+0xec>
 80038ce:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80038d2:	d9dc      	bls.n	800388e <_printf_float+0x136>
 80038d4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80038d8:	d118      	bne.n	800390c <_printf_float+0x1b4>
 80038da:	2900      	cmp	r1, #0
 80038dc:	6863      	ldr	r3, [r4, #4]
 80038de:	dd0b      	ble.n	80038f8 <_printf_float+0x1a0>
 80038e0:	6121      	str	r1, [r4, #16]
 80038e2:	b913      	cbnz	r3, 80038ea <_printf_float+0x192>
 80038e4:	6822      	ldr	r2, [r4, #0]
 80038e6:	07d0      	lsls	r0, r2, #31
 80038e8:	d502      	bpl.n	80038f0 <_printf_float+0x198>
 80038ea:	3301      	adds	r3, #1
 80038ec:	440b      	add	r3, r1
 80038ee:	6123      	str	r3, [r4, #16]
 80038f0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80038f2:	f04f 0900 	mov.w	r9, #0
 80038f6:	e7dc      	b.n	80038b2 <_printf_float+0x15a>
 80038f8:	b913      	cbnz	r3, 8003900 <_printf_float+0x1a8>
 80038fa:	6822      	ldr	r2, [r4, #0]
 80038fc:	07d2      	lsls	r2, r2, #31
 80038fe:	d501      	bpl.n	8003904 <_printf_float+0x1ac>
 8003900:	3302      	adds	r3, #2
 8003902:	e7f4      	b.n	80038ee <_printf_float+0x196>
 8003904:	2301      	movs	r3, #1
 8003906:	e7f2      	b.n	80038ee <_printf_float+0x196>
 8003908:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800390c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800390e:	4299      	cmp	r1, r3
 8003910:	db05      	blt.n	800391e <_printf_float+0x1c6>
 8003912:	6823      	ldr	r3, [r4, #0]
 8003914:	6121      	str	r1, [r4, #16]
 8003916:	07d8      	lsls	r0, r3, #31
 8003918:	d5ea      	bpl.n	80038f0 <_printf_float+0x198>
 800391a:	1c4b      	adds	r3, r1, #1
 800391c:	e7e7      	b.n	80038ee <_printf_float+0x196>
 800391e:	2900      	cmp	r1, #0
 8003920:	bfd4      	ite	le
 8003922:	f1c1 0202 	rsble	r2, r1, #2
 8003926:	2201      	movgt	r2, #1
 8003928:	4413      	add	r3, r2
 800392a:	e7e0      	b.n	80038ee <_printf_float+0x196>
 800392c:	6823      	ldr	r3, [r4, #0]
 800392e:	055a      	lsls	r2, r3, #21
 8003930:	d407      	bmi.n	8003942 <_printf_float+0x1ea>
 8003932:	6923      	ldr	r3, [r4, #16]
 8003934:	4642      	mov	r2, r8
 8003936:	4631      	mov	r1, r6
 8003938:	4628      	mov	r0, r5
 800393a:	47b8      	blx	r7
 800393c:	3001      	adds	r0, #1
 800393e:	d12b      	bne.n	8003998 <_printf_float+0x240>
 8003940:	e765      	b.n	800380e <_printf_float+0xb6>
 8003942:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003946:	f240 80dd 	bls.w	8003b04 <_printf_float+0x3ac>
 800394a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800394e:	2200      	movs	r2, #0
 8003950:	2300      	movs	r3, #0
 8003952:	f7fd f8b9 	bl	8000ac8 <__aeabi_dcmpeq>
 8003956:	2800      	cmp	r0, #0
 8003958:	d033      	beq.n	80039c2 <_printf_float+0x26a>
 800395a:	4a37      	ldr	r2, [pc, #220]	@ (8003a38 <_printf_float+0x2e0>)
 800395c:	2301      	movs	r3, #1
 800395e:	4631      	mov	r1, r6
 8003960:	4628      	mov	r0, r5
 8003962:	47b8      	blx	r7
 8003964:	3001      	adds	r0, #1
 8003966:	f43f af52 	beq.w	800380e <_printf_float+0xb6>
 800396a:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800396e:	4543      	cmp	r3, r8
 8003970:	db02      	blt.n	8003978 <_printf_float+0x220>
 8003972:	6823      	ldr	r3, [r4, #0]
 8003974:	07d8      	lsls	r0, r3, #31
 8003976:	d50f      	bpl.n	8003998 <_printf_float+0x240>
 8003978:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800397c:	4631      	mov	r1, r6
 800397e:	4628      	mov	r0, r5
 8003980:	47b8      	blx	r7
 8003982:	3001      	adds	r0, #1
 8003984:	f43f af43 	beq.w	800380e <_printf_float+0xb6>
 8003988:	f04f 0900 	mov.w	r9, #0
 800398c:	f108 38ff 	add.w	r8, r8, #4294967295
 8003990:	f104 0a1a 	add.w	sl, r4, #26
 8003994:	45c8      	cmp	r8, r9
 8003996:	dc09      	bgt.n	80039ac <_printf_float+0x254>
 8003998:	6823      	ldr	r3, [r4, #0]
 800399a:	079b      	lsls	r3, r3, #30
 800399c:	f100 8103 	bmi.w	8003ba6 <_printf_float+0x44e>
 80039a0:	68e0      	ldr	r0, [r4, #12]
 80039a2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80039a4:	4298      	cmp	r0, r3
 80039a6:	bfb8      	it	lt
 80039a8:	4618      	movlt	r0, r3
 80039aa:	e732      	b.n	8003812 <_printf_float+0xba>
 80039ac:	2301      	movs	r3, #1
 80039ae:	4652      	mov	r2, sl
 80039b0:	4631      	mov	r1, r6
 80039b2:	4628      	mov	r0, r5
 80039b4:	47b8      	blx	r7
 80039b6:	3001      	adds	r0, #1
 80039b8:	f43f af29 	beq.w	800380e <_printf_float+0xb6>
 80039bc:	f109 0901 	add.w	r9, r9, #1
 80039c0:	e7e8      	b.n	8003994 <_printf_float+0x23c>
 80039c2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	dc39      	bgt.n	8003a3c <_printf_float+0x2e4>
 80039c8:	4a1b      	ldr	r2, [pc, #108]	@ (8003a38 <_printf_float+0x2e0>)
 80039ca:	2301      	movs	r3, #1
 80039cc:	4631      	mov	r1, r6
 80039ce:	4628      	mov	r0, r5
 80039d0:	47b8      	blx	r7
 80039d2:	3001      	adds	r0, #1
 80039d4:	f43f af1b 	beq.w	800380e <_printf_float+0xb6>
 80039d8:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80039dc:	ea59 0303 	orrs.w	r3, r9, r3
 80039e0:	d102      	bne.n	80039e8 <_printf_float+0x290>
 80039e2:	6823      	ldr	r3, [r4, #0]
 80039e4:	07d9      	lsls	r1, r3, #31
 80039e6:	d5d7      	bpl.n	8003998 <_printf_float+0x240>
 80039e8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80039ec:	4631      	mov	r1, r6
 80039ee:	4628      	mov	r0, r5
 80039f0:	47b8      	blx	r7
 80039f2:	3001      	adds	r0, #1
 80039f4:	f43f af0b 	beq.w	800380e <_printf_float+0xb6>
 80039f8:	f04f 0a00 	mov.w	sl, #0
 80039fc:	f104 0b1a 	add.w	fp, r4, #26
 8003a00:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003a02:	425b      	negs	r3, r3
 8003a04:	4553      	cmp	r3, sl
 8003a06:	dc01      	bgt.n	8003a0c <_printf_float+0x2b4>
 8003a08:	464b      	mov	r3, r9
 8003a0a:	e793      	b.n	8003934 <_printf_float+0x1dc>
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	465a      	mov	r2, fp
 8003a10:	4631      	mov	r1, r6
 8003a12:	4628      	mov	r0, r5
 8003a14:	47b8      	blx	r7
 8003a16:	3001      	adds	r0, #1
 8003a18:	f43f aef9 	beq.w	800380e <_printf_float+0xb6>
 8003a1c:	f10a 0a01 	add.w	sl, sl, #1
 8003a20:	e7ee      	b.n	8003a00 <_printf_float+0x2a8>
 8003a22:	bf00      	nop
 8003a24:	7fefffff 	.word	0x7fefffff
 8003a28:	08007ce8 	.word	0x08007ce8
 8003a2c:	08007ce4 	.word	0x08007ce4
 8003a30:	08007cf0 	.word	0x08007cf0
 8003a34:	08007cec 	.word	0x08007cec
 8003a38:	08007cf4 	.word	0x08007cf4
 8003a3c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003a3e:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8003a42:	4553      	cmp	r3, sl
 8003a44:	bfa8      	it	ge
 8003a46:	4653      	movge	r3, sl
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	4699      	mov	r9, r3
 8003a4c:	dc36      	bgt.n	8003abc <_printf_float+0x364>
 8003a4e:	f04f 0b00 	mov.w	fp, #0
 8003a52:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003a56:	f104 021a 	add.w	r2, r4, #26
 8003a5a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003a5c:	930a      	str	r3, [sp, #40]	@ 0x28
 8003a5e:	eba3 0309 	sub.w	r3, r3, r9
 8003a62:	455b      	cmp	r3, fp
 8003a64:	dc31      	bgt.n	8003aca <_printf_float+0x372>
 8003a66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003a68:	459a      	cmp	sl, r3
 8003a6a:	dc3a      	bgt.n	8003ae2 <_printf_float+0x38a>
 8003a6c:	6823      	ldr	r3, [r4, #0]
 8003a6e:	07da      	lsls	r2, r3, #31
 8003a70:	d437      	bmi.n	8003ae2 <_printf_float+0x38a>
 8003a72:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003a74:	ebaa 0903 	sub.w	r9, sl, r3
 8003a78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003a7a:	ebaa 0303 	sub.w	r3, sl, r3
 8003a7e:	4599      	cmp	r9, r3
 8003a80:	bfa8      	it	ge
 8003a82:	4699      	movge	r9, r3
 8003a84:	f1b9 0f00 	cmp.w	r9, #0
 8003a88:	dc33      	bgt.n	8003af2 <_printf_float+0x39a>
 8003a8a:	f04f 0800 	mov.w	r8, #0
 8003a8e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003a92:	f104 0b1a 	add.w	fp, r4, #26
 8003a96:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003a98:	ebaa 0303 	sub.w	r3, sl, r3
 8003a9c:	eba3 0309 	sub.w	r3, r3, r9
 8003aa0:	4543      	cmp	r3, r8
 8003aa2:	f77f af79 	ble.w	8003998 <_printf_float+0x240>
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	465a      	mov	r2, fp
 8003aaa:	4631      	mov	r1, r6
 8003aac:	4628      	mov	r0, r5
 8003aae:	47b8      	blx	r7
 8003ab0:	3001      	adds	r0, #1
 8003ab2:	f43f aeac 	beq.w	800380e <_printf_float+0xb6>
 8003ab6:	f108 0801 	add.w	r8, r8, #1
 8003aba:	e7ec      	b.n	8003a96 <_printf_float+0x33e>
 8003abc:	4642      	mov	r2, r8
 8003abe:	4631      	mov	r1, r6
 8003ac0:	4628      	mov	r0, r5
 8003ac2:	47b8      	blx	r7
 8003ac4:	3001      	adds	r0, #1
 8003ac6:	d1c2      	bne.n	8003a4e <_printf_float+0x2f6>
 8003ac8:	e6a1      	b.n	800380e <_printf_float+0xb6>
 8003aca:	2301      	movs	r3, #1
 8003acc:	4631      	mov	r1, r6
 8003ace:	4628      	mov	r0, r5
 8003ad0:	920a      	str	r2, [sp, #40]	@ 0x28
 8003ad2:	47b8      	blx	r7
 8003ad4:	3001      	adds	r0, #1
 8003ad6:	f43f ae9a 	beq.w	800380e <_printf_float+0xb6>
 8003ada:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003adc:	f10b 0b01 	add.w	fp, fp, #1
 8003ae0:	e7bb      	b.n	8003a5a <_printf_float+0x302>
 8003ae2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003ae6:	4631      	mov	r1, r6
 8003ae8:	4628      	mov	r0, r5
 8003aea:	47b8      	blx	r7
 8003aec:	3001      	adds	r0, #1
 8003aee:	d1c0      	bne.n	8003a72 <_printf_float+0x31a>
 8003af0:	e68d      	b.n	800380e <_printf_float+0xb6>
 8003af2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003af4:	464b      	mov	r3, r9
 8003af6:	4442      	add	r2, r8
 8003af8:	4631      	mov	r1, r6
 8003afa:	4628      	mov	r0, r5
 8003afc:	47b8      	blx	r7
 8003afe:	3001      	adds	r0, #1
 8003b00:	d1c3      	bne.n	8003a8a <_printf_float+0x332>
 8003b02:	e684      	b.n	800380e <_printf_float+0xb6>
 8003b04:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8003b08:	f1ba 0f01 	cmp.w	sl, #1
 8003b0c:	dc01      	bgt.n	8003b12 <_printf_float+0x3ba>
 8003b0e:	07db      	lsls	r3, r3, #31
 8003b10:	d536      	bpl.n	8003b80 <_printf_float+0x428>
 8003b12:	2301      	movs	r3, #1
 8003b14:	4642      	mov	r2, r8
 8003b16:	4631      	mov	r1, r6
 8003b18:	4628      	mov	r0, r5
 8003b1a:	47b8      	blx	r7
 8003b1c:	3001      	adds	r0, #1
 8003b1e:	f43f ae76 	beq.w	800380e <_printf_float+0xb6>
 8003b22:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003b26:	4631      	mov	r1, r6
 8003b28:	4628      	mov	r0, r5
 8003b2a:	47b8      	blx	r7
 8003b2c:	3001      	adds	r0, #1
 8003b2e:	f43f ae6e 	beq.w	800380e <_printf_float+0xb6>
 8003b32:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003b36:	2200      	movs	r2, #0
 8003b38:	2300      	movs	r3, #0
 8003b3a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003b3e:	f7fc ffc3 	bl	8000ac8 <__aeabi_dcmpeq>
 8003b42:	b9c0      	cbnz	r0, 8003b76 <_printf_float+0x41e>
 8003b44:	4653      	mov	r3, sl
 8003b46:	f108 0201 	add.w	r2, r8, #1
 8003b4a:	4631      	mov	r1, r6
 8003b4c:	4628      	mov	r0, r5
 8003b4e:	47b8      	blx	r7
 8003b50:	3001      	adds	r0, #1
 8003b52:	d10c      	bne.n	8003b6e <_printf_float+0x416>
 8003b54:	e65b      	b.n	800380e <_printf_float+0xb6>
 8003b56:	2301      	movs	r3, #1
 8003b58:	465a      	mov	r2, fp
 8003b5a:	4631      	mov	r1, r6
 8003b5c:	4628      	mov	r0, r5
 8003b5e:	47b8      	blx	r7
 8003b60:	3001      	adds	r0, #1
 8003b62:	f43f ae54 	beq.w	800380e <_printf_float+0xb6>
 8003b66:	f108 0801 	add.w	r8, r8, #1
 8003b6a:	45d0      	cmp	r8, sl
 8003b6c:	dbf3      	blt.n	8003b56 <_printf_float+0x3fe>
 8003b6e:	464b      	mov	r3, r9
 8003b70:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003b74:	e6df      	b.n	8003936 <_printf_float+0x1de>
 8003b76:	f04f 0800 	mov.w	r8, #0
 8003b7a:	f104 0b1a 	add.w	fp, r4, #26
 8003b7e:	e7f4      	b.n	8003b6a <_printf_float+0x412>
 8003b80:	2301      	movs	r3, #1
 8003b82:	4642      	mov	r2, r8
 8003b84:	e7e1      	b.n	8003b4a <_printf_float+0x3f2>
 8003b86:	2301      	movs	r3, #1
 8003b88:	464a      	mov	r2, r9
 8003b8a:	4631      	mov	r1, r6
 8003b8c:	4628      	mov	r0, r5
 8003b8e:	47b8      	blx	r7
 8003b90:	3001      	adds	r0, #1
 8003b92:	f43f ae3c 	beq.w	800380e <_printf_float+0xb6>
 8003b96:	f108 0801 	add.w	r8, r8, #1
 8003b9a:	68e3      	ldr	r3, [r4, #12]
 8003b9c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8003b9e:	1a5b      	subs	r3, r3, r1
 8003ba0:	4543      	cmp	r3, r8
 8003ba2:	dcf0      	bgt.n	8003b86 <_printf_float+0x42e>
 8003ba4:	e6fc      	b.n	80039a0 <_printf_float+0x248>
 8003ba6:	f04f 0800 	mov.w	r8, #0
 8003baa:	f104 0919 	add.w	r9, r4, #25
 8003bae:	e7f4      	b.n	8003b9a <_printf_float+0x442>

08003bb0 <_printf_common>:
 8003bb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003bb4:	4616      	mov	r6, r2
 8003bb6:	4698      	mov	r8, r3
 8003bb8:	688a      	ldr	r2, [r1, #8]
 8003bba:	690b      	ldr	r3, [r1, #16]
 8003bbc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	bfb8      	it	lt
 8003bc4:	4613      	movlt	r3, r2
 8003bc6:	6033      	str	r3, [r6, #0]
 8003bc8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003bcc:	4607      	mov	r7, r0
 8003bce:	460c      	mov	r4, r1
 8003bd0:	b10a      	cbz	r2, 8003bd6 <_printf_common+0x26>
 8003bd2:	3301      	adds	r3, #1
 8003bd4:	6033      	str	r3, [r6, #0]
 8003bd6:	6823      	ldr	r3, [r4, #0]
 8003bd8:	0699      	lsls	r1, r3, #26
 8003bda:	bf42      	ittt	mi
 8003bdc:	6833      	ldrmi	r3, [r6, #0]
 8003bde:	3302      	addmi	r3, #2
 8003be0:	6033      	strmi	r3, [r6, #0]
 8003be2:	6825      	ldr	r5, [r4, #0]
 8003be4:	f015 0506 	ands.w	r5, r5, #6
 8003be8:	d106      	bne.n	8003bf8 <_printf_common+0x48>
 8003bea:	f104 0a19 	add.w	sl, r4, #25
 8003bee:	68e3      	ldr	r3, [r4, #12]
 8003bf0:	6832      	ldr	r2, [r6, #0]
 8003bf2:	1a9b      	subs	r3, r3, r2
 8003bf4:	42ab      	cmp	r3, r5
 8003bf6:	dc26      	bgt.n	8003c46 <_printf_common+0x96>
 8003bf8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003bfc:	6822      	ldr	r2, [r4, #0]
 8003bfe:	3b00      	subs	r3, #0
 8003c00:	bf18      	it	ne
 8003c02:	2301      	movne	r3, #1
 8003c04:	0692      	lsls	r2, r2, #26
 8003c06:	d42b      	bmi.n	8003c60 <_printf_common+0xb0>
 8003c08:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003c0c:	4641      	mov	r1, r8
 8003c0e:	4638      	mov	r0, r7
 8003c10:	47c8      	blx	r9
 8003c12:	3001      	adds	r0, #1
 8003c14:	d01e      	beq.n	8003c54 <_printf_common+0xa4>
 8003c16:	6823      	ldr	r3, [r4, #0]
 8003c18:	6922      	ldr	r2, [r4, #16]
 8003c1a:	f003 0306 	and.w	r3, r3, #6
 8003c1e:	2b04      	cmp	r3, #4
 8003c20:	bf02      	ittt	eq
 8003c22:	68e5      	ldreq	r5, [r4, #12]
 8003c24:	6833      	ldreq	r3, [r6, #0]
 8003c26:	1aed      	subeq	r5, r5, r3
 8003c28:	68a3      	ldr	r3, [r4, #8]
 8003c2a:	bf0c      	ite	eq
 8003c2c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003c30:	2500      	movne	r5, #0
 8003c32:	4293      	cmp	r3, r2
 8003c34:	bfc4      	itt	gt
 8003c36:	1a9b      	subgt	r3, r3, r2
 8003c38:	18ed      	addgt	r5, r5, r3
 8003c3a:	2600      	movs	r6, #0
 8003c3c:	341a      	adds	r4, #26
 8003c3e:	42b5      	cmp	r5, r6
 8003c40:	d11a      	bne.n	8003c78 <_printf_common+0xc8>
 8003c42:	2000      	movs	r0, #0
 8003c44:	e008      	b.n	8003c58 <_printf_common+0xa8>
 8003c46:	2301      	movs	r3, #1
 8003c48:	4652      	mov	r2, sl
 8003c4a:	4641      	mov	r1, r8
 8003c4c:	4638      	mov	r0, r7
 8003c4e:	47c8      	blx	r9
 8003c50:	3001      	adds	r0, #1
 8003c52:	d103      	bne.n	8003c5c <_printf_common+0xac>
 8003c54:	f04f 30ff 	mov.w	r0, #4294967295
 8003c58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c5c:	3501      	adds	r5, #1
 8003c5e:	e7c6      	b.n	8003bee <_printf_common+0x3e>
 8003c60:	18e1      	adds	r1, r4, r3
 8003c62:	1c5a      	adds	r2, r3, #1
 8003c64:	2030      	movs	r0, #48	@ 0x30
 8003c66:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003c6a:	4422      	add	r2, r4
 8003c6c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003c70:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003c74:	3302      	adds	r3, #2
 8003c76:	e7c7      	b.n	8003c08 <_printf_common+0x58>
 8003c78:	2301      	movs	r3, #1
 8003c7a:	4622      	mov	r2, r4
 8003c7c:	4641      	mov	r1, r8
 8003c7e:	4638      	mov	r0, r7
 8003c80:	47c8      	blx	r9
 8003c82:	3001      	adds	r0, #1
 8003c84:	d0e6      	beq.n	8003c54 <_printf_common+0xa4>
 8003c86:	3601      	adds	r6, #1
 8003c88:	e7d9      	b.n	8003c3e <_printf_common+0x8e>
	...

08003c8c <_printf_i>:
 8003c8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003c90:	7e0f      	ldrb	r7, [r1, #24]
 8003c92:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003c94:	2f78      	cmp	r7, #120	@ 0x78
 8003c96:	4691      	mov	r9, r2
 8003c98:	4680      	mov	r8, r0
 8003c9a:	460c      	mov	r4, r1
 8003c9c:	469a      	mov	sl, r3
 8003c9e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003ca2:	d807      	bhi.n	8003cb4 <_printf_i+0x28>
 8003ca4:	2f62      	cmp	r7, #98	@ 0x62
 8003ca6:	d80a      	bhi.n	8003cbe <_printf_i+0x32>
 8003ca8:	2f00      	cmp	r7, #0
 8003caa:	f000 80d1 	beq.w	8003e50 <_printf_i+0x1c4>
 8003cae:	2f58      	cmp	r7, #88	@ 0x58
 8003cb0:	f000 80b8 	beq.w	8003e24 <_printf_i+0x198>
 8003cb4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003cb8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003cbc:	e03a      	b.n	8003d34 <_printf_i+0xa8>
 8003cbe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003cc2:	2b15      	cmp	r3, #21
 8003cc4:	d8f6      	bhi.n	8003cb4 <_printf_i+0x28>
 8003cc6:	a101      	add	r1, pc, #4	@ (adr r1, 8003ccc <_printf_i+0x40>)
 8003cc8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003ccc:	08003d25 	.word	0x08003d25
 8003cd0:	08003d39 	.word	0x08003d39
 8003cd4:	08003cb5 	.word	0x08003cb5
 8003cd8:	08003cb5 	.word	0x08003cb5
 8003cdc:	08003cb5 	.word	0x08003cb5
 8003ce0:	08003cb5 	.word	0x08003cb5
 8003ce4:	08003d39 	.word	0x08003d39
 8003ce8:	08003cb5 	.word	0x08003cb5
 8003cec:	08003cb5 	.word	0x08003cb5
 8003cf0:	08003cb5 	.word	0x08003cb5
 8003cf4:	08003cb5 	.word	0x08003cb5
 8003cf8:	08003e37 	.word	0x08003e37
 8003cfc:	08003d63 	.word	0x08003d63
 8003d00:	08003df1 	.word	0x08003df1
 8003d04:	08003cb5 	.word	0x08003cb5
 8003d08:	08003cb5 	.word	0x08003cb5
 8003d0c:	08003e59 	.word	0x08003e59
 8003d10:	08003cb5 	.word	0x08003cb5
 8003d14:	08003d63 	.word	0x08003d63
 8003d18:	08003cb5 	.word	0x08003cb5
 8003d1c:	08003cb5 	.word	0x08003cb5
 8003d20:	08003df9 	.word	0x08003df9
 8003d24:	6833      	ldr	r3, [r6, #0]
 8003d26:	1d1a      	adds	r2, r3, #4
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	6032      	str	r2, [r6, #0]
 8003d2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003d30:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003d34:	2301      	movs	r3, #1
 8003d36:	e09c      	b.n	8003e72 <_printf_i+0x1e6>
 8003d38:	6833      	ldr	r3, [r6, #0]
 8003d3a:	6820      	ldr	r0, [r4, #0]
 8003d3c:	1d19      	adds	r1, r3, #4
 8003d3e:	6031      	str	r1, [r6, #0]
 8003d40:	0606      	lsls	r6, r0, #24
 8003d42:	d501      	bpl.n	8003d48 <_printf_i+0xbc>
 8003d44:	681d      	ldr	r5, [r3, #0]
 8003d46:	e003      	b.n	8003d50 <_printf_i+0xc4>
 8003d48:	0645      	lsls	r5, r0, #25
 8003d4a:	d5fb      	bpl.n	8003d44 <_printf_i+0xb8>
 8003d4c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003d50:	2d00      	cmp	r5, #0
 8003d52:	da03      	bge.n	8003d5c <_printf_i+0xd0>
 8003d54:	232d      	movs	r3, #45	@ 0x2d
 8003d56:	426d      	negs	r5, r5
 8003d58:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003d5c:	4858      	ldr	r0, [pc, #352]	@ (8003ec0 <_printf_i+0x234>)
 8003d5e:	230a      	movs	r3, #10
 8003d60:	e011      	b.n	8003d86 <_printf_i+0xfa>
 8003d62:	6821      	ldr	r1, [r4, #0]
 8003d64:	6833      	ldr	r3, [r6, #0]
 8003d66:	0608      	lsls	r0, r1, #24
 8003d68:	f853 5b04 	ldr.w	r5, [r3], #4
 8003d6c:	d402      	bmi.n	8003d74 <_printf_i+0xe8>
 8003d6e:	0649      	lsls	r1, r1, #25
 8003d70:	bf48      	it	mi
 8003d72:	b2ad      	uxthmi	r5, r5
 8003d74:	2f6f      	cmp	r7, #111	@ 0x6f
 8003d76:	4852      	ldr	r0, [pc, #328]	@ (8003ec0 <_printf_i+0x234>)
 8003d78:	6033      	str	r3, [r6, #0]
 8003d7a:	bf14      	ite	ne
 8003d7c:	230a      	movne	r3, #10
 8003d7e:	2308      	moveq	r3, #8
 8003d80:	2100      	movs	r1, #0
 8003d82:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003d86:	6866      	ldr	r6, [r4, #4]
 8003d88:	60a6      	str	r6, [r4, #8]
 8003d8a:	2e00      	cmp	r6, #0
 8003d8c:	db05      	blt.n	8003d9a <_printf_i+0x10e>
 8003d8e:	6821      	ldr	r1, [r4, #0]
 8003d90:	432e      	orrs	r6, r5
 8003d92:	f021 0104 	bic.w	r1, r1, #4
 8003d96:	6021      	str	r1, [r4, #0]
 8003d98:	d04b      	beq.n	8003e32 <_printf_i+0x1a6>
 8003d9a:	4616      	mov	r6, r2
 8003d9c:	fbb5 f1f3 	udiv	r1, r5, r3
 8003da0:	fb03 5711 	mls	r7, r3, r1, r5
 8003da4:	5dc7      	ldrb	r7, [r0, r7]
 8003da6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003daa:	462f      	mov	r7, r5
 8003dac:	42bb      	cmp	r3, r7
 8003dae:	460d      	mov	r5, r1
 8003db0:	d9f4      	bls.n	8003d9c <_printf_i+0x110>
 8003db2:	2b08      	cmp	r3, #8
 8003db4:	d10b      	bne.n	8003dce <_printf_i+0x142>
 8003db6:	6823      	ldr	r3, [r4, #0]
 8003db8:	07df      	lsls	r7, r3, #31
 8003dba:	d508      	bpl.n	8003dce <_printf_i+0x142>
 8003dbc:	6923      	ldr	r3, [r4, #16]
 8003dbe:	6861      	ldr	r1, [r4, #4]
 8003dc0:	4299      	cmp	r1, r3
 8003dc2:	bfde      	ittt	le
 8003dc4:	2330      	movle	r3, #48	@ 0x30
 8003dc6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003dca:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003dce:	1b92      	subs	r2, r2, r6
 8003dd0:	6122      	str	r2, [r4, #16]
 8003dd2:	f8cd a000 	str.w	sl, [sp]
 8003dd6:	464b      	mov	r3, r9
 8003dd8:	aa03      	add	r2, sp, #12
 8003dda:	4621      	mov	r1, r4
 8003ddc:	4640      	mov	r0, r8
 8003dde:	f7ff fee7 	bl	8003bb0 <_printf_common>
 8003de2:	3001      	adds	r0, #1
 8003de4:	d14a      	bne.n	8003e7c <_printf_i+0x1f0>
 8003de6:	f04f 30ff 	mov.w	r0, #4294967295
 8003dea:	b004      	add	sp, #16
 8003dec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003df0:	6823      	ldr	r3, [r4, #0]
 8003df2:	f043 0320 	orr.w	r3, r3, #32
 8003df6:	6023      	str	r3, [r4, #0]
 8003df8:	4832      	ldr	r0, [pc, #200]	@ (8003ec4 <_printf_i+0x238>)
 8003dfa:	2778      	movs	r7, #120	@ 0x78
 8003dfc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003e00:	6823      	ldr	r3, [r4, #0]
 8003e02:	6831      	ldr	r1, [r6, #0]
 8003e04:	061f      	lsls	r7, r3, #24
 8003e06:	f851 5b04 	ldr.w	r5, [r1], #4
 8003e0a:	d402      	bmi.n	8003e12 <_printf_i+0x186>
 8003e0c:	065f      	lsls	r7, r3, #25
 8003e0e:	bf48      	it	mi
 8003e10:	b2ad      	uxthmi	r5, r5
 8003e12:	6031      	str	r1, [r6, #0]
 8003e14:	07d9      	lsls	r1, r3, #31
 8003e16:	bf44      	itt	mi
 8003e18:	f043 0320 	orrmi.w	r3, r3, #32
 8003e1c:	6023      	strmi	r3, [r4, #0]
 8003e1e:	b11d      	cbz	r5, 8003e28 <_printf_i+0x19c>
 8003e20:	2310      	movs	r3, #16
 8003e22:	e7ad      	b.n	8003d80 <_printf_i+0xf4>
 8003e24:	4826      	ldr	r0, [pc, #152]	@ (8003ec0 <_printf_i+0x234>)
 8003e26:	e7e9      	b.n	8003dfc <_printf_i+0x170>
 8003e28:	6823      	ldr	r3, [r4, #0]
 8003e2a:	f023 0320 	bic.w	r3, r3, #32
 8003e2e:	6023      	str	r3, [r4, #0]
 8003e30:	e7f6      	b.n	8003e20 <_printf_i+0x194>
 8003e32:	4616      	mov	r6, r2
 8003e34:	e7bd      	b.n	8003db2 <_printf_i+0x126>
 8003e36:	6833      	ldr	r3, [r6, #0]
 8003e38:	6825      	ldr	r5, [r4, #0]
 8003e3a:	6961      	ldr	r1, [r4, #20]
 8003e3c:	1d18      	adds	r0, r3, #4
 8003e3e:	6030      	str	r0, [r6, #0]
 8003e40:	062e      	lsls	r6, r5, #24
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	d501      	bpl.n	8003e4a <_printf_i+0x1be>
 8003e46:	6019      	str	r1, [r3, #0]
 8003e48:	e002      	b.n	8003e50 <_printf_i+0x1c4>
 8003e4a:	0668      	lsls	r0, r5, #25
 8003e4c:	d5fb      	bpl.n	8003e46 <_printf_i+0x1ba>
 8003e4e:	8019      	strh	r1, [r3, #0]
 8003e50:	2300      	movs	r3, #0
 8003e52:	6123      	str	r3, [r4, #16]
 8003e54:	4616      	mov	r6, r2
 8003e56:	e7bc      	b.n	8003dd2 <_printf_i+0x146>
 8003e58:	6833      	ldr	r3, [r6, #0]
 8003e5a:	1d1a      	adds	r2, r3, #4
 8003e5c:	6032      	str	r2, [r6, #0]
 8003e5e:	681e      	ldr	r6, [r3, #0]
 8003e60:	6862      	ldr	r2, [r4, #4]
 8003e62:	2100      	movs	r1, #0
 8003e64:	4630      	mov	r0, r6
 8003e66:	f7fc f9b3 	bl	80001d0 <memchr>
 8003e6a:	b108      	cbz	r0, 8003e70 <_printf_i+0x1e4>
 8003e6c:	1b80      	subs	r0, r0, r6
 8003e6e:	6060      	str	r0, [r4, #4]
 8003e70:	6863      	ldr	r3, [r4, #4]
 8003e72:	6123      	str	r3, [r4, #16]
 8003e74:	2300      	movs	r3, #0
 8003e76:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003e7a:	e7aa      	b.n	8003dd2 <_printf_i+0x146>
 8003e7c:	6923      	ldr	r3, [r4, #16]
 8003e7e:	4632      	mov	r2, r6
 8003e80:	4649      	mov	r1, r9
 8003e82:	4640      	mov	r0, r8
 8003e84:	47d0      	blx	sl
 8003e86:	3001      	adds	r0, #1
 8003e88:	d0ad      	beq.n	8003de6 <_printf_i+0x15a>
 8003e8a:	6823      	ldr	r3, [r4, #0]
 8003e8c:	079b      	lsls	r3, r3, #30
 8003e8e:	d413      	bmi.n	8003eb8 <_printf_i+0x22c>
 8003e90:	68e0      	ldr	r0, [r4, #12]
 8003e92:	9b03      	ldr	r3, [sp, #12]
 8003e94:	4298      	cmp	r0, r3
 8003e96:	bfb8      	it	lt
 8003e98:	4618      	movlt	r0, r3
 8003e9a:	e7a6      	b.n	8003dea <_printf_i+0x15e>
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	4632      	mov	r2, r6
 8003ea0:	4649      	mov	r1, r9
 8003ea2:	4640      	mov	r0, r8
 8003ea4:	47d0      	blx	sl
 8003ea6:	3001      	adds	r0, #1
 8003ea8:	d09d      	beq.n	8003de6 <_printf_i+0x15a>
 8003eaa:	3501      	adds	r5, #1
 8003eac:	68e3      	ldr	r3, [r4, #12]
 8003eae:	9903      	ldr	r1, [sp, #12]
 8003eb0:	1a5b      	subs	r3, r3, r1
 8003eb2:	42ab      	cmp	r3, r5
 8003eb4:	dcf2      	bgt.n	8003e9c <_printf_i+0x210>
 8003eb6:	e7eb      	b.n	8003e90 <_printf_i+0x204>
 8003eb8:	2500      	movs	r5, #0
 8003eba:	f104 0619 	add.w	r6, r4, #25
 8003ebe:	e7f5      	b.n	8003eac <_printf_i+0x220>
 8003ec0:	08007cf6 	.word	0x08007cf6
 8003ec4:	08007d07 	.word	0x08007d07

08003ec8 <_scanf_float>:
 8003ec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ecc:	b087      	sub	sp, #28
 8003ece:	4691      	mov	r9, r2
 8003ed0:	9303      	str	r3, [sp, #12]
 8003ed2:	688b      	ldr	r3, [r1, #8]
 8003ed4:	1e5a      	subs	r2, r3, #1
 8003ed6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8003eda:	bf81      	itttt	hi
 8003edc:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8003ee0:	eb03 0b05 	addhi.w	fp, r3, r5
 8003ee4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8003ee8:	608b      	strhi	r3, [r1, #8]
 8003eea:	680b      	ldr	r3, [r1, #0]
 8003eec:	460a      	mov	r2, r1
 8003eee:	f04f 0500 	mov.w	r5, #0
 8003ef2:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8003ef6:	f842 3b1c 	str.w	r3, [r2], #28
 8003efa:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8003efe:	4680      	mov	r8, r0
 8003f00:	460c      	mov	r4, r1
 8003f02:	bf98      	it	ls
 8003f04:	f04f 0b00 	movls.w	fp, #0
 8003f08:	9201      	str	r2, [sp, #4]
 8003f0a:	4616      	mov	r6, r2
 8003f0c:	46aa      	mov	sl, r5
 8003f0e:	462f      	mov	r7, r5
 8003f10:	9502      	str	r5, [sp, #8]
 8003f12:	68a2      	ldr	r2, [r4, #8]
 8003f14:	b15a      	cbz	r2, 8003f2e <_scanf_float+0x66>
 8003f16:	f8d9 3000 	ldr.w	r3, [r9]
 8003f1a:	781b      	ldrb	r3, [r3, #0]
 8003f1c:	2b4e      	cmp	r3, #78	@ 0x4e
 8003f1e:	d863      	bhi.n	8003fe8 <_scanf_float+0x120>
 8003f20:	2b40      	cmp	r3, #64	@ 0x40
 8003f22:	d83b      	bhi.n	8003f9c <_scanf_float+0xd4>
 8003f24:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8003f28:	b2c8      	uxtb	r0, r1
 8003f2a:	280e      	cmp	r0, #14
 8003f2c:	d939      	bls.n	8003fa2 <_scanf_float+0xda>
 8003f2e:	b11f      	cbz	r7, 8003f38 <_scanf_float+0x70>
 8003f30:	6823      	ldr	r3, [r4, #0]
 8003f32:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f36:	6023      	str	r3, [r4, #0]
 8003f38:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003f3c:	f1ba 0f01 	cmp.w	sl, #1
 8003f40:	f200 8114 	bhi.w	800416c <_scanf_float+0x2a4>
 8003f44:	9b01      	ldr	r3, [sp, #4]
 8003f46:	429e      	cmp	r6, r3
 8003f48:	f200 8105 	bhi.w	8004156 <_scanf_float+0x28e>
 8003f4c:	2001      	movs	r0, #1
 8003f4e:	b007      	add	sp, #28
 8003f50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f54:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8003f58:	2a0d      	cmp	r2, #13
 8003f5a:	d8e8      	bhi.n	8003f2e <_scanf_float+0x66>
 8003f5c:	a101      	add	r1, pc, #4	@ (adr r1, 8003f64 <_scanf_float+0x9c>)
 8003f5e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8003f62:	bf00      	nop
 8003f64:	080040ad 	.word	0x080040ad
 8003f68:	08003f2f 	.word	0x08003f2f
 8003f6c:	08003f2f 	.word	0x08003f2f
 8003f70:	08003f2f 	.word	0x08003f2f
 8003f74:	08004109 	.word	0x08004109
 8003f78:	080040e3 	.word	0x080040e3
 8003f7c:	08003f2f 	.word	0x08003f2f
 8003f80:	08003f2f 	.word	0x08003f2f
 8003f84:	080040bb 	.word	0x080040bb
 8003f88:	08003f2f 	.word	0x08003f2f
 8003f8c:	08003f2f 	.word	0x08003f2f
 8003f90:	08003f2f 	.word	0x08003f2f
 8003f94:	08003f2f 	.word	0x08003f2f
 8003f98:	08004077 	.word	0x08004077
 8003f9c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8003fa0:	e7da      	b.n	8003f58 <_scanf_float+0x90>
 8003fa2:	290e      	cmp	r1, #14
 8003fa4:	d8c3      	bhi.n	8003f2e <_scanf_float+0x66>
 8003fa6:	a001      	add	r0, pc, #4	@ (adr r0, 8003fac <_scanf_float+0xe4>)
 8003fa8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8003fac:	08004067 	.word	0x08004067
 8003fb0:	08003f2f 	.word	0x08003f2f
 8003fb4:	08004067 	.word	0x08004067
 8003fb8:	080040f7 	.word	0x080040f7
 8003fbc:	08003f2f 	.word	0x08003f2f
 8003fc0:	08004009 	.word	0x08004009
 8003fc4:	0800404d 	.word	0x0800404d
 8003fc8:	0800404d 	.word	0x0800404d
 8003fcc:	0800404d 	.word	0x0800404d
 8003fd0:	0800404d 	.word	0x0800404d
 8003fd4:	0800404d 	.word	0x0800404d
 8003fd8:	0800404d 	.word	0x0800404d
 8003fdc:	0800404d 	.word	0x0800404d
 8003fe0:	0800404d 	.word	0x0800404d
 8003fe4:	0800404d 	.word	0x0800404d
 8003fe8:	2b6e      	cmp	r3, #110	@ 0x6e
 8003fea:	d809      	bhi.n	8004000 <_scanf_float+0x138>
 8003fec:	2b60      	cmp	r3, #96	@ 0x60
 8003fee:	d8b1      	bhi.n	8003f54 <_scanf_float+0x8c>
 8003ff0:	2b54      	cmp	r3, #84	@ 0x54
 8003ff2:	d07b      	beq.n	80040ec <_scanf_float+0x224>
 8003ff4:	2b59      	cmp	r3, #89	@ 0x59
 8003ff6:	d19a      	bne.n	8003f2e <_scanf_float+0x66>
 8003ff8:	2d07      	cmp	r5, #7
 8003ffa:	d198      	bne.n	8003f2e <_scanf_float+0x66>
 8003ffc:	2508      	movs	r5, #8
 8003ffe:	e02f      	b.n	8004060 <_scanf_float+0x198>
 8004000:	2b74      	cmp	r3, #116	@ 0x74
 8004002:	d073      	beq.n	80040ec <_scanf_float+0x224>
 8004004:	2b79      	cmp	r3, #121	@ 0x79
 8004006:	e7f6      	b.n	8003ff6 <_scanf_float+0x12e>
 8004008:	6821      	ldr	r1, [r4, #0]
 800400a:	05c8      	lsls	r0, r1, #23
 800400c:	d51e      	bpl.n	800404c <_scanf_float+0x184>
 800400e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8004012:	6021      	str	r1, [r4, #0]
 8004014:	3701      	adds	r7, #1
 8004016:	f1bb 0f00 	cmp.w	fp, #0
 800401a:	d003      	beq.n	8004024 <_scanf_float+0x15c>
 800401c:	3201      	adds	r2, #1
 800401e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004022:	60a2      	str	r2, [r4, #8]
 8004024:	68a3      	ldr	r3, [r4, #8]
 8004026:	3b01      	subs	r3, #1
 8004028:	60a3      	str	r3, [r4, #8]
 800402a:	6923      	ldr	r3, [r4, #16]
 800402c:	3301      	adds	r3, #1
 800402e:	6123      	str	r3, [r4, #16]
 8004030:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8004034:	3b01      	subs	r3, #1
 8004036:	2b00      	cmp	r3, #0
 8004038:	f8c9 3004 	str.w	r3, [r9, #4]
 800403c:	f340 8082 	ble.w	8004144 <_scanf_float+0x27c>
 8004040:	f8d9 3000 	ldr.w	r3, [r9]
 8004044:	3301      	adds	r3, #1
 8004046:	f8c9 3000 	str.w	r3, [r9]
 800404a:	e762      	b.n	8003f12 <_scanf_float+0x4a>
 800404c:	eb1a 0105 	adds.w	r1, sl, r5
 8004050:	f47f af6d 	bne.w	8003f2e <_scanf_float+0x66>
 8004054:	6822      	ldr	r2, [r4, #0]
 8004056:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800405a:	6022      	str	r2, [r4, #0]
 800405c:	460d      	mov	r5, r1
 800405e:	468a      	mov	sl, r1
 8004060:	f806 3b01 	strb.w	r3, [r6], #1
 8004064:	e7de      	b.n	8004024 <_scanf_float+0x15c>
 8004066:	6822      	ldr	r2, [r4, #0]
 8004068:	0610      	lsls	r0, r2, #24
 800406a:	f57f af60 	bpl.w	8003f2e <_scanf_float+0x66>
 800406e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004072:	6022      	str	r2, [r4, #0]
 8004074:	e7f4      	b.n	8004060 <_scanf_float+0x198>
 8004076:	f1ba 0f00 	cmp.w	sl, #0
 800407a:	d10c      	bne.n	8004096 <_scanf_float+0x1ce>
 800407c:	b977      	cbnz	r7, 800409c <_scanf_float+0x1d4>
 800407e:	6822      	ldr	r2, [r4, #0]
 8004080:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004084:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004088:	d108      	bne.n	800409c <_scanf_float+0x1d4>
 800408a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800408e:	6022      	str	r2, [r4, #0]
 8004090:	f04f 0a01 	mov.w	sl, #1
 8004094:	e7e4      	b.n	8004060 <_scanf_float+0x198>
 8004096:	f1ba 0f02 	cmp.w	sl, #2
 800409a:	d050      	beq.n	800413e <_scanf_float+0x276>
 800409c:	2d01      	cmp	r5, #1
 800409e:	d002      	beq.n	80040a6 <_scanf_float+0x1de>
 80040a0:	2d04      	cmp	r5, #4
 80040a2:	f47f af44 	bne.w	8003f2e <_scanf_float+0x66>
 80040a6:	3501      	adds	r5, #1
 80040a8:	b2ed      	uxtb	r5, r5
 80040aa:	e7d9      	b.n	8004060 <_scanf_float+0x198>
 80040ac:	f1ba 0f01 	cmp.w	sl, #1
 80040b0:	f47f af3d 	bne.w	8003f2e <_scanf_float+0x66>
 80040b4:	f04f 0a02 	mov.w	sl, #2
 80040b8:	e7d2      	b.n	8004060 <_scanf_float+0x198>
 80040ba:	b975      	cbnz	r5, 80040da <_scanf_float+0x212>
 80040bc:	2f00      	cmp	r7, #0
 80040be:	f47f af37 	bne.w	8003f30 <_scanf_float+0x68>
 80040c2:	6822      	ldr	r2, [r4, #0]
 80040c4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80040c8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80040cc:	f040 80fe 	bne.w	80042cc <_scanf_float+0x404>
 80040d0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80040d4:	6022      	str	r2, [r4, #0]
 80040d6:	2501      	movs	r5, #1
 80040d8:	e7c2      	b.n	8004060 <_scanf_float+0x198>
 80040da:	2d03      	cmp	r5, #3
 80040dc:	d0e3      	beq.n	80040a6 <_scanf_float+0x1de>
 80040de:	2d05      	cmp	r5, #5
 80040e0:	e7df      	b.n	80040a2 <_scanf_float+0x1da>
 80040e2:	2d02      	cmp	r5, #2
 80040e4:	f47f af23 	bne.w	8003f2e <_scanf_float+0x66>
 80040e8:	2503      	movs	r5, #3
 80040ea:	e7b9      	b.n	8004060 <_scanf_float+0x198>
 80040ec:	2d06      	cmp	r5, #6
 80040ee:	f47f af1e 	bne.w	8003f2e <_scanf_float+0x66>
 80040f2:	2507      	movs	r5, #7
 80040f4:	e7b4      	b.n	8004060 <_scanf_float+0x198>
 80040f6:	6822      	ldr	r2, [r4, #0]
 80040f8:	0591      	lsls	r1, r2, #22
 80040fa:	f57f af18 	bpl.w	8003f2e <_scanf_float+0x66>
 80040fe:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8004102:	6022      	str	r2, [r4, #0]
 8004104:	9702      	str	r7, [sp, #8]
 8004106:	e7ab      	b.n	8004060 <_scanf_float+0x198>
 8004108:	6822      	ldr	r2, [r4, #0]
 800410a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800410e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8004112:	d005      	beq.n	8004120 <_scanf_float+0x258>
 8004114:	0550      	lsls	r0, r2, #21
 8004116:	f57f af0a 	bpl.w	8003f2e <_scanf_float+0x66>
 800411a:	2f00      	cmp	r7, #0
 800411c:	f000 80d6 	beq.w	80042cc <_scanf_float+0x404>
 8004120:	0591      	lsls	r1, r2, #22
 8004122:	bf58      	it	pl
 8004124:	9902      	ldrpl	r1, [sp, #8]
 8004126:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800412a:	bf58      	it	pl
 800412c:	1a79      	subpl	r1, r7, r1
 800412e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8004132:	bf58      	it	pl
 8004134:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004138:	6022      	str	r2, [r4, #0]
 800413a:	2700      	movs	r7, #0
 800413c:	e790      	b.n	8004060 <_scanf_float+0x198>
 800413e:	f04f 0a03 	mov.w	sl, #3
 8004142:	e78d      	b.n	8004060 <_scanf_float+0x198>
 8004144:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8004148:	4649      	mov	r1, r9
 800414a:	4640      	mov	r0, r8
 800414c:	4798      	blx	r3
 800414e:	2800      	cmp	r0, #0
 8004150:	f43f aedf 	beq.w	8003f12 <_scanf_float+0x4a>
 8004154:	e6eb      	b.n	8003f2e <_scanf_float+0x66>
 8004156:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800415a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800415e:	464a      	mov	r2, r9
 8004160:	4640      	mov	r0, r8
 8004162:	4798      	blx	r3
 8004164:	6923      	ldr	r3, [r4, #16]
 8004166:	3b01      	subs	r3, #1
 8004168:	6123      	str	r3, [r4, #16]
 800416a:	e6eb      	b.n	8003f44 <_scanf_float+0x7c>
 800416c:	1e6b      	subs	r3, r5, #1
 800416e:	2b06      	cmp	r3, #6
 8004170:	d824      	bhi.n	80041bc <_scanf_float+0x2f4>
 8004172:	2d02      	cmp	r5, #2
 8004174:	d836      	bhi.n	80041e4 <_scanf_float+0x31c>
 8004176:	9b01      	ldr	r3, [sp, #4]
 8004178:	429e      	cmp	r6, r3
 800417a:	f67f aee7 	bls.w	8003f4c <_scanf_float+0x84>
 800417e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004182:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004186:	464a      	mov	r2, r9
 8004188:	4640      	mov	r0, r8
 800418a:	4798      	blx	r3
 800418c:	6923      	ldr	r3, [r4, #16]
 800418e:	3b01      	subs	r3, #1
 8004190:	6123      	str	r3, [r4, #16]
 8004192:	e7f0      	b.n	8004176 <_scanf_float+0x2ae>
 8004194:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004198:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800419c:	464a      	mov	r2, r9
 800419e:	4640      	mov	r0, r8
 80041a0:	4798      	blx	r3
 80041a2:	6923      	ldr	r3, [r4, #16]
 80041a4:	3b01      	subs	r3, #1
 80041a6:	6123      	str	r3, [r4, #16]
 80041a8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80041ac:	fa5f fa8a 	uxtb.w	sl, sl
 80041b0:	f1ba 0f02 	cmp.w	sl, #2
 80041b4:	d1ee      	bne.n	8004194 <_scanf_float+0x2cc>
 80041b6:	3d03      	subs	r5, #3
 80041b8:	b2ed      	uxtb	r5, r5
 80041ba:	1b76      	subs	r6, r6, r5
 80041bc:	6823      	ldr	r3, [r4, #0]
 80041be:	05da      	lsls	r2, r3, #23
 80041c0:	d530      	bpl.n	8004224 <_scanf_float+0x35c>
 80041c2:	055b      	lsls	r3, r3, #21
 80041c4:	d511      	bpl.n	80041ea <_scanf_float+0x322>
 80041c6:	9b01      	ldr	r3, [sp, #4]
 80041c8:	429e      	cmp	r6, r3
 80041ca:	f67f aebf 	bls.w	8003f4c <_scanf_float+0x84>
 80041ce:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80041d2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80041d6:	464a      	mov	r2, r9
 80041d8:	4640      	mov	r0, r8
 80041da:	4798      	blx	r3
 80041dc:	6923      	ldr	r3, [r4, #16]
 80041de:	3b01      	subs	r3, #1
 80041e0:	6123      	str	r3, [r4, #16]
 80041e2:	e7f0      	b.n	80041c6 <_scanf_float+0x2fe>
 80041e4:	46aa      	mov	sl, r5
 80041e6:	46b3      	mov	fp, r6
 80041e8:	e7de      	b.n	80041a8 <_scanf_float+0x2e0>
 80041ea:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80041ee:	6923      	ldr	r3, [r4, #16]
 80041f0:	2965      	cmp	r1, #101	@ 0x65
 80041f2:	f103 33ff 	add.w	r3, r3, #4294967295
 80041f6:	f106 35ff 	add.w	r5, r6, #4294967295
 80041fa:	6123      	str	r3, [r4, #16]
 80041fc:	d00c      	beq.n	8004218 <_scanf_float+0x350>
 80041fe:	2945      	cmp	r1, #69	@ 0x45
 8004200:	d00a      	beq.n	8004218 <_scanf_float+0x350>
 8004202:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004206:	464a      	mov	r2, r9
 8004208:	4640      	mov	r0, r8
 800420a:	4798      	blx	r3
 800420c:	6923      	ldr	r3, [r4, #16]
 800420e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004212:	3b01      	subs	r3, #1
 8004214:	1eb5      	subs	r5, r6, #2
 8004216:	6123      	str	r3, [r4, #16]
 8004218:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800421c:	464a      	mov	r2, r9
 800421e:	4640      	mov	r0, r8
 8004220:	4798      	blx	r3
 8004222:	462e      	mov	r6, r5
 8004224:	6822      	ldr	r2, [r4, #0]
 8004226:	f012 0210 	ands.w	r2, r2, #16
 800422a:	d001      	beq.n	8004230 <_scanf_float+0x368>
 800422c:	2000      	movs	r0, #0
 800422e:	e68e      	b.n	8003f4e <_scanf_float+0x86>
 8004230:	7032      	strb	r2, [r6, #0]
 8004232:	6823      	ldr	r3, [r4, #0]
 8004234:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004238:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800423c:	d125      	bne.n	800428a <_scanf_float+0x3c2>
 800423e:	9b02      	ldr	r3, [sp, #8]
 8004240:	429f      	cmp	r7, r3
 8004242:	d00a      	beq.n	800425a <_scanf_float+0x392>
 8004244:	1bda      	subs	r2, r3, r7
 8004246:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800424a:	429e      	cmp	r6, r3
 800424c:	bf28      	it	cs
 800424e:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8004252:	491f      	ldr	r1, [pc, #124]	@ (80042d0 <_scanf_float+0x408>)
 8004254:	4630      	mov	r0, r6
 8004256:	f000 f901 	bl	800445c <siprintf>
 800425a:	2200      	movs	r2, #0
 800425c:	9901      	ldr	r1, [sp, #4]
 800425e:	4640      	mov	r0, r8
 8004260:	f002 fbd6 	bl	8006a10 <_strtod_r>
 8004264:	9b03      	ldr	r3, [sp, #12]
 8004266:	6825      	ldr	r5, [r4, #0]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f015 0f02 	tst.w	r5, #2
 800426e:	4606      	mov	r6, r0
 8004270:	460f      	mov	r7, r1
 8004272:	f103 0204 	add.w	r2, r3, #4
 8004276:	d015      	beq.n	80042a4 <_scanf_float+0x3dc>
 8004278:	9903      	ldr	r1, [sp, #12]
 800427a:	600a      	str	r2, [r1, #0]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	e9c3 6700 	strd	r6, r7, [r3]
 8004282:	68e3      	ldr	r3, [r4, #12]
 8004284:	3301      	adds	r3, #1
 8004286:	60e3      	str	r3, [r4, #12]
 8004288:	e7d0      	b.n	800422c <_scanf_float+0x364>
 800428a:	9b04      	ldr	r3, [sp, #16]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d0e4      	beq.n	800425a <_scanf_float+0x392>
 8004290:	9905      	ldr	r1, [sp, #20]
 8004292:	230a      	movs	r3, #10
 8004294:	3101      	adds	r1, #1
 8004296:	4640      	mov	r0, r8
 8004298:	f002 fc3a 	bl	8006b10 <_strtol_r>
 800429c:	9b04      	ldr	r3, [sp, #16]
 800429e:	9e05      	ldr	r6, [sp, #20]
 80042a0:	1ac2      	subs	r2, r0, r3
 80042a2:	e7d0      	b.n	8004246 <_scanf_float+0x37e>
 80042a4:	076d      	lsls	r5, r5, #29
 80042a6:	d4e7      	bmi.n	8004278 <_scanf_float+0x3b0>
 80042a8:	9d03      	ldr	r5, [sp, #12]
 80042aa:	602a      	str	r2, [r5, #0]
 80042ac:	681d      	ldr	r5, [r3, #0]
 80042ae:	4602      	mov	r2, r0
 80042b0:	460b      	mov	r3, r1
 80042b2:	f7fc fc3b 	bl	8000b2c <__aeabi_dcmpun>
 80042b6:	b120      	cbz	r0, 80042c2 <_scanf_float+0x3fa>
 80042b8:	4806      	ldr	r0, [pc, #24]	@ (80042d4 <_scanf_float+0x40c>)
 80042ba:	f000 f9b5 	bl	8004628 <nanf>
 80042be:	6028      	str	r0, [r5, #0]
 80042c0:	e7df      	b.n	8004282 <_scanf_float+0x3ba>
 80042c2:	4630      	mov	r0, r6
 80042c4:	4639      	mov	r1, r7
 80042c6:	f7fc fc8f 	bl	8000be8 <__aeabi_d2f>
 80042ca:	e7f8      	b.n	80042be <_scanf_float+0x3f6>
 80042cc:	2700      	movs	r7, #0
 80042ce:	e633      	b.n	8003f38 <_scanf_float+0x70>
 80042d0:	08007d18 	.word	0x08007d18
 80042d4:	08007e59 	.word	0x08007e59

080042d8 <std>:
 80042d8:	2300      	movs	r3, #0
 80042da:	b510      	push	{r4, lr}
 80042dc:	4604      	mov	r4, r0
 80042de:	e9c0 3300 	strd	r3, r3, [r0]
 80042e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80042e6:	6083      	str	r3, [r0, #8]
 80042e8:	8181      	strh	r1, [r0, #12]
 80042ea:	6643      	str	r3, [r0, #100]	@ 0x64
 80042ec:	81c2      	strh	r2, [r0, #14]
 80042ee:	6183      	str	r3, [r0, #24]
 80042f0:	4619      	mov	r1, r3
 80042f2:	2208      	movs	r2, #8
 80042f4:	305c      	adds	r0, #92	@ 0x5c
 80042f6:	f000 f916 	bl	8004526 <memset>
 80042fa:	4b0d      	ldr	r3, [pc, #52]	@ (8004330 <std+0x58>)
 80042fc:	6263      	str	r3, [r4, #36]	@ 0x24
 80042fe:	4b0d      	ldr	r3, [pc, #52]	@ (8004334 <std+0x5c>)
 8004300:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004302:	4b0d      	ldr	r3, [pc, #52]	@ (8004338 <std+0x60>)
 8004304:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004306:	4b0d      	ldr	r3, [pc, #52]	@ (800433c <std+0x64>)
 8004308:	6323      	str	r3, [r4, #48]	@ 0x30
 800430a:	4b0d      	ldr	r3, [pc, #52]	@ (8004340 <std+0x68>)
 800430c:	6224      	str	r4, [r4, #32]
 800430e:	429c      	cmp	r4, r3
 8004310:	d006      	beq.n	8004320 <std+0x48>
 8004312:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004316:	4294      	cmp	r4, r2
 8004318:	d002      	beq.n	8004320 <std+0x48>
 800431a:	33d0      	adds	r3, #208	@ 0xd0
 800431c:	429c      	cmp	r4, r3
 800431e:	d105      	bne.n	800432c <std+0x54>
 8004320:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004324:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004328:	f000 b97a 	b.w	8004620 <__retarget_lock_init_recursive>
 800432c:	bd10      	pop	{r4, pc}
 800432e:	bf00      	nop
 8004330:	080044a1 	.word	0x080044a1
 8004334:	080044c3 	.word	0x080044c3
 8004338:	080044fb 	.word	0x080044fb
 800433c:	0800451f 	.word	0x0800451f
 8004340:	20000288 	.word	0x20000288

08004344 <stdio_exit_handler>:
 8004344:	4a02      	ldr	r2, [pc, #8]	@ (8004350 <stdio_exit_handler+0xc>)
 8004346:	4903      	ldr	r1, [pc, #12]	@ (8004354 <stdio_exit_handler+0x10>)
 8004348:	4803      	ldr	r0, [pc, #12]	@ (8004358 <stdio_exit_handler+0x14>)
 800434a:	f000 b869 	b.w	8004420 <_fwalk_sglue>
 800434e:	bf00      	nop
 8004350:	2000000c 	.word	0x2000000c
 8004354:	08006ec5 	.word	0x08006ec5
 8004358:	2000001c 	.word	0x2000001c

0800435c <cleanup_stdio>:
 800435c:	6841      	ldr	r1, [r0, #4]
 800435e:	4b0c      	ldr	r3, [pc, #48]	@ (8004390 <cleanup_stdio+0x34>)
 8004360:	4299      	cmp	r1, r3
 8004362:	b510      	push	{r4, lr}
 8004364:	4604      	mov	r4, r0
 8004366:	d001      	beq.n	800436c <cleanup_stdio+0x10>
 8004368:	f002 fdac 	bl	8006ec4 <_fflush_r>
 800436c:	68a1      	ldr	r1, [r4, #8]
 800436e:	4b09      	ldr	r3, [pc, #36]	@ (8004394 <cleanup_stdio+0x38>)
 8004370:	4299      	cmp	r1, r3
 8004372:	d002      	beq.n	800437a <cleanup_stdio+0x1e>
 8004374:	4620      	mov	r0, r4
 8004376:	f002 fda5 	bl	8006ec4 <_fflush_r>
 800437a:	68e1      	ldr	r1, [r4, #12]
 800437c:	4b06      	ldr	r3, [pc, #24]	@ (8004398 <cleanup_stdio+0x3c>)
 800437e:	4299      	cmp	r1, r3
 8004380:	d004      	beq.n	800438c <cleanup_stdio+0x30>
 8004382:	4620      	mov	r0, r4
 8004384:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004388:	f002 bd9c 	b.w	8006ec4 <_fflush_r>
 800438c:	bd10      	pop	{r4, pc}
 800438e:	bf00      	nop
 8004390:	20000288 	.word	0x20000288
 8004394:	200002f0 	.word	0x200002f0
 8004398:	20000358 	.word	0x20000358

0800439c <global_stdio_init.part.0>:
 800439c:	b510      	push	{r4, lr}
 800439e:	4b0b      	ldr	r3, [pc, #44]	@ (80043cc <global_stdio_init.part.0+0x30>)
 80043a0:	4c0b      	ldr	r4, [pc, #44]	@ (80043d0 <global_stdio_init.part.0+0x34>)
 80043a2:	4a0c      	ldr	r2, [pc, #48]	@ (80043d4 <global_stdio_init.part.0+0x38>)
 80043a4:	601a      	str	r2, [r3, #0]
 80043a6:	4620      	mov	r0, r4
 80043a8:	2200      	movs	r2, #0
 80043aa:	2104      	movs	r1, #4
 80043ac:	f7ff ff94 	bl	80042d8 <std>
 80043b0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80043b4:	2201      	movs	r2, #1
 80043b6:	2109      	movs	r1, #9
 80043b8:	f7ff ff8e 	bl	80042d8 <std>
 80043bc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80043c0:	2202      	movs	r2, #2
 80043c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80043c6:	2112      	movs	r1, #18
 80043c8:	f7ff bf86 	b.w	80042d8 <std>
 80043cc:	200003c0 	.word	0x200003c0
 80043d0:	20000288 	.word	0x20000288
 80043d4:	08004345 	.word	0x08004345

080043d8 <__sfp_lock_acquire>:
 80043d8:	4801      	ldr	r0, [pc, #4]	@ (80043e0 <__sfp_lock_acquire+0x8>)
 80043da:	f000 b922 	b.w	8004622 <__retarget_lock_acquire_recursive>
 80043de:	bf00      	nop
 80043e0:	200003c9 	.word	0x200003c9

080043e4 <__sfp_lock_release>:
 80043e4:	4801      	ldr	r0, [pc, #4]	@ (80043ec <__sfp_lock_release+0x8>)
 80043e6:	f000 b91d 	b.w	8004624 <__retarget_lock_release_recursive>
 80043ea:	bf00      	nop
 80043ec:	200003c9 	.word	0x200003c9

080043f0 <__sinit>:
 80043f0:	b510      	push	{r4, lr}
 80043f2:	4604      	mov	r4, r0
 80043f4:	f7ff fff0 	bl	80043d8 <__sfp_lock_acquire>
 80043f8:	6a23      	ldr	r3, [r4, #32]
 80043fa:	b11b      	cbz	r3, 8004404 <__sinit+0x14>
 80043fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004400:	f7ff bff0 	b.w	80043e4 <__sfp_lock_release>
 8004404:	4b04      	ldr	r3, [pc, #16]	@ (8004418 <__sinit+0x28>)
 8004406:	6223      	str	r3, [r4, #32]
 8004408:	4b04      	ldr	r3, [pc, #16]	@ (800441c <__sinit+0x2c>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d1f5      	bne.n	80043fc <__sinit+0xc>
 8004410:	f7ff ffc4 	bl	800439c <global_stdio_init.part.0>
 8004414:	e7f2      	b.n	80043fc <__sinit+0xc>
 8004416:	bf00      	nop
 8004418:	0800435d 	.word	0x0800435d
 800441c:	200003c0 	.word	0x200003c0

08004420 <_fwalk_sglue>:
 8004420:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004424:	4607      	mov	r7, r0
 8004426:	4688      	mov	r8, r1
 8004428:	4614      	mov	r4, r2
 800442a:	2600      	movs	r6, #0
 800442c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004430:	f1b9 0901 	subs.w	r9, r9, #1
 8004434:	d505      	bpl.n	8004442 <_fwalk_sglue+0x22>
 8004436:	6824      	ldr	r4, [r4, #0]
 8004438:	2c00      	cmp	r4, #0
 800443a:	d1f7      	bne.n	800442c <_fwalk_sglue+0xc>
 800443c:	4630      	mov	r0, r6
 800443e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004442:	89ab      	ldrh	r3, [r5, #12]
 8004444:	2b01      	cmp	r3, #1
 8004446:	d907      	bls.n	8004458 <_fwalk_sglue+0x38>
 8004448:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800444c:	3301      	adds	r3, #1
 800444e:	d003      	beq.n	8004458 <_fwalk_sglue+0x38>
 8004450:	4629      	mov	r1, r5
 8004452:	4638      	mov	r0, r7
 8004454:	47c0      	blx	r8
 8004456:	4306      	orrs	r6, r0
 8004458:	3568      	adds	r5, #104	@ 0x68
 800445a:	e7e9      	b.n	8004430 <_fwalk_sglue+0x10>

0800445c <siprintf>:
 800445c:	b40e      	push	{r1, r2, r3}
 800445e:	b510      	push	{r4, lr}
 8004460:	b09d      	sub	sp, #116	@ 0x74
 8004462:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004464:	9002      	str	r0, [sp, #8]
 8004466:	9006      	str	r0, [sp, #24]
 8004468:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800446c:	480a      	ldr	r0, [pc, #40]	@ (8004498 <siprintf+0x3c>)
 800446e:	9107      	str	r1, [sp, #28]
 8004470:	9104      	str	r1, [sp, #16]
 8004472:	490a      	ldr	r1, [pc, #40]	@ (800449c <siprintf+0x40>)
 8004474:	f853 2b04 	ldr.w	r2, [r3], #4
 8004478:	9105      	str	r1, [sp, #20]
 800447a:	2400      	movs	r4, #0
 800447c:	a902      	add	r1, sp, #8
 800447e:	6800      	ldr	r0, [r0, #0]
 8004480:	9301      	str	r3, [sp, #4]
 8004482:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004484:	f002 fba2 	bl	8006bcc <_svfiprintf_r>
 8004488:	9b02      	ldr	r3, [sp, #8]
 800448a:	701c      	strb	r4, [r3, #0]
 800448c:	b01d      	add	sp, #116	@ 0x74
 800448e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004492:	b003      	add	sp, #12
 8004494:	4770      	bx	lr
 8004496:	bf00      	nop
 8004498:	20000018 	.word	0x20000018
 800449c:	ffff0208 	.word	0xffff0208

080044a0 <__sread>:
 80044a0:	b510      	push	{r4, lr}
 80044a2:	460c      	mov	r4, r1
 80044a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80044a8:	f000 f86c 	bl	8004584 <_read_r>
 80044ac:	2800      	cmp	r0, #0
 80044ae:	bfab      	itete	ge
 80044b0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80044b2:	89a3      	ldrhlt	r3, [r4, #12]
 80044b4:	181b      	addge	r3, r3, r0
 80044b6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80044ba:	bfac      	ite	ge
 80044bc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80044be:	81a3      	strhlt	r3, [r4, #12]
 80044c0:	bd10      	pop	{r4, pc}

080044c2 <__swrite>:
 80044c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044c6:	461f      	mov	r7, r3
 80044c8:	898b      	ldrh	r3, [r1, #12]
 80044ca:	05db      	lsls	r3, r3, #23
 80044cc:	4605      	mov	r5, r0
 80044ce:	460c      	mov	r4, r1
 80044d0:	4616      	mov	r6, r2
 80044d2:	d505      	bpl.n	80044e0 <__swrite+0x1e>
 80044d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80044d8:	2302      	movs	r3, #2
 80044da:	2200      	movs	r2, #0
 80044dc:	f000 f840 	bl	8004560 <_lseek_r>
 80044e0:	89a3      	ldrh	r3, [r4, #12]
 80044e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80044e6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80044ea:	81a3      	strh	r3, [r4, #12]
 80044ec:	4632      	mov	r2, r6
 80044ee:	463b      	mov	r3, r7
 80044f0:	4628      	mov	r0, r5
 80044f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80044f6:	f000 b857 	b.w	80045a8 <_write_r>

080044fa <__sseek>:
 80044fa:	b510      	push	{r4, lr}
 80044fc:	460c      	mov	r4, r1
 80044fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004502:	f000 f82d 	bl	8004560 <_lseek_r>
 8004506:	1c43      	adds	r3, r0, #1
 8004508:	89a3      	ldrh	r3, [r4, #12]
 800450a:	bf15      	itete	ne
 800450c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800450e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004512:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004516:	81a3      	strheq	r3, [r4, #12]
 8004518:	bf18      	it	ne
 800451a:	81a3      	strhne	r3, [r4, #12]
 800451c:	bd10      	pop	{r4, pc}

0800451e <__sclose>:
 800451e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004522:	f000 b80d 	b.w	8004540 <_close_r>

08004526 <memset>:
 8004526:	4402      	add	r2, r0
 8004528:	4603      	mov	r3, r0
 800452a:	4293      	cmp	r3, r2
 800452c:	d100      	bne.n	8004530 <memset+0xa>
 800452e:	4770      	bx	lr
 8004530:	f803 1b01 	strb.w	r1, [r3], #1
 8004534:	e7f9      	b.n	800452a <memset+0x4>
	...

08004538 <_localeconv_r>:
 8004538:	4800      	ldr	r0, [pc, #0]	@ (800453c <_localeconv_r+0x4>)
 800453a:	4770      	bx	lr
 800453c:	20000158 	.word	0x20000158

08004540 <_close_r>:
 8004540:	b538      	push	{r3, r4, r5, lr}
 8004542:	4d06      	ldr	r5, [pc, #24]	@ (800455c <_close_r+0x1c>)
 8004544:	2300      	movs	r3, #0
 8004546:	4604      	mov	r4, r0
 8004548:	4608      	mov	r0, r1
 800454a:	602b      	str	r3, [r5, #0]
 800454c:	f7fd f813 	bl	8001576 <_close>
 8004550:	1c43      	adds	r3, r0, #1
 8004552:	d102      	bne.n	800455a <_close_r+0x1a>
 8004554:	682b      	ldr	r3, [r5, #0]
 8004556:	b103      	cbz	r3, 800455a <_close_r+0x1a>
 8004558:	6023      	str	r3, [r4, #0]
 800455a:	bd38      	pop	{r3, r4, r5, pc}
 800455c:	200003c4 	.word	0x200003c4

08004560 <_lseek_r>:
 8004560:	b538      	push	{r3, r4, r5, lr}
 8004562:	4d07      	ldr	r5, [pc, #28]	@ (8004580 <_lseek_r+0x20>)
 8004564:	4604      	mov	r4, r0
 8004566:	4608      	mov	r0, r1
 8004568:	4611      	mov	r1, r2
 800456a:	2200      	movs	r2, #0
 800456c:	602a      	str	r2, [r5, #0]
 800456e:	461a      	mov	r2, r3
 8004570:	f7fd f825 	bl	80015be <_lseek>
 8004574:	1c43      	adds	r3, r0, #1
 8004576:	d102      	bne.n	800457e <_lseek_r+0x1e>
 8004578:	682b      	ldr	r3, [r5, #0]
 800457a:	b103      	cbz	r3, 800457e <_lseek_r+0x1e>
 800457c:	6023      	str	r3, [r4, #0]
 800457e:	bd38      	pop	{r3, r4, r5, pc}
 8004580:	200003c4 	.word	0x200003c4

08004584 <_read_r>:
 8004584:	b538      	push	{r3, r4, r5, lr}
 8004586:	4d07      	ldr	r5, [pc, #28]	@ (80045a4 <_read_r+0x20>)
 8004588:	4604      	mov	r4, r0
 800458a:	4608      	mov	r0, r1
 800458c:	4611      	mov	r1, r2
 800458e:	2200      	movs	r2, #0
 8004590:	602a      	str	r2, [r5, #0]
 8004592:	461a      	mov	r2, r3
 8004594:	f7fc ffb6 	bl	8001504 <_read>
 8004598:	1c43      	adds	r3, r0, #1
 800459a:	d102      	bne.n	80045a2 <_read_r+0x1e>
 800459c:	682b      	ldr	r3, [r5, #0]
 800459e:	b103      	cbz	r3, 80045a2 <_read_r+0x1e>
 80045a0:	6023      	str	r3, [r4, #0]
 80045a2:	bd38      	pop	{r3, r4, r5, pc}
 80045a4:	200003c4 	.word	0x200003c4

080045a8 <_write_r>:
 80045a8:	b538      	push	{r3, r4, r5, lr}
 80045aa:	4d07      	ldr	r5, [pc, #28]	@ (80045c8 <_write_r+0x20>)
 80045ac:	4604      	mov	r4, r0
 80045ae:	4608      	mov	r0, r1
 80045b0:	4611      	mov	r1, r2
 80045b2:	2200      	movs	r2, #0
 80045b4:	602a      	str	r2, [r5, #0]
 80045b6:	461a      	mov	r2, r3
 80045b8:	f7fc ffc1 	bl	800153e <_write>
 80045bc:	1c43      	adds	r3, r0, #1
 80045be:	d102      	bne.n	80045c6 <_write_r+0x1e>
 80045c0:	682b      	ldr	r3, [r5, #0]
 80045c2:	b103      	cbz	r3, 80045c6 <_write_r+0x1e>
 80045c4:	6023      	str	r3, [r4, #0]
 80045c6:	bd38      	pop	{r3, r4, r5, pc}
 80045c8:	200003c4 	.word	0x200003c4

080045cc <__errno>:
 80045cc:	4b01      	ldr	r3, [pc, #4]	@ (80045d4 <__errno+0x8>)
 80045ce:	6818      	ldr	r0, [r3, #0]
 80045d0:	4770      	bx	lr
 80045d2:	bf00      	nop
 80045d4:	20000018 	.word	0x20000018

080045d8 <__libc_init_array>:
 80045d8:	b570      	push	{r4, r5, r6, lr}
 80045da:	4d0d      	ldr	r5, [pc, #52]	@ (8004610 <__libc_init_array+0x38>)
 80045dc:	4c0d      	ldr	r4, [pc, #52]	@ (8004614 <__libc_init_array+0x3c>)
 80045de:	1b64      	subs	r4, r4, r5
 80045e0:	10a4      	asrs	r4, r4, #2
 80045e2:	2600      	movs	r6, #0
 80045e4:	42a6      	cmp	r6, r4
 80045e6:	d109      	bne.n	80045fc <__libc_init_array+0x24>
 80045e8:	4d0b      	ldr	r5, [pc, #44]	@ (8004618 <__libc_init_array+0x40>)
 80045ea:	4c0c      	ldr	r4, [pc, #48]	@ (800461c <__libc_init_array+0x44>)
 80045ec:	f003 fb56 	bl	8007c9c <_init>
 80045f0:	1b64      	subs	r4, r4, r5
 80045f2:	10a4      	asrs	r4, r4, #2
 80045f4:	2600      	movs	r6, #0
 80045f6:	42a6      	cmp	r6, r4
 80045f8:	d105      	bne.n	8004606 <__libc_init_array+0x2e>
 80045fa:	bd70      	pop	{r4, r5, r6, pc}
 80045fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8004600:	4798      	blx	r3
 8004602:	3601      	adds	r6, #1
 8004604:	e7ee      	b.n	80045e4 <__libc_init_array+0xc>
 8004606:	f855 3b04 	ldr.w	r3, [r5], #4
 800460a:	4798      	blx	r3
 800460c:	3601      	adds	r6, #1
 800460e:	e7f2      	b.n	80045f6 <__libc_init_array+0x1e>
 8004610:	08008114 	.word	0x08008114
 8004614:	08008114 	.word	0x08008114
 8004618:	08008114 	.word	0x08008114
 800461c:	08008118 	.word	0x08008118

08004620 <__retarget_lock_init_recursive>:
 8004620:	4770      	bx	lr

08004622 <__retarget_lock_acquire_recursive>:
 8004622:	4770      	bx	lr

08004624 <__retarget_lock_release_recursive>:
 8004624:	4770      	bx	lr
	...

08004628 <nanf>:
 8004628:	4800      	ldr	r0, [pc, #0]	@ (800462c <nanf+0x4>)
 800462a:	4770      	bx	lr
 800462c:	7fc00000 	.word	0x7fc00000

08004630 <quorem>:
 8004630:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004634:	6903      	ldr	r3, [r0, #16]
 8004636:	690c      	ldr	r4, [r1, #16]
 8004638:	42a3      	cmp	r3, r4
 800463a:	4607      	mov	r7, r0
 800463c:	db7e      	blt.n	800473c <quorem+0x10c>
 800463e:	3c01      	subs	r4, #1
 8004640:	f101 0814 	add.w	r8, r1, #20
 8004644:	00a3      	lsls	r3, r4, #2
 8004646:	f100 0514 	add.w	r5, r0, #20
 800464a:	9300      	str	r3, [sp, #0]
 800464c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004650:	9301      	str	r3, [sp, #4]
 8004652:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004656:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800465a:	3301      	adds	r3, #1
 800465c:	429a      	cmp	r2, r3
 800465e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004662:	fbb2 f6f3 	udiv	r6, r2, r3
 8004666:	d32e      	bcc.n	80046c6 <quorem+0x96>
 8004668:	f04f 0a00 	mov.w	sl, #0
 800466c:	46c4      	mov	ip, r8
 800466e:	46ae      	mov	lr, r5
 8004670:	46d3      	mov	fp, sl
 8004672:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004676:	b298      	uxth	r0, r3
 8004678:	fb06 a000 	mla	r0, r6, r0, sl
 800467c:	0c02      	lsrs	r2, r0, #16
 800467e:	0c1b      	lsrs	r3, r3, #16
 8004680:	fb06 2303 	mla	r3, r6, r3, r2
 8004684:	f8de 2000 	ldr.w	r2, [lr]
 8004688:	b280      	uxth	r0, r0
 800468a:	b292      	uxth	r2, r2
 800468c:	1a12      	subs	r2, r2, r0
 800468e:	445a      	add	r2, fp
 8004690:	f8de 0000 	ldr.w	r0, [lr]
 8004694:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004698:	b29b      	uxth	r3, r3
 800469a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800469e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80046a2:	b292      	uxth	r2, r2
 80046a4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80046a8:	45e1      	cmp	r9, ip
 80046aa:	f84e 2b04 	str.w	r2, [lr], #4
 80046ae:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80046b2:	d2de      	bcs.n	8004672 <quorem+0x42>
 80046b4:	9b00      	ldr	r3, [sp, #0]
 80046b6:	58eb      	ldr	r3, [r5, r3]
 80046b8:	b92b      	cbnz	r3, 80046c6 <quorem+0x96>
 80046ba:	9b01      	ldr	r3, [sp, #4]
 80046bc:	3b04      	subs	r3, #4
 80046be:	429d      	cmp	r5, r3
 80046c0:	461a      	mov	r2, r3
 80046c2:	d32f      	bcc.n	8004724 <quorem+0xf4>
 80046c4:	613c      	str	r4, [r7, #16]
 80046c6:	4638      	mov	r0, r7
 80046c8:	f001 f9c6 	bl	8005a58 <__mcmp>
 80046cc:	2800      	cmp	r0, #0
 80046ce:	db25      	blt.n	800471c <quorem+0xec>
 80046d0:	4629      	mov	r1, r5
 80046d2:	2000      	movs	r0, #0
 80046d4:	f858 2b04 	ldr.w	r2, [r8], #4
 80046d8:	f8d1 c000 	ldr.w	ip, [r1]
 80046dc:	fa1f fe82 	uxth.w	lr, r2
 80046e0:	fa1f f38c 	uxth.w	r3, ip
 80046e4:	eba3 030e 	sub.w	r3, r3, lr
 80046e8:	4403      	add	r3, r0
 80046ea:	0c12      	lsrs	r2, r2, #16
 80046ec:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80046f0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80046f4:	b29b      	uxth	r3, r3
 80046f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80046fa:	45c1      	cmp	r9, r8
 80046fc:	f841 3b04 	str.w	r3, [r1], #4
 8004700:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004704:	d2e6      	bcs.n	80046d4 <quorem+0xa4>
 8004706:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800470a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800470e:	b922      	cbnz	r2, 800471a <quorem+0xea>
 8004710:	3b04      	subs	r3, #4
 8004712:	429d      	cmp	r5, r3
 8004714:	461a      	mov	r2, r3
 8004716:	d30b      	bcc.n	8004730 <quorem+0x100>
 8004718:	613c      	str	r4, [r7, #16]
 800471a:	3601      	adds	r6, #1
 800471c:	4630      	mov	r0, r6
 800471e:	b003      	add	sp, #12
 8004720:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004724:	6812      	ldr	r2, [r2, #0]
 8004726:	3b04      	subs	r3, #4
 8004728:	2a00      	cmp	r2, #0
 800472a:	d1cb      	bne.n	80046c4 <quorem+0x94>
 800472c:	3c01      	subs	r4, #1
 800472e:	e7c6      	b.n	80046be <quorem+0x8e>
 8004730:	6812      	ldr	r2, [r2, #0]
 8004732:	3b04      	subs	r3, #4
 8004734:	2a00      	cmp	r2, #0
 8004736:	d1ef      	bne.n	8004718 <quorem+0xe8>
 8004738:	3c01      	subs	r4, #1
 800473a:	e7ea      	b.n	8004712 <quorem+0xe2>
 800473c:	2000      	movs	r0, #0
 800473e:	e7ee      	b.n	800471e <quorem+0xee>

08004740 <_dtoa_r>:
 8004740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004744:	69c7      	ldr	r7, [r0, #28]
 8004746:	b097      	sub	sp, #92	@ 0x5c
 8004748:	4614      	mov	r4, r2
 800474a:	461d      	mov	r5, r3
 800474c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8004750:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8004752:	4681      	mov	r9, r0
 8004754:	b97f      	cbnz	r7, 8004776 <_dtoa_r+0x36>
 8004756:	2010      	movs	r0, #16
 8004758:	f000 fe0c 	bl	8005374 <malloc>
 800475c:	4602      	mov	r2, r0
 800475e:	f8c9 001c 	str.w	r0, [r9, #28]
 8004762:	b920      	cbnz	r0, 800476e <_dtoa_r+0x2e>
 8004764:	4baa      	ldr	r3, [pc, #680]	@ (8004a10 <_dtoa_r+0x2d0>)
 8004766:	21ef      	movs	r1, #239	@ 0xef
 8004768:	48aa      	ldr	r0, [pc, #680]	@ (8004a14 <_dtoa_r+0x2d4>)
 800476a:	f002 fc23 	bl	8006fb4 <__assert_func>
 800476e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004772:	6007      	str	r7, [r0, #0]
 8004774:	60c7      	str	r7, [r0, #12]
 8004776:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800477a:	6819      	ldr	r1, [r3, #0]
 800477c:	b159      	cbz	r1, 8004796 <_dtoa_r+0x56>
 800477e:	685a      	ldr	r2, [r3, #4]
 8004780:	604a      	str	r2, [r1, #4]
 8004782:	2301      	movs	r3, #1
 8004784:	4093      	lsls	r3, r2
 8004786:	608b      	str	r3, [r1, #8]
 8004788:	4648      	mov	r0, r9
 800478a:	f000 fee9 	bl	8005560 <_Bfree>
 800478e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004792:	2200      	movs	r2, #0
 8004794:	601a      	str	r2, [r3, #0]
 8004796:	1e2b      	subs	r3, r5, #0
 8004798:	bfb9      	ittee	lt
 800479a:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800479e:	9307      	strlt	r3, [sp, #28]
 80047a0:	2300      	movge	r3, #0
 80047a2:	6033      	strge	r3, [r6, #0]
 80047a4:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80047a8:	4b9b      	ldr	r3, [pc, #620]	@ (8004a18 <_dtoa_r+0x2d8>)
 80047aa:	bfbc      	itt	lt
 80047ac:	2201      	movlt	r2, #1
 80047ae:	6032      	strlt	r2, [r6, #0]
 80047b0:	ea33 0308 	bics.w	r3, r3, r8
 80047b4:	d112      	bne.n	80047dc <_dtoa_r+0x9c>
 80047b6:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80047b8:	f242 730f 	movw	r3, #9999	@ 0x270f
 80047bc:	6013      	str	r3, [r2, #0]
 80047be:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80047c2:	4323      	orrs	r3, r4
 80047c4:	f000 855b 	beq.w	800527e <_dtoa_r+0xb3e>
 80047c8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80047ca:	f8df a250 	ldr.w	sl, [pc, #592]	@ 8004a1c <_dtoa_r+0x2dc>
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	f000 855d 	beq.w	800528e <_dtoa_r+0xb4e>
 80047d4:	f10a 0303 	add.w	r3, sl, #3
 80047d8:	f000 bd57 	b.w	800528a <_dtoa_r+0xb4a>
 80047dc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80047e0:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80047e4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80047e8:	2200      	movs	r2, #0
 80047ea:	2300      	movs	r3, #0
 80047ec:	f7fc f96c 	bl	8000ac8 <__aeabi_dcmpeq>
 80047f0:	4607      	mov	r7, r0
 80047f2:	b158      	cbz	r0, 800480c <_dtoa_r+0xcc>
 80047f4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80047f6:	2301      	movs	r3, #1
 80047f8:	6013      	str	r3, [r2, #0]
 80047fa:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80047fc:	b113      	cbz	r3, 8004804 <_dtoa_r+0xc4>
 80047fe:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8004800:	4b87      	ldr	r3, [pc, #540]	@ (8004a20 <_dtoa_r+0x2e0>)
 8004802:	6013      	str	r3, [r2, #0]
 8004804:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 8004a24 <_dtoa_r+0x2e4>
 8004808:	f000 bd41 	b.w	800528e <_dtoa_r+0xb4e>
 800480c:	ab14      	add	r3, sp, #80	@ 0x50
 800480e:	9301      	str	r3, [sp, #4]
 8004810:	ab15      	add	r3, sp, #84	@ 0x54
 8004812:	9300      	str	r3, [sp, #0]
 8004814:	4648      	mov	r0, r9
 8004816:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800481a:	f001 fa35 	bl	8005c88 <__d2b>
 800481e:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8004822:	9003      	str	r0, [sp, #12]
 8004824:	2e00      	cmp	r6, #0
 8004826:	d077      	beq.n	8004918 <_dtoa_r+0x1d8>
 8004828:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800482a:	9712      	str	r7, [sp, #72]	@ 0x48
 800482c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004830:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004834:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004838:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800483c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004840:	4619      	mov	r1, r3
 8004842:	2200      	movs	r2, #0
 8004844:	4b78      	ldr	r3, [pc, #480]	@ (8004a28 <_dtoa_r+0x2e8>)
 8004846:	f7fb fd1f 	bl	8000288 <__aeabi_dsub>
 800484a:	a36b      	add	r3, pc, #428	@ (adr r3, 80049f8 <_dtoa_r+0x2b8>)
 800484c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004850:	f7fb fed2 	bl	80005f8 <__aeabi_dmul>
 8004854:	a36a      	add	r3, pc, #424	@ (adr r3, 8004a00 <_dtoa_r+0x2c0>)
 8004856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800485a:	f7fb fd17 	bl	800028c <__adddf3>
 800485e:	4604      	mov	r4, r0
 8004860:	4630      	mov	r0, r6
 8004862:	460d      	mov	r5, r1
 8004864:	f7fb fe5e 	bl	8000524 <__aeabi_i2d>
 8004868:	a367      	add	r3, pc, #412	@ (adr r3, 8004a08 <_dtoa_r+0x2c8>)
 800486a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800486e:	f7fb fec3 	bl	80005f8 <__aeabi_dmul>
 8004872:	4602      	mov	r2, r0
 8004874:	460b      	mov	r3, r1
 8004876:	4620      	mov	r0, r4
 8004878:	4629      	mov	r1, r5
 800487a:	f7fb fd07 	bl	800028c <__adddf3>
 800487e:	4604      	mov	r4, r0
 8004880:	460d      	mov	r5, r1
 8004882:	f7fc f969 	bl	8000b58 <__aeabi_d2iz>
 8004886:	2200      	movs	r2, #0
 8004888:	4607      	mov	r7, r0
 800488a:	2300      	movs	r3, #0
 800488c:	4620      	mov	r0, r4
 800488e:	4629      	mov	r1, r5
 8004890:	f7fc f924 	bl	8000adc <__aeabi_dcmplt>
 8004894:	b140      	cbz	r0, 80048a8 <_dtoa_r+0x168>
 8004896:	4638      	mov	r0, r7
 8004898:	f7fb fe44 	bl	8000524 <__aeabi_i2d>
 800489c:	4622      	mov	r2, r4
 800489e:	462b      	mov	r3, r5
 80048a0:	f7fc f912 	bl	8000ac8 <__aeabi_dcmpeq>
 80048a4:	b900      	cbnz	r0, 80048a8 <_dtoa_r+0x168>
 80048a6:	3f01      	subs	r7, #1
 80048a8:	2f16      	cmp	r7, #22
 80048aa:	d853      	bhi.n	8004954 <_dtoa_r+0x214>
 80048ac:	4b5f      	ldr	r3, [pc, #380]	@ (8004a2c <_dtoa_r+0x2ec>)
 80048ae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80048b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80048ba:	f7fc f90f 	bl	8000adc <__aeabi_dcmplt>
 80048be:	2800      	cmp	r0, #0
 80048c0:	d04a      	beq.n	8004958 <_dtoa_r+0x218>
 80048c2:	3f01      	subs	r7, #1
 80048c4:	2300      	movs	r3, #0
 80048c6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80048c8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80048ca:	1b9b      	subs	r3, r3, r6
 80048cc:	1e5a      	subs	r2, r3, #1
 80048ce:	bf45      	ittet	mi
 80048d0:	f1c3 0301 	rsbmi	r3, r3, #1
 80048d4:	9304      	strmi	r3, [sp, #16]
 80048d6:	2300      	movpl	r3, #0
 80048d8:	2300      	movmi	r3, #0
 80048da:	9209      	str	r2, [sp, #36]	@ 0x24
 80048dc:	bf54      	ite	pl
 80048de:	9304      	strpl	r3, [sp, #16]
 80048e0:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80048e2:	2f00      	cmp	r7, #0
 80048e4:	db3a      	blt.n	800495c <_dtoa_r+0x21c>
 80048e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80048e8:	970e      	str	r7, [sp, #56]	@ 0x38
 80048ea:	443b      	add	r3, r7
 80048ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80048ee:	2300      	movs	r3, #0
 80048f0:	930a      	str	r3, [sp, #40]	@ 0x28
 80048f2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80048f4:	2b09      	cmp	r3, #9
 80048f6:	d864      	bhi.n	80049c2 <_dtoa_r+0x282>
 80048f8:	2b05      	cmp	r3, #5
 80048fa:	bfc4      	itt	gt
 80048fc:	3b04      	subgt	r3, #4
 80048fe:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8004900:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004902:	f1a3 0302 	sub.w	r3, r3, #2
 8004906:	bfcc      	ite	gt
 8004908:	2400      	movgt	r4, #0
 800490a:	2401      	movle	r4, #1
 800490c:	2b03      	cmp	r3, #3
 800490e:	d864      	bhi.n	80049da <_dtoa_r+0x29a>
 8004910:	e8df f003 	tbb	[pc, r3]
 8004914:	2c385553 	.word	0x2c385553
 8004918:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800491c:	441e      	add	r6, r3
 800491e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004922:	2b20      	cmp	r3, #32
 8004924:	bfc1      	itttt	gt
 8004926:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800492a:	fa08 f803 	lslgt.w	r8, r8, r3
 800492e:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004932:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004936:	bfd6      	itet	le
 8004938:	f1c3 0320 	rsble	r3, r3, #32
 800493c:	ea48 0003 	orrgt.w	r0, r8, r3
 8004940:	fa04 f003 	lslle.w	r0, r4, r3
 8004944:	f7fb fdde 	bl	8000504 <__aeabi_ui2d>
 8004948:	2201      	movs	r2, #1
 800494a:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800494e:	3e01      	subs	r6, #1
 8004950:	9212      	str	r2, [sp, #72]	@ 0x48
 8004952:	e775      	b.n	8004840 <_dtoa_r+0x100>
 8004954:	2301      	movs	r3, #1
 8004956:	e7b6      	b.n	80048c6 <_dtoa_r+0x186>
 8004958:	900f      	str	r0, [sp, #60]	@ 0x3c
 800495a:	e7b5      	b.n	80048c8 <_dtoa_r+0x188>
 800495c:	9b04      	ldr	r3, [sp, #16]
 800495e:	1bdb      	subs	r3, r3, r7
 8004960:	9304      	str	r3, [sp, #16]
 8004962:	427b      	negs	r3, r7
 8004964:	930a      	str	r3, [sp, #40]	@ 0x28
 8004966:	2300      	movs	r3, #0
 8004968:	930e      	str	r3, [sp, #56]	@ 0x38
 800496a:	e7c2      	b.n	80048f2 <_dtoa_r+0x1b2>
 800496c:	2301      	movs	r3, #1
 800496e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004970:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004972:	eb07 0b03 	add.w	fp, r7, r3
 8004976:	f10b 0301 	add.w	r3, fp, #1
 800497a:	2b01      	cmp	r3, #1
 800497c:	9308      	str	r3, [sp, #32]
 800497e:	bfb8      	it	lt
 8004980:	2301      	movlt	r3, #1
 8004982:	e006      	b.n	8004992 <_dtoa_r+0x252>
 8004984:	2301      	movs	r3, #1
 8004986:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004988:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800498a:	2b00      	cmp	r3, #0
 800498c:	dd28      	ble.n	80049e0 <_dtoa_r+0x2a0>
 800498e:	469b      	mov	fp, r3
 8004990:	9308      	str	r3, [sp, #32]
 8004992:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8004996:	2100      	movs	r1, #0
 8004998:	2204      	movs	r2, #4
 800499a:	f102 0514 	add.w	r5, r2, #20
 800499e:	429d      	cmp	r5, r3
 80049a0:	d926      	bls.n	80049f0 <_dtoa_r+0x2b0>
 80049a2:	6041      	str	r1, [r0, #4]
 80049a4:	4648      	mov	r0, r9
 80049a6:	f000 fd9b 	bl	80054e0 <_Balloc>
 80049aa:	4682      	mov	sl, r0
 80049ac:	2800      	cmp	r0, #0
 80049ae:	d141      	bne.n	8004a34 <_dtoa_r+0x2f4>
 80049b0:	4b1f      	ldr	r3, [pc, #124]	@ (8004a30 <_dtoa_r+0x2f0>)
 80049b2:	4602      	mov	r2, r0
 80049b4:	f240 11af 	movw	r1, #431	@ 0x1af
 80049b8:	e6d6      	b.n	8004768 <_dtoa_r+0x28>
 80049ba:	2300      	movs	r3, #0
 80049bc:	e7e3      	b.n	8004986 <_dtoa_r+0x246>
 80049be:	2300      	movs	r3, #0
 80049c0:	e7d5      	b.n	800496e <_dtoa_r+0x22e>
 80049c2:	2401      	movs	r4, #1
 80049c4:	2300      	movs	r3, #0
 80049c6:	9320      	str	r3, [sp, #128]	@ 0x80
 80049c8:	940b      	str	r4, [sp, #44]	@ 0x2c
 80049ca:	f04f 3bff 	mov.w	fp, #4294967295
 80049ce:	2200      	movs	r2, #0
 80049d0:	f8cd b020 	str.w	fp, [sp, #32]
 80049d4:	2312      	movs	r3, #18
 80049d6:	9221      	str	r2, [sp, #132]	@ 0x84
 80049d8:	e7db      	b.n	8004992 <_dtoa_r+0x252>
 80049da:	2301      	movs	r3, #1
 80049dc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80049de:	e7f4      	b.n	80049ca <_dtoa_r+0x28a>
 80049e0:	f04f 0b01 	mov.w	fp, #1
 80049e4:	f8cd b020 	str.w	fp, [sp, #32]
 80049e8:	465b      	mov	r3, fp
 80049ea:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 80049ee:	e7d0      	b.n	8004992 <_dtoa_r+0x252>
 80049f0:	3101      	adds	r1, #1
 80049f2:	0052      	lsls	r2, r2, #1
 80049f4:	e7d1      	b.n	800499a <_dtoa_r+0x25a>
 80049f6:	bf00      	nop
 80049f8:	636f4361 	.word	0x636f4361
 80049fc:	3fd287a7 	.word	0x3fd287a7
 8004a00:	8b60c8b3 	.word	0x8b60c8b3
 8004a04:	3fc68a28 	.word	0x3fc68a28
 8004a08:	509f79fb 	.word	0x509f79fb
 8004a0c:	3fd34413 	.word	0x3fd34413
 8004a10:	08007d2a 	.word	0x08007d2a
 8004a14:	08007d41 	.word	0x08007d41
 8004a18:	7ff00000 	.word	0x7ff00000
 8004a1c:	08007d26 	.word	0x08007d26
 8004a20:	08007cf5 	.word	0x08007cf5
 8004a24:	08007cf4 	.word	0x08007cf4
 8004a28:	3ff80000 	.word	0x3ff80000
 8004a2c:	08007ef0 	.word	0x08007ef0
 8004a30:	08007d99 	.word	0x08007d99
 8004a34:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004a38:	6018      	str	r0, [r3, #0]
 8004a3a:	9b08      	ldr	r3, [sp, #32]
 8004a3c:	2b0e      	cmp	r3, #14
 8004a3e:	f200 80a1 	bhi.w	8004b84 <_dtoa_r+0x444>
 8004a42:	2c00      	cmp	r4, #0
 8004a44:	f000 809e 	beq.w	8004b84 <_dtoa_r+0x444>
 8004a48:	2f00      	cmp	r7, #0
 8004a4a:	dd33      	ble.n	8004ab4 <_dtoa_r+0x374>
 8004a4c:	4b9c      	ldr	r3, [pc, #624]	@ (8004cc0 <_dtoa_r+0x580>)
 8004a4e:	f007 020f 	and.w	r2, r7, #15
 8004a52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004a56:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004a5a:	05f8      	lsls	r0, r7, #23
 8004a5c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8004a60:	ea4f 1427 	mov.w	r4, r7, asr #4
 8004a64:	d516      	bpl.n	8004a94 <_dtoa_r+0x354>
 8004a66:	4b97      	ldr	r3, [pc, #604]	@ (8004cc4 <_dtoa_r+0x584>)
 8004a68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004a6c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004a70:	f7fb feec 	bl	800084c <__aeabi_ddiv>
 8004a74:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004a78:	f004 040f 	and.w	r4, r4, #15
 8004a7c:	2603      	movs	r6, #3
 8004a7e:	4d91      	ldr	r5, [pc, #580]	@ (8004cc4 <_dtoa_r+0x584>)
 8004a80:	b954      	cbnz	r4, 8004a98 <_dtoa_r+0x358>
 8004a82:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004a86:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004a8a:	f7fb fedf 	bl	800084c <__aeabi_ddiv>
 8004a8e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004a92:	e028      	b.n	8004ae6 <_dtoa_r+0x3a6>
 8004a94:	2602      	movs	r6, #2
 8004a96:	e7f2      	b.n	8004a7e <_dtoa_r+0x33e>
 8004a98:	07e1      	lsls	r1, r4, #31
 8004a9a:	d508      	bpl.n	8004aae <_dtoa_r+0x36e>
 8004a9c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004aa0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004aa4:	f7fb fda8 	bl	80005f8 <__aeabi_dmul>
 8004aa8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004aac:	3601      	adds	r6, #1
 8004aae:	1064      	asrs	r4, r4, #1
 8004ab0:	3508      	adds	r5, #8
 8004ab2:	e7e5      	b.n	8004a80 <_dtoa_r+0x340>
 8004ab4:	f000 80af 	beq.w	8004c16 <_dtoa_r+0x4d6>
 8004ab8:	427c      	negs	r4, r7
 8004aba:	4b81      	ldr	r3, [pc, #516]	@ (8004cc0 <_dtoa_r+0x580>)
 8004abc:	4d81      	ldr	r5, [pc, #516]	@ (8004cc4 <_dtoa_r+0x584>)
 8004abe:	f004 020f 	and.w	r2, r4, #15
 8004ac2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004ace:	f7fb fd93 	bl	80005f8 <__aeabi_dmul>
 8004ad2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004ad6:	1124      	asrs	r4, r4, #4
 8004ad8:	2300      	movs	r3, #0
 8004ada:	2602      	movs	r6, #2
 8004adc:	2c00      	cmp	r4, #0
 8004ade:	f040 808f 	bne.w	8004c00 <_dtoa_r+0x4c0>
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d1d3      	bne.n	8004a8e <_dtoa_r+0x34e>
 8004ae6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004ae8:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	f000 8094 	beq.w	8004c1a <_dtoa_r+0x4da>
 8004af2:	4b75      	ldr	r3, [pc, #468]	@ (8004cc8 <_dtoa_r+0x588>)
 8004af4:	2200      	movs	r2, #0
 8004af6:	4620      	mov	r0, r4
 8004af8:	4629      	mov	r1, r5
 8004afa:	f7fb ffef 	bl	8000adc <__aeabi_dcmplt>
 8004afe:	2800      	cmp	r0, #0
 8004b00:	f000 808b 	beq.w	8004c1a <_dtoa_r+0x4da>
 8004b04:	9b08      	ldr	r3, [sp, #32]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	f000 8087 	beq.w	8004c1a <_dtoa_r+0x4da>
 8004b0c:	f1bb 0f00 	cmp.w	fp, #0
 8004b10:	dd34      	ble.n	8004b7c <_dtoa_r+0x43c>
 8004b12:	4620      	mov	r0, r4
 8004b14:	4b6d      	ldr	r3, [pc, #436]	@ (8004ccc <_dtoa_r+0x58c>)
 8004b16:	2200      	movs	r2, #0
 8004b18:	4629      	mov	r1, r5
 8004b1a:	f7fb fd6d 	bl	80005f8 <__aeabi_dmul>
 8004b1e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004b22:	f107 38ff 	add.w	r8, r7, #4294967295
 8004b26:	3601      	adds	r6, #1
 8004b28:	465c      	mov	r4, fp
 8004b2a:	4630      	mov	r0, r6
 8004b2c:	f7fb fcfa 	bl	8000524 <__aeabi_i2d>
 8004b30:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004b34:	f7fb fd60 	bl	80005f8 <__aeabi_dmul>
 8004b38:	4b65      	ldr	r3, [pc, #404]	@ (8004cd0 <_dtoa_r+0x590>)
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	f7fb fba6 	bl	800028c <__adddf3>
 8004b40:	4605      	mov	r5, r0
 8004b42:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8004b46:	2c00      	cmp	r4, #0
 8004b48:	d16a      	bne.n	8004c20 <_dtoa_r+0x4e0>
 8004b4a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004b4e:	4b61      	ldr	r3, [pc, #388]	@ (8004cd4 <_dtoa_r+0x594>)
 8004b50:	2200      	movs	r2, #0
 8004b52:	f7fb fb99 	bl	8000288 <__aeabi_dsub>
 8004b56:	4602      	mov	r2, r0
 8004b58:	460b      	mov	r3, r1
 8004b5a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004b5e:	462a      	mov	r2, r5
 8004b60:	4633      	mov	r3, r6
 8004b62:	f7fb ffd9 	bl	8000b18 <__aeabi_dcmpgt>
 8004b66:	2800      	cmp	r0, #0
 8004b68:	f040 8298 	bne.w	800509c <_dtoa_r+0x95c>
 8004b6c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004b70:	462a      	mov	r2, r5
 8004b72:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004b76:	f7fb ffb1 	bl	8000adc <__aeabi_dcmplt>
 8004b7a:	bb38      	cbnz	r0, 8004bcc <_dtoa_r+0x48c>
 8004b7c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8004b80:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8004b84:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	f2c0 8157 	blt.w	8004e3a <_dtoa_r+0x6fa>
 8004b8c:	2f0e      	cmp	r7, #14
 8004b8e:	f300 8154 	bgt.w	8004e3a <_dtoa_r+0x6fa>
 8004b92:	4b4b      	ldr	r3, [pc, #300]	@ (8004cc0 <_dtoa_r+0x580>)
 8004b94:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004b98:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004b9c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004ba0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	f280 80e5 	bge.w	8004d72 <_dtoa_r+0x632>
 8004ba8:	9b08      	ldr	r3, [sp, #32]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	f300 80e1 	bgt.w	8004d72 <_dtoa_r+0x632>
 8004bb0:	d10c      	bne.n	8004bcc <_dtoa_r+0x48c>
 8004bb2:	4b48      	ldr	r3, [pc, #288]	@ (8004cd4 <_dtoa_r+0x594>)
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004bba:	f7fb fd1d 	bl	80005f8 <__aeabi_dmul>
 8004bbe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004bc2:	f7fb ff9f 	bl	8000b04 <__aeabi_dcmpge>
 8004bc6:	2800      	cmp	r0, #0
 8004bc8:	f000 8266 	beq.w	8005098 <_dtoa_r+0x958>
 8004bcc:	2400      	movs	r4, #0
 8004bce:	4625      	mov	r5, r4
 8004bd0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004bd2:	4656      	mov	r6, sl
 8004bd4:	ea6f 0803 	mvn.w	r8, r3
 8004bd8:	2700      	movs	r7, #0
 8004bda:	4621      	mov	r1, r4
 8004bdc:	4648      	mov	r0, r9
 8004bde:	f000 fcbf 	bl	8005560 <_Bfree>
 8004be2:	2d00      	cmp	r5, #0
 8004be4:	f000 80bd 	beq.w	8004d62 <_dtoa_r+0x622>
 8004be8:	b12f      	cbz	r7, 8004bf6 <_dtoa_r+0x4b6>
 8004bea:	42af      	cmp	r7, r5
 8004bec:	d003      	beq.n	8004bf6 <_dtoa_r+0x4b6>
 8004bee:	4639      	mov	r1, r7
 8004bf0:	4648      	mov	r0, r9
 8004bf2:	f000 fcb5 	bl	8005560 <_Bfree>
 8004bf6:	4629      	mov	r1, r5
 8004bf8:	4648      	mov	r0, r9
 8004bfa:	f000 fcb1 	bl	8005560 <_Bfree>
 8004bfe:	e0b0      	b.n	8004d62 <_dtoa_r+0x622>
 8004c00:	07e2      	lsls	r2, r4, #31
 8004c02:	d505      	bpl.n	8004c10 <_dtoa_r+0x4d0>
 8004c04:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004c08:	f7fb fcf6 	bl	80005f8 <__aeabi_dmul>
 8004c0c:	3601      	adds	r6, #1
 8004c0e:	2301      	movs	r3, #1
 8004c10:	1064      	asrs	r4, r4, #1
 8004c12:	3508      	adds	r5, #8
 8004c14:	e762      	b.n	8004adc <_dtoa_r+0x39c>
 8004c16:	2602      	movs	r6, #2
 8004c18:	e765      	b.n	8004ae6 <_dtoa_r+0x3a6>
 8004c1a:	9c08      	ldr	r4, [sp, #32]
 8004c1c:	46b8      	mov	r8, r7
 8004c1e:	e784      	b.n	8004b2a <_dtoa_r+0x3ea>
 8004c20:	4b27      	ldr	r3, [pc, #156]	@ (8004cc0 <_dtoa_r+0x580>)
 8004c22:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004c24:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004c28:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004c2c:	4454      	add	r4, sl
 8004c2e:	2900      	cmp	r1, #0
 8004c30:	d054      	beq.n	8004cdc <_dtoa_r+0x59c>
 8004c32:	4929      	ldr	r1, [pc, #164]	@ (8004cd8 <_dtoa_r+0x598>)
 8004c34:	2000      	movs	r0, #0
 8004c36:	f7fb fe09 	bl	800084c <__aeabi_ddiv>
 8004c3a:	4633      	mov	r3, r6
 8004c3c:	462a      	mov	r2, r5
 8004c3e:	f7fb fb23 	bl	8000288 <__aeabi_dsub>
 8004c42:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004c46:	4656      	mov	r6, sl
 8004c48:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004c4c:	f7fb ff84 	bl	8000b58 <__aeabi_d2iz>
 8004c50:	4605      	mov	r5, r0
 8004c52:	f7fb fc67 	bl	8000524 <__aeabi_i2d>
 8004c56:	4602      	mov	r2, r0
 8004c58:	460b      	mov	r3, r1
 8004c5a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004c5e:	f7fb fb13 	bl	8000288 <__aeabi_dsub>
 8004c62:	3530      	adds	r5, #48	@ 0x30
 8004c64:	4602      	mov	r2, r0
 8004c66:	460b      	mov	r3, r1
 8004c68:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004c6c:	f806 5b01 	strb.w	r5, [r6], #1
 8004c70:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004c74:	f7fb ff32 	bl	8000adc <__aeabi_dcmplt>
 8004c78:	2800      	cmp	r0, #0
 8004c7a:	d172      	bne.n	8004d62 <_dtoa_r+0x622>
 8004c7c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004c80:	4911      	ldr	r1, [pc, #68]	@ (8004cc8 <_dtoa_r+0x588>)
 8004c82:	2000      	movs	r0, #0
 8004c84:	f7fb fb00 	bl	8000288 <__aeabi_dsub>
 8004c88:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004c8c:	f7fb ff26 	bl	8000adc <__aeabi_dcmplt>
 8004c90:	2800      	cmp	r0, #0
 8004c92:	f040 80b4 	bne.w	8004dfe <_dtoa_r+0x6be>
 8004c96:	42a6      	cmp	r6, r4
 8004c98:	f43f af70 	beq.w	8004b7c <_dtoa_r+0x43c>
 8004c9c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004ca0:	4b0a      	ldr	r3, [pc, #40]	@ (8004ccc <_dtoa_r+0x58c>)
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	f7fb fca8 	bl	80005f8 <__aeabi_dmul>
 8004ca8:	4b08      	ldr	r3, [pc, #32]	@ (8004ccc <_dtoa_r+0x58c>)
 8004caa:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004cae:	2200      	movs	r2, #0
 8004cb0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004cb4:	f7fb fca0 	bl	80005f8 <__aeabi_dmul>
 8004cb8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004cbc:	e7c4      	b.n	8004c48 <_dtoa_r+0x508>
 8004cbe:	bf00      	nop
 8004cc0:	08007ef0 	.word	0x08007ef0
 8004cc4:	08007ec8 	.word	0x08007ec8
 8004cc8:	3ff00000 	.word	0x3ff00000
 8004ccc:	40240000 	.word	0x40240000
 8004cd0:	401c0000 	.word	0x401c0000
 8004cd4:	40140000 	.word	0x40140000
 8004cd8:	3fe00000 	.word	0x3fe00000
 8004cdc:	4631      	mov	r1, r6
 8004cde:	4628      	mov	r0, r5
 8004ce0:	f7fb fc8a 	bl	80005f8 <__aeabi_dmul>
 8004ce4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004ce8:	9413      	str	r4, [sp, #76]	@ 0x4c
 8004cea:	4656      	mov	r6, sl
 8004cec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004cf0:	f7fb ff32 	bl	8000b58 <__aeabi_d2iz>
 8004cf4:	4605      	mov	r5, r0
 8004cf6:	f7fb fc15 	bl	8000524 <__aeabi_i2d>
 8004cfa:	4602      	mov	r2, r0
 8004cfc:	460b      	mov	r3, r1
 8004cfe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004d02:	f7fb fac1 	bl	8000288 <__aeabi_dsub>
 8004d06:	3530      	adds	r5, #48	@ 0x30
 8004d08:	f806 5b01 	strb.w	r5, [r6], #1
 8004d0c:	4602      	mov	r2, r0
 8004d0e:	460b      	mov	r3, r1
 8004d10:	42a6      	cmp	r6, r4
 8004d12:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004d16:	f04f 0200 	mov.w	r2, #0
 8004d1a:	d124      	bne.n	8004d66 <_dtoa_r+0x626>
 8004d1c:	4baf      	ldr	r3, [pc, #700]	@ (8004fdc <_dtoa_r+0x89c>)
 8004d1e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004d22:	f7fb fab3 	bl	800028c <__adddf3>
 8004d26:	4602      	mov	r2, r0
 8004d28:	460b      	mov	r3, r1
 8004d2a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004d2e:	f7fb fef3 	bl	8000b18 <__aeabi_dcmpgt>
 8004d32:	2800      	cmp	r0, #0
 8004d34:	d163      	bne.n	8004dfe <_dtoa_r+0x6be>
 8004d36:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004d3a:	49a8      	ldr	r1, [pc, #672]	@ (8004fdc <_dtoa_r+0x89c>)
 8004d3c:	2000      	movs	r0, #0
 8004d3e:	f7fb faa3 	bl	8000288 <__aeabi_dsub>
 8004d42:	4602      	mov	r2, r0
 8004d44:	460b      	mov	r3, r1
 8004d46:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004d4a:	f7fb fec7 	bl	8000adc <__aeabi_dcmplt>
 8004d4e:	2800      	cmp	r0, #0
 8004d50:	f43f af14 	beq.w	8004b7c <_dtoa_r+0x43c>
 8004d54:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8004d56:	1e73      	subs	r3, r6, #1
 8004d58:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004d5a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004d5e:	2b30      	cmp	r3, #48	@ 0x30
 8004d60:	d0f8      	beq.n	8004d54 <_dtoa_r+0x614>
 8004d62:	4647      	mov	r7, r8
 8004d64:	e03b      	b.n	8004dde <_dtoa_r+0x69e>
 8004d66:	4b9e      	ldr	r3, [pc, #632]	@ (8004fe0 <_dtoa_r+0x8a0>)
 8004d68:	f7fb fc46 	bl	80005f8 <__aeabi_dmul>
 8004d6c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004d70:	e7bc      	b.n	8004cec <_dtoa_r+0x5ac>
 8004d72:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8004d76:	4656      	mov	r6, sl
 8004d78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d7c:	4620      	mov	r0, r4
 8004d7e:	4629      	mov	r1, r5
 8004d80:	f7fb fd64 	bl	800084c <__aeabi_ddiv>
 8004d84:	f7fb fee8 	bl	8000b58 <__aeabi_d2iz>
 8004d88:	4680      	mov	r8, r0
 8004d8a:	f7fb fbcb 	bl	8000524 <__aeabi_i2d>
 8004d8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d92:	f7fb fc31 	bl	80005f8 <__aeabi_dmul>
 8004d96:	4602      	mov	r2, r0
 8004d98:	460b      	mov	r3, r1
 8004d9a:	4620      	mov	r0, r4
 8004d9c:	4629      	mov	r1, r5
 8004d9e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8004da2:	f7fb fa71 	bl	8000288 <__aeabi_dsub>
 8004da6:	f806 4b01 	strb.w	r4, [r6], #1
 8004daa:	9d08      	ldr	r5, [sp, #32]
 8004dac:	eba6 040a 	sub.w	r4, r6, sl
 8004db0:	42a5      	cmp	r5, r4
 8004db2:	4602      	mov	r2, r0
 8004db4:	460b      	mov	r3, r1
 8004db6:	d133      	bne.n	8004e20 <_dtoa_r+0x6e0>
 8004db8:	f7fb fa68 	bl	800028c <__adddf3>
 8004dbc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004dc0:	4604      	mov	r4, r0
 8004dc2:	460d      	mov	r5, r1
 8004dc4:	f7fb fea8 	bl	8000b18 <__aeabi_dcmpgt>
 8004dc8:	b9c0      	cbnz	r0, 8004dfc <_dtoa_r+0x6bc>
 8004dca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004dce:	4620      	mov	r0, r4
 8004dd0:	4629      	mov	r1, r5
 8004dd2:	f7fb fe79 	bl	8000ac8 <__aeabi_dcmpeq>
 8004dd6:	b110      	cbz	r0, 8004dde <_dtoa_r+0x69e>
 8004dd8:	f018 0f01 	tst.w	r8, #1
 8004ddc:	d10e      	bne.n	8004dfc <_dtoa_r+0x6bc>
 8004dde:	9903      	ldr	r1, [sp, #12]
 8004de0:	4648      	mov	r0, r9
 8004de2:	f000 fbbd 	bl	8005560 <_Bfree>
 8004de6:	2300      	movs	r3, #0
 8004de8:	7033      	strb	r3, [r6, #0]
 8004dea:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8004dec:	3701      	adds	r7, #1
 8004dee:	601f      	str	r7, [r3, #0]
 8004df0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	f000 824b 	beq.w	800528e <_dtoa_r+0xb4e>
 8004df8:	601e      	str	r6, [r3, #0]
 8004dfa:	e248      	b.n	800528e <_dtoa_r+0xb4e>
 8004dfc:	46b8      	mov	r8, r7
 8004dfe:	4633      	mov	r3, r6
 8004e00:	461e      	mov	r6, r3
 8004e02:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004e06:	2a39      	cmp	r2, #57	@ 0x39
 8004e08:	d106      	bne.n	8004e18 <_dtoa_r+0x6d8>
 8004e0a:	459a      	cmp	sl, r3
 8004e0c:	d1f8      	bne.n	8004e00 <_dtoa_r+0x6c0>
 8004e0e:	2230      	movs	r2, #48	@ 0x30
 8004e10:	f108 0801 	add.w	r8, r8, #1
 8004e14:	f88a 2000 	strb.w	r2, [sl]
 8004e18:	781a      	ldrb	r2, [r3, #0]
 8004e1a:	3201      	adds	r2, #1
 8004e1c:	701a      	strb	r2, [r3, #0]
 8004e1e:	e7a0      	b.n	8004d62 <_dtoa_r+0x622>
 8004e20:	4b6f      	ldr	r3, [pc, #444]	@ (8004fe0 <_dtoa_r+0x8a0>)
 8004e22:	2200      	movs	r2, #0
 8004e24:	f7fb fbe8 	bl	80005f8 <__aeabi_dmul>
 8004e28:	2200      	movs	r2, #0
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	4604      	mov	r4, r0
 8004e2e:	460d      	mov	r5, r1
 8004e30:	f7fb fe4a 	bl	8000ac8 <__aeabi_dcmpeq>
 8004e34:	2800      	cmp	r0, #0
 8004e36:	d09f      	beq.n	8004d78 <_dtoa_r+0x638>
 8004e38:	e7d1      	b.n	8004dde <_dtoa_r+0x69e>
 8004e3a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8004e3c:	2a00      	cmp	r2, #0
 8004e3e:	f000 80ea 	beq.w	8005016 <_dtoa_r+0x8d6>
 8004e42:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004e44:	2a01      	cmp	r2, #1
 8004e46:	f300 80cd 	bgt.w	8004fe4 <_dtoa_r+0x8a4>
 8004e4a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004e4c:	2a00      	cmp	r2, #0
 8004e4e:	f000 80c1 	beq.w	8004fd4 <_dtoa_r+0x894>
 8004e52:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8004e56:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004e58:	9e04      	ldr	r6, [sp, #16]
 8004e5a:	9a04      	ldr	r2, [sp, #16]
 8004e5c:	441a      	add	r2, r3
 8004e5e:	9204      	str	r2, [sp, #16]
 8004e60:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004e62:	2101      	movs	r1, #1
 8004e64:	441a      	add	r2, r3
 8004e66:	4648      	mov	r0, r9
 8004e68:	9209      	str	r2, [sp, #36]	@ 0x24
 8004e6a:	f000 fc77 	bl	800575c <__i2b>
 8004e6e:	4605      	mov	r5, r0
 8004e70:	b166      	cbz	r6, 8004e8c <_dtoa_r+0x74c>
 8004e72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	dd09      	ble.n	8004e8c <_dtoa_r+0x74c>
 8004e78:	42b3      	cmp	r3, r6
 8004e7a:	9a04      	ldr	r2, [sp, #16]
 8004e7c:	bfa8      	it	ge
 8004e7e:	4633      	movge	r3, r6
 8004e80:	1ad2      	subs	r2, r2, r3
 8004e82:	9204      	str	r2, [sp, #16]
 8004e84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004e86:	1af6      	subs	r6, r6, r3
 8004e88:	1ad3      	subs	r3, r2, r3
 8004e8a:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004e8e:	b30b      	cbz	r3, 8004ed4 <_dtoa_r+0x794>
 8004e90:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	f000 80c6 	beq.w	8005024 <_dtoa_r+0x8e4>
 8004e98:	2c00      	cmp	r4, #0
 8004e9a:	f000 80c0 	beq.w	800501e <_dtoa_r+0x8de>
 8004e9e:	4629      	mov	r1, r5
 8004ea0:	4622      	mov	r2, r4
 8004ea2:	4648      	mov	r0, r9
 8004ea4:	f000 fd12 	bl	80058cc <__pow5mult>
 8004ea8:	9a03      	ldr	r2, [sp, #12]
 8004eaa:	4601      	mov	r1, r0
 8004eac:	4605      	mov	r5, r0
 8004eae:	4648      	mov	r0, r9
 8004eb0:	f000 fc6a 	bl	8005788 <__multiply>
 8004eb4:	9903      	ldr	r1, [sp, #12]
 8004eb6:	4680      	mov	r8, r0
 8004eb8:	4648      	mov	r0, r9
 8004eba:	f000 fb51 	bl	8005560 <_Bfree>
 8004ebe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004ec0:	1b1b      	subs	r3, r3, r4
 8004ec2:	930a      	str	r3, [sp, #40]	@ 0x28
 8004ec4:	f000 80b1 	beq.w	800502a <_dtoa_r+0x8ea>
 8004ec8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004eca:	4641      	mov	r1, r8
 8004ecc:	4648      	mov	r0, r9
 8004ece:	f000 fcfd 	bl	80058cc <__pow5mult>
 8004ed2:	9003      	str	r0, [sp, #12]
 8004ed4:	2101      	movs	r1, #1
 8004ed6:	4648      	mov	r0, r9
 8004ed8:	f000 fc40 	bl	800575c <__i2b>
 8004edc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004ede:	4604      	mov	r4, r0
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	f000 81d8 	beq.w	8005296 <_dtoa_r+0xb56>
 8004ee6:	461a      	mov	r2, r3
 8004ee8:	4601      	mov	r1, r0
 8004eea:	4648      	mov	r0, r9
 8004eec:	f000 fcee 	bl	80058cc <__pow5mult>
 8004ef0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004ef2:	2b01      	cmp	r3, #1
 8004ef4:	4604      	mov	r4, r0
 8004ef6:	f300 809f 	bgt.w	8005038 <_dtoa_r+0x8f8>
 8004efa:	9b06      	ldr	r3, [sp, #24]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	f040 8097 	bne.w	8005030 <_dtoa_r+0x8f0>
 8004f02:	9b07      	ldr	r3, [sp, #28]
 8004f04:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	f040 8093 	bne.w	8005034 <_dtoa_r+0x8f4>
 8004f0e:	9b07      	ldr	r3, [sp, #28]
 8004f10:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004f14:	0d1b      	lsrs	r3, r3, #20
 8004f16:	051b      	lsls	r3, r3, #20
 8004f18:	b133      	cbz	r3, 8004f28 <_dtoa_r+0x7e8>
 8004f1a:	9b04      	ldr	r3, [sp, #16]
 8004f1c:	3301      	adds	r3, #1
 8004f1e:	9304      	str	r3, [sp, #16]
 8004f20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f22:	3301      	adds	r3, #1
 8004f24:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f26:	2301      	movs	r3, #1
 8004f28:	930a      	str	r3, [sp, #40]	@ 0x28
 8004f2a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	f000 81b8 	beq.w	80052a2 <_dtoa_r+0xb62>
 8004f32:	6923      	ldr	r3, [r4, #16]
 8004f34:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004f38:	6918      	ldr	r0, [r3, #16]
 8004f3a:	f000 fbc3 	bl	80056c4 <__hi0bits>
 8004f3e:	f1c0 0020 	rsb	r0, r0, #32
 8004f42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f44:	4418      	add	r0, r3
 8004f46:	f010 001f 	ands.w	r0, r0, #31
 8004f4a:	f000 8082 	beq.w	8005052 <_dtoa_r+0x912>
 8004f4e:	f1c0 0320 	rsb	r3, r0, #32
 8004f52:	2b04      	cmp	r3, #4
 8004f54:	dd73      	ble.n	800503e <_dtoa_r+0x8fe>
 8004f56:	9b04      	ldr	r3, [sp, #16]
 8004f58:	f1c0 001c 	rsb	r0, r0, #28
 8004f5c:	4403      	add	r3, r0
 8004f5e:	9304      	str	r3, [sp, #16]
 8004f60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f62:	4403      	add	r3, r0
 8004f64:	4406      	add	r6, r0
 8004f66:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f68:	9b04      	ldr	r3, [sp, #16]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	dd05      	ble.n	8004f7a <_dtoa_r+0x83a>
 8004f6e:	9903      	ldr	r1, [sp, #12]
 8004f70:	461a      	mov	r2, r3
 8004f72:	4648      	mov	r0, r9
 8004f74:	f000 fd04 	bl	8005980 <__lshift>
 8004f78:	9003      	str	r0, [sp, #12]
 8004f7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	dd05      	ble.n	8004f8c <_dtoa_r+0x84c>
 8004f80:	4621      	mov	r1, r4
 8004f82:	461a      	mov	r2, r3
 8004f84:	4648      	mov	r0, r9
 8004f86:	f000 fcfb 	bl	8005980 <__lshift>
 8004f8a:	4604      	mov	r4, r0
 8004f8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d061      	beq.n	8005056 <_dtoa_r+0x916>
 8004f92:	9803      	ldr	r0, [sp, #12]
 8004f94:	4621      	mov	r1, r4
 8004f96:	f000 fd5f 	bl	8005a58 <__mcmp>
 8004f9a:	2800      	cmp	r0, #0
 8004f9c:	da5b      	bge.n	8005056 <_dtoa_r+0x916>
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	9903      	ldr	r1, [sp, #12]
 8004fa2:	220a      	movs	r2, #10
 8004fa4:	4648      	mov	r0, r9
 8004fa6:	f000 fafd 	bl	80055a4 <__multadd>
 8004faa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004fac:	9003      	str	r0, [sp, #12]
 8004fae:	f107 38ff 	add.w	r8, r7, #4294967295
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	f000 8177 	beq.w	80052a6 <_dtoa_r+0xb66>
 8004fb8:	4629      	mov	r1, r5
 8004fba:	2300      	movs	r3, #0
 8004fbc:	220a      	movs	r2, #10
 8004fbe:	4648      	mov	r0, r9
 8004fc0:	f000 faf0 	bl	80055a4 <__multadd>
 8004fc4:	f1bb 0f00 	cmp.w	fp, #0
 8004fc8:	4605      	mov	r5, r0
 8004fca:	dc6f      	bgt.n	80050ac <_dtoa_r+0x96c>
 8004fcc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004fce:	2b02      	cmp	r3, #2
 8004fd0:	dc49      	bgt.n	8005066 <_dtoa_r+0x926>
 8004fd2:	e06b      	b.n	80050ac <_dtoa_r+0x96c>
 8004fd4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004fd6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8004fda:	e73c      	b.n	8004e56 <_dtoa_r+0x716>
 8004fdc:	3fe00000 	.word	0x3fe00000
 8004fe0:	40240000 	.word	0x40240000
 8004fe4:	9b08      	ldr	r3, [sp, #32]
 8004fe6:	1e5c      	subs	r4, r3, #1
 8004fe8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004fea:	42a3      	cmp	r3, r4
 8004fec:	db09      	blt.n	8005002 <_dtoa_r+0x8c2>
 8004fee:	1b1c      	subs	r4, r3, r4
 8004ff0:	9b08      	ldr	r3, [sp, #32]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	f6bf af30 	bge.w	8004e58 <_dtoa_r+0x718>
 8004ff8:	9b04      	ldr	r3, [sp, #16]
 8004ffa:	9a08      	ldr	r2, [sp, #32]
 8004ffc:	1a9e      	subs	r6, r3, r2
 8004ffe:	2300      	movs	r3, #0
 8005000:	e72b      	b.n	8004e5a <_dtoa_r+0x71a>
 8005002:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005004:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005006:	940a      	str	r4, [sp, #40]	@ 0x28
 8005008:	1ae3      	subs	r3, r4, r3
 800500a:	441a      	add	r2, r3
 800500c:	9e04      	ldr	r6, [sp, #16]
 800500e:	9b08      	ldr	r3, [sp, #32]
 8005010:	920e      	str	r2, [sp, #56]	@ 0x38
 8005012:	2400      	movs	r4, #0
 8005014:	e721      	b.n	8004e5a <_dtoa_r+0x71a>
 8005016:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005018:	9e04      	ldr	r6, [sp, #16]
 800501a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800501c:	e728      	b.n	8004e70 <_dtoa_r+0x730>
 800501e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005022:	e751      	b.n	8004ec8 <_dtoa_r+0x788>
 8005024:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005026:	9903      	ldr	r1, [sp, #12]
 8005028:	e750      	b.n	8004ecc <_dtoa_r+0x78c>
 800502a:	f8cd 800c 	str.w	r8, [sp, #12]
 800502e:	e751      	b.n	8004ed4 <_dtoa_r+0x794>
 8005030:	2300      	movs	r3, #0
 8005032:	e779      	b.n	8004f28 <_dtoa_r+0x7e8>
 8005034:	9b06      	ldr	r3, [sp, #24]
 8005036:	e777      	b.n	8004f28 <_dtoa_r+0x7e8>
 8005038:	2300      	movs	r3, #0
 800503a:	930a      	str	r3, [sp, #40]	@ 0x28
 800503c:	e779      	b.n	8004f32 <_dtoa_r+0x7f2>
 800503e:	d093      	beq.n	8004f68 <_dtoa_r+0x828>
 8005040:	9a04      	ldr	r2, [sp, #16]
 8005042:	331c      	adds	r3, #28
 8005044:	441a      	add	r2, r3
 8005046:	9204      	str	r2, [sp, #16]
 8005048:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800504a:	441a      	add	r2, r3
 800504c:	441e      	add	r6, r3
 800504e:	9209      	str	r2, [sp, #36]	@ 0x24
 8005050:	e78a      	b.n	8004f68 <_dtoa_r+0x828>
 8005052:	4603      	mov	r3, r0
 8005054:	e7f4      	b.n	8005040 <_dtoa_r+0x900>
 8005056:	9b08      	ldr	r3, [sp, #32]
 8005058:	2b00      	cmp	r3, #0
 800505a:	46b8      	mov	r8, r7
 800505c:	dc20      	bgt.n	80050a0 <_dtoa_r+0x960>
 800505e:	469b      	mov	fp, r3
 8005060:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005062:	2b02      	cmp	r3, #2
 8005064:	dd1e      	ble.n	80050a4 <_dtoa_r+0x964>
 8005066:	f1bb 0f00 	cmp.w	fp, #0
 800506a:	f47f adb1 	bne.w	8004bd0 <_dtoa_r+0x490>
 800506e:	4621      	mov	r1, r4
 8005070:	465b      	mov	r3, fp
 8005072:	2205      	movs	r2, #5
 8005074:	4648      	mov	r0, r9
 8005076:	f000 fa95 	bl	80055a4 <__multadd>
 800507a:	4601      	mov	r1, r0
 800507c:	4604      	mov	r4, r0
 800507e:	9803      	ldr	r0, [sp, #12]
 8005080:	f000 fcea 	bl	8005a58 <__mcmp>
 8005084:	2800      	cmp	r0, #0
 8005086:	f77f ada3 	ble.w	8004bd0 <_dtoa_r+0x490>
 800508a:	4656      	mov	r6, sl
 800508c:	2331      	movs	r3, #49	@ 0x31
 800508e:	f806 3b01 	strb.w	r3, [r6], #1
 8005092:	f108 0801 	add.w	r8, r8, #1
 8005096:	e59f      	b.n	8004bd8 <_dtoa_r+0x498>
 8005098:	9c08      	ldr	r4, [sp, #32]
 800509a:	46b8      	mov	r8, r7
 800509c:	4625      	mov	r5, r4
 800509e:	e7f4      	b.n	800508a <_dtoa_r+0x94a>
 80050a0:	f8dd b020 	ldr.w	fp, [sp, #32]
 80050a4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	f000 8101 	beq.w	80052ae <_dtoa_r+0xb6e>
 80050ac:	2e00      	cmp	r6, #0
 80050ae:	dd05      	ble.n	80050bc <_dtoa_r+0x97c>
 80050b0:	4629      	mov	r1, r5
 80050b2:	4632      	mov	r2, r6
 80050b4:	4648      	mov	r0, r9
 80050b6:	f000 fc63 	bl	8005980 <__lshift>
 80050ba:	4605      	mov	r5, r0
 80050bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d05c      	beq.n	800517c <_dtoa_r+0xa3c>
 80050c2:	6869      	ldr	r1, [r5, #4]
 80050c4:	4648      	mov	r0, r9
 80050c6:	f000 fa0b 	bl	80054e0 <_Balloc>
 80050ca:	4606      	mov	r6, r0
 80050cc:	b928      	cbnz	r0, 80050da <_dtoa_r+0x99a>
 80050ce:	4b82      	ldr	r3, [pc, #520]	@ (80052d8 <_dtoa_r+0xb98>)
 80050d0:	4602      	mov	r2, r0
 80050d2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80050d6:	f7ff bb47 	b.w	8004768 <_dtoa_r+0x28>
 80050da:	692a      	ldr	r2, [r5, #16]
 80050dc:	3202      	adds	r2, #2
 80050de:	0092      	lsls	r2, r2, #2
 80050e0:	f105 010c 	add.w	r1, r5, #12
 80050e4:	300c      	adds	r0, #12
 80050e6:	f001 ff51 	bl	8006f8c <memcpy>
 80050ea:	2201      	movs	r2, #1
 80050ec:	4631      	mov	r1, r6
 80050ee:	4648      	mov	r0, r9
 80050f0:	f000 fc46 	bl	8005980 <__lshift>
 80050f4:	f10a 0301 	add.w	r3, sl, #1
 80050f8:	9304      	str	r3, [sp, #16]
 80050fa:	eb0a 030b 	add.w	r3, sl, fp
 80050fe:	930a      	str	r3, [sp, #40]	@ 0x28
 8005100:	9b06      	ldr	r3, [sp, #24]
 8005102:	f003 0301 	and.w	r3, r3, #1
 8005106:	462f      	mov	r7, r5
 8005108:	9309      	str	r3, [sp, #36]	@ 0x24
 800510a:	4605      	mov	r5, r0
 800510c:	9b04      	ldr	r3, [sp, #16]
 800510e:	9803      	ldr	r0, [sp, #12]
 8005110:	4621      	mov	r1, r4
 8005112:	f103 3bff 	add.w	fp, r3, #4294967295
 8005116:	f7ff fa8b 	bl	8004630 <quorem>
 800511a:	4603      	mov	r3, r0
 800511c:	3330      	adds	r3, #48	@ 0x30
 800511e:	9006      	str	r0, [sp, #24]
 8005120:	4639      	mov	r1, r7
 8005122:	9803      	ldr	r0, [sp, #12]
 8005124:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005126:	f000 fc97 	bl	8005a58 <__mcmp>
 800512a:	462a      	mov	r2, r5
 800512c:	9008      	str	r0, [sp, #32]
 800512e:	4621      	mov	r1, r4
 8005130:	4648      	mov	r0, r9
 8005132:	f000 fcad 	bl	8005a90 <__mdiff>
 8005136:	68c2      	ldr	r2, [r0, #12]
 8005138:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800513a:	4606      	mov	r6, r0
 800513c:	bb02      	cbnz	r2, 8005180 <_dtoa_r+0xa40>
 800513e:	4601      	mov	r1, r0
 8005140:	9803      	ldr	r0, [sp, #12]
 8005142:	f000 fc89 	bl	8005a58 <__mcmp>
 8005146:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005148:	4602      	mov	r2, r0
 800514a:	4631      	mov	r1, r6
 800514c:	4648      	mov	r0, r9
 800514e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8005152:	f000 fa05 	bl	8005560 <_Bfree>
 8005156:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005158:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800515a:	9e04      	ldr	r6, [sp, #16]
 800515c:	ea42 0103 	orr.w	r1, r2, r3
 8005160:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005162:	4319      	orrs	r1, r3
 8005164:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005166:	d10d      	bne.n	8005184 <_dtoa_r+0xa44>
 8005168:	2b39      	cmp	r3, #57	@ 0x39
 800516a:	d027      	beq.n	80051bc <_dtoa_r+0xa7c>
 800516c:	9a08      	ldr	r2, [sp, #32]
 800516e:	2a00      	cmp	r2, #0
 8005170:	dd01      	ble.n	8005176 <_dtoa_r+0xa36>
 8005172:	9b06      	ldr	r3, [sp, #24]
 8005174:	3331      	adds	r3, #49	@ 0x31
 8005176:	f88b 3000 	strb.w	r3, [fp]
 800517a:	e52e      	b.n	8004bda <_dtoa_r+0x49a>
 800517c:	4628      	mov	r0, r5
 800517e:	e7b9      	b.n	80050f4 <_dtoa_r+0x9b4>
 8005180:	2201      	movs	r2, #1
 8005182:	e7e2      	b.n	800514a <_dtoa_r+0xa0a>
 8005184:	9908      	ldr	r1, [sp, #32]
 8005186:	2900      	cmp	r1, #0
 8005188:	db04      	blt.n	8005194 <_dtoa_r+0xa54>
 800518a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800518c:	4301      	orrs	r1, r0
 800518e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005190:	4301      	orrs	r1, r0
 8005192:	d120      	bne.n	80051d6 <_dtoa_r+0xa96>
 8005194:	2a00      	cmp	r2, #0
 8005196:	ddee      	ble.n	8005176 <_dtoa_r+0xa36>
 8005198:	9903      	ldr	r1, [sp, #12]
 800519a:	9304      	str	r3, [sp, #16]
 800519c:	2201      	movs	r2, #1
 800519e:	4648      	mov	r0, r9
 80051a0:	f000 fbee 	bl	8005980 <__lshift>
 80051a4:	4621      	mov	r1, r4
 80051a6:	9003      	str	r0, [sp, #12]
 80051a8:	f000 fc56 	bl	8005a58 <__mcmp>
 80051ac:	2800      	cmp	r0, #0
 80051ae:	9b04      	ldr	r3, [sp, #16]
 80051b0:	dc02      	bgt.n	80051b8 <_dtoa_r+0xa78>
 80051b2:	d1e0      	bne.n	8005176 <_dtoa_r+0xa36>
 80051b4:	07da      	lsls	r2, r3, #31
 80051b6:	d5de      	bpl.n	8005176 <_dtoa_r+0xa36>
 80051b8:	2b39      	cmp	r3, #57	@ 0x39
 80051ba:	d1da      	bne.n	8005172 <_dtoa_r+0xa32>
 80051bc:	2339      	movs	r3, #57	@ 0x39
 80051be:	f88b 3000 	strb.w	r3, [fp]
 80051c2:	4633      	mov	r3, r6
 80051c4:	461e      	mov	r6, r3
 80051c6:	3b01      	subs	r3, #1
 80051c8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80051cc:	2a39      	cmp	r2, #57	@ 0x39
 80051ce:	d04e      	beq.n	800526e <_dtoa_r+0xb2e>
 80051d0:	3201      	adds	r2, #1
 80051d2:	701a      	strb	r2, [r3, #0]
 80051d4:	e501      	b.n	8004bda <_dtoa_r+0x49a>
 80051d6:	2a00      	cmp	r2, #0
 80051d8:	dd03      	ble.n	80051e2 <_dtoa_r+0xaa2>
 80051da:	2b39      	cmp	r3, #57	@ 0x39
 80051dc:	d0ee      	beq.n	80051bc <_dtoa_r+0xa7c>
 80051de:	3301      	adds	r3, #1
 80051e0:	e7c9      	b.n	8005176 <_dtoa_r+0xa36>
 80051e2:	9a04      	ldr	r2, [sp, #16]
 80051e4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80051e6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80051ea:	428a      	cmp	r2, r1
 80051ec:	d028      	beq.n	8005240 <_dtoa_r+0xb00>
 80051ee:	9903      	ldr	r1, [sp, #12]
 80051f0:	2300      	movs	r3, #0
 80051f2:	220a      	movs	r2, #10
 80051f4:	4648      	mov	r0, r9
 80051f6:	f000 f9d5 	bl	80055a4 <__multadd>
 80051fa:	42af      	cmp	r7, r5
 80051fc:	9003      	str	r0, [sp, #12]
 80051fe:	f04f 0300 	mov.w	r3, #0
 8005202:	f04f 020a 	mov.w	r2, #10
 8005206:	4639      	mov	r1, r7
 8005208:	4648      	mov	r0, r9
 800520a:	d107      	bne.n	800521c <_dtoa_r+0xadc>
 800520c:	f000 f9ca 	bl	80055a4 <__multadd>
 8005210:	4607      	mov	r7, r0
 8005212:	4605      	mov	r5, r0
 8005214:	9b04      	ldr	r3, [sp, #16]
 8005216:	3301      	adds	r3, #1
 8005218:	9304      	str	r3, [sp, #16]
 800521a:	e777      	b.n	800510c <_dtoa_r+0x9cc>
 800521c:	f000 f9c2 	bl	80055a4 <__multadd>
 8005220:	4629      	mov	r1, r5
 8005222:	4607      	mov	r7, r0
 8005224:	2300      	movs	r3, #0
 8005226:	220a      	movs	r2, #10
 8005228:	4648      	mov	r0, r9
 800522a:	f000 f9bb 	bl	80055a4 <__multadd>
 800522e:	4605      	mov	r5, r0
 8005230:	e7f0      	b.n	8005214 <_dtoa_r+0xad4>
 8005232:	f1bb 0f00 	cmp.w	fp, #0
 8005236:	bfcc      	ite	gt
 8005238:	465e      	movgt	r6, fp
 800523a:	2601      	movle	r6, #1
 800523c:	4456      	add	r6, sl
 800523e:	2700      	movs	r7, #0
 8005240:	9903      	ldr	r1, [sp, #12]
 8005242:	9304      	str	r3, [sp, #16]
 8005244:	2201      	movs	r2, #1
 8005246:	4648      	mov	r0, r9
 8005248:	f000 fb9a 	bl	8005980 <__lshift>
 800524c:	4621      	mov	r1, r4
 800524e:	9003      	str	r0, [sp, #12]
 8005250:	f000 fc02 	bl	8005a58 <__mcmp>
 8005254:	2800      	cmp	r0, #0
 8005256:	dcb4      	bgt.n	80051c2 <_dtoa_r+0xa82>
 8005258:	d102      	bne.n	8005260 <_dtoa_r+0xb20>
 800525a:	9b04      	ldr	r3, [sp, #16]
 800525c:	07db      	lsls	r3, r3, #31
 800525e:	d4b0      	bmi.n	80051c2 <_dtoa_r+0xa82>
 8005260:	4633      	mov	r3, r6
 8005262:	461e      	mov	r6, r3
 8005264:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005268:	2a30      	cmp	r2, #48	@ 0x30
 800526a:	d0fa      	beq.n	8005262 <_dtoa_r+0xb22>
 800526c:	e4b5      	b.n	8004bda <_dtoa_r+0x49a>
 800526e:	459a      	cmp	sl, r3
 8005270:	d1a8      	bne.n	80051c4 <_dtoa_r+0xa84>
 8005272:	2331      	movs	r3, #49	@ 0x31
 8005274:	f108 0801 	add.w	r8, r8, #1
 8005278:	f88a 3000 	strb.w	r3, [sl]
 800527c:	e4ad      	b.n	8004bda <_dtoa_r+0x49a>
 800527e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005280:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80052dc <_dtoa_r+0xb9c>
 8005284:	b11b      	cbz	r3, 800528e <_dtoa_r+0xb4e>
 8005286:	f10a 0308 	add.w	r3, sl, #8
 800528a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800528c:	6013      	str	r3, [r2, #0]
 800528e:	4650      	mov	r0, sl
 8005290:	b017      	add	sp, #92	@ 0x5c
 8005292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005296:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005298:	2b01      	cmp	r3, #1
 800529a:	f77f ae2e 	ble.w	8004efa <_dtoa_r+0x7ba>
 800529e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80052a0:	930a      	str	r3, [sp, #40]	@ 0x28
 80052a2:	2001      	movs	r0, #1
 80052a4:	e64d      	b.n	8004f42 <_dtoa_r+0x802>
 80052a6:	f1bb 0f00 	cmp.w	fp, #0
 80052aa:	f77f aed9 	ble.w	8005060 <_dtoa_r+0x920>
 80052ae:	4656      	mov	r6, sl
 80052b0:	9803      	ldr	r0, [sp, #12]
 80052b2:	4621      	mov	r1, r4
 80052b4:	f7ff f9bc 	bl	8004630 <quorem>
 80052b8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80052bc:	f806 3b01 	strb.w	r3, [r6], #1
 80052c0:	eba6 020a 	sub.w	r2, r6, sl
 80052c4:	4593      	cmp	fp, r2
 80052c6:	ddb4      	ble.n	8005232 <_dtoa_r+0xaf2>
 80052c8:	9903      	ldr	r1, [sp, #12]
 80052ca:	2300      	movs	r3, #0
 80052cc:	220a      	movs	r2, #10
 80052ce:	4648      	mov	r0, r9
 80052d0:	f000 f968 	bl	80055a4 <__multadd>
 80052d4:	9003      	str	r0, [sp, #12]
 80052d6:	e7eb      	b.n	80052b0 <_dtoa_r+0xb70>
 80052d8:	08007d99 	.word	0x08007d99
 80052dc:	08007d1d 	.word	0x08007d1d

080052e0 <_free_r>:
 80052e0:	b538      	push	{r3, r4, r5, lr}
 80052e2:	4605      	mov	r5, r0
 80052e4:	2900      	cmp	r1, #0
 80052e6:	d041      	beq.n	800536c <_free_r+0x8c>
 80052e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80052ec:	1f0c      	subs	r4, r1, #4
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	bfb8      	it	lt
 80052f2:	18e4      	addlt	r4, r4, r3
 80052f4:	f000 f8e8 	bl	80054c8 <__malloc_lock>
 80052f8:	4a1d      	ldr	r2, [pc, #116]	@ (8005370 <_free_r+0x90>)
 80052fa:	6813      	ldr	r3, [r2, #0]
 80052fc:	b933      	cbnz	r3, 800530c <_free_r+0x2c>
 80052fe:	6063      	str	r3, [r4, #4]
 8005300:	6014      	str	r4, [r2, #0]
 8005302:	4628      	mov	r0, r5
 8005304:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005308:	f000 b8e4 	b.w	80054d4 <__malloc_unlock>
 800530c:	42a3      	cmp	r3, r4
 800530e:	d908      	bls.n	8005322 <_free_r+0x42>
 8005310:	6820      	ldr	r0, [r4, #0]
 8005312:	1821      	adds	r1, r4, r0
 8005314:	428b      	cmp	r3, r1
 8005316:	bf01      	itttt	eq
 8005318:	6819      	ldreq	r1, [r3, #0]
 800531a:	685b      	ldreq	r3, [r3, #4]
 800531c:	1809      	addeq	r1, r1, r0
 800531e:	6021      	streq	r1, [r4, #0]
 8005320:	e7ed      	b.n	80052fe <_free_r+0x1e>
 8005322:	461a      	mov	r2, r3
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	b10b      	cbz	r3, 800532c <_free_r+0x4c>
 8005328:	42a3      	cmp	r3, r4
 800532a:	d9fa      	bls.n	8005322 <_free_r+0x42>
 800532c:	6811      	ldr	r1, [r2, #0]
 800532e:	1850      	adds	r0, r2, r1
 8005330:	42a0      	cmp	r0, r4
 8005332:	d10b      	bne.n	800534c <_free_r+0x6c>
 8005334:	6820      	ldr	r0, [r4, #0]
 8005336:	4401      	add	r1, r0
 8005338:	1850      	adds	r0, r2, r1
 800533a:	4283      	cmp	r3, r0
 800533c:	6011      	str	r1, [r2, #0]
 800533e:	d1e0      	bne.n	8005302 <_free_r+0x22>
 8005340:	6818      	ldr	r0, [r3, #0]
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	6053      	str	r3, [r2, #4]
 8005346:	4408      	add	r0, r1
 8005348:	6010      	str	r0, [r2, #0]
 800534a:	e7da      	b.n	8005302 <_free_r+0x22>
 800534c:	d902      	bls.n	8005354 <_free_r+0x74>
 800534e:	230c      	movs	r3, #12
 8005350:	602b      	str	r3, [r5, #0]
 8005352:	e7d6      	b.n	8005302 <_free_r+0x22>
 8005354:	6820      	ldr	r0, [r4, #0]
 8005356:	1821      	adds	r1, r4, r0
 8005358:	428b      	cmp	r3, r1
 800535a:	bf04      	itt	eq
 800535c:	6819      	ldreq	r1, [r3, #0]
 800535e:	685b      	ldreq	r3, [r3, #4]
 8005360:	6063      	str	r3, [r4, #4]
 8005362:	bf04      	itt	eq
 8005364:	1809      	addeq	r1, r1, r0
 8005366:	6021      	streq	r1, [r4, #0]
 8005368:	6054      	str	r4, [r2, #4]
 800536a:	e7ca      	b.n	8005302 <_free_r+0x22>
 800536c:	bd38      	pop	{r3, r4, r5, pc}
 800536e:	bf00      	nop
 8005370:	200003d0 	.word	0x200003d0

08005374 <malloc>:
 8005374:	4b02      	ldr	r3, [pc, #8]	@ (8005380 <malloc+0xc>)
 8005376:	4601      	mov	r1, r0
 8005378:	6818      	ldr	r0, [r3, #0]
 800537a:	f000 b825 	b.w	80053c8 <_malloc_r>
 800537e:	bf00      	nop
 8005380:	20000018 	.word	0x20000018

08005384 <sbrk_aligned>:
 8005384:	b570      	push	{r4, r5, r6, lr}
 8005386:	4e0f      	ldr	r6, [pc, #60]	@ (80053c4 <sbrk_aligned+0x40>)
 8005388:	460c      	mov	r4, r1
 800538a:	6831      	ldr	r1, [r6, #0]
 800538c:	4605      	mov	r5, r0
 800538e:	b911      	cbnz	r1, 8005396 <sbrk_aligned+0x12>
 8005390:	f001 fdec 	bl	8006f6c <_sbrk_r>
 8005394:	6030      	str	r0, [r6, #0]
 8005396:	4621      	mov	r1, r4
 8005398:	4628      	mov	r0, r5
 800539a:	f001 fde7 	bl	8006f6c <_sbrk_r>
 800539e:	1c43      	adds	r3, r0, #1
 80053a0:	d103      	bne.n	80053aa <sbrk_aligned+0x26>
 80053a2:	f04f 34ff 	mov.w	r4, #4294967295
 80053a6:	4620      	mov	r0, r4
 80053a8:	bd70      	pop	{r4, r5, r6, pc}
 80053aa:	1cc4      	adds	r4, r0, #3
 80053ac:	f024 0403 	bic.w	r4, r4, #3
 80053b0:	42a0      	cmp	r0, r4
 80053b2:	d0f8      	beq.n	80053a6 <sbrk_aligned+0x22>
 80053b4:	1a21      	subs	r1, r4, r0
 80053b6:	4628      	mov	r0, r5
 80053b8:	f001 fdd8 	bl	8006f6c <_sbrk_r>
 80053bc:	3001      	adds	r0, #1
 80053be:	d1f2      	bne.n	80053a6 <sbrk_aligned+0x22>
 80053c0:	e7ef      	b.n	80053a2 <sbrk_aligned+0x1e>
 80053c2:	bf00      	nop
 80053c4:	200003cc 	.word	0x200003cc

080053c8 <_malloc_r>:
 80053c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80053cc:	1ccd      	adds	r5, r1, #3
 80053ce:	f025 0503 	bic.w	r5, r5, #3
 80053d2:	3508      	adds	r5, #8
 80053d4:	2d0c      	cmp	r5, #12
 80053d6:	bf38      	it	cc
 80053d8:	250c      	movcc	r5, #12
 80053da:	2d00      	cmp	r5, #0
 80053dc:	4606      	mov	r6, r0
 80053de:	db01      	blt.n	80053e4 <_malloc_r+0x1c>
 80053e0:	42a9      	cmp	r1, r5
 80053e2:	d904      	bls.n	80053ee <_malloc_r+0x26>
 80053e4:	230c      	movs	r3, #12
 80053e6:	6033      	str	r3, [r6, #0]
 80053e8:	2000      	movs	r0, #0
 80053ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80053ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80054c4 <_malloc_r+0xfc>
 80053f2:	f000 f869 	bl	80054c8 <__malloc_lock>
 80053f6:	f8d8 3000 	ldr.w	r3, [r8]
 80053fa:	461c      	mov	r4, r3
 80053fc:	bb44      	cbnz	r4, 8005450 <_malloc_r+0x88>
 80053fe:	4629      	mov	r1, r5
 8005400:	4630      	mov	r0, r6
 8005402:	f7ff ffbf 	bl	8005384 <sbrk_aligned>
 8005406:	1c43      	adds	r3, r0, #1
 8005408:	4604      	mov	r4, r0
 800540a:	d158      	bne.n	80054be <_malloc_r+0xf6>
 800540c:	f8d8 4000 	ldr.w	r4, [r8]
 8005410:	4627      	mov	r7, r4
 8005412:	2f00      	cmp	r7, #0
 8005414:	d143      	bne.n	800549e <_malloc_r+0xd6>
 8005416:	2c00      	cmp	r4, #0
 8005418:	d04b      	beq.n	80054b2 <_malloc_r+0xea>
 800541a:	6823      	ldr	r3, [r4, #0]
 800541c:	4639      	mov	r1, r7
 800541e:	4630      	mov	r0, r6
 8005420:	eb04 0903 	add.w	r9, r4, r3
 8005424:	f001 fda2 	bl	8006f6c <_sbrk_r>
 8005428:	4581      	cmp	r9, r0
 800542a:	d142      	bne.n	80054b2 <_malloc_r+0xea>
 800542c:	6821      	ldr	r1, [r4, #0]
 800542e:	1a6d      	subs	r5, r5, r1
 8005430:	4629      	mov	r1, r5
 8005432:	4630      	mov	r0, r6
 8005434:	f7ff ffa6 	bl	8005384 <sbrk_aligned>
 8005438:	3001      	adds	r0, #1
 800543a:	d03a      	beq.n	80054b2 <_malloc_r+0xea>
 800543c:	6823      	ldr	r3, [r4, #0]
 800543e:	442b      	add	r3, r5
 8005440:	6023      	str	r3, [r4, #0]
 8005442:	f8d8 3000 	ldr.w	r3, [r8]
 8005446:	685a      	ldr	r2, [r3, #4]
 8005448:	bb62      	cbnz	r2, 80054a4 <_malloc_r+0xdc>
 800544a:	f8c8 7000 	str.w	r7, [r8]
 800544e:	e00f      	b.n	8005470 <_malloc_r+0xa8>
 8005450:	6822      	ldr	r2, [r4, #0]
 8005452:	1b52      	subs	r2, r2, r5
 8005454:	d420      	bmi.n	8005498 <_malloc_r+0xd0>
 8005456:	2a0b      	cmp	r2, #11
 8005458:	d917      	bls.n	800548a <_malloc_r+0xc2>
 800545a:	1961      	adds	r1, r4, r5
 800545c:	42a3      	cmp	r3, r4
 800545e:	6025      	str	r5, [r4, #0]
 8005460:	bf18      	it	ne
 8005462:	6059      	strne	r1, [r3, #4]
 8005464:	6863      	ldr	r3, [r4, #4]
 8005466:	bf08      	it	eq
 8005468:	f8c8 1000 	streq.w	r1, [r8]
 800546c:	5162      	str	r2, [r4, r5]
 800546e:	604b      	str	r3, [r1, #4]
 8005470:	4630      	mov	r0, r6
 8005472:	f000 f82f 	bl	80054d4 <__malloc_unlock>
 8005476:	f104 000b 	add.w	r0, r4, #11
 800547a:	1d23      	adds	r3, r4, #4
 800547c:	f020 0007 	bic.w	r0, r0, #7
 8005480:	1ac2      	subs	r2, r0, r3
 8005482:	bf1c      	itt	ne
 8005484:	1a1b      	subne	r3, r3, r0
 8005486:	50a3      	strne	r3, [r4, r2]
 8005488:	e7af      	b.n	80053ea <_malloc_r+0x22>
 800548a:	6862      	ldr	r2, [r4, #4]
 800548c:	42a3      	cmp	r3, r4
 800548e:	bf0c      	ite	eq
 8005490:	f8c8 2000 	streq.w	r2, [r8]
 8005494:	605a      	strne	r2, [r3, #4]
 8005496:	e7eb      	b.n	8005470 <_malloc_r+0xa8>
 8005498:	4623      	mov	r3, r4
 800549a:	6864      	ldr	r4, [r4, #4]
 800549c:	e7ae      	b.n	80053fc <_malloc_r+0x34>
 800549e:	463c      	mov	r4, r7
 80054a0:	687f      	ldr	r7, [r7, #4]
 80054a2:	e7b6      	b.n	8005412 <_malloc_r+0x4a>
 80054a4:	461a      	mov	r2, r3
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	42a3      	cmp	r3, r4
 80054aa:	d1fb      	bne.n	80054a4 <_malloc_r+0xdc>
 80054ac:	2300      	movs	r3, #0
 80054ae:	6053      	str	r3, [r2, #4]
 80054b0:	e7de      	b.n	8005470 <_malloc_r+0xa8>
 80054b2:	230c      	movs	r3, #12
 80054b4:	6033      	str	r3, [r6, #0]
 80054b6:	4630      	mov	r0, r6
 80054b8:	f000 f80c 	bl	80054d4 <__malloc_unlock>
 80054bc:	e794      	b.n	80053e8 <_malloc_r+0x20>
 80054be:	6005      	str	r5, [r0, #0]
 80054c0:	e7d6      	b.n	8005470 <_malloc_r+0xa8>
 80054c2:	bf00      	nop
 80054c4:	200003d0 	.word	0x200003d0

080054c8 <__malloc_lock>:
 80054c8:	4801      	ldr	r0, [pc, #4]	@ (80054d0 <__malloc_lock+0x8>)
 80054ca:	f7ff b8aa 	b.w	8004622 <__retarget_lock_acquire_recursive>
 80054ce:	bf00      	nop
 80054d0:	200003c8 	.word	0x200003c8

080054d4 <__malloc_unlock>:
 80054d4:	4801      	ldr	r0, [pc, #4]	@ (80054dc <__malloc_unlock+0x8>)
 80054d6:	f7ff b8a5 	b.w	8004624 <__retarget_lock_release_recursive>
 80054da:	bf00      	nop
 80054dc:	200003c8 	.word	0x200003c8

080054e0 <_Balloc>:
 80054e0:	b570      	push	{r4, r5, r6, lr}
 80054e2:	69c6      	ldr	r6, [r0, #28]
 80054e4:	4604      	mov	r4, r0
 80054e6:	460d      	mov	r5, r1
 80054e8:	b976      	cbnz	r6, 8005508 <_Balloc+0x28>
 80054ea:	2010      	movs	r0, #16
 80054ec:	f7ff ff42 	bl	8005374 <malloc>
 80054f0:	4602      	mov	r2, r0
 80054f2:	61e0      	str	r0, [r4, #28]
 80054f4:	b920      	cbnz	r0, 8005500 <_Balloc+0x20>
 80054f6:	4b18      	ldr	r3, [pc, #96]	@ (8005558 <_Balloc+0x78>)
 80054f8:	4818      	ldr	r0, [pc, #96]	@ (800555c <_Balloc+0x7c>)
 80054fa:	216b      	movs	r1, #107	@ 0x6b
 80054fc:	f001 fd5a 	bl	8006fb4 <__assert_func>
 8005500:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005504:	6006      	str	r6, [r0, #0]
 8005506:	60c6      	str	r6, [r0, #12]
 8005508:	69e6      	ldr	r6, [r4, #28]
 800550a:	68f3      	ldr	r3, [r6, #12]
 800550c:	b183      	cbz	r3, 8005530 <_Balloc+0x50>
 800550e:	69e3      	ldr	r3, [r4, #28]
 8005510:	68db      	ldr	r3, [r3, #12]
 8005512:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005516:	b9b8      	cbnz	r0, 8005548 <_Balloc+0x68>
 8005518:	2101      	movs	r1, #1
 800551a:	fa01 f605 	lsl.w	r6, r1, r5
 800551e:	1d72      	adds	r2, r6, #5
 8005520:	0092      	lsls	r2, r2, #2
 8005522:	4620      	mov	r0, r4
 8005524:	f001 fd64 	bl	8006ff0 <_calloc_r>
 8005528:	b160      	cbz	r0, 8005544 <_Balloc+0x64>
 800552a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800552e:	e00e      	b.n	800554e <_Balloc+0x6e>
 8005530:	2221      	movs	r2, #33	@ 0x21
 8005532:	2104      	movs	r1, #4
 8005534:	4620      	mov	r0, r4
 8005536:	f001 fd5b 	bl	8006ff0 <_calloc_r>
 800553a:	69e3      	ldr	r3, [r4, #28]
 800553c:	60f0      	str	r0, [r6, #12]
 800553e:	68db      	ldr	r3, [r3, #12]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d1e4      	bne.n	800550e <_Balloc+0x2e>
 8005544:	2000      	movs	r0, #0
 8005546:	bd70      	pop	{r4, r5, r6, pc}
 8005548:	6802      	ldr	r2, [r0, #0]
 800554a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800554e:	2300      	movs	r3, #0
 8005550:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005554:	e7f7      	b.n	8005546 <_Balloc+0x66>
 8005556:	bf00      	nop
 8005558:	08007d2a 	.word	0x08007d2a
 800555c:	08007daa 	.word	0x08007daa

08005560 <_Bfree>:
 8005560:	b570      	push	{r4, r5, r6, lr}
 8005562:	69c6      	ldr	r6, [r0, #28]
 8005564:	4605      	mov	r5, r0
 8005566:	460c      	mov	r4, r1
 8005568:	b976      	cbnz	r6, 8005588 <_Bfree+0x28>
 800556a:	2010      	movs	r0, #16
 800556c:	f7ff ff02 	bl	8005374 <malloc>
 8005570:	4602      	mov	r2, r0
 8005572:	61e8      	str	r0, [r5, #28]
 8005574:	b920      	cbnz	r0, 8005580 <_Bfree+0x20>
 8005576:	4b09      	ldr	r3, [pc, #36]	@ (800559c <_Bfree+0x3c>)
 8005578:	4809      	ldr	r0, [pc, #36]	@ (80055a0 <_Bfree+0x40>)
 800557a:	218f      	movs	r1, #143	@ 0x8f
 800557c:	f001 fd1a 	bl	8006fb4 <__assert_func>
 8005580:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005584:	6006      	str	r6, [r0, #0]
 8005586:	60c6      	str	r6, [r0, #12]
 8005588:	b13c      	cbz	r4, 800559a <_Bfree+0x3a>
 800558a:	69eb      	ldr	r3, [r5, #28]
 800558c:	6862      	ldr	r2, [r4, #4]
 800558e:	68db      	ldr	r3, [r3, #12]
 8005590:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005594:	6021      	str	r1, [r4, #0]
 8005596:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800559a:	bd70      	pop	{r4, r5, r6, pc}
 800559c:	08007d2a 	.word	0x08007d2a
 80055a0:	08007daa 	.word	0x08007daa

080055a4 <__multadd>:
 80055a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055a8:	690d      	ldr	r5, [r1, #16]
 80055aa:	4607      	mov	r7, r0
 80055ac:	460c      	mov	r4, r1
 80055ae:	461e      	mov	r6, r3
 80055b0:	f101 0c14 	add.w	ip, r1, #20
 80055b4:	2000      	movs	r0, #0
 80055b6:	f8dc 3000 	ldr.w	r3, [ip]
 80055ba:	b299      	uxth	r1, r3
 80055bc:	fb02 6101 	mla	r1, r2, r1, r6
 80055c0:	0c1e      	lsrs	r6, r3, #16
 80055c2:	0c0b      	lsrs	r3, r1, #16
 80055c4:	fb02 3306 	mla	r3, r2, r6, r3
 80055c8:	b289      	uxth	r1, r1
 80055ca:	3001      	adds	r0, #1
 80055cc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80055d0:	4285      	cmp	r5, r0
 80055d2:	f84c 1b04 	str.w	r1, [ip], #4
 80055d6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80055da:	dcec      	bgt.n	80055b6 <__multadd+0x12>
 80055dc:	b30e      	cbz	r6, 8005622 <__multadd+0x7e>
 80055de:	68a3      	ldr	r3, [r4, #8]
 80055e0:	42ab      	cmp	r3, r5
 80055e2:	dc19      	bgt.n	8005618 <__multadd+0x74>
 80055e4:	6861      	ldr	r1, [r4, #4]
 80055e6:	4638      	mov	r0, r7
 80055e8:	3101      	adds	r1, #1
 80055ea:	f7ff ff79 	bl	80054e0 <_Balloc>
 80055ee:	4680      	mov	r8, r0
 80055f0:	b928      	cbnz	r0, 80055fe <__multadd+0x5a>
 80055f2:	4602      	mov	r2, r0
 80055f4:	4b0c      	ldr	r3, [pc, #48]	@ (8005628 <__multadd+0x84>)
 80055f6:	480d      	ldr	r0, [pc, #52]	@ (800562c <__multadd+0x88>)
 80055f8:	21ba      	movs	r1, #186	@ 0xba
 80055fa:	f001 fcdb 	bl	8006fb4 <__assert_func>
 80055fe:	6922      	ldr	r2, [r4, #16]
 8005600:	3202      	adds	r2, #2
 8005602:	f104 010c 	add.w	r1, r4, #12
 8005606:	0092      	lsls	r2, r2, #2
 8005608:	300c      	adds	r0, #12
 800560a:	f001 fcbf 	bl	8006f8c <memcpy>
 800560e:	4621      	mov	r1, r4
 8005610:	4638      	mov	r0, r7
 8005612:	f7ff ffa5 	bl	8005560 <_Bfree>
 8005616:	4644      	mov	r4, r8
 8005618:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800561c:	3501      	adds	r5, #1
 800561e:	615e      	str	r6, [r3, #20]
 8005620:	6125      	str	r5, [r4, #16]
 8005622:	4620      	mov	r0, r4
 8005624:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005628:	08007d99 	.word	0x08007d99
 800562c:	08007daa 	.word	0x08007daa

08005630 <__s2b>:
 8005630:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005634:	460c      	mov	r4, r1
 8005636:	4615      	mov	r5, r2
 8005638:	461f      	mov	r7, r3
 800563a:	2209      	movs	r2, #9
 800563c:	3308      	adds	r3, #8
 800563e:	4606      	mov	r6, r0
 8005640:	fb93 f3f2 	sdiv	r3, r3, r2
 8005644:	2100      	movs	r1, #0
 8005646:	2201      	movs	r2, #1
 8005648:	429a      	cmp	r2, r3
 800564a:	db09      	blt.n	8005660 <__s2b+0x30>
 800564c:	4630      	mov	r0, r6
 800564e:	f7ff ff47 	bl	80054e0 <_Balloc>
 8005652:	b940      	cbnz	r0, 8005666 <__s2b+0x36>
 8005654:	4602      	mov	r2, r0
 8005656:	4b19      	ldr	r3, [pc, #100]	@ (80056bc <__s2b+0x8c>)
 8005658:	4819      	ldr	r0, [pc, #100]	@ (80056c0 <__s2b+0x90>)
 800565a:	21d3      	movs	r1, #211	@ 0xd3
 800565c:	f001 fcaa 	bl	8006fb4 <__assert_func>
 8005660:	0052      	lsls	r2, r2, #1
 8005662:	3101      	adds	r1, #1
 8005664:	e7f0      	b.n	8005648 <__s2b+0x18>
 8005666:	9b08      	ldr	r3, [sp, #32]
 8005668:	6143      	str	r3, [r0, #20]
 800566a:	2d09      	cmp	r5, #9
 800566c:	f04f 0301 	mov.w	r3, #1
 8005670:	6103      	str	r3, [r0, #16]
 8005672:	dd16      	ble.n	80056a2 <__s2b+0x72>
 8005674:	f104 0909 	add.w	r9, r4, #9
 8005678:	46c8      	mov	r8, r9
 800567a:	442c      	add	r4, r5
 800567c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8005680:	4601      	mov	r1, r0
 8005682:	3b30      	subs	r3, #48	@ 0x30
 8005684:	220a      	movs	r2, #10
 8005686:	4630      	mov	r0, r6
 8005688:	f7ff ff8c 	bl	80055a4 <__multadd>
 800568c:	45a0      	cmp	r8, r4
 800568e:	d1f5      	bne.n	800567c <__s2b+0x4c>
 8005690:	f1a5 0408 	sub.w	r4, r5, #8
 8005694:	444c      	add	r4, r9
 8005696:	1b2d      	subs	r5, r5, r4
 8005698:	1963      	adds	r3, r4, r5
 800569a:	42bb      	cmp	r3, r7
 800569c:	db04      	blt.n	80056a8 <__s2b+0x78>
 800569e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056a2:	340a      	adds	r4, #10
 80056a4:	2509      	movs	r5, #9
 80056a6:	e7f6      	b.n	8005696 <__s2b+0x66>
 80056a8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80056ac:	4601      	mov	r1, r0
 80056ae:	3b30      	subs	r3, #48	@ 0x30
 80056b0:	220a      	movs	r2, #10
 80056b2:	4630      	mov	r0, r6
 80056b4:	f7ff ff76 	bl	80055a4 <__multadd>
 80056b8:	e7ee      	b.n	8005698 <__s2b+0x68>
 80056ba:	bf00      	nop
 80056bc:	08007d99 	.word	0x08007d99
 80056c0:	08007daa 	.word	0x08007daa

080056c4 <__hi0bits>:
 80056c4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80056c8:	4603      	mov	r3, r0
 80056ca:	bf36      	itet	cc
 80056cc:	0403      	lslcc	r3, r0, #16
 80056ce:	2000      	movcs	r0, #0
 80056d0:	2010      	movcc	r0, #16
 80056d2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80056d6:	bf3c      	itt	cc
 80056d8:	021b      	lslcc	r3, r3, #8
 80056da:	3008      	addcc	r0, #8
 80056dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80056e0:	bf3c      	itt	cc
 80056e2:	011b      	lslcc	r3, r3, #4
 80056e4:	3004      	addcc	r0, #4
 80056e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056ea:	bf3c      	itt	cc
 80056ec:	009b      	lslcc	r3, r3, #2
 80056ee:	3002      	addcc	r0, #2
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	db05      	blt.n	8005700 <__hi0bits+0x3c>
 80056f4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80056f8:	f100 0001 	add.w	r0, r0, #1
 80056fc:	bf08      	it	eq
 80056fe:	2020      	moveq	r0, #32
 8005700:	4770      	bx	lr

08005702 <__lo0bits>:
 8005702:	6803      	ldr	r3, [r0, #0]
 8005704:	4602      	mov	r2, r0
 8005706:	f013 0007 	ands.w	r0, r3, #7
 800570a:	d00b      	beq.n	8005724 <__lo0bits+0x22>
 800570c:	07d9      	lsls	r1, r3, #31
 800570e:	d421      	bmi.n	8005754 <__lo0bits+0x52>
 8005710:	0798      	lsls	r0, r3, #30
 8005712:	bf49      	itett	mi
 8005714:	085b      	lsrmi	r3, r3, #1
 8005716:	089b      	lsrpl	r3, r3, #2
 8005718:	2001      	movmi	r0, #1
 800571a:	6013      	strmi	r3, [r2, #0]
 800571c:	bf5c      	itt	pl
 800571e:	6013      	strpl	r3, [r2, #0]
 8005720:	2002      	movpl	r0, #2
 8005722:	4770      	bx	lr
 8005724:	b299      	uxth	r1, r3
 8005726:	b909      	cbnz	r1, 800572c <__lo0bits+0x2a>
 8005728:	0c1b      	lsrs	r3, r3, #16
 800572a:	2010      	movs	r0, #16
 800572c:	b2d9      	uxtb	r1, r3
 800572e:	b909      	cbnz	r1, 8005734 <__lo0bits+0x32>
 8005730:	3008      	adds	r0, #8
 8005732:	0a1b      	lsrs	r3, r3, #8
 8005734:	0719      	lsls	r1, r3, #28
 8005736:	bf04      	itt	eq
 8005738:	091b      	lsreq	r3, r3, #4
 800573a:	3004      	addeq	r0, #4
 800573c:	0799      	lsls	r1, r3, #30
 800573e:	bf04      	itt	eq
 8005740:	089b      	lsreq	r3, r3, #2
 8005742:	3002      	addeq	r0, #2
 8005744:	07d9      	lsls	r1, r3, #31
 8005746:	d403      	bmi.n	8005750 <__lo0bits+0x4e>
 8005748:	085b      	lsrs	r3, r3, #1
 800574a:	f100 0001 	add.w	r0, r0, #1
 800574e:	d003      	beq.n	8005758 <__lo0bits+0x56>
 8005750:	6013      	str	r3, [r2, #0]
 8005752:	4770      	bx	lr
 8005754:	2000      	movs	r0, #0
 8005756:	4770      	bx	lr
 8005758:	2020      	movs	r0, #32
 800575a:	4770      	bx	lr

0800575c <__i2b>:
 800575c:	b510      	push	{r4, lr}
 800575e:	460c      	mov	r4, r1
 8005760:	2101      	movs	r1, #1
 8005762:	f7ff febd 	bl	80054e0 <_Balloc>
 8005766:	4602      	mov	r2, r0
 8005768:	b928      	cbnz	r0, 8005776 <__i2b+0x1a>
 800576a:	4b05      	ldr	r3, [pc, #20]	@ (8005780 <__i2b+0x24>)
 800576c:	4805      	ldr	r0, [pc, #20]	@ (8005784 <__i2b+0x28>)
 800576e:	f240 1145 	movw	r1, #325	@ 0x145
 8005772:	f001 fc1f 	bl	8006fb4 <__assert_func>
 8005776:	2301      	movs	r3, #1
 8005778:	6144      	str	r4, [r0, #20]
 800577a:	6103      	str	r3, [r0, #16]
 800577c:	bd10      	pop	{r4, pc}
 800577e:	bf00      	nop
 8005780:	08007d99 	.word	0x08007d99
 8005784:	08007daa 	.word	0x08007daa

08005788 <__multiply>:
 8005788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800578c:	4617      	mov	r7, r2
 800578e:	690a      	ldr	r2, [r1, #16]
 8005790:	693b      	ldr	r3, [r7, #16]
 8005792:	429a      	cmp	r2, r3
 8005794:	bfa8      	it	ge
 8005796:	463b      	movge	r3, r7
 8005798:	4689      	mov	r9, r1
 800579a:	bfa4      	itt	ge
 800579c:	460f      	movge	r7, r1
 800579e:	4699      	movge	r9, r3
 80057a0:	693d      	ldr	r5, [r7, #16]
 80057a2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	6879      	ldr	r1, [r7, #4]
 80057aa:	eb05 060a 	add.w	r6, r5, sl
 80057ae:	42b3      	cmp	r3, r6
 80057b0:	b085      	sub	sp, #20
 80057b2:	bfb8      	it	lt
 80057b4:	3101      	addlt	r1, #1
 80057b6:	f7ff fe93 	bl	80054e0 <_Balloc>
 80057ba:	b930      	cbnz	r0, 80057ca <__multiply+0x42>
 80057bc:	4602      	mov	r2, r0
 80057be:	4b41      	ldr	r3, [pc, #260]	@ (80058c4 <__multiply+0x13c>)
 80057c0:	4841      	ldr	r0, [pc, #260]	@ (80058c8 <__multiply+0x140>)
 80057c2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80057c6:	f001 fbf5 	bl	8006fb4 <__assert_func>
 80057ca:	f100 0414 	add.w	r4, r0, #20
 80057ce:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80057d2:	4623      	mov	r3, r4
 80057d4:	2200      	movs	r2, #0
 80057d6:	4573      	cmp	r3, lr
 80057d8:	d320      	bcc.n	800581c <__multiply+0x94>
 80057da:	f107 0814 	add.w	r8, r7, #20
 80057de:	f109 0114 	add.w	r1, r9, #20
 80057e2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80057e6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80057ea:	9302      	str	r3, [sp, #8]
 80057ec:	1beb      	subs	r3, r5, r7
 80057ee:	3b15      	subs	r3, #21
 80057f0:	f023 0303 	bic.w	r3, r3, #3
 80057f4:	3304      	adds	r3, #4
 80057f6:	3715      	adds	r7, #21
 80057f8:	42bd      	cmp	r5, r7
 80057fa:	bf38      	it	cc
 80057fc:	2304      	movcc	r3, #4
 80057fe:	9301      	str	r3, [sp, #4]
 8005800:	9b02      	ldr	r3, [sp, #8]
 8005802:	9103      	str	r1, [sp, #12]
 8005804:	428b      	cmp	r3, r1
 8005806:	d80c      	bhi.n	8005822 <__multiply+0x9a>
 8005808:	2e00      	cmp	r6, #0
 800580a:	dd03      	ble.n	8005814 <__multiply+0x8c>
 800580c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005810:	2b00      	cmp	r3, #0
 8005812:	d055      	beq.n	80058c0 <__multiply+0x138>
 8005814:	6106      	str	r6, [r0, #16]
 8005816:	b005      	add	sp, #20
 8005818:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800581c:	f843 2b04 	str.w	r2, [r3], #4
 8005820:	e7d9      	b.n	80057d6 <__multiply+0x4e>
 8005822:	f8b1 a000 	ldrh.w	sl, [r1]
 8005826:	f1ba 0f00 	cmp.w	sl, #0
 800582a:	d01f      	beq.n	800586c <__multiply+0xe4>
 800582c:	46c4      	mov	ip, r8
 800582e:	46a1      	mov	r9, r4
 8005830:	2700      	movs	r7, #0
 8005832:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005836:	f8d9 3000 	ldr.w	r3, [r9]
 800583a:	fa1f fb82 	uxth.w	fp, r2
 800583e:	b29b      	uxth	r3, r3
 8005840:	fb0a 330b 	mla	r3, sl, fp, r3
 8005844:	443b      	add	r3, r7
 8005846:	f8d9 7000 	ldr.w	r7, [r9]
 800584a:	0c12      	lsrs	r2, r2, #16
 800584c:	0c3f      	lsrs	r7, r7, #16
 800584e:	fb0a 7202 	mla	r2, sl, r2, r7
 8005852:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8005856:	b29b      	uxth	r3, r3
 8005858:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800585c:	4565      	cmp	r5, ip
 800585e:	f849 3b04 	str.w	r3, [r9], #4
 8005862:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8005866:	d8e4      	bhi.n	8005832 <__multiply+0xaa>
 8005868:	9b01      	ldr	r3, [sp, #4]
 800586a:	50e7      	str	r7, [r4, r3]
 800586c:	9b03      	ldr	r3, [sp, #12]
 800586e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005872:	3104      	adds	r1, #4
 8005874:	f1b9 0f00 	cmp.w	r9, #0
 8005878:	d020      	beq.n	80058bc <__multiply+0x134>
 800587a:	6823      	ldr	r3, [r4, #0]
 800587c:	4647      	mov	r7, r8
 800587e:	46a4      	mov	ip, r4
 8005880:	f04f 0a00 	mov.w	sl, #0
 8005884:	f8b7 b000 	ldrh.w	fp, [r7]
 8005888:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800588c:	fb09 220b 	mla	r2, r9, fp, r2
 8005890:	4452      	add	r2, sl
 8005892:	b29b      	uxth	r3, r3
 8005894:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005898:	f84c 3b04 	str.w	r3, [ip], #4
 800589c:	f857 3b04 	ldr.w	r3, [r7], #4
 80058a0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80058a4:	f8bc 3000 	ldrh.w	r3, [ip]
 80058a8:	fb09 330a 	mla	r3, r9, sl, r3
 80058ac:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80058b0:	42bd      	cmp	r5, r7
 80058b2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80058b6:	d8e5      	bhi.n	8005884 <__multiply+0xfc>
 80058b8:	9a01      	ldr	r2, [sp, #4]
 80058ba:	50a3      	str	r3, [r4, r2]
 80058bc:	3404      	adds	r4, #4
 80058be:	e79f      	b.n	8005800 <__multiply+0x78>
 80058c0:	3e01      	subs	r6, #1
 80058c2:	e7a1      	b.n	8005808 <__multiply+0x80>
 80058c4:	08007d99 	.word	0x08007d99
 80058c8:	08007daa 	.word	0x08007daa

080058cc <__pow5mult>:
 80058cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80058d0:	4615      	mov	r5, r2
 80058d2:	f012 0203 	ands.w	r2, r2, #3
 80058d6:	4607      	mov	r7, r0
 80058d8:	460e      	mov	r6, r1
 80058da:	d007      	beq.n	80058ec <__pow5mult+0x20>
 80058dc:	4c25      	ldr	r4, [pc, #148]	@ (8005974 <__pow5mult+0xa8>)
 80058de:	3a01      	subs	r2, #1
 80058e0:	2300      	movs	r3, #0
 80058e2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80058e6:	f7ff fe5d 	bl	80055a4 <__multadd>
 80058ea:	4606      	mov	r6, r0
 80058ec:	10ad      	asrs	r5, r5, #2
 80058ee:	d03d      	beq.n	800596c <__pow5mult+0xa0>
 80058f0:	69fc      	ldr	r4, [r7, #28]
 80058f2:	b97c      	cbnz	r4, 8005914 <__pow5mult+0x48>
 80058f4:	2010      	movs	r0, #16
 80058f6:	f7ff fd3d 	bl	8005374 <malloc>
 80058fa:	4602      	mov	r2, r0
 80058fc:	61f8      	str	r0, [r7, #28]
 80058fe:	b928      	cbnz	r0, 800590c <__pow5mult+0x40>
 8005900:	4b1d      	ldr	r3, [pc, #116]	@ (8005978 <__pow5mult+0xac>)
 8005902:	481e      	ldr	r0, [pc, #120]	@ (800597c <__pow5mult+0xb0>)
 8005904:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005908:	f001 fb54 	bl	8006fb4 <__assert_func>
 800590c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005910:	6004      	str	r4, [r0, #0]
 8005912:	60c4      	str	r4, [r0, #12]
 8005914:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005918:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800591c:	b94c      	cbnz	r4, 8005932 <__pow5mult+0x66>
 800591e:	f240 2171 	movw	r1, #625	@ 0x271
 8005922:	4638      	mov	r0, r7
 8005924:	f7ff ff1a 	bl	800575c <__i2b>
 8005928:	2300      	movs	r3, #0
 800592a:	f8c8 0008 	str.w	r0, [r8, #8]
 800592e:	4604      	mov	r4, r0
 8005930:	6003      	str	r3, [r0, #0]
 8005932:	f04f 0900 	mov.w	r9, #0
 8005936:	07eb      	lsls	r3, r5, #31
 8005938:	d50a      	bpl.n	8005950 <__pow5mult+0x84>
 800593a:	4631      	mov	r1, r6
 800593c:	4622      	mov	r2, r4
 800593e:	4638      	mov	r0, r7
 8005940:	f7ff ff22 	bl	8005788 <__multiply>
 8005944:	4631      	mov	r1, r6
 8005946:	4680      	mov	r8, r0
 8005948:	4638      	mov	r0, r7
 800594a:	f7ff fe09 	bl	8005560 <_Bfree>
 800594e:	4646      	mov	r6, r8
 8005950:	106d      	asrs	r5, r5, #1
 8005952:	d00b      	beq.n	800596c <__pow5mult+0xa0>
 8005954:	6820      	ldr	r0, [r4, #0]
 8005956:	b938      	cbnz	r0, 8005968 <__pow5mult+0x9c>
 8005958:	4622      	mov	r2, r4
 800595a:	4621      	mov	r1, r4
 800595c:	4638      	mov	r0, r7
 800595e:	f7ff ff13 	bl	8005788 <__multiply>
 8005962:	6020      	str	r0, [r4, #0]
 8005964:	f8c0 9000 	str.w	r9, [r0]
 8005968:	4604      	mov	r4, r0
 800596a:	e7e4      	b.n	8005936 <__pow5mult+0x6a>
 800596c:	4630      	mov	r0, r6
 800596e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005972:	bf00      	nop
 8005974:	08007ebc 	.word	0x08007ebc
 8005978:	08007d2a 	.word	0x08007d2a
 800597c:	08007daa 	.word	0x08007daa

08005980 <__lshift>:
 8005980:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005984:	460c      	mov	r4, r1
 8005986:	6849      	ldr	r1, [r1, #4]
 8005988:	6923      	ldr	r3, [r4, #16]
 800598a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800598e:	68a3      	ldr	r3, [r4, #8]
 8005990:	4607      	mov	r7, r0
 8005992:	4691      	mov	r9, r2
 8005994:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005998:	f108 0601 	add.w	r6, r8, #1
 800599c:	42b3      	cmp	r3, r6
 800599e:	db0b      	blt.n	80059b8 <__lshift+0x38>
 80059a0:	4638      	mov	r0, r7
 80059a2:	f7ff fd9d 	bl	80054e0 <_Balloc>
 80059a6:	4605      	mov	r5, r0
 80059a8:	b948      	cbnz	r0, 80059be <__lshift+0x3e>
 80059aa:	4602      	mov	r2, r0
 80059ac:	4b28      	ldr	r3, [pc, #160]	@ (8005a50 <__lshift+0xd0>)
 80059ae:	4829      	ldr	r0, [pc, #164]	@ (8005a54 <__lshift+0xd4>)
 80059b0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80059b4:	f001 fafe 	bl	8006fb4 <__assert_func>
 80059b8:	3101      	adds	r1, #1
 80059ba:	005b      	lsls	r3, r3, #1
 80059bc:	e7ee      	b.n	800599c <__lshift+0x1c>
 80059be:	2300      	movs	r3, #0
 80059c0:	f100 0114 	add.w	r1, r0, #20
 80059c4:	f100 0210 	add.w	r2, r0, #16
 80059c8:	4618      	mov	r0, r3
 80059ca:	4553      	cmp	r3, sl
 80059cc:	db33      	blt.n	8005a36 <__lshift+0xb6>
 80059ce:	6920      	ldr	r0, [r4, #16]
 80059d0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80059d4:	f104 0314 	add.w	r3, r4, #20
 80059d8:	f019 091f 	ands.w	r9, r9, #31
 80059dc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80059e0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80059e4:	d02b      	beq.n	8005a3e <__lshift+0xbe>
 80059e6:	f1c9 0e20 	rsb	lr, r9, #32
 80059ea:	468a      	mov	sl, r1
 80059ec:	2200      	movs	r2, #0
 80059ee:	6818      	ldr	r0, [r3, #0]
 80059f0:	fa00 f009 	lsl.w	r0, r0, r9
 80059f4:	4310      	orrs	r0, r2
 80059f6:	f84a 0b04 	str.w	r0, [sl], #4
 80059fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80059fe:	459c      	cmp	ip, r3
 8005a00:	fa22 f20e 	lsr.w	r2, r2, lr
 8005a04:	d8f3      	bhi.n	80059ee <__lshift+0x6e>
 8005a06:	ebac 0304 	sub.w	r3, ip, r4
 8005a0a:	3b15      	subs	r3, #21
 8005a0c:	f023 0303 	bic.w	r3, r3, #3
 8005a10:	3304      	adds	r3, #4
 8005a12:	f104 0015 	add.w	r0, r4, #21
 8005a16:	4560      	cmp	r0, ip
 8005a18:	bf88      	it	hi
 8005a1a:	2304      	movhi	r3, #4
 8005a1c:	50ca      	str	r2, [r1, r3]
 8005a1e:	b10a      	cbz	r2, 8005a24 <__lshift+0xa4>
 8005a20:	f108 0602 	add.w	r6, r8, #2
 8005a24:	3e01      	subs	r6, #1
 8005a26:	4638      	mov	r0, r7
 8005a28:	612e      	str	r6, [r5, #16]
 8005a2a:	4621      	mov	r1, r4
 8005a2c:	f7ff fd98 	bl	8005560 <_Bfree>
 8005a30:	4628      	mov	r0, r5
 8005a32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a36:	f842 0f04 	str.w	r0, [r2, #4]!
 8005a3a:	3301      	adds	r3, #1
 8005a3c:	e7c5      	b.n	80059ca <__lshift+0x4a>
 8005a3e:	3904      	subs	r1, #4
 8005a40:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a44:	f841 2f04 	str.w	r2, [r1, #4]!
 8005a48:	459c      	cmp	ip, r3
 8005a4a:	d8f9      	bhi.n	8005a40 <__lshift+0xc0>
 8005a4c:	e7ea      	b.n	8005a24 <__lshift+0xa4>
 8005a4e:	bf00      	nop
 8005a50:	08007d99 	.word	0x08007d99
 8005a54:	08007daa 	.word	0x08007daa

08005a58 <__mcmp>:
 8005a58:	690a      	ldr	r2, [r1, #16]
 8005a5a:	4603      	mov	r3, r0
 8005a5c:	6900      	ldr	r0, [r0, #16]
 8005a5e:	1a80      	subs	r0, r0, r2
 8005a60:	b530      	push	{r4, r5, lr}
 8005a62:	d10e      	bne.n	8005a82 <__mcmp+0x2a>
 8005a64:	3314      	adds	r3, #20
 8005a66:	3114      	adds	r1, #20
 8005a68:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005a6c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005a70:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005a74:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005a78:	4295      	cmp	r5, r2
 8005a7a:	d003      	beq.n	8005a84 <__mcmp+0x2c>
 8005a7c:	d205      	bcs.n	8005a8a <__mcmp+0x32>
 8005a7e:	f04f 30ff 	mov.w	r0, #4294967295
 8005a82:	bd30      	pop	{r4, r5, pc}
 8005a84:	42a3      	cmp	r3, r4
 8005a86:	d3f3      	bcc.n	8005a70 <__mcmp+0x18>
 8005a88:	e7fb      	b.n	8005a82 <__mcmp+0x2a>
 8005a8a:	2001      	movs	r0, #1
 8005a8c:	e7f9      	b.n	8005a82 <__mcmp+0x2a>
	...

08005a90 <__mdiff>:
 8005a90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a94:	4689      	mov	r9, r1
 8005a96:	4606      	mov	r6, r0
 8005a98:	4611      	mov	r1, r2
 8005a9a:	4648      	mov	r0, r9
 8005a9c:	4614      	mov	r4, r2
 8005a9e:	f7ff ffdb 	bl	8005a58 <__mcmp>
 8005aa2:	1e05      	subs	r5, r0, #0
 8005aa4:	d112      	bne.n	8005acc <__mdiff+0x3c>
 8005aa6:	4629      	mov	r1, r5
 8005aa8:	4630      	mov	r0, r6
 8005aaa:	f7ff fd19 	bl	80054e0 <_Balloc>
 8005aae:	4602      	mov	r2, r0
 8005ab0:	b928      	cbnz	r0, 8005abe <__mdiff+0x2e>
 8005ab2:	4b3e      	ldr	r3, [pc, #248]	@ (8005bac <__mdiff+0x11c>)
 8005ab4:	f240 2137 	movw	r1, #567	@ 0x237
 8005ab8:	483d      	ldr	r0, [pc, #244]	@ (8005bb0 <__mdiff+0x120>)
 8005aba:	f001 fa7b 	bl	8006fb4 <__assert_func>
 8005abe:	2301      	movs	r3, #1
 8005ac0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005ac4:	4610      	mov	r0, r2
 8005ac6:	b003      	add	sp, #12
 8005ac8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005acc:	bfbc      	itt	lt
 8005ace:	464b      	movlt	r3, r9
 8005ad0:	46a1      	movlt	r9, r4
 8005ad2:	4630      	mov	r0, r6
 8005ad4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005ad8:	bfba      	itte	lt
 8005ada:	461c      	movlt	r4, r3
 8005adc:	2501      	movlt	r5, #1
 8005ade:	2500      	movge	r5, #0
 8005ae0:	f7ff fcfe 	bl	80054e0 <_Balloc>
 8005ae4:	4602      	mov	r2, r0
 8005ae6:	b918      	cbnz	r0, 8005af0 <__mdiff+0x60>
 8005ae8:	4b30      	ldr	r3, [pc, #192]	@ (8005bac <__mdiff+0x11c>)
 8005aea:	f240 2145 	movw	r1, #581	@ 0x245
 8005aee:	e7e3      	b.n	8005ab8 <__mdiff+0x28>
 8005af0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005af4:	6926      	ldr	r6, [r4, #16]
 8005af6:	60c5      	str	r5, [r0, #12]
 8005af8:	f109 0310 	add.w	r3, r9, #16
 8005afc:	f109 0514 	add.w	r5, r9, #20
 8005b00:	f104 0e14 	add.w	lr, r4, #20
 8005b04:	f100 0b14 	add.w	fp, r0, #20
 8005b08:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005b0c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005b10:	9301      	str	r3, [sp, #4]
 8005b12:	46d9      	mov	r9, fp
 8005b14:	f04f 0c00 	mov.w	ip, #0
 8005b18:	9b01      	ldr	r3, [sp, #4]
 8005b1a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8005b1e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8005b22:	9301      	str	r3, [sp, #4]
 8005b24:	b281      	uxth	r1, r0
 8005b26:	fa1f f38a 	uxth.w	r3, sl
 8005b2a:	1a5b      	subs	r3, r3, r1
 8005b2c:	0c00      	lsrs	r0, r0, #16
 8005b2e:	4463      	add	r3, ip
 8005b30:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005b34:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005b38:	b29b      	uxth	r3, r3
 8005b3a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005b3e:	4576      	cmp	r6, lr
 8005b40:	f849 3b04 	str.w	r3, [r9], #4
 8005b44:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005b48:	d8e6      	bhi.n	8005b18 <__mdiff+0x88>
 8005b4a:	1b33      	subs	r3, r6, r4
 8005b4c:	3b15      	subs	r3, #21
 8005b4e:	f023 0303 	bic.w	r3, r3, #3
 8005b52:	3415      	adds	r4, #21
 8005b54:	3304      	adds	r3, #4
 8005b56:	42a6      	cmp	r6, r4
 8005b58:	bf38      	it	cc
 8005b5a:	2304      	movcc	r3, #4
 8005b5c:	441d      	add	r5, r3
 8005b5e:	445b      	add	r3, fp
 8005b60:	461e      	mov	r6, r3
 8005b62:	462c      	mov	r4, r5
 8005b64:	4544      	cmp	r4, r8
 8005b66:	d30e      	bcc.n	8005b86 <__mdiff+0xf6>
 8005b68:	f108 0103 	add.w	r1, r8, #3
 8005b6c:	1b49      	subs	r1, r1, r5
 8005b6e:	f021 0103 	bic.w	r1, r1, #3
 8005b72:	3d03      	subs	r5, #3
 8005b74:	45a8      	cmp	r8, r5
 8005b76:	bf38      	it	cc
 8005b78:	2100      	movcc	r1, #0
 8005b7a:	440b      	add	r3, r1
 8005b7c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005b80:	b191      	cbz	r1, 8005ba8 <__mdiff+0x118>
 8005b82:	6117      	str	r7, [r2, #16]
 8005b84:	e79e      	b.n	8005ac4 <__mdiff+0x34>
 8005b86:	f854 1b04 	ldr.w	r1, [r4], #4
 8005b8a:	46e6      	mov	lr, ip
 8005b8c:	0c08      	lsrs	r0, r1, #16
 8005b8e:	fa1c fc81 	uxtah	ip, ip, r1
 8005b92:	4471      	add	r1, lr
 8005b94:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005b98:	b289      	uxth	r1, r1
 8005b9a:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005b9e:	f846 1b04 	str.w	r1, [r6], #4
 8005ba2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005ba6:	e7dd      	b.n	8005b64 <__mdiff+0xd4>
 8005ba8:	3f01      	subs	r7, #1
 8005baa:	e7e7      	b.n	8005b7c <__mdiff+0xec>
 8005bac:	08007d99 	.word	0x08007d99
 8005bb0:	08007daa 	.word	0x08007daa

08005bb4 <__ulp>:
 8005bb4:	4b0e      	ldr	r3, [pc, #56]	@ (8005bf0 <__ulp+0x3c>)
 8005bb6:	400b      	ands	r3, r1
 8005bb8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	dc08      	bgt.n	8005bd2 <__ulp+0x1e>
 8005bc0:	425b      	negs	r3, r3
 8005bc2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8005bc6:	ea4f 5223 	mov.w	r2, r3, asr #20
 8005bca:	da04      	bge.n	8005bd6 <__ulp+0x22>
 8005bcc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8005bd0:	4113      	asrs	r3, r2
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	e008      	b.n	8005be8 <__ulp+0x34>
 8005bd6:	f1a2 0314 	sub.w	r3, r2, #20
 8005bda:	2b1e      	cmp	r3, #30
 8005bdc:	bfda      	itte	le
 8005bde:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8005be2:	40da      	lsrle	r2, r3
 8005be4:	2201      	movgt	r2, #1
 8005be6:	2300      	movs	r3, #0
 8005be8:	4619      	mov	r1, r3
 8005bea:	4610      	mov	r0, r2
 8005bec:	4770      	bx	lr
 8005bee:	bf00      	nop
 8005bf0:	7ff00000 	.word	0x7ff00000

08005bf4 <__b2d>:
 8005bf4:	6902      	ldr	r2, [r0, #16]
 8005bf6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bf8:	f100 0614 	add.w	r6, r0, #20
 8005bfc:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8005c00:	4f20      	ldr	r7, [pc, #128]	@ (8005c84 <__b2d+0x90>)
 8005c02:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8005c06:	4620      	mov	r0, r4
 8005c08:	f7ff fd5c 	bl	80056c4 <__hi0bits>
 8005c0c:	4603      	mov	r3, r0
 8005c0e:	2b0a      	cmp	r3, #10
 8005c10:	f1c0 0020 	rsb	r0, r0, #32
 8005c14:	f1a2 0504 	sub.w	r5, r2, #4
 8005c18:	6008      	str	r0, [r1, #0]
 8005c1a:	dc13      	bgt.n	8005c44 <__b2d+0x50>
 8005c1c:	42ae      	cmp	r6, r5
 8005c1e:	bf38      	it	cc
 8005c20:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8005c24:	f1c3 0c0b 	rsb	ip, r3, #11
 8005c28:	bf28      	it	cs
 8005c2a:	2200      	movcs	r2, #0
 8005c2c:	3315      	adds	r3, #21
 8005c2e:	fa24 fe0c 	lsr.w	lr, r4, ip
 8005c32:	fa04 f303 	lsl.w	r3, r4, r3
 8005c36:	fa22 f20c 	lsr.w	r2, r2, ip
 8005c3a:	ea4e 0107 	orr.w	r1, lr, r7
 8005c3e:	431a      	orrs	r2, r3
 8005c40:	4610      	mov	r0, r2
 8005c42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c44:	42ae      	cmp	r6, r5
 8005c46:	bf36      	itet	cc
 8005c48:	f1a2 0508 	subcc.w	r5, r2, #8
 8005c4c:	2200      	movcs	r2, #0
 8005c4e:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8005c52:	3b0b      	subs	r3, #11
 8005c54:	d012      	beq.n	8005c7c <__b2d+0x88>
 8005c56:	f1c3 0720 	rsb	r7, r3, #32
 8005c5a:	fa22 f107 	lsr.w	r1, r2, r7
 8005c5e:	409c      	lsls	r4, r3
 8005c60:	430c      	orrs	r4, r1
 8005c62:	42b5      	cmp	r5, r6
 8005c64:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8005c68:	bf8c      	ite	hi
 8005c6a:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8005c6e:	2400      	movls	r4, #0
 8005c70:	409a      	lsls	r2, r3
 8005c72:	40fc      	lsrs	r4, r7
 8005c74:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8005c78:	4322      	orrs	r2, r4
 8005c7a:	e7e1      	b.n	8005c40 <__b2d+0x4c>
 8005c7c:	ea44 0107 	orr.w	r1, r4, r7
 8005c80:	e7de      	b.n	8005c40 <__b2d+0x4c>
 8005c82:	bf00      	nop
 8005c84:	3ff00000 	.word	0x3ff00000

08005c88 <__d2b>:
 8005c88:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8005c8c:	2101      	movs	r1, #1
 8005c8e:	9e08      	ldr	r6, [sp, #32]
 8005c90:	4690      	mov	r8, r2
 8005c92:	4699      	mov	r9, r3
 8005c94:	f7ff fc24 	bl	80054e0 <_Balloc>
 8005c98:	4604      	mov	r4, r0
 8005c9a:	b930      	cbnz	r0, 8005caa <__d2b+0x22>
 8005c9c:	4602      	mov	r2, r0
 8005c9e:	4b24      	ldr	r3, [pc, #144]	@ (8005d30 <__d2b+0xa8>)
 8005ca0:	4824      	ldr	r0, [pc, #144]	@ (8005d34 <__d2b+0xac>)
 8005ca2:	f240 310f 	movw	r1, #783	@ 0x30f
 8005ca6:	f001 f985 	bl	8006fb4 <__assert_func>
 8005caa:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005cae:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005cb2:	b10d      	cbz	r5, 8005cb8 <__d2b+0x30>
 8005cb4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005cb8:	9301      	str	r3, [sp, #4]
 8005cba:	f1b8 0300 	subs.w	r3, r8, #0
 8005cbe:	d024      	beq.n	8005d0a <__d2b+0x82>
 8005cc0:	4668      	mov	r0, sp
 8005cc2:	9300      	str	r3, [sp, #0]
 8005cc4:	f7ff fd1d 	bl	8005702 <__lo0bits>
 8005cc8:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005ccc:	b1d8      	cbz	r0, 8005d06 <__d2b+0x7e>
 8005cce:	f1c0 0320 	rsb	r3, r0, #32
 8005cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8005cd6:	430b      	orrs	r3, r1
 8005cd8:	40c2      	lsrs	r2, r0
 8005cda:	6163      	str	r3, [r4, #20]
 8005cdc:	9201      	str	r2, [sp, #4]
 8005cde:	9b01      	ldr	r3, [sp, #4]
 8005ce0:	61a3      	str	r3, [r4, #24]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	bf0c      	ite	eq
 8005ce6:	2201      	moveq	r2, #1
 8005ce8:	2202      	movne	r2, #2
 8005cea:	6122      	str	r2, [r4, #16]
 8005cec:	b1ad      	cbz	r5, 8005d1a <__d2b+0x92>
 8005cee:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005cf2:	4405      	add	r5, r0
 8005cf4:	6035      	str	r5, [r6, #0]
 8005cf6:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005cfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cfc:	6018      	str	r0, [r3, #0]
 8005cfe:	4620      	mov	r0, r4
 8005d00:	b002      	add	sp, #8
 8005d02:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8005d06:	6161      	str	r1, [r4, #20]
 8005d08:	e7e9      	b.n	8005cde <__d2b+0x56>
 8005d0a:	a801      	add	r0, sp, #4
 8005d0c:	f7ff fcf9 	bl	8005702 <__lo0bits>
 8005d10:	9b01      	ldr	r3, [sp, #4]
 8005d12:	6163      	str	r3, [r4, #20]
 8005d14:	3020      	adds	r0, #32
 8005d16:	2201      	movs	r2, #1
 8005d18:	e7e7      	b.n	8005cea <__d2b+0x62>
 8005d1a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005d1e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8005d22:	6030      	str	r0, [r6, #0]
 8005d24:	6918      	ldr	r0, [r3, #16]
 8005d26:	f7ff fccd 	bl	80056c4 <__hi0bits>
 8005d2a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005d2e:	e7e4      	b.n	8005cfa <__d2b+0x72>
 8005d30:	08007d99 	.word	0x08007d99
 8005d34:	08007daa 	.word	0x08007daa

08005d38 <__ratio>:
 8005d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d3c:	b085      	sub	sp, #20
 8005d3e:	e9cd 1000 	strd	r1, r0, [sp]
 8005d42:	a902      	add	r1, sp, #8
 8005d44:	f7ff ff56 	bl	8005bf4 <__b2d>
 8005d48:	468b      	mov	fp, r1
 8005d4a:	4606      	mov	r6, r0
 8005d4c:	460f      	mov	r7, r1
 8005d4e:	9800      	ldr	r0, [sp, #0]
 8005d50:	a903      	add	r1, sp, #12
 8005d52:	f7ff ff4f 	bl	8005bf4 <__b2d>
 8005d56:	9b01      	ldr	r3, [sp, #4]
 8005d58:	4689      	mov	r9, r1
 8005d5a:	460d      	mov	r5, r1
 8005d5c:	6919      	ldr	r1, [r3, #16]
 8005d5e:	9b00      	ldr	r3, [sp, #0]
 8005d60:	691b      	ldr	r3, [r3, #16]
 8005d62:	1ac9      	subs	r1, r1, r3
 8005d64:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8005d68:	1a9b      	subs	r3, r3, r2
 8005d6a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	bfcd      	iteet	gt
 8005d72:	463a      	movgt	r2, r7
 8005d74:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8005d78:	462a      	movle	r2, r5
 8005d7a:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8005d7e:	bfd8      	it	le
 8005d80:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8005d84:	4604      	mov	r4, r0
 8005d86:	4622      	mov	r2, r4
 8005d88:	464b      	mov	r3, r9
 8005d8a:	4630      	mov	r0, r6
 8005d8c:	4659      	mov	r1, fp
 8005d8e:	f7fa fd5d 	bl	800084c <__aeabi_ddiv>
 8005d92:	b005      	add	sp, #20
 8005d94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005d98 <__copybits>:
 8005d98:	3901      	subs	r1, #1
 8005d9a:	b570      	push	{r4, r5, r6, lr}
 8005d9c:	1149      	asrs	r1, r1, #5
 8005d9e:	6914      	ldr	r4, [r2, #16]
 8005da0:	3101      	adds	r1, #1
 8005da2:	f102 0314 	add.w	r3, r2, #20
 8005da6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8005daa:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8005dae:	1f05      	subs	r5, r0, #4
 8005db0:	42a3      	cmp	r3, r4
 8005db2:	d30c      	bcc.n	8005dce <__copybits+0x36>
 8005db4:	1aa3      	subs	r3, r4, r2
 8005db6:	3b11      	subs	r3, #17
 8005db8:	f023 0303 	bic.w	r3, r3, #3
 8005dbc:	3211      	adds	r2, #17
 8005dbe:	42a2      	cmp	r2, r4
 8005dc0:	bf88      	it	hi
 8005dc2:	2300      	movhi	r3, #0
 8005dc4:	4418      	add	r0, r3
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	4288      	cmp	r0, r1
 8005dca:	d305      	bcc.n	8005dd8 <__copybits+0x40>
 8005dcc:	bd70      	pop	{r4, r5, r6, pc}
 8005dce:	f853 6b04 	ldr.w	r6, [r3], #4
 8005dd2:	f845 6f04 	str.w	r6, [r5, #4]!
 8005dd6:	e7eb      	b.n	8005db0 <__copybits+0x18>
 8005dd8:	f840 3b04 	str.w	r3, [r0], #4
 8005ddc:	e7f4      	b.n	8005dc8 <__copybits+0x30>

08005dde <__any_on>:
 8005dde:	f100 0214 	add.w	r2, r0, #20
 8005de2:	6900      	ldr	r0, [r0, #16]
 8005de4:	114b      	asrs	r3, r1, #5
 8005de6:	4298      	cmp	r0, r3
 8005de8:	b510      	push	{r4, lr}
 8005dea:	db11      	blt.n	8005e10 <__any_on+0x32>
 8005dec:	dd0a      	ble.n	8005e04 <__any_on+0x26>
 8005dee:	f011 011f 	ands.w	r1, r1, #31
 8005df2:	d007      	beq.n	8005e04 <__any_on+0x26>
 8005df4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8005df8:	fa24 f001 	lsr.w	r0, r4, r1
 8005dfc:	fa00 f101 	lsl.w	r1, r0, r1
 8005e00:	428c      	cmp	r4, r1
 8005e02:	d10b      	bne.n	8005e1c <__any_on+0x3e>
 8005e04:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d803      	bhi.n	8005e14 <__any_on+0x36>
 8005e0c:	2000      	movs	r0, #0
 8005e0e:	bd10      	pop	{r4, pc}
 8005e10:	4603      	mov	r3, r0
 8005e12:	e7f7      	b.n	8005e04 <__any_on+0x26>
 8005e14:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005e18:	2900      	cmp	r1, #0
 8005e1a:	d0f5      	beq.n	8005e08 <__any_on+0x2a>
 8005e1c:	2001      	movs	r0, #1
 8005e1e:	e7f6      	b.n	8005e0e <__any_on+0x30>

08005e20 <sulp>:
 8005e20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e24:	460f      	mov	r7, r1
 8005e26:	4690      	mov	r8, r2
 8005e28:	f7ff fec4 	bl	8005bb4 <__ulp>
 8005e2c:	4604      	mov	r4, r0
 8005e2e:	460d      	mov	r5, r1
 8005e30:	f1b8 0f00 	cmp.w	r8, #0
 8005e34:	d011      	beq.n	8005e5a <sulp+0x3a>
 8005e36:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8005e3a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	dd0b      	ble.n	8005e5a <sulp+0x3a>
 8005e42:	051b      	lsls	r3, r3, #20
 8005e44:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8005e48:	2400      	movs	r4, #0
 8005e4a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8005e4e:	4622      	mov	r2, r4
 8005e50:	462b      	mov	r3, r5
 8005e52:	f7fa fbd1 	bl	80005f8 <__aeabi_dmul>
 8005e56:	4604      	mov	r4, r0
 8005e58:	460d      	mov	r5, r1
 8005e5a:	4620      	mov	r0, r4
 8005e5c:	4629      	mov	r1, r5
 8005e5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e62:	0000      	movs	r0, r0
 8005e64:	0000      	movs	r0, r0
	...

08005e68 <_strtod_l>:
 8005e68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e6c:	b09f      	sub	sp, #124	@ 0x7c
 8005e6e:	460c      	mov	r4, r1
 8005e70:	9217      	str	r2, [sp, #92]	@ 0x5c
 8005e72:	2200      	movs	r2, #0
 8005e74:	921a      	str	r2, [sp, #104]	@ 0x68
 8005e76:	9005      	str	r0, [sp, #20]
 8005e78:	f04f 0a00 	mov.w	sl, #0
 8005e7c:	f04f 0b00 	mov.w	fp, #0
 8005e80:	460a      	mov	r2, r1
 8005e82:	9219      	str	r2, [sp, #100]	@ 0x64
 8005e84:	7811      	ldrb	r1, [r2, #0]
 8005e86:	292b      	cmp	r1, #43	@ 0x2b
 8005e88:	d048      	beq.n	8005f1c <_strtod_l+0xb4>
 8005e8a:	d836      	bhi.n	8005efa <_strtod_l+0x92>
 8005e8c:	290d      	cmp	r1, #13
 8005e8e:	d830      	bhi.n	8005ef2 <_strtod_l+0x8a>
 8005e90:	2908      	cmp	r1, #8
 8005e92:	d830      	bhi.n	8005ef6 <_strtod_l+0x8e>
 8005e94:	2900      	cmp	r1, #0
 8005e96:	d039      	beq.n	8005f0c <_strtod_l+0xa4>
 8005e98:	2200      	movs	r2, #0
 8005e9a:	920e      	str	r2, [sp, #56]	@ 0x38
 8005e9c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8005e9e:	782a      	ldrb	r2, [r5, #0]
 8005ea0:	2a30      	cmp	r2, #48	@ 0x30
 8005ea2:	f040 80b0 	bne.w	8006006 <_strtod_l+0x19e>
 8005ea6:	786a      	ldrb	r2, [r5, #1]
 8005ea8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005eac:	2a58      	cmp	r2, #88	@ 0x58
 8005eae:	d16c      	bne.n	8005f8a <_strtod_l+0x122>
 8005eb0:	9302      	str	r3, [sp, #8]
 8005eb2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005eb4:	9301      	str	r3, [sp, #4]
 8005eb6:	ab1a      	add	r3, sp, #104	@ 0x68
 8005eb8:	9300      	str	r3, [sp, #0]
 8005eba:	4a8e      	ldr	r2, [pc, #568]	@ (80060f4 <_strtod_l+0x28c>)
 8005ebc:	9805      	ldr	r0, [sp, #20]
 8005ebe:	ab1b      	add	r3, sp, #108	@ 0x6c
 8005ec0:	a919      	add	r1, sp, #100	@ 0x64
 8005ec2:	f001 f911 	bl	80070e8 <__gethex>
 8005ec6:	f010 060f 	ands.w	r6, r0, #15
 8005eca:	4604      	mov	r4, r0
 8005ecc:	d005      	beq.n	8005eda <_strtod_l+0x72>
 8005ece:	2e06      	cmp	r6, #6
 8005ed0:	d126      	bne.n	8005f20 <_strtod_l+0xb8>
 8005ed2:	3501      	adds	r5, #1
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	9519      	str	r5, [sp, #100]	@ 0x64
 8005ed8:	930e      	str	r3, [sp, #56]	@ 0x38
 8005eda:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	f040 857e 	bne.w	80069de <_strtod_l+0xb76>
 8005ee2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005ee4:	b1bb      	cbz	r3, 8005f16 <_strtod_l+0xae>
 8005ee6:	4650      	mov	r0, sl
 8005ee8:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8005eec:	b01f      	add	sp, #124	@ 0x7c
 8005eee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ef2:	2920      	cmp	r1, #32
 8005ef4:	d1d0      	bne.n	8005e98 <_strtod_l+0x30>
 8005ef6:	3201      	adds	r2, #1
 8005ef8:	e7c3      	b.n	8005e82 <_strtod_l+0x1a>
 8005efa:	292d      	cmp	r1, #45	@ 0x2d
 8005efc:	d1cc      	bne.n	8005e98 <_strtod_l+0x30>
 8005efe:	2101      	movs	r1, #1
 8005f00:	910e      	str	r1, [sp, #56]	@ 0x38
 8005f02:	1c51      	adds	r1, r2, #1
 8005f04:	9119      	str	r1, [sp, #100]	@ 0x64
 8005f06:	7852      	ldrb	r2, [r2, #1]
 8005f08:	2a00      	cmp	r2, #0
 8005f0a:	d1c7      	bne.n	8005e9c <_strtod_l+0x34>
 8005f0c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005f0e:	9419      	str	r4, [sp, #100]	@ 0x64
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	f040 8562 	bne.w	80069da <_strtod_l+0xb72>
 8005f16:	4650      	mov	r0, sl
 8005f18:	4659      	mov	r1, fp
 8005f1a:	e7e7      	b.n	8005eec <_strtod_l+0x84>
 8005f1c:	2100      	movs	r1, #0
 8005f1e:	e7ef      	b.n	8005f00 <_strtod_l+0x98>
 8005f20:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8005f22:	b13a      	cbz	r2, 8005f34 <_strtod_l+0xcc>
 8005f24:	2135      	movs	r1, #53	@ 0x35
 8005f26:	a81c      	add	r0, sp, #112	@ 0x70
 8005f28:	f7ff ff36 	bl	8005d98 <__copybits>
 8005f2c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005f2e:	9805      	ldr	r0, [sp, #20]
 8005f30:	f7ff fb16 	bl	8005560 <_Bfree>
 8005f34:	3e01      	subs	r6, #1
 8005f36:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8005f38:	2e04      	cmp	r6, #4
 8005f3a:	d806      	bhi.n	8005f4a <_strtod_l+0xe2>
 8005f3c:	e8df f006 	tbb	[pc, r6]
 8005f40:	201d0314 	.word	0x201d0314
 8005f44:	14          	.byte	0x14
 8005f45:	00          	.byte	0x00
 8005f46:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8005f4a:	05e1      	lsls	r1, r4, #23
 8005f4c:	bf48      	it	mi
 8005f4e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8005f52:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005f56:	0d1b      	lsrs	r3, r3, #20
 8005f58:	051b      	lsls	r3, r3, #20
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d1bd      	bne.n	8005eda <_strtod_l+0x72>
 8005f5e:	f7fe fb35 	bl	80045cc <__errno>
 8005f62:	2322      	movs	r3, #34	@ 0x22
 8005f64:	6003      	str	r3, [r0, #0]
 8005f66:	e7b8      	b.n	8005eda <_strtod_l+0x72>
 8005f68:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8005f6c:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8005f70:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005f74:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8005f78:	e7e7      	b.n	8005f4a <_strtod_l+0xe2>
 8005f7a:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80060f8 <_strtod_l+0x290>
 8005f7e:	e7e4      	b.n	8005f4a <_strtod_l+0xe2>
 8005f80:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8005f84:	f04f 3aff 	mov.w	sl, #4294967295
 8005f88:	e7df      	b.n	8005f4a <_strtod_l+0xe2>
 8005f8a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005f8c:	1c5a      	adds	r2, r3, #1
 8005f8e:	9219      	str	r2, [sp, #100]	@ 0x64
 8005f90:	785b      	ldrb	r3, [r3, #1]
 8005f92:	2b30      	cmp	r3, #48	@ 0x30
 8005f94:	d0f9      	beq.n	8005f8a <_strtod_l+0x122>
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d09f      	beq.n	8005eda <_strtod_l+0x72>
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	2700      	movs	r7, #0
 8005f9e:	9308      	str	r3, [sp, #32]
 8005fa0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005fa2:	930c      	str	r3, [sp, #48]	@ 0x30
 8005fa4:	970b      	str	r7, [sp, #44]	@ 0x2c
 8005fa6:	46b9      	mov	r9, r7
 8005fa8:	220a      	movs	r2, #10
 8005faa:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8005fac:	7805      	ldrb	r5, [r0, #0]
 8005fae:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8005fb2:	b2d9      	uxtb	r1, r3
 8005fb4:	2909      	cmp	r1, #9
 8005fb6:	d928      	bls.n	800600a <_strtod_l+0x1a2>
 8005fb8:	4950      	ldr	r1, [pc, #320]	@ (80060fc <_strtod_l+0x294>)
 8005fba:	2201      	movs	r2, #1
 8005fbc:	f000 ffc4 	bl	8006f48 <strncmp>
 8005fc0:	2800      	cmp	r0, #0
 8005fc2:	d032      	beq.n	800602a <_strtod_l+0x1c2>
 8005fc4:	2000      	movs	r0, #0
 8005fc6:	462a      	mov	r2, r5
 8005fc8:	900a      	str	r0, [sp, #40]	@ 0x28
 8005fca:	464d      	mov	r5, r9
 8005fcc:	4603      	mov	r3, r0
 8005fce:	2a65      	cmp	r2, #101	@ 0x65
 8005fd0:	d001      	beq.n	8005fd6 <_strtod_l+0x16e>
 8005fd2:	2a45      	cmp	r2, #69	@ 0x45
 8005fd4:	d114      	bne.n	8006000 <_strtod_l+0x198>
 8005fd6:	b91d      	cbnz	r5, 8005fe0 <_strtod_l+0x178>
 8005fd8:	9a08      	ldr	r2, [sp, #32]
 8005fda:	4302      	orrs	r2, r0
 8005fdc:	d096      	beq.n	8005f0c <_strtod_l+0xa4>
 8005fde:	2500      	movs	r5, #0
 8005fe0:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8005fe2:	1c62      	adds	r2, r4, #1
 8005fe4:	9219      	str	r2, [sp, #100]	@ 0x64
 8005fe6:	7862      	ldrb	r2, [r4, #1]
 8005fe8:	2a2b      	cmp	r2, #43	@ 0x2b
 8005fea:	d07a      	beq.n	80060e2 <_strtod_l+0x27a>
 8005fec:	2a2d      	cmp	r2, #45	@ 0x2d
 8005fee:	d07e      	beq.n	80060ee <_strtod_l+0x286>
 8005ff0:	f04f 0c00 	mov.w	ip, #0
 8005ff4:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8005ff8:	2909      	cmp	r1, #9
 8005ffa:	f240 8085 	bls.w	8006108 <_strtod_l+0x2a0>
 8005ffe:	9419      	str	r4, [sp, #100]	@ 0x64
 8006000:	f04f 0800 	mov.w	r8, #0
 8006004:	e0a5      	b.n	8006152 <_strtod_l+0x2ea>
 8006006:	2300      	movs	r3, #0
 8006008:	e7c8      	b.n	8005f9c <_strtod_l+0x134>
 800600a:	f1b9 0f08 	cmp.w	r9, #8
 800600e:	bfd8      	it	le
 8006010:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8006012:	f100 0001 	add.w	r0, r0, #1
 8006016:	bfda      	itte	le
 8006018:	fb02 3301 	mlale	r3, r2, r1, r3
 800601c:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800601e:	fb02 3707 	mlagt	r7, r2, r7, r3
 8006022:	f109 0901 	add.w	r9, r9, #1
 8006026:	9019      	str	r0, [sp, #100]	@ 0x64
 8006028:	e7bf      	b.n	8005faa <_strtod_l+0x142>
 800602a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800602c:	1c5a      	adds	r2, r3, #1
 800602e:	9219      	str	r2, [sp, #100]	@ 0x64
 8006030:	785a      	ldrb	r2, [r3, #1]
 8006032:	f1b9 0f00 	cmp.w	r9, #0
 8006036:	d03b      	beq.n	80060b0 <_strtod_l+0x248>
 8006038:	900a      	str	r0, [sp, #40]	@ 0x28
 800603a:	464d      	mov	r5, r9
 800603c:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8006040:	2b09      	cmp	r3, #9
 8006042:	d912      	bls.n	800606a <_strtod_l+0x202>
 8006044:	2301      	movs	r3, #1
 8006046:	e7c2      	b.n	8005fce <_strtod_l+0x166>
 8006048:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800604a:	1c5a      	adds	r2, r3, #1
 800604c:	9219      	str	r2, [sp, #100]	@ 0x64
 800604e:	785a      	ldrb	r2, [r3, #1]
 8006050:	3001      	adds	r0, #1
 8006052:	2a30      	cmp	r2, #48	@ 0x30
 8006054:	d0f8      	beq.n	8006048 <_strtod_l+0x1e0>
 8006056:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800605a:	2b08      	cmp	r3, #8
 800605c:	f200 84c4 	bhi.w	80069e8 <_strtod_l+0xb80>
 8006060:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006062:	900a      	str	r0, [sp, #40]	@ 0x28
 8006064:	2000      	movs	r0, #0
 8006066:	930c      	str	r3, [sp, #48]	@ 0x30
 8006068:	4605      	mov	r5, r0
 800606a:	3a30      	subs	r2, #48	@ 0x30
 800606c:	f100 0301 	add.w	r3, r0, #1
 8006070:	d018      	beq.n	80060a4 <_strtod_l+0x23c>
 8006072:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006074:	4419      	add	r1, r3
 8006076:	910a      	str	r1, [sp, #40]	@ 0x28
 8006078:	462e      	mov	r6, r5
 800607a:	f04f 0e0a 	mov.w	lr, #10
 800607e:	1c71      	adds	r1, r6, #1
 8006080:	eba1 0c05 	sub.w	ip, r1, r5
 8006084:	4563      	cmp	r3, ip
 8006086:	dc15      	bgt.n	80060b4 <_strtod_l+0x24c>
 8006088:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800608c:	182b      	adds	r3, r5, r0
 800608e:	2b08      	cmp	r3, #8
 8006090:	f105 0501 	add.w	r5, r5, #1
 8006094:	4405      	add	r5, r0
 8006096:	dc1a      	bgt.n	80060ce <_strtod_l+0x266>
 8006098:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800609a:	230a      	movs	r3, #10
 800609c:	fb03 2301 	mla	r3, r3, r1, r2
 80060a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80060a2:	2300      	movs	r3, #0
 80060a4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80060a6:	1c51      	adds	r1, r2, #1
 80060a8:	9119      	str	r1, [sp, #100]	@ 0x64
 80060aa:	7852      	ldrb	r2, [r2, #1]
 80060ac:	4618      	mov	r0, r3
 80060ae:	e7c5      	b.n	800603c <_strtod_l+0x1d4>
 80060b0:	4648      	mov	r0, r9
 80060b2:	e7ce      	b.n	8006052 <_strtod_l+0x1ea>
 80060b4:	2e08      	cmp	r6, #8
 80060b6:	dc05      	bgt.n	80060c4 <_strtod_l+0x25c>
 80060b8:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80060ba:	fb0e f606 	mul.w	r6, lr, r6
 80060be:	960b      	str	r6, [sp, #44]	@ 0x2c
 80060c0:	460e      	mov	r6, r1
 80060c2:	e7dc      	b.n	800607e <_strtod_l+0x216>
 80060c4:	2910      	cmp	r1, #16
 80060c6:	bfd8      	it	le
 80060c8:	fb0e f707 	mulle.w	r7, lr, r7
 80060cc:	e7f8      	b.n	80060c0 <_strtod_l+0x258>
 80060ce:	2b0f      	cmp	r3, #15
 80060d0:	bfdc      	itt	le
 80060d2:	230a      	movle	r3, #10
 80060d4:	fb03 2707 	mlale	r7, r3, r7, r2
 80060d8:	e7e3      	b.n	80060a2 <_strtod_l+0x23a>
 80060da:	2300      	movs	r3, #0
 80060dc:	930a      	str	r3, [sp, #40]	@ 0x28
 80060de:	2301      	movs	r3, #1
 80060e0:	e77a      	b.n	8005fd8 <_strtod_l+0x170>
 80060e2:	f04f 0c00 	mov.w	ip, #0
 80060e6:	1ca2      	adds	r2, r4, #2
 80060e8:	9219      	str	r2, [sp, #100]	@ 0x64
 80060ea:	78a2      	ldrb	r2, [r4, #2]
 80060ec:	e782      	b.n	8005ff4 <_strtod_l+0x18c>
 80060ee:	f04f 0c01 	mov.w	ip, #1
 80060f2:	e7f8      	b.n	80060e6 <_strtod_l+0x27e>
 80060f4:	08007fcc 	.word	0x08007fcc
 80060f8:	7ff00000 	.word	0x7ff00000
 80060fc:	08007e03 	.word	0x08007e03
 8006100:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006102:	1c51      	adds	r1, r2, #1
 8006104:	9119      	str	r1, [sp, #100]	@ 0x64
 8006106:	7852      	ldrb	r2, [r2, #1]
 8006108:	2a30      	cmp	r2, #48	@ 0x30
 800610a:	d0f9      	beq.n	8006100 <_strtod_l+0x298>
 800610c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8006110:	2908      	cmp	r1, #8
 8006112:	f63f af75 	bhi.w	8006000 <_strtod_l+0x198>
 8006116:	3a30      	subs	r2, #48	@ 0x30
 8006118:	9209      	str	r2, [sp, #36]	@ 0x24
 800611a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800611c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800611e:	f04f 080a 	mov.w	r8, #10
 8006122:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006124:	1c56      	adds	r6, r2, #1
 8006126:	9619      	str	r6, [sp, #100]	@ 0x64
 8006128:	7852      	ldrb	r2, [r2, #1]
 800612a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800612e:	f1be 0f09 	cmp.w	lr, #9
 8006132:	d939      	bls.n	80061a8 <_strtod_l+0x340>
 8006134:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006136:	1a76      	subs	r6, r6, r1
 8006138:	2e08      	cmp	r6, #8
 800613a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800613e:	dc03      	bgt.n	8006148 <_strtod_l+0x2e0>
 8006140:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006142:	4588      	cmp	r8, r1
 8006144:	bfa8      	it	ge
 8006146:	4688      	movge	r8, r1
 8006148:	f1bc 0f00 	cmp.w	ip, #0
 800614c:	d001      	beq.n	8006152 <_strtod_l+0x2ea>
 800614e:	f1c8 0800 	rsb	r8, r8, #0
 8006152:	2d00      	cmp	r5, #0
 8006154:	d14e      	bne.n	80061f4 <_strtod_l+0x38c>
 8006156:	9908      	ldr	r1, [sp, #32]
 8006158:	4308      	orrs	r0, r1
 800615a:	f47f aebe 	bne.w	8005eda <_strtod_l+0x72>
 800615e:	2b00      	cmp	r3, #0
 8006160:	f47f aed4 	bne.w	8005f0c <_strtod_l+0xa4>
 8006164:	2a69      	cmp	r2, #105	@ 0x69
 8006166:	d028      	beq.n	80061ba <_strtod_l+0x352>
 8006168:	dc25      	bgt.n	80061b6 <_strtod_l+0x34e>
 800616a:	2a49      	cmp	r2, #73	@ 0x49
 800616c:	d025      	beq.n	80061ba <_strtod_l+0x352>
 800616e:	2a4e      	cmp	r2, #78	@ 0x4e
 8006170:	f47f aecc 	bne.w	8005f0c <_strtod_l+0xa4>
 8006174:	4999      	ldr	r1, [pc, #612]	@ (80063dc <_strtod_l+0x574>)
 8006176:	a819      	add	r0, sp, #100	@ 0x64
 8006178:	f001 f9d8 	bl	800752c <__match>
 800617c:	2800      	cmp	r0, #0
 800617e:	f43f aec5 	beq.w	8005f0c <_strtod_l+0xa4>
 8006182:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006184:	781b      	ldrb	r3, [r3, #0]
 8006186:	2b28      	cmp	r3, #40	@ 0x28
 8006188:	d12e      	bne.n	80061e8 <_strtod_l+0x380>
 800618a:	4995      	ldr	r1, [pc, #596]	@ (80063e0 <_strtod_l+0x578>)
 800618c:	aa1c      	add	r2, sp, #112	@ 0x70
 800618e:	a819      	add	r0, sp, #100	@ 0x64
 8006190:	f001 f9e0 	bl	8007554 <__hexnan>
 8006194:	2805      	cmp	r0, #5
 8006196:	d127      	bne.n	80061e8 <_strtod_l+0x380>
 8006198:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800619a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800619e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80061a2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80061a6:	e698      	b.n	8005eda <_strtod_l+0x72>
 80061a8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80061aa:	fb08 2101 	mla	r1, r8, r1, r2
 80061ae:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80061b2:	9209      	str	r2, [sp, #36]	@ 0x24
 80061b4:	e7b5      	b.n	8006122 <_strtod_l+0x2ba>
 80061b6:	2a6e      	cmp	r2, #110	@ 0x6e
 80061b8:	e7da      	b.n	8006170 <_strtod_l+0x308>
 80061ba:	498a      	ldr	r1, [pc, #552]	@ (80063e4 <_strtod_l+0x57c>)
 80061bc:	a819      	add	r0, sp, #100	@ 0x64
 80061be:	f001 f9b5 	bl	800752c <__match>
 80061c2:	2800      	cmp	r0, #0
 80061c4:	f43f aea2 	beq.w	8005f0c <_strtod_l+0xa4>
 80061c8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80061ca:	4987      	ldr	r1, [pc, #540]	@ (80063e8 <_strtod_l+0x580>)
 80061cc:	3b01      	subs	r3, #1
 80061ce:	a819      	add	r0, sp, #100	@ 0x64
 80061d0:	9319      	str	r3, [sp, #100]	@ 0x64
 80061d2:	f001 f9ab 	bl	800752c <__match>
 80061d6:	b910      	cbnz	r0, 80061de <_strtod_l+0x376>
 80061d8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80061da:	3301      	adds	r3, #1
 80061dc:	9319      	str	r3, [sp, #100]	@ 0x64
 80061de:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 80063ec <_strtod_l+0x584>
 80061e2:	f04f 0a00 	mov.w	sl, #0
 80061e6:	e678      	b.n	8005eda <_strtod_l+0x72>
 80061e8:	4881      	ldr	r0, [pc, #516]	@ (80063f0 <_strtod_l+0x588>)
 80061ea:	f000 fedd 	bl	8006fa8 <nan>
 80061ee:	4682      	mov	sl, r0
 80061f0:	468b      	mov	fp, r1
 80061f2:	e672      	b.n	8005eda <_strtod_l+0x72>
 80061f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80061f6:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80061f8:	eba8 0303 	sub.w	r3, r8, r3
 80061fc:	f1b9 0f00 	cmp.w	r9, #0
 8006200:	bf08      	it	eq
 8006202:	46a9      	moveq	r9, r5
 8006204:	2d10      	cmp	r5, #16
 8006206:	9309      	str	r3, [sp, #36]	@ 0x24
 8006208:	462c      	mov	r4, r5
 800620a:	bfa8      	it	ge
 800620c:	2410      	movge	r4, #16
 800620e:	f7fa f979 	bl	8000504 <__aeabi_ui2d>
 8006212:	2d09      	cmp	r5, #9
 8006214:	4682      	mov	sl, r0
 8006216:	468b      	mov	fp, r1
 8006218:	dc11      	bgt.n	800623e <_strtod_l+0x3d6>
 800621a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800621c:	2b00      	cmp	r3, #0
 800621e:	f43f ae5c 	beq.w	8005eda <_strtod_l+0x72>
 8006222:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006224:	dd76      	ble.n	8006314 <_strtod_l+0x4ac>
 8006226:	2b16      	cmp	r3, #22
 8006228:	dc5d      	bgt.n	80062e6 <_strtod_l+0x47e>
 800622a:	4972      	ldr	r1, [pc, #456]	@ (80063f4 <_strtod_l+0x58c>)
 800622c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006230:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006234:	4652      	mov	r2, sl
 8006236:	465b      	mov	r3, fp
 8006238:	f7fa f9de 	bl	80005f8 <__aeabi_dmul>
 800623c:	e7d7      	b.n	80061ee <_strtod_l+0x386>
 800623e:	4b6d      	ldr	r3, [pc, #436]	@ (80063f4 <_strtod_l+0x58c>)
 8006240:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006244:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006248:	f7fa f9d6 	bl	80005f8 <__aeabi_dmul>
 800624c:	4682      	mov	sl, r0
 800624e:	4638      	mov	r0, r7
 8006250:	468b      	mov	fp, r1
 8006252:	f7fa f957 	bl	8000504 <__aeabi_ui2d>
 8006256:	4602      	mov	r2, r0
 8006258:	460b      	mov	r3, r1
 800625a:	4650      	mov	r0, sl
 800625c:	4659      	mov	r1, fp
 800625e:	f7fa f815 	bl	800028c <__adddf3>
 8006262:	2d0f      	cmp	r5, #15
 8006264:	4682      	mov	sl, r0
 8006266:	468b      	mov	fp, r1
 8006268:	ddd7      	ble.n	800621a <_strtod_l+0x3b2>
 800626a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800626c:	1b2c      	subs	r4, r5, r4
 800626e:	441c      	add	r4, r3
 8006270:	2c00      	cmp	r4, #0
 8006272:	f340 8093 	ble.w	800639c <_strtod_l+0x534>
 8006276:	f014 030f 	ands.w	r3, r4, #15
 800627a:	d00a      	beq.n	8006292 <_strtod_l+0x42a>
 800627c:	495d      	ldr	r1, [pc, #372]	@ (80063f4 <_strtod_l+0x58c>)
 800627e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006282:	4652      	mov	r2, sl
 8006284:	465b      	mov	r3, fp
 8006286:	e9d1 0100 	ldrd	r0, r1, [r1]
 800628a:	f7fa f9b5 	bl	80005f8 <__aeabi_dmul>
 800628e:	4682      	mov	sl, r0
 8006290:	468b      	mov	fp, r1
 8006292:	f034 040f 	bics.w	r4, r4, #15
 8006296:	d073      	beq.n	8006380 <_strtod_l+0x518>
 8006298:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800629c:	dd49      	ble.n	8006332 <_strtod_l+0x4ca>
 800629e:	2400      	movs	r4, #0
 80062a0:	46a0      	mov	r8, r4
 80062a2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80062a4:	46a1      	mov	r9, r4
 80062a6:	9a05      	ldr	r2, [sp, #20]
 80062a8:	f8df b140 	ldr.w	fp, [pc, #320]	@ 80063ec <_strtod_l+0x584>
 80062ac:	2322      	movs	r3, #34	@ 0x22
 80062ae:	6013      	str	r3, [r2, #0]
 80062b0:	f04f 0a00 	mov.w	sl, #0
 80062b4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	f43f ae0f 	beq.w	8005eda <_strtod_l+0x72>
 80062bc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80062be:	9805      	ldr	r0, [sp, #20]
 80062c0:	f7ff f94e 	bl	8005560 <_Bfree>
 80062c4:	9805      	ldr	r0, [sp, #20]
 80062c6:	4649      	mov	r1, r9
 80062c8:	f7ff f94a 	bl	8005560 <_Bfree>
 80062cc:	9805      	ldr	r0, [sp, #20]
 80062ce:	4641      	mov	r1, r8
 80062d0:	f7ff f946 	bl	8005560 <_Bfree>
 80062d4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80062d6:	9805      	ldr	r0, [sp, #20]
 80062d8:	f7ff f942 	bl	8005560 <_Bfree>
 80062dc:	9805      	ldr	r0, [sp, #20]
 80062de:	4621      	mov	r1, r4
 80062e0:	f7ff f93e 	bl	8005560 <_Bfree>
 80062e4:	e5f9      	b.n	8005eda <_strtod_l+0x72>
 80062e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80062e8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80062ec:	4293      	cmp	r3, r2
 80062ee:	dbbc      	blt.n	800626a <_strtod_l+0x402>
 80062f0:	4c40      	ldr	r4, [pc, #256]	@ (80063f4 <_strtod_l+0x58c>)
 80062f2:	f1c5 050f 	rsb	r5, r5, #15
 80062f6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80062fa:	4652      	mov	r2, sl
 80062fc:	465b      	mov	r3, fp
 80062fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006302:	f7fa f979 	bl	80005f8 <__aeabi_dmul>
 8006306:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006308:	1b5d      	subs	r5, r3, r5
 800630a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800630e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006312:	e791      	b.n	8006238 <_strtod_l+0x3d0>
 8006314:	3316      	adds	r3, #22
 8006316:	dba8      	blt.n	800626a <_strtod_l+0x402>
 8006318:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800631a:	eba3 0808 	sub.w	r8, r3, r8
 800631e:	4b35      	ldr	r3, [pc, #212]	@ (80063f4 <_strtod_l+0x58c>)
 8006320:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8006324:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006328:	4650      	mov	r0, sl
 800632a:	4659      	mov	r1, fp
 800632c:	f7fa fa8e 	bl	800084c <__aeabi_ddiv>
 8006330:	e75d      	b.n	80061ee <_strtod_l+0x386>
 8006332:	2300      	movs	r3, #0
 8006334:	4f30      	ldr	r7, [pc, #192]	@ (80063f8 <_strtod_l+0x590>)
 8006336:	1124      	asrs	r4, r4, #4
 8006338:	4650      	mov	r0, sl
 800633a:	4659      	mov	r1, fp
 800633c:	461e      	mov	r6, r3
 800633e:	2c01      	cmp	r4, #1
 8006340:	dc21      	bgt.n	8006386 <_strtod_l+0x51e>
 8006342:	b10b      	cbz	r3, 8006348 <_strtod_l+0x4e0>
 8006344:	4682      	mov	sl, r0
 8006346:	468b      	mov	fp, r1
 8006348:	492b      	ldr	r1, [pc, #172]	@ (80063f8 <_strtod_l+0x590>)
 800634a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800634e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8006352:	4652      	mov	r2, sl
 8006354:	465b      	mov	r3, fp
 8006356:	e9d1 0100 	ldrd	r0, r1, [r1]
 800635a:	f7fa f94d 	bl	80005f8 <__aeabi_dmul>
 800635e:	4b23      	ldr	r3, [pc, #140]	@ (80063ec <_strtod_l+0x584>)
 8006360:	460a      	mov	r2, r1
 8006362:	400b      	ands	r3, r1
 8006364:	4925      	ldr	r1, [pc, #148]	@ (80063fc <_strtod_l+0x594>)
 8006366:	428b      	cmp	r3, r1
 8006368:	4682      	mov	sl, r0
 800636a:	d898      	bhi.n	800629e <_strtod_l+0x436>
 800636c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8006370:	428b      	cmp	r3, r1
 8006372:	bf86      	itte	hi
 8006374:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8006400 <_strtod_l+0x598>
 8006378:	f04f 3aff 	movhi.w	sl, #4294967295
 800637c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8006380:	2300      	movs	r3, #0
 8006382:	9308      	str	r3, [sp, #32]
 8006384:	e076      	b.n	8006474 <_strtod_l+0x60c>
 8006386:	07e2      	lsls	r2, r4, #31
 8006388:	d504      	bpl.n	8006394 <_strtod_l+0x52c>
 800638a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800638e:	f7fa f933 	bl	80005f8 <__aeabi_dmul>
 8006392:	2301      	movs	r3, #1
 8006394:	3601      	adds	r6, #1
 8006396:	1064      	asrs	r4, r4, #1
 8006398:	3708      	adds	r7, #8
 800639a:	e7d0      	b.n	800633e <_strtod_l+0x4d6>
 800639c:	d0f0      	beq.n	8006380 <_strtod_l+0x518>
 800639e:	4264      	negs	r4, r4
 80063a0:	f014 020f 	ands.w	r2, r4, #15
 80063a4:	d00a      	beq.n	80063bc <_strtod_l+0x554>
 80063a6:	4b13      	ldr	r3, [pc, #76]	@ (80063f4 <_strtod_l+0x58c>)
 80063a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80063ac:	4650      	mov	r0, sl
 80063ae:	4659      	mov	r1, fp
 80063b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063b4:	f7fa fa4a 	bl	800084c <__aeabi_ddiv>
 80063b8:	4682      	mov	sl, r0
 80063ba:	468b      	mov	fp, r1
 80063bc:	1124      	asrs	r4, r4, #4
 80063be:	d0df      	beq.n	8006380 <_strtod_l+0x518>
 80063c0:	2c1f      	cmp	r4, #31
 80063c2:	dd1f      	ble.n	8006404 <_strtod_l+0x59c>
 80063c4:	2400      	movs	r4, #0
 80063c6:	46a0      	mov	r8, r4
 80063c8:	940b      	str	r4, [sp, #44]	@ 0x2c
 80063ca:	46a1      	mov	r9, r4
 80063cc:	9a05      	ldr	r2, [sp, #20]
 80063ce:	2322      	movs	r3, #34	@ 0x22
 80063d0:	f04f 0a00 	mov.w	sl, #0
 80063d4:	f04f 0b00 	mov.w	fp, #0
 80063d8:	6013      	str	r3, [r2, #0]
 80063da:	e76b      	b.n	80062b4 <_strtod_l+0x44c>
 80063dc:	08007cf1 	.word	0x08007cf1
 80063e0:	08007fb8 	.word	0x08007fb8
 80063e4:	08007ce9 	.word	0x08007ce9
 80063e8:	08007d20 	.word	0x08007d20
 80063ec:	7ff00000 	.word	0x7ff00000
 80063f0:	08007e59 	.word	0x08007e59
 80063f4:	08007ef0 	.word	0x08007ef0
 80063f8:	08007ec8 	.word	0x08007ec8
 80063fc:	7ca00000 	.word	0x7ca00000
 8006400:	7fefffff 	.word	0x7fefffff
 8006404:	f014 0310 	ands.w	r3, r4, #16
 8006408:	bf18      	it	ne
 800640a:	236a      	movne	r3, #106	@ 0x6a
 800640c:	4e78      	ldr	r6, [pc, #480]	@ (80065f0 <_strtod_l+0x788>)
 800640e:	9308      	str	r3, [sp, #32]
 8006410:	4650      	mov	r0, sl
 8006412:	4659      	mov	r1, fp
 8006414:	2300      	movs	r3, #0
 8006416:	07e7      	lsls	r7, r4, #31
 8006418:	d504      	bpl.n	8006424 <_strtod_l+0x5bc>
 800641a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800641e:	f7fa f8eb 	bl	80005f8 <__aeabi_dmul>
 8006422:	2301      	movs	r3, #1
 8006424:	1064      	asrs	r4, r4, #1
 8006426:	f106 0608 	add.w	r6, r6, #8
 800642a:	d1f4      	bne.n	8006416 <_strtod_l+0x5ae>
 800642c:	b10b      	cbz	r3, 8006432 <_strtod_l+0x5ca>
 800642e:	4682      	mov	sl, r0
 8006430:	468b      	mov	fp, r1
 8006432:	9b08      	ldr	r3, [sp, #32]
 8006434:	b1b3      	cbz	r3, 8006464 <_strtod_l+0x5fc>
 8006436:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800643a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800643e:	2b00      	cmp	r3, #0
 8006440:	4659      	mov	r1, fp
 8006442:	dd0f      	ble.n	8006464 <_strtod_l+0x5fc>
 8006444:	2b1f      	cmp	r3, #31
 8006446:	dd58      	ble.n	80064fa <_strtod_l+0x692>
 8006448:	2b34      	cmp	r3, #52	@ 0x34
 800644a:	bfde      	ittt	le
 800644c:	f04f 33ff 	movle.w	r3, #4294967295
 8006450:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8006454:	4093      	lslle	r3, r2
 8006456:	f04f 0a00 	mov.w	sl, #0
 800645a:	bfcc      	ite	gt
 800645c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8006460:	ea03 0b01 	andle.w	fp, r3, r1
 8006464:	2200      	movs	r2, #0
 8006466:	2300      	movs	r3, #0
 8006468:	4650      	mov	r0, sl
 800646a:	4659      	mov	r1, fp
 800646c:	f7fa fb2c 	bl	8000ac8 <__aeabi_dcmpeq>
 8006470:	2800      	cmp	r0, #0
 8006472:	d1a7      	bne.n	80063c4 <_strtod_l+0x55c>
 8006474:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006476:	9300      	str	r3, [sp, #0]
 8006478:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800647a:	9805      	ldr	r0, [sp, #20]
 800647c:	462b      	mov	r3, r5
 800647e:	464a      	mov	r2, r9
 8006480:	f7ff f8d6 	bl	8005630 <__s2b>
 8006484:	900b      	str	r0, [sp, #44]	@ 0x2c
 8006486:	2800      	cmp	r0, #0
 8006488:	f43f af09 	beq.w	800629e <_strtod_l+0x436>
 800648c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800648e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006490:	2a00      	cmp	r2, #0
 8006492:	eba3 0308 	sub.w	r3, r3, r8
 8006496:	bfa8      	it	ge
 8006498:	2300      	movge	r3, #0
 800649a:	9312      	str	r3, [sp, #72]	@ 0x48
 800649c:	2400      	movs	r4, #0
 800649e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80064a2:	9316      	str	r3, [sp, #88]	@ 0x58
 80064a4:	46a0      	mov	r8, r4
 80064a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80064a8:	9805      	ldr	r0, [sp, #20]
 80064aa:	6859      	ldr	r1, [r3, #4]
 80064ac:	f7ff f818 	bl	80054e0 <_Balloc>
 80064b0:	4681      	mov	r9, r0
 80064b2:	2800      	cmp	r0, #0
 80064b4:	f43f aef7 	beq.w	80062a6 <_strtod_l+0x43e>
 80064b8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80064ba:	691a      	ldr	r2, [r3, #16]
 80064bc:	3202      	adds	r2, #2
 80064be:	f103 010c 	add.w	r1, r3, #12
 80064c2:	0092      	lsls	r2, r2, #2
 80064c4:	300c      	adds	r0, #12
 80064c6:	f000 fd61 	bl	8006f8c <memcpy>
 80064ca:	ab1c      	add	r3, sp, #112	@ 0x70
 80064cc:	9301      	str	r3, [sp, #4]
 80064ce:	ab1b      	add	r3, sp, #108	@ 0x6c
 80064d0:	9300      	str	r3, [sp, #0]
 80064d2:	9805      	ldr	r0, [sp, #20]
 80064d4:	4652      	mov	r2, sl
 80064d6:	465b      	mov	r3, fp
 80064d8:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80064dc:	f7ff fbd4 	bl	8005c88 <__d2b>
 80064e0:	901a      	str	r0, [sp, #104]	@ 0x68
 80064e2:	2800      	cmp	r0, #0
 80064e4:	f43f aedf 	beq.w	80062a6 <_strtod_l+0x43e>
 80064e8:	9805      	ldr	r0, [sp, #20]
 80064ea:	2101      	movs	r1, #1
 80064ec:	f7ff f936 	bl	800575c <__i2b>
 80064f0:	4680      	mov	r8, r0
 80064f2:	b948      	cbnz	r0, 8006508 <_strtod_l+0x6a0>
 80064f4:	f04f 0800 	mov.w	r8, #0
 80064f8:	e6d5      	b.n	80062a6 <_strtod_l+0x43e>
 80064fa:	f04f 32ff 	mov.w	r2, #4294967295
 80064fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006502:	ea03 0a0a 	and.w	sl, r3, sl
 8006506:	e7ad      	b.n	8006464 <_strtod_l+0x5fc>
 8006508:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800650a:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800650c:	2d00      	cmp	r5, #0
 800650e:	bfab      	itete	ge
 8006510:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8006512:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8006514:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8006516:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8006518:	bfac      	ite	ge
 800651a:	18ef      	addge	r7, r5, r3
 800651c:	1b5e      	sublt	r6, r3, r5
 800651e:	9b08      	ldr	r3, [sp, #32]
 8006520:	1aed      	subs	r5, r5, r3
 8006522:	4415      	add	r5, r2
 8006524:	4b33      	ldr	r3, [pc, #204]	@ (80065f4 <_strtod_l+0x78c>)
 8006526:	3d01      	subs	r5, #1
 8006528:	429d      	cmp	r5, r3
 800652a:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800652e:	da50      	bge.n	80065d2 <_strtod_l+0x76a>
 8006530:	1b5b      	subs	r3, r3, r5
 8006532:	2b1f      	cmp	r3, #31
 8006534:	eba2 0203 	sub.w	r2, r2, r3
 8006538:	f04f 0101 	mov.w	r1, #1
 800653c:	dc3d      	bgt.n	80065ba <_strtod_l+0x752>
 800653e:	fa01 f303 	lsl.w	r3, r1, r3
 8006542:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006544:	2300      	movs	r3, #0
 8006546:	9310      	str	r3, [sp, #64]	@ 0x40
 8006548:	18bd      	adds	r5, r7, r2
 800654a:	9b08      	ldr	r3, [sp, #32]
 800654c:	42af      	cmp	r7, r5
 800654e:	4416      	add	r6, r2
 8006550:	441e      	add	r6, r3
 8006552:	463b      	mov	r3, r7
 8006554:	bfa8      	it	ge
 8006556:	462b      	movge	r3, r5
 8006558:	42b3      	cmp	r3, r6
 800655a:	bfa8      	it	ge
 800655c:	4633      	movge	r3, r6
 800655e:	2b00      	cmp	r3, #0
 8006560:	bfc2      	ittt	gt
 8006562:	1aed      	subgt	r5, r5, r3
 8006564:	1af6      	subgt	r6, r6, r3
 8006566:	1aff      	subgt	r7, r7, r3
 8006568:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800656a:	2b00      	cmp	r3, #0
 800656c:	dd16      	ble.n	800659c <_strtod_l+0x734>
 800656e:	4641      	mov	r1, r8
 8006570:	9805      	ldr	r0, [sp, #20]
 8006572:	461a      	mov	r2, r3
 8006574:	f7ff f9aa 	bl	80058cc <__pow5mult>
 8006578:	4680      	mov	r8, r0
 800657a:	2800      	cmp	r0, #0
 800657c:	d0ba      	beq.n	80064f4 <_strtod_l+0x68c>
 800657e:	4601      	mov	r1, r0
 8006580:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006582:	9805      	ldr	r0, [sp, #20]
 8006584:	f7ff f900 	bl	8005788 <__multiply>
 8006588:	900a      	str	r0, [sp, #40]	@ 0x28
 800658a:	2800      	cmp	r0, #0
 800658c:	f43f ae8b 	beq.w	80062a6 <_strtod_l+0x43e>
 8006590:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006592:	9805      	ldr	r0, [sp, #20]
 8006594:	f7fe ffe4 	bl	8005560 <_Bfree>
 8006598:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800659a:	931a      	str	r3, [sp, #104]	@ 0x68
 800659c:	2d00      	cmp	r5, #0
 800659e:	dc1d      	bgt.n	80065dc <_strtod_l+0x774>
 80065a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	dd28      	ble.n	80065f8 <_strtod_l+0x790>
 80065a6:	4649      	mov	r1, r9
 80065a8:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80065aa:	9805      	ldr	r0, [sp, #20]
 80065ac:	f7ff f98e 	bl	80058cc <__pow5mult>
 80065b0:	4681      	mov	r9, r0
 80065b2:	bb08      	cbnz	r0, 80065f8 <_strtod_l+0x790>
 80065b4:	f04f 0900 	mov.w	r9, #0
 80065b8:	e675      	b.n	80062a6 <_strtod_l+0x43e>
 80065ba:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80065be:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80065c2:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80065c6:	35e2      	adds	r5, #226	@ 0xe2
 80065c8:	fa01 f305 	lsl.w	r3, r1, r5
 80065cc:	9310      	str	r3, [sp, #64]	@ 0x40
 80065ce:	9113      	str	r1, [sp, #76]	@ 0x4c
 80065d0:	e7ba      	b.n	8006548 <_strtod_l+0x6e0>
 80065d2:	2300      	movs	r3, #0
 80065d4:	9310      	str	r3, [sp, #64]	@ 0x40
 80065d6:	2301      	movs	r3, #1
 80065d8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80065da:	e7b5      	b.n	8006548 <_strtod_l+0x6e0>
 80065dc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80065de:	9805      	ldr	r0, [sp, #20]
 80065e0:	462a      	mov	r2, r5
 80065e2:	f7ff f9cd 	bl	8005980 <__lshift>
 80065e6:	901a      	str	r0, [sp, #104]	@ 0x68
 80065e8:	2800      	cmp	r0, #0
 80065ea:	d1d9      	bne.n	80065a0 <_strtod_l+0x738>
 80065ec:	e65b      	b.n	80062a6 <_strtod_l+0x43e>
 80065ee:	bf00      	nop
 80065f0:	08007fe0 	.word	0x08007fe0
 80065f4:	fffffc02 	.word	0xfffffc02
 80065f8:	2e00      	cmp	r6, #0
 80065fa:	dd07      	ble.n	800660c <_strtod_l+0x7a4>
 80065fc:	4649      	mov	r1, r9
 80065fe:	9805      	ldr	r0, [sp, #20]
 8006600:	4632      	mov	r2, r6
 8006602:	f7ff f9bd 	bl	8005980 <__lshift>
 8006606:	4681      	mov	r9, r0
 8006608:	2800      	cmp	r0, #0
 800660a:	d0d3      	beq.n	80065b4 <_strtod_l+0x74c>
 800660c:	2f00      	cmp	r7, #0
 800660e:	dd08      	ble.n	8006622 <_strtod_l+0x7ba>
 8006610:	4641      	mov	r1, r8
 8006612:	9805      	ldr	r0, [sp, #20]
 8006614:	463a      	mov	r2, r7
 8006616:	f7ff f9b3 	bl	8005980 <__lshift>
 800661a:	4680      	mov	r8, r0
 800661c:	2800      	cmp	r0, #0
 800661e:	f43f ae42 	beq.w	80062a6 <_strtod_l+0x43e>
 8006622:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006624:	9805      	ldr	r0, [sp, #20]
 8006626:	464a      	mov	r2, r9
 8006628:	f7ff fa32 	bl	8005a90 <__mdiff>
 800662c:	4604      	mov	r4, r0
 800662e:	2800      	cmp	r0, #0
 8006630:	f43f ae39 	beq.w	80062a6 <_strtod_l+0x43e>
 8006634:	68c3      	ldr	r3, [r0, #12]
 8006636:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006638:	2300      	movs	r3, #0
 800663a:	60c3      	str	r3, [r0, #12]
 800663c:	4641      	mov	r1, r8
 800663e:	f7ff fa0b 	bl	8005a58 <__mcmp>
 8006642:	2800      	cmp	r0, #0
 8006644:	da3d      	bge.n	80066c2 <_strtod_l+0x85a>
 8006646:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006648:	ea53 030a 	orrs.w	r3, r3, sl
 800664c:	d163      	bne.n	8006716 <_strtod_l+0x8ae>
 800664e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006652:	2b00      	cmp	r3, #0
 8006654:	d15f      	bne.n	8006716 <_strtod_l+0x8ae>
 8006656:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800665a:	0d1b      	lsrs	r3, r3, #20
 800665c:	051b      	lsls	r3, r3, #20
 800665e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006662:	d958      	bls.n	8006716 <_strtod_l+0x8ae>
 8006664:	6963      	ldr	r3, [r4, #20]
 8006666:	b913      	cbnz	r3, 800666e <_strtod_l+0x806>
 8006668:	6923      	ldr	r3, [r4, #16]
 800666a:	2b01      	cmp	r3, #1
 800666c:	dd53      	ble.n	8006716 <_strtod_l+0x8ae>
 800666e:	4621      	mov	r1, r4
 8006670:	2201      	movs	r2, #1
 8006672:	9805      	ldr	r0, [sp, #20]
 8006674:	f7ff f984 	bl	8005980 <__lshift>
 8006678:	4641      	mov	r1, r8
 800667a:	4604      	mov	r4, r0
 800667c:	f7ff f9ec 	bl	8005a58 <__mcmp>
 8006680:	2800      	cmp	r0, #0
 8006682:	dd48      	ble.n	8006716 <_strtod_l+0x8ae>
 8006684:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006688:	9a08      	ldr	r2, [sp, #32]
 800668a:	0d1b      	lsrs	r3, r3, #20
 800668c:	051b      	lsls	r3, r3, #20
 800668e:	2a00      	cmp	r2, #0
 8006690:	d062      	beq.n	8006758 <_strtod_l+0x8f0>
 8006692:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006696:	d85f      	bhi.n	8006758 <_strtod_l+0x8f0>
 8006698:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800669c:	f67f ae96 	bls.w	80063cc <_strtod_l+0x564>
 80066a0:	4ba3      	ldr	r3, [pc, #652]	@ (8006930 <_strtod_l+0xac8>)
 80066a2:	4650      	mov	r0, sl
 80066a4:	4659      	mov	r1, fp
 80066a6:	2200      	movs	r2, #0
 80066a8:	f7f9 ffa6 	bl	80005f8 <__aeabi_dmul>
 80066ac:	4ba1      	ldr	r3, [pc, #644]	@ (8006934 <_strtod_l+0xacc>)
 80066ae:	400b      	ands	r3, r1
 80066b0:	4682      	mov	sl, r0
 80066b2:	468b      	mov	fp, r1
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	f47f ae01 	bne.w	80062bc <_strtod_l+0x454>
 80066ba:	9a05      	ldr	r2, [sp, #20]
 80066bc:	2322      	movs	r3, #34	@ 0x22
 80066be:	6013      	str	r3, [r2, #0]
 80066c0:	e5fc      	b.n	80062bc <_strtod_l+0x454>
 80066c2:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80066c6:	d165      	bne.n	8006794 <_strtod_l+0x92c>
 80066c8:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80066ca:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80066ce:	b35a      	cbz	r2, 8006728 <_strtod_l+0x8c0>
 80066d0:	4a99      	ldr	r2, [pc, #612]	@ (8006938 <_strtod_l+0xad0>)
 80066d2:	4293      	cmp	r3, r2
 80066d4:	d12b      	bne.n	800672e <_strtod_l+0x8c6>
 80066d6:	9b08      	ldr	r3, [sp, #32]
 80066d8:	4651      	mov	r1, sl
 80066da:	b303      	cbz	r3, 800671e <_strtod_l+0x8b6>
 80066dc:	4b95      	ldr	r3, [pc, #596]	@ (8006934 <_strtod_l+0xacc>)
 80066de:	465a      	mov	r2, fp
 80066e0:	4013      	ands	r3, r2
 80066e2:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80066e6:	f04f 32ff 	mov.w	r2, #4294967295
 80066ea:	d81b      	bhi.n	8006724 <_strtod_l+0x8bc>
 80066ec:	0d1b      	lsrs	r3, r3, #20
 80066ee:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80066f2:	fa02 f303 	lsl.w	r3, r2, r3
 80066f6:	4299      	cmp	r1, r3
 80066f8:	d119      	bne.n	800672e <_strtod_l+0x8c6>
 80066fa:	4b90      	ldr	r3, [pc, #576]	@ (800693c <_strtod_l+0xad4>)
 80066fc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80066fe:	429a      	cmp	r2, r3
 8006700:	d102      	bne.n	8006708 <_strtod_l+0x8a0>
 8006702:	3101      	adds	r1, #1
 8006704:	f43f adcf 	beq.w	80062a6 <_strtod_l+0x43e>
 8006708:	4b8a      	ldr	r3, [pc, #552]	@ (8006934 <_strtod_l+0xacc>)
 800670a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800670c:	401a      	ands	r2, r3
 800670e:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8006712:	f04f 0a00 	mov.w	sl, #0
 8006716:	9b08      	ldr	r3, [sp, #32]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d1c1      	bne.n	80066a0 <_strtod_l+0x838>
 800671c:	e5ce      	b.n	80062bc <_strtod_l+0x454>
 800671e:	f04f 33ff 	mov.w	r3, #4294967295
 8006722:	e7e8      	b.n	80066f6 <_strtod_l+0x88e>
 8006724:	4613      	mov	r3, r2
 8006726:	e7e6      	b.n	80066f6 <_strtod_l+0x88e>
 8006728:	ea53 030a 	orrs.w	r3, r3, sl
 800672c:	d0aa      	beq.n	8006684 <_strtod_l+0x81c>
 800672e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006730:	b1db      	cbz	r3, 800676a <_strtod_l+0x902>
 8006732:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006734:	4213      	tst	r3, r2
 8006736:	d0ee      	beq.n	8006716 <_strtod_l+0x8ae>
 8006738:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800673a:	9a08      	ldr	r2, [sp, #32]
 800673c:	4650      	mov	r0, sl
 800673e:	4659      	mov	r1, fp
 8006740:	b1bb      	cbz	r3, 8006772 <_strtod_l+0x90a>
 8006742:	f7ff fb6d 	bl	8005e20 <sulp>
 8006746:	4602      	mov	r2, r0
 8006748:	460b      	mov	r3, r1
 800674a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800674e:	f7f9 fd9d 	bl	800028c <__adddf3>
 8006752:	4682      	mov	sl, r0
 8006754:	468b      	mov	fp, r1
 8006756:	e7de      	b.n	8006716 <_strtod_l+0x8ae>
 8006758:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800675c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006760:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006764:	f04f 3aff 	mov.w	sl, #4294967295
 8006768:	e7d5      	b.n	8006716 <_strtod_l+0x8ae>
 800676a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800676c:	ea13 0f0a 	tst.w	r3, sl
 8006770:	e7e1      	b.n	8006736 <_strtod_l+0x8ce>
 8006772:	f7ff fb55 	bl	8005e20 <sulp>
 8006776:	4602      	mov	r2, r0
 8006778:	460b      	mov	r3, r1
 800677a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800677e:	f7f9 fd83 	bl	8000288 <__aeabi_dsub>
 8006782:	2200      	movs	r2, #0
 8006784:	2300      	movs	r3, #0
 8006786:	4682      	mov	sl, r0
 8006788:	468b      	mov	fp, r1
 800678a:	f7fa f99d 	bl	8000ac8 <__aeabi_dcmpeq>
 800678e:	2800      	cmp	r0, #0
 8006790:	d0c1      	beq.n	8006716 <_strtod_l+0x8ae>
 8006792:	e61b      	b.n	80063cc <_strtod_l+0x564>
 8006794:	4641      	mov	r1, r8
 8006796:	4620      	mov	r0, r4
 8006798:	f7ff face 	bl	8005d38 <__ratio>
 800679c:	2200      	movs	r2, #0
 800679e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80067a2:	4606      	mov	r6, r0
 80067a4:	460f      	mov	r7, r1
 80067a6:	f7fa f9a3 	bl	8000af0 <__aeabi_dcmple>
 80067aa:	2800      	cmp	r0, #0
 80067ac:	d06d      	beq.n	800688a <_strtod_l+0xa22>
 80067ae:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d178      	bne.n	80068a6 <_strtod_l+0xa3e>
 80067b4:	f1ba 0f00 	cmp.w	sl, #0
 80067b8:	d156      	bne.n	8006868 <_strtod_l+0xa00>
 80067ba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80067bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d158      	bne.n	8006876 <_strtod_l+0xa0e>
 80067c4:	4b5e      	ldr	r3, [pc, #376]	@ (8006940 <_strtod_l+0xad8>)
 80067c6:	2200      	movs	r2, #0
 80067c8:	4630      	mov	r0, r6
 80067ca:	4639      	mov	r1, r7
 80067cc:	f7fa f986 	bl	8000adc <__aeabi_dcmplt>
 80067d0:	2800      	cmp	r0, #0
 80067d2:	d157      	bne.n	8006884 <_strtod_l+0xa1c>
 80067d4:	4630      	mov	r0, r6
 80067d6:	4639      	mov	r1, r7
 80067d8:	4b5a      	ldr	r3, [pc, #360]	@ (8006944 <_strtod_l+0xadc>)
 80067da:	2200      	movs	r2, #0
 80067dc:	f7f9 ff0c 	bl	80005f8 <__aeabi_dmul>
 80067e0:	4606      	mov	r6, r0
 80067e2:	460f      	mov	r7, r1
 80067e4:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80067e8:	9606      	str	r6, [sp, #24]
 80067ea:	9307      	str	r3, [sp, #28]
 80067ec:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80067f0:	4d50      	ldr	r5, [pc, #320]	@ (8006934 <_strtod_l+0xacc>)
 80067f2:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80067f6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80067f8:	401d      	ands	r5, r3
 80067fa:	4b53      	ldr	r3, [pc, #332]	@ (8006948 <_strtod_l+0xae0>)
 80067fc:	429d      	cmp	r5, r3
 80067fe:	f040 80a9 	bne.w	8006954 <_strtod_l+0xaec>
 8006802:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006804:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8006808:	4650      	mov	r0, sl
 800680a:	4659      	mov	r1, fp
 800680c:	f7ff f9d2 	bl	8005bb4 <__ulp>
 8006810:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006814:	f7f9 fef0 	bl	80005f8 <__aeabi_dmul>
 8006818:	4652      	mov	r2, sl
 800681a:	465b      	mov	r3, fp
 800681c:	f7f9 fd36 	bl	800028c <__adddf3>
 8006820:	460b      	mov	r3, r1
 8006822:	4944      	ldr	r1, [pc, #272]	@ (8006934 <_strtod_l+0xacc>)
 8006824:	4a49      	ldr	r2, [pc, #292]	@ (800694c <_strtod_l+0xae4>)
 8006826:	4019      	ands	r1, r3
 8006828:	4291      	cmp	r1, r2
 800682a:	4682      	mov	sl, r0
 800682c:	d942      	bls.n	80068b4 <_strtod_l+0xa4c>
 800682e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006830:	4b42      	ldr	r3, [pc, #264]	@ (800693c <_strtod_l+0xad4>)
 8006832:	429a      	cmp	r2, r3
 8006834:	d103      	bne.n	800683e <_strtod_l+0x9d6>
 8006836:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006838:	3301      	adds	r3, #1
 800683a:	f43f ad34 	beq.w	80062a6 <_strtod_l+0x43e>
 800683e:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 800693c <_strtod_l+0xad4>
 8006842:	f04f 3aff 	mov.w	sl, #4294967295
 8006846:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006848:	9805      	ldr	r0, [sp, #20]
 800684a:	f7fe fe89 	bl	8005560 <_Bfree>
 800684e:	9805      	ldr	r0, [sp, #20]
 8006850:	4649      	mov	r1, r9
 8006852:	f7fe fe85 	bl	8005560 <_Bfree>
 8006856:	9805      	ldr	r0, [sp, #20]
 8006858:	4641      	mov	r1, r8
 800685a:	f7fe fe81 	bl	8005560 <_Bfree>
 800685e:	9805      	ldr	r0, [sp, #20]
 8006860:	4621      	mov	r1, r4
 8006862:	f7fe fe7d 	bl	8005560 <_Bfree>
 8006866:	e61e      	b.n	80064a6 <_strtod_l+0x63e>
 8006868:	f1ba 0f01 	cmp.w	sl, #1
 800686c:	d103      	bne.n	8006876 <_strtod_l+0xa0e>
 800686e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006870:	2b00      	cmp	r3, #0
 8006872:	f43f adab 	beq.w	80063cc <_strtod_l+0x564>
 8006876:	4b36      	ldr	r3, [pc, #216]	@ (8006950 <_strtod_l+0xae8>)
 8006878:	4f31      	ldr	r7, [pc, #196]	@ (8006940 <_strtod_l+0xad8>)
 800687a:	2200      	movs	r2, #0
 800687c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006880:	2600      	movs	r6, #0
 8006882:	e7b3      	b.n	80067ec <_strtod_l+0x984>
 8006884:	4f2f      	ldr	r7, [pc, #188]	@ (8006944 <_strtod_l+0xadc>)
 8006886:	2600      	movs	r6, #0
 8006888:	e7ac      	b.n	80067e4 <_strtod_l+0x97c>
 800688a:	4b2e      	ldr	r3, [pc, #184]	@ (8006944 <_strtod_l+0xadc>)
 800688c:	4630      	mov	r0, r6
 800688e:	4639      	mov	r1, r7
 8006890:	2200      	movs	r2, #0
 8006892:	f7f9 feb1 	bl	80005f8 <__aeabi_dmul>
 8006896:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006898:	4606      	mov	r6, r0
 800689a:	460f      	mov	r7, r1
 800689c:	2b00      	cmp	r3, #0
 800689e:	d0a1      	beq.n	80067e4 <_strtod_l+0x97c>
 80068a0:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80068a4:	e7a2      	b.n	80067ec <_strtod_l+0x984>
 80068a6:	4b26      	ldr	r3, [pc, #152]	@ (8006940 <_strtod_l+0xad8>)
 80068a8:	2200      	movs	r2, #0
 80068aa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80068ae:	4616      	mov	r6, r2
 80068b0:	461f      	mov	r7, r3
 80068b2:	e79b      	b.n	80067ec <_strtod_l+0x984>
 80068b4:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80068b8:	9b08      	ldr	r3, [sp, #32]
 80068ba:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d1c1      	bne.n	8006846 <_strtod_l+0x9de>
 80068c2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80068c6:	0d1b      	lsrs	r3, r3, #20
 80068c8:	051b      	lsls	r3, r3, #20
 80068ca:	429d      	cmp	r5, r3
 80068cc:	d1bb      	bne.n	8006846 <_strtod_l+0x9de>
 80068ce:	4630      	mov	r0, r6
 80068d0:	4639      	mov	r1, r7
 80068d2:	f7fa f9f1 	bl	8000cb8 <__aeabi_d2lz>
 80068d6:	f7f9 fe61 	bl	800059c <__aeabi_l2d>
 80068da:	4602      	mov	r2, r0
 80068dc:	460b      	mov	r3, r1
 80068de:	4630      	mov	r0, r6
 80068e0:	4639      	mov	r1, r7
 80068e2:	f7f9 fcd1 	bl	8000288 <__aeabi_dsub>
 80068e6:	460b      	mov	r3, r1
 80068e8:	4602      	mov	r2, r0
 80068ea:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80068ee:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80068f2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80068f4:	ea46 060a 	orr.w	r6, r6, sl
 80068f8:	431e      	orrs	r6, r3
 80068fa:	d068      	beq.n	80069ce <_strtod_l+0xb66>
 80068fc:	a308      	add	r3, pc, #32	@ (adr r3, 8006920 <_strtod_l+0xab8>)
 80068fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006902:	f7fa f8eb 	bl	8000adc <__aeabi_dcmplt>
 8006906:	2800      	cmp	r0, #0
 8006908:	f47f acd8 	bne.w	80062bc <_strtod_l+0x454>
 800690c:	a306      	add	r3, pc, #24	@ (adr r3, 8006928 <_strtod_l+0xac0>)
 800690e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006912:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006916:	f7fa f8ff 	bl	8000b18 <__aeabi_dcmpgt>
 800691a:	2800      	cmp	r0, #0
 800691c:	d093      	beq.n	8006846 <_strtod_l+0x9de>
 800691e:	e4cd      	b.n	80062bc <_strtod_l+0x454>
 8006920:	94a03595 	.word	0x94a03595
 8006924:	3fdfffff 	.word	0x3fdfffff
 8006928:	35afe535 	.word	0x35afe535
 800692c:	3fe00000 	.word	0x3fe00000
 8006930:	39500000 	.word	0x39500000
 8006934:	7ff00000 	.word	0x7ff00000
 8006938:	000fffff 	.word	0x000fffff
 800693c:	7fefffff 	.word	0x7fefffff
 8006940:	3ff00000 	.word	0x3ff00000
 8006944:	3fe00000 	.word	0x3fe00000
 8006948:	7fe00000 	.word	0x7fe00000
 800694c:	7c9fffff 	.word	0x7c9fffff
 8006950:	bff00000 	.word	0xbff00000
 8006954:	9b08      	ldr	r3, [sp, #32]
 8006956:	b323      	cbz	r3, 80069a2 <_strtod_l+0xb3a>
 8006958:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800695c:	d821      	bhi.n	80069a2 <_strtod_l+0xb3a>
 800695e:	a328      	add	r3, pc, #160	@ (adr r3, 8006a00 <_strtod_l+0xb98>)
 8006960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006964:	4630      	mov	r0, r6
 8006966:	4639      	mov	r1, r7
 8006968:	f7fa f8c2 	bl	8000af0 <__aeabi_dcmple>
 800696c:	b1a0      	cbz	r0, 8006998 <_strtod_l+0xb30>
 800696e:	4639      	mov	r1, r7
 8006970:	4630      	mov	r0, r6
 8006972:	f7fa f919 	bl	8000ba8 <__aeabi_d2uiz>
 8006976:	2801      	cmp	r0, #1
 8006978:	bf38      	it	cc
 800697a:	2001      	movcc	r0, #1
 800697c:	f7f9 fdc2 	bl	8000504 <__aeabi_ui2d>
 8006980:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006982:	4606      	mov	r6, r0
 8006984:	460f      	mov	r7, r1
 8006986:	b9fb      	cbnz	r3, 80069c8 <_strtod_l+0xb60>
 8006988:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800698c:	9014      	str	r0, [sp, #80]	@ 0x50
 800698e:	9315      	str	r3, [sp, #84]	@ 0x54
 8006990:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8006994:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006998:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800699a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800699e:	1b5b      	subs	r3, r3, r5
 80069a0:	9311      	str	r3, [sp, #68]	@ 0x44
 80069a2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80069a6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80069aa:	f7ff f903 	bl	8005bb4 <__ulp>
 80069ae:	4602      	mov	r2, r0
 80069b0:	460b      	mov	r3, r1
 80069b2:	4650      	mov	r0, sl
 80069b4:	4659      	mov	r1, fp
 80069b6:	f7f9 fe1f 	bl	80005f8 <__aeabi_dmul>
 80069ba:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80069be:	f7f9 fc65 	bl	800028c <__adddf3>
 80069c2:	4682      	mov	sl, r0
 80069c4:	468b      	mov	fp, r1
 80069c6:	e777      	b.n	80068b8 <_strtod_l+0xa50>
 80069c8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80069cc:	e7e0      	b.n	8006990 <_strtod_l+0xb28>
 80069ce:	a30e      	add	r3, pc, #56	@ (adr r3, 8006a08 <_strtod_l+0xba0>)
 80069d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069d4:	f7fa f882 	bl	8000adc <__aeabi_dcmplt>
 80069d8:	e79f      	b.n	800691a <_strtod_l+0xab2>
 80069da:	2300      	movs	r3, #0
 80069dc:	930e      	str	r3, [sp, #56]	@ 0x38
 80069de:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80069e0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80069e2:	6013      	str	r3, [r2, #0]
 80069e4:	f7ff ba7d 	b.w	8005ee2 <_strtod_l+0x7a>
 80069e8:	2a65      	cmp	r2, #101	@ 0x65
 80069ea:	f43f ab76 	beq.w	80060da <_strtod_l+0x272>
 80069ee:	2a45      	cmp	r2, #69	@ 0x45
 80069f0:	f43f ab73 	beq.w	80060da <_strtod_l+0x272>
 80069f4:	2301      	movs	r3, #1
 80069f6:	f7ff bbae 	b.w	8006156 <_strtod_l+0x2ee>
 80069fa:	bf00      	nop
 80069fc:	f3af 8000 	nop.w
 8006a00:	ffc00000 	.word	0xffc00000
 8006a04:	41dfffff 	.word	0x41dfffff
 8006a08:	94a03595 	.word	0x94a03595
 8006a0c:	3fcfffff 	.word	0x3fcfffff

08006a10 <_strtod_r>:
 8006a10:	4b01      	ldr	r3, [pc, #4]	@ (8006a18 <_strtod_r+0x8>)
 8006a12:	f7ff ba29 	b.w	8005e68 <_strtod_l>
 8006a16:	bf00      	nop
 8006a18:	20000068 	.word	0x20000068

08006a1c <_strtol_l.isra.0>:
 8006a1c:	2b24      	cmp	r3, #36	@ 0x24
 8006a1e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a22:	4686      	mov	lr, r0
 8006a24:	4690      	mov	r8, r2
 8006a26:	d801      	bhi.n	8006a2c <_strtol_l.isra.0+0x10>
 8006a28:	2b01      	cmp	r3, #1
 8006a2a:	d106      	bne.n	8006a3a <_strtol_l.isra.0+0x1e>
 8006a2c:	f7fd fdce 	bl	80045cc <__errno>
 8006a30:	2316      	movs	r3, #22
 8006a32:	6003      	str	r3, [r0, #0]
 8006a34:	2000      	movs	r0, #0
 8006a36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a3a:	4834      	ldr	r0, [pc, #208]	@ (8006b0c <_strtol_l.isra.0+0xf0>)
 8006a3c:	460d      	mov	r5, r1
 8006a3e:	462a      	mov	r2, r5
 8006a40:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006a44:	5d06      	ldrb	r6, [r0, r4]
 8006a46:	f016 0608 	ands.w	r6, r6, #8
 8006a4a:	d1f8      	bne.n	8006a3e <_strtol_l.isra.0+0x22>
 8006a4c:	2c2d      	cmp	r4, #45	@ 0x2d
 8006a4e:	d110      	bne.n	8006a72 <_strtol_l.isra.0+0x56>
 8006a50:	782c      	ldrb	r4, [r5, #0]
 8006a52:	2601      	movs	r6, #1
 8006a54:	1c95      	adds	r5, r2, #2
 8006a56:	f033 0210 	bics.w	r2, r3, #16
 8006a5a:	d115      	bne.n	8006a88 <_strtol_l.isra.0+0x6c>
 8006a5c:	2c30      	cmp	r4, #48	@ 0x30
 8006a5e:	d10d      	bne.n	8006a7c <_strtol_l.isra.0+0x60>
 8006a60:	782a      	ldrb	r2, [r5, #0]
 8006a62:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006a66:	2a58      	cmp	r2, #88	@ 0x58
 8006a68:	d108      	bne.n	8006a7c <_strtol_l.isra.0+0x60>
 8006a6a:	786c      	ldrb	r4, [r5, #1]
 8006a6c:	3502      	adds	r5, #2
 8006a6e:	2310      	movs	r3, #16
 8006a70:	e00a      	b.n	8006a88 <_strtol_l.isra.0+0x6c>
 8006a72:	2c2b      	cmp	r4, #43	@ 0x2b
 8006a74:	bf04      	itt	eq
 8006a76:	782c      	ldrbeq	r4, [r5, #0]
 8006a78:	1c95      	addeq	r5, r2, #2
 8006a7a:	e7ec      	b.n	8006a56 <_strtol_l.isra.0+0x3a>
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d1f6      	bne.n	8006a6e <_strtol_l.isra.0+0x52>
 8006a80:	2c30      	cmp	r4, #48	@ 0x30
 8006a82:	bf14      	ite	ne
 8006a84:	230a      	movne	r3, #10
 8006a86:	2308      	moveq	r3, #8
 8006a88:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006a8c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006a90:	2200      	movs	r2, #0
 8006a92:	fbbc f9f3 	udiv	r9, ip, r3
 8006a96:	4610      	mov	r0, r2
 8006a98:	fb03 ca19 	mls	sl, r3, r9, ip
 8006a9c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006aa0:	2f09      	cmp	r7, #9
 8006aa2:	d80f      	bhi.n	8006ac4 <_strtol_l.isra.0+0xa8>
 8006aa4:	463c      	mov	r4, r7
 8006aa6:	42a3      	cmp	r3, r4
 8006aa8:	dd1b      	ble.n	8006ae2 <_strtol_l.isra.0+0xc6>
 8006aaa:	1c57      	adds	r7, r2, #1
 8006aac:	d007      	beq.n	8006abe <_strtol_l.isra.0+0xa2>
 8006aae:	4581      	cmp	r9, r0
 8006ab0:	d314      	bcc.n	8006adc <_strtol_l.isra.0+0xc0>
 8006ab2:	d101      	bne.n	8006ab8 <_strtol_l.isra.0+0x9c>
 8006ab4:	45a2      	cmp	sl, r4
 8006ab6:	db11      	blt.n	8006adc <_strtol_l.isra.0+0xc0>
 8006ab8:	fb00 4003 	mla	r0, r0, r3, r4
 8006abc:	2201      	movs	r2, #1
 8006abe:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006ac2:	e7eb      	b.n	8006a9c <_strtol_l.isra.0+0x80>
 8006ac4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8006ac8:	2f19      	cmp	r7, #25
 8006aca:	d801      	bhi.n	8006ad0 <_strtol_l.isra.0+0xb4>
 8006acc:	3c37      	subs	r4, #55	@ 0x37
 8006ace:	e7ea      	b.n	8006aa6 <_strtol_l.isra.0+0x8a>
 8006ad0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8006ad4:	2f19      	cmp	r7, #25
 8006ad6:	d804      	bhi.n	8006ae2 <_strtol_l.isra.0+0xc6>
 8006ad8:	3c57      	subs	r4, #87	@ 0x57
 8006ada:	e7e4      	b.n	8006aa6 <_strtol_l.isra.0+0x8a>
 8006adc:	f04f 32ff 	mov.w	r2, #4294967295
 8006ae0:	e7ed      	b.n	8006abe <_strtol_l.isra.0+0xa2>
 8006ae2:	1c53      	adds	r3, r2, #1
 8006ae4:	d108      	bne.n	8006af8 <_strtol_l.isra.0+0xdc>
 8006ae6:	2322      	movs	r3, #34	@ 0x22
 8006ae8:	f8ce 3000 	str.w	r3, [lr]
 8006aec:	4660      	mov	r0, ip
 8006aee:	f1b8 0f00 	cmp.w	r8, #0
 8006af2:	d0a0      	beq.n	8006a36 <_strtol_l.isra.0+0x1a>
 8006af4:	1e69      	subs	r1, r5, #1
 8006af6:	e006      	b.n	8006b06 <_strtol_l.isra.0+0xea>
 8006af8:	b106      	cbz	r6, 8006afc <_strtol_l.isra.0+0xe0>
 8006afa:	4240      	negs	r0, r0
 8006afc:	f1b8 0f00 	cmp.w	r8, #0
 8006b00:	d099      	beq.n	8006a36 <_strtol_l.isra.0+0x1a>
 8006b02:	2a00      	cmp	r2, #0
 8006b04:	d1f6      	bne.n	8006af4 <_strtol_l.isra.0+0xd8>
 8006b06:	f8c8 1000 	str.w	r1, [r8]
 8006b0a:	e794      	b.n	8006a36 <_strtol_l.isra.0+0x1a>
 8006b0c:	08008009 	.word	0x08008009

08006b10 <_strtol_r>:
 8006b10:	f7ff bf84 	b.w	8006a1c <_strtol_l.isra.0>

08006b14 <__ssputs_r>:
 8006b14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b18:	688e      	ldr	r6, [r1, #8]
 8006b1a:	461f      	mov	r7, r3
 8006b1c:	42be      	cmp	r6, r7
 8006b1e:	680b      	ldr	r3, [r1, #0]
 8006b20:	4682      	mov	sl, r0
 8006b22:	460c      	mov	r4, r1
 8006b24:	4690      	mov	r8, r2
 8006b26:	d82d      	bhi.n	8006b84 <__ssputs_r+0x70>
 8006b28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006b2c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006b30:	d026      	beq.n	8006b80 <__ssputs_r+0x6c>
 8006b32:	6965      	ldr	r5, [r4, #20]
 8006b34:	6909      	ldr	r1, [r1, #16]
 8006b36:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006b3a:	eba3 0901 	sub.w	r9, r3, r1
 8006b3e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006b42:	1c7b      	adds	r3, r7, #1
 8006b44:	444b      	add	r3, r9
 8006b46:	106d      	asrs	r5, r5, #1
 8006b48:	429d      	cmp	r5, r3
 8006b4a:	bf38      	it	cc
 8006b4c:	461d      	movcc	r5, r3
 8006b4e:	0553      	lsls	r3, r2, #21
 8006b50:	d527      	bpl.n	8006ba2 <__ssputs_r+0x8e>
 8006b52:	4629      	mov	r1, r5
 8006b54:	f7fe fc38 	bl	80053c8 <_malloc_r>
 8006b58:	4606      	mov	r6, r0
 8006b5a:	b360      	cbz	r0, 8006bb6 <__ssputs_r+0xa2>
 8006b5c:	6921      	ldr	r1, [r4, #16]
 8006b5e:	464a      	mov	r2, r9
 8006b60:	f000 fa14 	bl	8006f8c <memcpy>
 8006b64:	89a3      	ldrh	r3, [r4, #12]
 8006b66:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006b6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b6e:	81a3      	strh	r3, [r4, #12]
 8006b70:	6126      	str	r6, [r4, #16]
 8006b72:	6165      	str	r5, [r4, #20]
 8006b74:	444e      	add	r6, r9
 8006b76:	eba5 0509 	sub.w	r5, r5, r9
 8006b7a:	6026      	str	r6, [r4, #0]
 8006b7c:	60a5      	str	r5, [r4, #8]
 8006b7e:	463e      	mov	r6, r7
 8006b80:	42be      	cmp	r6, r7
 8006b82:	d900      	bls.n	8006b86 <__ssputs_r+0x72>
 8006b84:	463e      	mov	r6, r7
 8006b86:	6820      	ldr	r0, [r4, #0]
 8006b88:	4632      	mov	r2, r6
 8006b8a:	4641      	mov	r1, r8
 8006b8c:	f000 f9c2 	bl	8006f14 <memmove>
 8006b90:	68a3      	ldr	r3, [r4, #8]
 8006b92:	1b9b      	subs	r3, r3, r6
 8006b94:	60a3      	str	r3, [r4, #8]
 8006b96:	6823      	ldr	r3, [r4, #0]
 8006b98:	4433      	add	r3, r6
 8006b9a:	6023      	str	r3, [r4, #0]
 8006b9c:	2000      	movs	r0, #0
 8006b9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ba2:	462a      	mov	r2, r5
 8006ba4:	f000 fd83 	bl	80076ae <_realloc_r>
 8006ba8:	4606      	mov	r6, r0
 8006baa:	2800      	cmp	r0, #0
 8006bac:	d1e0      	bne.n	8006b70 <__ssputs_r+0x5c>
 8006bae:	6921      	ldr	r1, [r4, #16]
 8006bb0:	4650      	mov	r0, sl
 8006bb2:	f7fe fb95 	bl	80052e0 <_free_r>
 8006bb6:	230c      	movs	r3, #12
 8006bb8:	f8ca 3000 	str.w	r3, [sl]
 8006bbc:	89a3      	ldrh	r3, [r4, #12]
 8006bbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006bc2:	81a3      	strh	r3, [r4, #12]
 8006bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8006bc8:	e7e9      	b.n	8006b9e <__ssputs_r+0x8a>
	...

08006bcc <_svfiprintf_r>:
 8006bcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bd0:	4698      	mov	r8, r3
 8006bd2:	898b      	ldrh	r3, [r1, #12]
 8006bd4:	061b      	lsls	r3, r3, #24
 8006bd6:	b09d      	sub	sp, #116	@ 0x74
 8006bd8:	4607      	mov	r7, r0
 8006bda:	460d      	mov	r5, r1
 8006bdc:	4614      	mov	r4, r2
 8006bde:	d510      	bpl.n	8006c02 <_svfiprintf_r+0x36>
 8006be0:	690b      	ldr	r3, [r1, #16]
 8006be2:	b973      	cbnz	r3, 8006c02 <_svfiprintf_r+0x36>
 8006be4:	2140      	movs	r1, #64	@ 0x40
 8006be6:	f7fe fbef 	bl	80053c8 <_malloc_r>
 8006bea:	6028      	str	r0, [r5, #0]
 8006bec:	6128      	str	r0, [r5, #16]
 8006bee:	b930      	cbnz	r0, 8006bfe <_svfiprintf_r+0x32>
 8006bf0:	230c      	movs	r3, #12
 8006bf2:	603b      	str	r3, [r7, #0]
 8006bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8006bf8:	b01d      	add	sp, #116	@ 0x74
 8006bfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bfe:	2340      	movs	r3, #64	@ 0x40
 8006c00:	616b      	str	r3, [r5, #20]
 8006c02:	2300      	movs	r3, #0
 8006c04:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c06:	2320      	movs	r3, #32
 8006c08:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006c0c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006c10:	2330      	movs	r3, #48	@ 0x30
 8006c12:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006db0 <_svfiprintf_r+0x1e4>
 8006c16:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006c1a:	f04f 0901 	mov.w	r9, #1
 8006c1e:	4623      	mov	r3, r4
 8006c20:	469a      	mov	sl, r3
 8006c22:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c26:	b10a      	cbz	r2, 8006c2c <_svfiprintf_r+0x60>
 8006c28:	2a25      	cmp	r2, #37	@ 0x25
 8006c2a:	d1f9      	bne.n	8006c20 <_svfiprintf_r+0x54>
 8006c2c:	ebba 0b04 	subs.w	fp, sl, r4
 8006c30:	d00b      	beq.n	8006c4a <_svfiprintf_r+0x7e>
 8006c32:	465b      	mov	r3, fp
 8006c34:	4622      	mov	r2, r4
 8006c36:	4629      	mov	r1, r5
 8006c38:	4638      	mov	r0, r7
 8006c3a:	f7ff ff6b 	bl	8006b14 <__ssputs_r>
 8006c3e:	3001      	adds	r0, #1
 8006c40:	f000 80a7 	beq.w	8006d92 <_svfiprintf_r+0x1c6>
 8006c44:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006c46:	445a      	add	r2, fp
 8006c48:	9209      	str	r2, [sp, #36]	@ 0x24
 8006c4a:	f89a 3000 	ldrb.w	r3, [sl]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	f000 809f 	beq.w	8006d92 <_svfiprintf_r+0x1c6>
 8006c54:	2300      	movs	r3, #0
 8006c56:	f04f 32ff 	mov.w	r2, #4294967295
 8006c5a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c5e:	f10a 0a01 	add.w	sl, sl, #1
 8006c62:	9304      	str	r3, [sp, #16]
 8006c64:	9307      	str	r3, [sp, #28]
 8006c66:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006c6a:	931a      	str	r3, [sp, #104]	@ 0x68
 8006c6c:	4654      	mov	r4, sl
 8006c6e:	2205      	movs	r2, #5
 8006c70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c74:	484e      	ldr	r0, [pc, #312]	@ (8006db0 <_svfiprintf_r+0x1e4>)
 8006c76:	f7f9 faab 	bl	80001d0 <memchr>
 8006c7a:	9a04      	ldr	r2, [sp, #16]
 8006c7c:	b9d8      	cbnz	r0, 8006cb6 <_svfiprintf_r+0xea>
 8006c7e:	06d0      	lsls	r0, r2, #27
 8006c80:	bf44      	itt	mi
 8006c82:	2320      	movmi	r3, #32
 8006c84:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c88:	0711      	lsls	r1, r2, #28
 8006c8a:	bf44      	itt	mi
 8006c8c:	232b      	movmi	r3, #43	@ 0x2b
 8006c8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c92:	f89a 3000 	ldrb.w	r3, [sl]
 8006c96:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c98:	d015      	beq.n	8006cc6 <_svfiprintf_r+0xfa>
 8006c9a:	9a07      	ldr	r2, [sp, #28]
 8006c9c:	4654      	mov	r4, sl
 8006c9e:	2000      	movs	r0, #0
 8006ca0:	f04f 0c0a 	mov.w	ip, #10
 8006ca4:	4621      	mov	r1, r4
 8006ca6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006caa:	3b30      	subs	r3, #48	@ 0x30
 8006cac:	2b09      	cmp	r3, #9
 8006cae:	d94b      	bls.n	8006d48 <_svfiprintf_r+0x17c>
 8006cb0:	b1b0      	cbz	r0, 8006ce0 <_svfiprintf_r+0x114>
 8006cb2:	9207      	str	r2, [sp, #28]
 8006cb4:	e014      	b.n	8006ce0 <_svfiprintf_r+0x114>
 8006cb6:	eba0 0308 	sub.w	r3, r0, r8
 8006cba:	fa09 f303 	lsl.w	r3, r9, r3
 8006cbe:	4313      	orrs	r3, r2
 8006cc0:	9304      	str	r3, [sp, #16]
 8006cc2:	46a2      	mov	sl, r4
 8006cc4:	e7d2      	b.n	8006c6c <_svfiprintf_r+0xa0>
 8006cc6:	9b03      	ldr	r3, [sp, #12]
 8006cc8:	1d19      	adds	r1, r3, #4
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	9103      	str	r1, [sp, #12]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	bfbb      	ittet	lt
 8006cd2:	425b      	neglt	r3, r3
 8006cd4:	f042 0202 	orrlt.w	r2, r2, #2
 8006cd8:	9307      	strge	r3, [sp, #28]
 8006cda:	9307      	strlt	r3, [sp, #28]
 8006cdc:	bfb8      	it	lt
 8006cde:	9204      	strlt	r2, [sp, #16]
 8006ce0:	7823      	ldrb	r3, [r4, #0]
 8006ce2:	2b2e      	cmp	r3, #46	@ 0x2e
 8006ce4:	d10a      	bne.n	8006cfc <_svfiprintf_r+0x130>
 8006ce6:	7863      	ldrb	r3, [r4, #1]
 8006ce8:	2b2a      	cmp	r3, #42	@ 0x2a
 8006cea:	d132      	bne.n	8006d52 <_svfiprintf_r+0x186>
 8006cec:	9b03      	ldr	r3, [sp, #12]
 8006cee:	1d1a      	adds	r2, r3, #4
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	9203      	str	r2, [sp, #12]
 8006cf4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006cf8:	3402      	adds	r4, #2
 8006cfa:	9305      	str	r3, [sp, #20]
 8006cfc:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8006db4 <_svfiprintf_r+0x1e8>
 8006d00:	7821      	ldrb	r1, [r4, #0]
 8006d02:	2203      	movs	r2, #3
 8006d04:	4650      	mov	r0, sl
 8006d06:	f7f9 fa63 	bl	80001d0 <memchr>
 8006d0a:	b138      	cbz	r0, 8006d1c <_svfiprintf_r+0x150>
 8006d0c:	9b04      	ldr	r3, [sp, #16]
 8006d0e:	eba0 000a 	sub.w	r0, r0, sl
 8006d12:	2240      	movs	r2, #64	@ 0x40
 8006d14:	4082      	lsls	r2, r0
 8006d16:	4313      	orrs	r3, r2
 8006d18:	3401      	adds	r4, #1
 8006d1a:	9304      	str	r3, [sp, #16]
 8006d1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d20:	4825      	ldr	r0, [pc, #148]	@ (8006db8 <_svfiprintf_r+0x1ec>)
 8006d22:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006d26:	2206      	movs	r2, #6
 8006d28:	f7f9 fa52 	bl	80001d0 <memchr>
 8006d2c:	2800      	cmp	r0, #0
 8006d2e:	d036      	beq.n	8006d9e <_svfiprintf_r+0x1d2>
 8006d30:	4b22      	ldr	r3, [pc, #136]	@ (8006dbc <_svfiprintf_r+0x1f0>)
 8006d32:	bb1b      	cbnz	r3, 8006d7c <_svfiprintf_r+0x1b0>
 8006d34:	9b03      	ldr	r3, [sp, #12]
 8006d36:	3307      	adds	r3, #7
 8006d38:	f023 0307 	bic.w	r3, r3, #7
 8006d3c:	3308      	adds	r3, #8
 8006d3e:	9303      	str	r3, [sp, #12]
 8006d40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d42:	4433      	add	r3, r6
 8006d44:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d46:	e76a      	b.n	8006c1e <_svfiprintf_r+0x52>
 8006d48:	fb0c 3202 	mla	r2, ip, r2, r3
 8006d4c:	460c      	mov	r4, r1
 8006d4e:	2001      	movs	r0, #1
 8006d50:	e7a8      	b.n	8006ca4 <_svfiprintf_r+0xd8>
 8006d52:	2300      	movs	r3, #0
 8006d54:	3401      	adds	r4, #1
 8006d56:	9305      	str	r3, [sp, #20]
 8006d58:	4619      	mov	r1, r3
 8006d5a:	f04f 0c0a 	mov.w	ip, #10
 8006d5e:	4620      	mov	r0, r4
 8006d60:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d64:	3a30      	subs	r2, #48	@ 0x30
 8006d66:	2a09      	cmp	r2, #9
 8006d68:	d903      	bls.n	8006d72 <_svfiprintf_r+0x1a6>
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d0c6      	beq.n	8006cfc <_svfiprintf_r+0x130>
 8006d6e:	9105      	str	r1, [sp, #20]
 8006d70:	e7c4      	b.n	8006cfc <_svfiprintf_r+0x130>
 8006d72:	fb0c 2101 	mla	r1, ip, r1, r2
 8006d76:	4604      	mov	r4, r0
 8006d78:	2301      	movs	r3, #1
 8006d7a:	e7f0      	b.n	8006d5e <_svfiprintf_r+0x192>
 8006d7c:	ab03      	add	r3, sp, #12
 8006d7e:	9300      	str	r3, [sp, #0]
 8006d80:	462a      	mov	r2, r5
 8006d82:	4b0f      	ldr	r3, [pc, #60]	@ (8006dc0 <_svfiprintf_r+0x1f4>)
 8006d84:	a904      	add	r1, sp, #16
 8006d86:	4638      	mov	r0, r7
 8006d88:	f7fc fce6 	bl	8003758 <_printf_float>
 8006d8c:	1c42      	adds	r2, r0, #1
 8006d8e:	4606      	mov	r6, r0
 8006d90:	d1d6      	bne.n	8006d40 <_svfiprintf_r+0x174>
 8006d92:	89ab      	ldrh	r3, [r5, #12]
 8006d94:	065b      	lsls	r3, r3, #25
 8006d96:	f53f af2d 	bmi.w	8006bf4 <_svfiprintf_r+0x28>
 8006d9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006d9c:	e72c      	b.n	8006bf8 <_svfiprintf_r+0x2c>
 8006d9e:	ab03      	add	r3, sp, #12
 8006da0:	9300      	str	r3, [sp, #0]
 8006da2:	462a      	mov	r2, r5
 8006da4:	4b06      	ldr	r3, [pc, #24]	@ (8006dc0 <_svfiprintf_r+0x1f4>)
 8006da6:	a904      	add	r1, sp, #16
 8006da8:	4638      	mov	r0, r7
 8006daa:	f7fc ff6f 	bl	8003c8c <_printf_i>
 8006dae:	e7ed      	b.n	8006d8c <_svfiprintf_r+0x1c0>
 8006db0:	08007e05 	.word	0x08007e05
 8006db4:	08007e0b 	.word	0x08007e0b
 8006db8:	08007e0f 	.word	0x08007e0f
 8006dbc:	08003759 	.word	0x08003759
 8006dc0:	08006b15 	.word	0x08006b15

08006dc4 <__sflush_r>:
 8006dc4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dca:	0716      	lsls	r6, r2, #28
 8006dcc:	4605      	mov	r5, r0
 8006dce:	460c      	mov	r4, r1
 8006dd0:	d454      	bmi.n	8006e7c <__sflush_r+0xb8>
 8006dd2:	684b      	ldr	r3, [r1, #4]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	dc02      	bgt.n	8006dde <__sflush_r+0x1a>
 8006dd8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	dd48      	ble.n	8006e70 <__sflush_r+0xac>
 8006dde:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006de0:	2e00      	cmp	r6, #0
 8006de2:	d045      	beq.n	8006e70 <__sflush_r+0xac>
 8006de4:	2300      	movs	r3, #0
 8006de6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006dea:	682f      	ldr	r7, [r5, #0]
 8006dec:	6a21      	ldr	r1, [r4, #32]
 8006dee:	602b      	str	r3, [r5, #0]
 8006df0:	d030      	beq.n	8006e54 <__sflush_r+0x90>
 8006df2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006df4:	89a3      	ldrh	r3, [r4, #12]
 8006df6:	0759      	lsls	r1, r3, #29
 8006df8:	d505      	bpl.n	8006e06 <__sflush_r+0x42>
 8006dfa:	6863      	ldr	r3, [r4, #4]
 8006dfc:	1ad2      	subs	r2, r2, r3
 8006dfe:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006e00:	b10b      	cbz	r3, 8006e06 <__sflush_r+0x42>
 8006e02:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006e04:	1ad2      	subs	r2, r2, r3
 8006e06:	2300      	movs	r3, #0
 8006e08:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006e0a:	6a21      	ldr	r1, [r4, #32]
 8006e0c:	4628      	mov	r0, r5
 8006e0e:	47b0      	blx	r6
 8006e10:	1c43      	adds	r3, r0, #1
 8006e12:	89a3      	ldrh	r3, [r4, #12]
 8006e14:	d106      	bne.n	8006e24 <__sflush_r+0x60>
 8006e16:	6829      	ldr	r1, [r5, #0]
 8006e18:	291d      	cmp	r1, #29
 8006e1a:	d82b      	bhi.n	8006e74 <__sflush_r+0xb0>
 8006e1c:	4a28      	ldr	r2, [pc, #160]	@ (8006ec0 <__sflush_r+0xfc>)
 8006e1e:	40ca      	lsrs	r2, r1
 8006e20:	07d6      	lsls	r6, r2, #31
 8006e22:	d527      	bpl.n	8006e74 <__sflush_r+0xb0>
 8006e24:	2200      	movs	r2, #0
 8006e26:	6062      	str	r2, [r4, #4]
 8006e28:	04d9      	lsls	r1, r3, #19
 8006e2a:	6922      	ldr	r2, [r4, #16]
 8006e2c:	6022      	str	r2, [r4, #0]
 8006e2e:	d504      	bpl.n	8006e3a <__sflush_r+0x76>
 8006e30:	1c42      	adds	r2, r0, #1
 8006e32:	d101      	bne.n	8006e38 <__sflush_r+0x74>
 8006e34:	682b      	ldr	r3, [r5, #0]
 8006e36:	b903      	cbnz	r3, 8006e3a <__sflush_r+0x76>
 8006e38:	6560      	str	r0, [r4, #84]	@ 0x54
 8006e3a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006e3c:	602f      	str	r7, [r5, #0]
 8006e3e:	b1b9      	cbz	r1, 8006e70 <__sflush_r+0xac>
 8006e40:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006e44:	4299      	cmp	r1, r3
 8006e46:	d002      	beq.n	8006e4e <__sflush_r+0x8a>
 8006e48:	4628      	mov	r0, r5
 8006e4a:	f7fe fa49 	bl	80052e0 <_free_r>
 8006e4e:	2300      	movs	r3, #0
 8006e50:	6363      	str	r3, [r4, #52]	@ 0x34
 8006e52:	e00d      	b.n	8006e70 <__sflush_r+0xac>
 8006e54:	2301      	movs	r3, #1
 8006e56:	4628      	mov	r0, r5
 8006e58:	47b0      	blx	r6
 8006e5a:	4602      	mov	r2, r0
 8006e5c:	1c50      	adds	r0, r2, #1
 8006e5e:	d1c9      	bne.n	8006df4 <__sflush_r+0x30>
 8006e60:	682b      	ldr	r3, [r5, #0]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d0c6      	beq.n	8006df4 <__sflush_r+0x30>
 8006e66:	2b1d      	cmp	r3, #29
 8006e68:	d001      	beq.n	8006e6e <__sflush_r+0xaa>
 8006e6a:	2b16      	cmp	r3, #22
 8006e6c:	d11d      	bne.n	8006eaa <__sflush_r+0xe6>
 8006e6e:	602f      	str	r7, [r5, #0]
 8006e70:	2000      	movs	r0, #0
 8006e72:	e021      	b.n	8006eb8 <__sflush_r+0xf4>
 8006e74:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e78:	b21b      	sxth	r3, r3
 8006e7a:	e01a      	b.n	8006eb2 <__sflush_r+0xee>
 8006e7c:	690f      	ldr	r7, [r1, #16]
 8006e7e:	2f00      	cmp	r7, #0
 8006e80:	d0f6      	beq.n	8006e70 <__sflush_r+0xac>
 8006e82:	0793      	lsls	r3, r2, #30
 8006e84:	680e      	ldr	r6, [r1, #0]
 8006e86:	bf08      	it	eq
 8006e88:	694b      	ldreq	r3, [r1, #20]
 8006e8a:	600f      	str	r7, [r1, #0]
 8006e8c:	bf18      	it	ne
 8006e8e:	2300      	movne	r3, #0
 8006e90:	1bf6      	subs	r6, r6, r7
 8006e92:	608b      	str	r3, [r1, #8]
 8006e94:	2e00      	cmp	r6, #0
 8006e96:	ddeb      	ble.n	8006e70 <__sflush_r+0xac>
 8006e98:	6a21      	ldr	r1, [r4, #32]
 8006e9a:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8006e9e:	4633      	mov	r3, r6
 8006ea0:	463a      	mov	r2, r7
 8006ea2:	4628      	mov	r0, r5
 8006ea4:	47e0      	blx	ip
 8006ea6:	2800      	cmp	r0, #0
 8006ea8:	dc07      	bgt.n	8006eba <__sflush_r+0xf6>
 8006eaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006eae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006eb2:	81a3      	strh	r3, [r4, #12]
 8006eb4:	f04f 30ff 	mov.w	r0, #4294967295
 8006eb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006eba:	4407      	add	r7, r0
 8006ebc:	1a36      	subs	r6, r6, r0
 8006ebe:	e7e9      	b.n	8006e94 <__sflush_r+0xd0>
 8006ec0:	20400001 	.word	0x20400001

08006ec4 <_fflush_r>:
 8006ec4:	b538      	push	{r3, r4, r5, lr}
 8006ec6:	690b      	ldr	r3, [r1, #16]
 8006ec8:	4605      	mov	r5, r0
 8006eca:	460c      	mov	r4, r1
 8006ecc:	b913      	cbnz	r3, 8006ed4 <_fflush_r+0x10>
 8006ece:	2500      	movs	r5, #0
 8006ed0:	4628      	mov	r0, r5
 8006ed2:	bd38      	pop	{r3, r4, r5, pc}
 8006ed4:	b118      	cbz	r0, 8006ede <_fflush_r+0x1a>
 8006ed6:	6a03      	ldr	r3, [r0, #32]
 8006ed8:	b90b      	cbnz	r3, 8006ede <_fflush_r+0x1a>
 8006eda:	f7fd fa89 	bl	80043f0 <__sinit>
 8006ede:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d0f3      	beq.n	8006ece <_fflush_r+0xa>
 8006ee6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006ee8:	07d0      	lsls	r0, r2, #31
 8006eea:	d404      	bmi.n	8006ef6 <_fflush_r+0x32>
 8006eec:	0599      	lsls	r1, r3, #22
 8006eee:	d402      	bmi.n	8006ef6 <_fflush_r+0x32>
 8006ef0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ef2:	f7fd fb96 	bl	8004622 <__retarget_lock_acquire_recursive>
 8006ef6:	4628      	mov	r0, r5
 8006ef8:	4621      	mov	r1, r4
 8006efa:	f7ff ff63 	bl	8006dc4 <__sflush_r>
 8006efe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006f00:	07da      	lsls	r2, r3, #31
 8006f02:	4605      	mov	r5, r0
 8006f04:	d4e4      	bmi.n	8006ed0 <_fflush_r+0xc>
 8006f06:	89a3      	ldrh	r3, [r4, #12]
 8006f08:	059b      	lsls	r3, r3, #22
 8006f0a:	d4e1      	bmi.n	8006ed0 <_fflush_r+0xc>
 8006f0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f0e:	f7fd fb89 	bl	8004624 <__retarget_lock_release_recursive>
 8006f12:	e7dd      	b.n	8006ed0 <_fflush_r+0xc>

08006f14 <memmove>:
 8006f14:	4288      	cmp	r0, r1
 8006f16:	b510      	push	{r4, lr}
 8006f18:	eb01 0402 	add.w	r4, r1, r2
 8006f1c:	d902      	bls.n	8006f24 <memmove+0x10>
 8006f1e:	4284      	cmp	r4, r0
 8006f20:	4623      	mov	r3, r4
 8006f22:	d807      	bhi.n	8006f34 <memmove+0x20>
 8006f24:	1e43      	subs	r3, r0, #1
 8006f26:	42a1      	cmp	r1, r4
 8006f28:	d008      	beq.n	8006f3c <memmove+0x28>
 8006f2a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006f2e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006f32:	e7f8      	b.n	8006f26 <memmove+0x12>
 8006f34:	4402      	add	r2, r0
 8006f36:	4601      	mov	r1, r0
 8006f38:	428a      	cmp	r2, r1
 8006f3a:	d100      	bne.n	8006f3e <memmove+0x2a>
 8006f3c:	bd10      	pop	{r4, pc}
 8006f3e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006f42:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006f46:	e7f7      	b.n	8006f38 <memmove+0x24>

08006f48 <strncmp>:
 8006f48:	b510      	push	{r4, lr}
 8006f4a:	b16a      	cbz	r2, 8006f68 <strncmp+0x20>
 8006f4c:	3901      	subs	r1, #1
 8006f4e:	1884      	adds	r4, r0, r2
 8006f50:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006f54:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8006f58:	429a      	cmp	r2, r3
 8006f5a:	d103      	bne.n	8006f64 <strncmp+0x1c>
 8006f5c:	42a0      	cmp	r0, r4
 8006f5e:	d001      	beq.n	8006f64 <strncmp+0x1c>
 8006f60:	2a00      	cmp	r2, #0
 8006f62:	d1f5      	bne.n	8006f50 <strncmp+0x8>
 8006f64:	1ad0      	subs	r0, r2, r3
 8006f66:	bd10      	pop	{r4, pc}
 8006f68:	4610      	mov	r0, r2
 8006f6a:	e7fc      	b.n	8006f66 <strncmp+0x1e>

08006f6c <_sbrk_r>:
 8006f6c:	b538      	push	{r3, r4, r5, lr}
 8006f6e:	4d06      	ldr	r5, [pc, #24]	@ (8006f88 <_sbrk_r+0x1c>)
 8006f70:	2300      	movs	r3, #0
 8006f72:	4604      	mov	r4, r0
 8006f74:	4608      	mov	r0, r1
 8006f76:	602b      	str	r3, [r5, #0]
 8006f78:	f7fa fb2e 	bl	80015d8 <_sbrk>
 8006f7c:	1c43      	adds	r3, r0, #1
 8006f7e:	d102      	bne.n	8006f86 <_sbrk_r+0x1a>
 8006f80:	682b      	ldr	r3, [r5, #0]
 8006f82:	b103      	cbz	r3, 8006f86 <_sbrk_r+0x1a>
 8006f84:	6023      	str	r3, [r4, #0]
 8006f86:	bd38      	pop	{r3, r4, r5, pc}
 8006f88:	200003c4 	.word	0x200003c4

08006f8c <memcpy>:
 8006f8c:	440a      	add	r2, r1
 8006f8e:	4291      	cmp	r1, r2
 8006f90:	f100 33ff 	add.w	r3, r0, #4294967295
 8006f94:	d100      	bne.n	8006f98 <memcpy+0xc>
 8006f96:	4770      	bx	lr
 8006f98:	b510      	push	{r4, lr}
 8006f9a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f9e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006fa2:	4291      	cmp	r1, r2
 8006fa4:	d1f9      	bne.n	8006f9a <memcpy+0xe>
 8006fa6:	bd10      	pop	{r4, pc}

08006fa8 <nan>:
 8006fa8:	4901      	ldr	r1, [pc, #4]	@ (8006fb0 <nan+0x8>)
 8006faa:	2000      	movs	r0, #0
 8006fac:	4770      	bx	lr
 8006fae:	bf00      	nop
 8006fb0:	7ff80000 	.word	0x7ff80000

08006fb4 <__assert_func>:
 8006fb4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006fb6:	4614      	mov	r4, r2
 8006fb8:	461a      	mov	r2, r3
 8006fba:	4b09      	ldr	r3, [pc, #36]	@ (8006fe0 <__assert_func+0x2c>)
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	4605      	mov	r5, r0
 8006fc0:	68d8      	ldr	r0, [r3, #12]
 8006fc2:	b14c      	cbz	r4, 8006fd8 <__assert_func+0x24>
 8006fc4:	4b07      	ldr	r3, [pc, #28]	@ (8006fe4 <__assert_func+0x30>)
 8006fc6:	9100      	str	r1, [sp, #0]
 8006fc8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006fcc:	4906      	ldr	r1, [pc, #24]	@ (8006fe8 <__assert_func+0x34>)
 8006fce:	462b      	mov	r3, r5
 8006fd0:	f000 fba8 	bl	8007724 <fiprintf>
 8006fd4:	f000 fbb8 	bl	8007748 <abort>
 8006fd8:	4b04      	ldr	r3, [pc, #16]	@ (8006fec <__assert_func+0x38>)
 8006fda:	461c      	mov	r4, r3
 8006fdc:	e7f3      	b.n	8006fc6 <__assert_func+0x12>
 8006fde:	bf00      	nop
 8006fe0:	20000018 	.word	0x20000018
 8006fe4:	08007e1e 	.word	0x08007e1e
 8006fe8:	08007e2b 	.word	0x08007e2b
 8006fec:	08007e59 	.word	0x08007e59

08006ff0 <_calloc_r>:
 8006ff0:	b570      	push	{r4, r5, r6, lr}
 8006ff2:	fba1 5402 	umull	r5, r4, r1, r2
 8006ff6:	b934      	cbnz	r4, 8007006 <_calloc_r+0x16>
 8006ff8:	4629      	mov	r1, r5
 8006ffa:	f7fe f9e5 	bl	80053c8 <_malloc_r>
 8006ffe:	4606      	mov	r6, r0
 8007000:	b928      	cbnz	r0, 800700e <_calloc_r+0x1e>
 8007002:	4630      	mov	r0, r6
 8007004:	bd70      	pop	{r4, r5, r6, pc}
 8007006:	220c      	movs	r2, #12
 8007008:	6002      	str	r2, [r0, #0]
 800700a:	2600      	movs	r6, #0
 800700c:	e7f9      	b.n	8007002 <_calloc_r+0x12>
 800700e:	462a      	mov	r2, r5
 8007010:	4621      	mov	r1, r4
 8007012:	f7fd fa88 	bl	8004526 <memset>
 8007016:	e7f4      	b.n	8007002 <_calloc_r+0x12>

08007018 <rshift>:
 8007018:	6903      	ldr	r3, [r0, #16]
 800701a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800701e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007022:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007026:	f100 0414 	add.w	r4, r0, #20
 800702a:	dd45      	ble.n	80070b8 <rshift+0xa0>
 800702c:	f011 011f 	ands.w	r1, r1, #31
 8007030:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007034:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007038:	d10c      	bne.n	8007054 <rshift+0x3c>
 800703a:	f100 0710 	add.w	r7, r0, #16
 800703e:	4629      	mov	r1, r5
 8007040:	42b1      	cmp	r1, r6
 8007042:	d334      	bcc.n	80070ae <rshift+0x96>
 8007044:	1a9b      	subs	r3, r3, r2
 8007046:	009b      	lsls	r3, r3, #2
 8007048:	1eea      	subs	r2, r5, #3
 800704a:	4296      	cmp	r6, r2
 800704c:	bf38      	it	cc
 800704e:	2300      	movcc	r3, #0
 8007050:	4423      	add	r3, r4
 8007052:	e015      	b.n	8007080 <rshift+0x68>
 8007054:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007058:	f1c1 0820 	rsb	r8, r1, #32
 800705c:	40cf      	lsrs	r7, r1
 800705e:	f105 0e04 	add.w	lr, r5, #4
 8007062:	46a1      	mov	r9, r4
 8007064:	4576      	cmp	r6, lr
 8007066:	46f4      	mov	ip, lr
 8007068:	d815      	bhi.n	8007096 <rshift+0x7e>
 800706a:	1a9a      	subs	r2, r3, r2
 800706c:	0092      	lsls	r2, r2, #2
 800706e:	3a04      	subs	r2, #4
 8007070:	3501      	adds	r5, #1
 8007072:	42ae      	cmp	r6, r5
 8007074:	bf38      	it	cc
 8007076:	2200      	movcc	r2, #0
 8007078:	18a3      	adds	r3, r4, r2
 800707a:	50a7      	str	r7, [r4, r2]
 800707c:	b107      	cbz	r7, 8007080 <rshift+0x68>
 800707e:	3304      	adds	r3, #4
 8007080:	1b1a      	subs	r2, r3, r4
 8007082:	42a3      	cmp	r3, r4
 8007084:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007088:	bf08      	it	eq
 800708a:	2300      	moveq	r3, #0
 800708c:	6102      	str	r2, [r0, #16]
 800708e:	bf08      	it	eq
 8007090:	6143      	streq	r3, [r0, #20]
 8007092:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007096:	f8dc c000 	ldr.w	ip, [ip]
 800709a:	fa0c fc08 	lsl.w	ip, ip, r8
 800709e:	ea4c 0707 	orr.w	r7, ip, r7
 80070a2:	f849 7b04 	str.w	r7, [r9], #4
 80070a6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80070aa:	40cf      	lsrs	r7, r1
 80070ac:	e7da      	b.n	8007064 <rshift+0x4c>
 80070ae:	f851 cb04 	ldr.w	ip, [r1], #4
 80070b2:	f847 cf04 	str.w	ip, [r7, #4]!
 80070b6:	e7c3      	b.n	8007040 <rshift+0x28>
 80070b8:	4623      	mov	r3, r4
 80070ba:	e7e1      	b.n	8007080 <rshift+0x68>

080070bc <__hexdig_fun>:
 80070bc:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80070c0:	2b09      	cmp	r3, #9
 80070c2:	d802      	bhi.n	80070ca <__hexdig_fun+0xe>
 80070c4:	3820      	subs	r0, #32
 80070c6:	b2c0      	uxtb	r0, r0
 80070c8:	4770      	bx	lr
 80070ca:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80070ce:	2b05      	cmp	r3, #5
 80070d0:	d801      	bhi.n	80070d6 <__hexdig_fun+0x1a>
 80070d2:	3847      	subs	r0, #71	@ 0x47
 80070d4:	e7f7      	b.n	80070c6 <__hexdig_fun+0xa>
 80070d6:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80070da:	2b05      	cmp	r3, #5
 80070dc:	d801      	bhi.n	80070e2 <__hexdig_fun+0x26>
 80070de:	3827      	subs	r0, #39	@ 0x27
 80070e0:	e7f1      	b.n	80070c6 <__hexdig_fun+0xa>
 80070e2:	2000      	movs	r0, #0
 80070e4:	4770      	bx	lr
	...

080070e8 <__gethex>:
 80070e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070ec:	b085      	sub	sp, #20
 80070ee:	468a      	mov	sl, r1
 80070f0:	9302      	str	r3, [sp, #8]
 80070f2:	680b      	ldr	r3, [r1, #0]
 80070f4:	9001      	str	r0, [sp, #4]
 80070f6:	4690      	mov	r8, r2
 80070f8:	1c9c      	adds	r4, r3, #2
 80070fa:	46a1      	mov	r9, r4
 80070fc:	f814 0b01 	ldrb.w	r0, [r4], #1
 8007100:	2830      	cmp	r0, #48	@ 0x30
 8007102:	d0fa      	beq.n	80070fa <__gethex+0x12>
 8007104:	eba9 0303 	sub.w	r3, r9, r3
 8007108:	f1a3 0b02 	sub.w	fp, r3, #2
 800710c:	f7ff ffd6 	bl	80070bc <__hexdig_fun>
 8007110:	4605      	mov	r5, r0
 8007112:	2800      	cmp	r0, #0
 8007114:	d168      	bne.n	80071e8 <__gethex+0x100>
 8007116:	49a0      	ldr	r1, [pc, #640]	@ (8007398 <__gethex+0x2b0>)
 8007118:	2201      	movs	r2, #1
 800711a:	4648      	mov	r0, r9
 800711c:	f7ff ff14 	bl	8006f48 <strncmp>
 8007120:	4607      	mov	r7, r0
 8007122:	2800      	cmp	r0, #0
 8007124:	d167      	bne.n	80071f6 <__gethex+0x10e>
 8007126:	f899 0001 	ldrb.w	r0, [r9, #1]
 800712a:	4626      	mov	r6, r4
 800712c:	f7ff ffc6 	bl	80070bc <__hexdig_fun>
 8007130:	2800      	cmp	r0, #0
 8007132:	d062      	beq.n	80071fa <__gethex+0x112>
 8007134:	4623      	mov	r3, r4
 8007136:	7818      	ldrb	r0, [r3, #0]
 8007138:	2830      	cmp	r0, #48	@ 0x30
 800713a:	4699      	mov	r9, r3
 800713c:	f103 0301 	add.w	r3, r3, #1
 8007140:	d0f9      	beq.n	8007136 <__gethex+0x4e>
 8007142:	f7ff ffbb 	bl	80070bc <__hexdig_fun>
 8007146:	fab0 f580 	clz	r5, r0
 800714a:	096d      	lsrs	r5, r5, #5
 800714c:	f04f 0b01 	mov.w	fp, #1
 8007150:	464a      	mov	r2, r9
 8007152:	4616      	mov	r6, r2
 8007154:	3201      	adds	r2, #1
 8007156:	7830      	ldrb	r0, [r6, #0]
 8007158:	f7ff ffb0 	bl	80070bc <__hexdig_fun>
 800715c:	2800      	cmp	r0, #0
 800715e:	d1f8      	bne.n	8007152 <__gethex+0x6a>
 8007160:	498d      	ldr	r1, [pc, #564]	@ (8007398 <__gethex+0x2b0>)
 8007162:	2201      	movs	r2, #1
 8007164:	4630      	mov	r0, r6
 8007166:	f7ff feef 	bl	8006f48 <strncmp>
 800716a:	2800      	cmp	r0, #0
 800716c:	d13f      	bne.n	80071ee <__gethex+0x106>
 800716e:	b944      	cbnz	r4, 8007182 <__gethex+0x9a>
 8007170:	1c74      	adds	r4, r6, #1
 8007172:	4622      	mov	r2, r4
 8007174:	4616      	mov	r6, r2
 8007176:	3201      	adds	r2, #1
 8007178:	7830      	ldrb	r0, [r6, #0]
 800717a:	f7ff ff9f 	bl	80070bc <__hexdig_fun>
 800717e:	2800      	cmp	r0, #0
 8007180:	d1f8      	bne.n	8007174 <__gethex+0x8c>
 8007182:	1ba4      	subs	r4, r4, r6
 8007184:	00a7      	lsls	r7, r4, #2
 8007186:	7833      	ldrb	r3, [r6, #0]
 8007188:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800718c:	2b50      	cmp	r3, #80	@ 0x50
 800718e:	d13e      	bne.n	800720e <__gethex+0x126>
 8007190:	7873      	ldrb	r3, [r6, #1]
 8007192:	2b2b      	cmp	r3, #43	@ 0x2b
 8007194:	d033      	beq.n	80071fe <__gethex+0x116>
 8007196:	2b2d      	cmp	r3, #45	@ 0x2d
 8007198:	d034      	beq.n	8007204 <__gethex+0x11c>
 800719a:	1c71      	adds	r1, r6, #1
 800719c:	2400      	movs	r4, #0
 800719e:	7808      	ldrb	r0, [r1, #0]
 80071a0:	f7ff ff8c 	bl	80070bc <__hexdig_fun>
 80071a4:	1e43      	subs	r3, r0, #1
 80071a6:	b2db      	uxtb	r3, r3
 80071a8:	2b18      	cmp	r3, #24
 80071aa:	d830      	bhi.n	800720e <__gethex+0x126>
 80071ac:	f1a0 0210 	sub.w	r2, r0, #16
 80071b0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80071b4:	f7ff ff82 	bl	80070bc <__hexdig_fun>
 80071b8:	f100 3cff 	add.w	ip, r0, #4294967295
 80071bc:	fa5f fc8c 	uxtb.w	ip, ip
 80071c0:	f1bc 0f18 	cmp.w	ip, #24
 80071c4:	f04f 030a 	mov.w	r3, #10
 80071c8:	d91e      	bls.n	8007208 <__gethex+0x120>
 80071ca:	b104      	cbz	r4, 80071ce <__gethex+0xe6>
 80071cc:	4252      	negs	r2, r2
 80071ce:	4417      	add	r7, r2
 80071d0:	f8ca 1000 	str.w	r1, [sl]
 80071d4:	b1ed      	cbz	r5, 8007212 <__gethex+0x12a>
 80071d6:	f1bb 0f00 	cmp.w	fp, #0
 80071da:	bf0c      	ite	eq
 80071dc:	2506      	moveq	r5, #6
 80071de:	2500      	movne	r5, #0
 80071e0:	4628      	mov	r0, r5
 80071e2:	b005      	add	sp, #20
 80071e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071e8:	2500      	movs	r5, #0
 80071ea:	462c      	mov	r4, r5
 80071ec:	e7b0      	b.n	8007150 <__gethex+0x68>
 80071ee:	2c00      	cmp	r4, #0
 80071f0:	d1c7      	bne.n	8007182 <__gethex+0x9a>
 80071f2:	4627      	mov	r7, r4
 80071f4:	e7c7      	b.n	8007186 <__gethex+0x9e>
 80071f6:	464e      	mov	r6, r9
 80071f8:	462f      	mov	r7, r5
 80071fa:	2501      	movs	r5, #1
 80071fc:	e7c3      	b.n	8007186 <__gethex+0x9e>
 80071fe:	2400      	movs	r4, #0
 8007200:	1cb1      	adds	r1, r6, #2
 8007202:	e7cc      	b.n	800719e <__gethex+0xb6>
 8007204:	2401      	movs	r4, #1
 8007206:	e7fb      	b.n	8007200 <__gethex+0x118>
 8007208:	fb03 0002 	mla	r0, r3, r2, r0
 800720c:	e7ce      	b.n	80071ac <__gethex+0xc4>
 800720e:	4631      	mov	r1, r6
 8007210:	e7de      	b.n	80071d0 <__gethex+0xe8>
 8007212:	eba6 0309 	sub.w	r3, r6, r9
 8007216:	3b01      	subs	r3, #1
 8007218:	4629      	mov	r1, r5
 800721a:	2b07      	cmp	r3, #7
 800721c:	dc0a      	bgt.n	8007234 <__gethex+0x14c>
 800721e:	9801      	ldr	r0, [sp, #4]
 8007220:	f7fe f95e 	bl	80054e0 <_Balloc>
 8007224:	4604      	mov	r4, r0
 8007226:	b940      	cbnz	r0, 800723a <__gethex+0x152>
 8007228:	4b5c      	ldr	r3, [pc, #368]	@ (800739c <__gethex+0x2b4>)
 800722a:	4602      	mov	r2, r0
 800722c:	21e4      	movs	r1, #228	@ 0xe4
 800722e:	485c      	ldr	r0, [pc, #368]	@ (80073a0 <__gethex+0x2b8>)
 8007230:	f7ff fec0 	bl	8006fb4 <__assert_func>
 8007234:	3101      	adds	r1, #1
 8007236:	105b      	asrs	r3, r3, #1
 8007238:	e7ef      	b.n	800721a <__gethex+0x132>
 800723a:	f100 0a14 	add.w	sl, r0, #20
 800723e:	2300      	movs	r3, #0
 8007240:	4655      	mov	r5, sl
 8007242:	469b      	mov	fp, r3
 8007244:	45b1      	cmp	r9, r6
 8007246:	d337      	bcc.n	80072b8 <__gethex+0x1d0>
 8007248:	f845 bb04 	str.w	fp, [r5], #4
 800724c:	eba5 050a 	sub.w	r5, r5, sl
 8007250:	10ad      	asrs	r5, r5, #2
 8007252:	6125      	str	r5, [r4, #16]
 8007254:	4658      	mov	r0, fp
 8007256:	f7fe fa35 	bl	80056c4 <__hi0bits>
 800725a:	016d      	lsls	r5, r5, #5
 800725c:	f8d8 6000 	ldr.w	r6, [r8]
 8007260:	1a2d      	subs	r5, r5, r0
 8007262:	42b5      	cmp	r5, r6
 8007264:	dd54      	ble.n	8007310 <__gethex+0x228>
 8007266:	1bad      	subs	r5, r5, r6
 8007268:	4629      	mov	r1, r5
 800726a:	4620      	mov	r0, r4
 800726c:	f7fe fdb7 	bl	8005dde <__any_on>
 8007270:	4681      	mov	r9, r0
 8007272:	b178      	cbz	r0, 8007294 <__gethex+0x1ac>
 8007274:	1e6b      	subs	r3, r5, #1
 8007276:	1159      	asrs	r1, r3, #5
 8007278:	f003 021f 	and.w	r2, r3, #31
 800727c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007280:	f04f 0901 	mov.w	r9, #1
 8007284:	fa09 f202 	lsl.w	r2, r9, r2
 8007288:	420a      	tst	r2, r1
 800728a:	d003      	beq.n	8007294 <__gethex+0x1ac>
 800728c:	454b      	cmp	r3, r9
 800728e:	dc36      	bgt.n	80072fe <__gethex+0x216>
 8007290:	f04f 0902 	mov.w	r9, #2
 8007294:	4629      	mov	r1, r5
 8007296:	4620      	mov	r0, r4
 8007298:	f7ff febe 	bl	8007018 <rshift>
 800729c:	442f      	add	r7, r5
 800729e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80072a2:	42bb      	cmp	r3, r7
 80072a4:	da42      	bge.n	800732c <__gethex+0x244>
 80072a6:	9801      	ldr	r0, [sp, #4]
 80072a8:	4621      	mov	r1, r4
 80072aa:	f7fe f959 	bl	8005560 <_Bfree>
 80072ae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80072b0:	2300      	movs	r3, #0
 80072b2:	6013      	str	r3, [r2, #0]
 80072b4:	25a3      	movs	r5, #163	@ 0xa3
 80072b6:	e793      	b.n	80071e0 <__gethex+0xf8>
 80072b8:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80072bc:	2a2e      	cmp	r2, #46	@ 0x2e
 80072be:	d012      	beq.n	80072e6 <__gethex+0x1fe>
 80072c0:	2b20      	cmp	r3, #32
 80072c2:	d104      	bne.n	80072ce <__gethex+0x1e6>
 80072c4:	f845 bb04 	str.w	fp, [r5], #4
 80072c8:	f04f 0b00 	mov.w	fp, #0
 80072cc:	465b      	mov	r3, fp
 80072ce:	7830      	ldrb	r0, [r6, #0]
 80072d0:	9303      	str	r3, [sp, #12]
 80072d2:	f7ff fef3 	bl	80070bc <__hexdig_fun>
 80072d6:	9b03      	ldr	r3, [sp, #12]
 80072d8:	f000 000f 	and.w	r0, r0, #15
 80072dc:	4098      	lsls	r0, r3
 80072de:	ea4b 0b00 	orr.w	fp, fp, r0
 80072e2:	3304      	adds	r3, #4
 80072e4:	e7ae      	b.n	8007244 <__gethex+0x15c>
 80072e6:	45b1      	cmp	r9, r6
 80072e8:	d8ea      	bhi.n	80072c0 <__gethex+0x1d8>
 80072ea:	492b      	ldr	r1, [pc, #172]	@ (8007398 <__gethex+0x2b0>)
 80072ec:	9303      	str	r3, [sp, #12]
 80072ee:	2201      	movs	r2, #1
 80072f0:	4630      	mov	r0, r6
 80072f2:	f7ff fe29 	bl	8006f48 <strncmp>
 80072f6:	9b03      	ldr	r3, [sp, #12]
 80072f8:	2800      	cmp	r0, #0
 80072fa:	d1e1      	bne.n	80072c0 <__gethex+0x1d8>
 80072fc:	e7a2      	b.n	8007244 <__gethex+0x15c>
 80072fe:	1ea9      	subs	r1, r5, #2
 8007300:	4620      	mov	r0, r4
 8007302:	f7fe fd6c 	bl	8005dde <__any_on>
 8007306:	2800      	cmp	r0, #0
 8007308:	d0c2      	beq.n	8007290 <__gethex+0x1a8>
 800730a:	f04f 0903 	mov.w	r9, #3
 800730e:	e7c1      	b.n	8007294 <__gethex+0x1ac>
 8007310:	da09      	bge.n	8007326 <__gethex+0x23e>
 8007312:	1b75      	subs	r5, r6, r5
 8007314:	4621      	mov	r1, r4
 8007316:	9801      	ldr	r0, [sp, #4]
 8007318:	462a      	mov	r2, r5
 800731a:	f7fe fb31 	bl	8005980 <__lshift>
 800731e:	1b7f      	subs	r7, r7, r5
 8007320:	4604      	mov	r4, r0
 8007322:	f100 0a14 	add.w	sl, r0, #20
 8007326:	f04f 0900 	mov.w	r9, #0
 800732a:	e7b8      	b.n	800729e <__gethex+0x1b6>
 800732c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007330:	42bd      	cmp	r5, r7
 8007332:	dd6f      	ble.n	8007414 <__gethex+0x32c>
 8007334:	1bed      	subs	r5, r5, r7
 8007336:	42ae      	cmp	r6, r5
 8007338:	dc34      	bgt.n	80073a4 <__gethex+0x2bc>
 800733a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800733e:	2b02      	cmp	r3, #2
 8007340:	d022      	beq.n	8007388 <__gethex+0x2a0>
 8007342:	2b03      	cmp	r3, #3
 8007344:	d024      	beq.n	8007390 <__gethex+0x2a8>
 8007346:	2b01      	cmp	r3, #1
 8007348:	d115      	bne.n	8007376 <__gethex+0x28e>
 800734a:	42ae      	cmp	r6, r5
 800734c:	d113      	bne.n	8007376 <__gethex+0x28e>
 800734e:	2e01      	cmp	r6, #1
 8007350:	d10b      	bne.n	800736a <__gethex+0x282>
 8007352:	9a02      	ldr	r2, [sp, #8]
 8007354:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007358:	6013      	str	r3, [r2, #0]
 800735a:	2301      	movs	r3, #1
 800735c:	6123      	str	r3, [r4, #16]
 800735e:	f8ca 3000 	str.w	r3, [sl]
 8007362:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007364:	2562      	movs	r5, #98	@ 0x62
 8007366:	601c      	str	r4, [r3, #0]
 8007368:	e73a      	b.n	80071e0 <__gethex+0xf8>
 800736a:	1e71      	subs	r1, r6, #1
 800736c:	4620      	mov	r0, r4
 800736e:	f7fe fd36 	bl	8005dde <__any_on>
 8007372:	2800      	cmp	r0, #0
 8007374:	d1ed      	bne.n	8007352 <__gethex+0x26a>
 8007376:	9801      	ldr	r0, [sp, #4]
 8007378:	4621      	mov	r1, r4
 800737a:	f7fe f8f1 	bl	8005560 <_Bfree>
 800737e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007380:	2300      	movs	r3, #0
 8007382:	6013      	str	r3, [r2, #0]
 8007384:	2550      	movs	r5, #80	@ 0x50
 8007386:	e72b      	b.n	80071e0 <__gethex+0xf8>
 8007388:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800738a:	2b00      	cmp	r3, #0
 800738c:	d1f3      	bne.n	8007376 <__gethex+0x28e>
 800738e:	e7e0      	b.n	8007352 <__gethex+0x26a>
 8007390:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007392:	2b00      	cmp	r3, #0
 8007394:	d1dd      	bne.n	8007352 <__gethex+0x26a>
 8007396:	e7ee      	b.n	8007376 <__gethex+0x28e>
 8007398:	08007e03 	.word	0x08007e03
 800739c:	08007d99 	.word	0x08007d99
 80073a0:	08007e5a 	.word	0x08007e5a
 80073a4:	1e6f      	subs	r7, r5, #1
 80073a6:	f1b9 0f00 	cmp.w	r9, #0
 80073aa:	d130      	bne.n	800740e <__gethex+0x326>
 80073ac:	b127      	cbz	r7, 80073b8 <__gethex+0x2d0>
 80073ae:	4639      	mov	r1, r7
 80073b0:	4620      	mov	r0, r4
 80073b2:	f7fe fd14 	bl	8005dde <__any_on>
 80073b6:	4681      	mov	r9, r0
 80073b8:	117a      	asrs	r2, r7, #5
 80073ba:	2301      	movs	r3, #1
 80073bc:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80073c0:	f007 071f 	and.w	r7, r7, #31
 80073c4:	40bb      	lsls	r3, r7
 80073c6:	4213      	tst	r3, r2
 80073c8:	4629      	mov	r1, r5
 80073ca:	4620      	mov	r0, r4
 80073cc:	bf18      	it	ne
 80073ce:	f049 0902 	orrne.w	r9, r9, #2
 80073d2:	f7ff fe21 	bl	8007018 <rshift>
 80073d6:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80073da:	1b76      	subs	r6, r6, r5
 80073dc:	2502      	movs	r5, #2
 80073de:	f1b9 0f00 	cmp.w	r9, #0
 80073e2:	d047      	beq.n	8007474 <__gethex+0x38c>
 80073e4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80073e8:	2b02      	cmp	r3, #2
 80073ea:	d015      	beq.n	8007418 <__gethex+0x330>
 80073ec:	2b03      	cmp	r3, #3
 80073ee:	d017      	beq.n	8007420 <__gethex+0x338>
 80073f0:	2b01      	cmp	r3, #1
 80073f2:	d109      	bne.n	8007408 <__gethex+0x320>
 80073f4:	f019 0f02 	tst.w	r9, #2
 80073f8:	d006      	beq.n	8007408 <__gethex+0x320>
 80073fa:	f8da 3000 	ldr.w	r3, [sl]
 80073fe:	ea49 0903 	orr.w	r9, r9, r3
 8007402:	f019 0f01 	tst.w	r9, #1
 8007406:	d10e      	bne.n	8007426 <__gethex+0x33e>
 8007408:	f045 0510 	orr.w	r5, r5, #16
 800740c:	e032      	b.n	8007474 <__gethex+0x38c>
 800740e:	f04f 0901 	mov.w	r9, #1
 8007412:	e7d1      	b.n	80073b8 <__gethex+0x2d0>
 8007414:	2501      	movs	r5, #1
 8007416:	e7e2      	b.n	80073de <__gethex+0x2f6>
 8007418:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800741a:	f1c3 0301 	rsb	r3, r3, #1
 800741e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007420:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007422:	2b00      	cmp	r3, #0
 8007424:	d0f0      	beq.n	8007408 <__gethex+0x320>
 8007426:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800742a:	f104 0314 	add.w	r3, r4, #20
 800742e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007432:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007436:	f04f 0c00 	mov.w	ip, #0
 800743a:	4618      	mov	r0, r3
 800743c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007440:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007444:	d01b      	beq.n	800747e <__gethex+0x396>
 8007446:	3201      	adds	r2, #1
 8007448:	6002      	str	r2, [r0, #0]
 800744a:	2d02      	cmp	r5, #2
 800744c:	f104 0314 	add.w	r3, r4, #20
 8007450:	d13c      	bne.n	80074cc <__gethex+0x3e4>
 8007452:	f8d8 2000 	ldr.w	r2, [r8]
 8007456:	3a01      	subs	r2, #1
 8007458:	42b2      	cmp	r2, r6
 800745a:	d109      	bne.n	8007470 <__gethex+0x388>
 800745c:	1171      	asrs	r1, r6, #5
 800745e:	2201      	movs	r2, #1
 8007460:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007464:	f006 061f 	and.w	r6, r6, #31
 8007468:	fa02 f606 	lsl.w	r6, r2, r6
 800746c:	421e      	tst	r6, r3
 800746e:	d13a      	bne.n	80074e6 <__gethex+0x3fe>
 8007470:	f045 0520 	orr.w	r5, r5, #32
 8007474:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007476:	601c      	str	r4, [r3, #0]
 8007478:	9b02      	ldr	r3, [sp, #8]
 800747a:	601f      	str	r7, [r3, #0]
 800747c:	e6b0      	b.n	80071e0 <__gethex+0xf8>
 800747e:	4299      	cmp	r1, r3
 8007480:	f843 cc04 	str.w	ip, [r3, #-4]
 8007484:	d8d9      	bhi.n	800743a <__gethex+0x352>
 8007486:	68a3      	ldr	r3, [r4, #8]
 8007488:	459b      	cmp	fp, r3
 800748a:	db17      	blt.n	80074bc <__gethex+0x3d4>
 800748c:	6861      	ldr	r1, [r4, #4]
 800748e:	9801      	ldr	r0, [sp, #4]
 8007490:	3101      	adds	r1, #1
 8007492:	f7fe f825 	bl	80054e0 <_Balloc>
 8007496:	4681      	mov	r9, r0
 8007498:	b918      	cbnz	r0, 80074a2 <__gethex+0x3ba>
 800749a:	4b1a      	ldr	r3, [pc, #104]	@ (8007504 <__gethex+0x41c>)
 800749c:	4602      	mov	r2, r0
 800749e:	2184      	movs	r1, #132	@ 0x84
 80074a0:	e6c5      	b.n	800722e <__gethex+0x146>
 80074a2:	6922      	ldr	r2, [r4, #16]
 80074a4:	3202      	adds	r2, #2
 80074a6:	f104 010c 	add.w	r1, r4, #12
 80074aa:	0092      	lsls	r2, r2, #2
 80074ac:	300c      	adds	r0, #12
 80074ae:	f7ff fd6d 	bl	8006f8c <memcpy>
 80074b2:	4621      	mov	r1, r4
 80074b4:	9801      	ldr	r0, [sp, #4]
 80074b6:	f7fe f853 	bl	8005560 <_Bfree>
 80074ba:	464c      	mov	r4, r9
 80074bc:	6923      	ldr	r3, [r4, #16]
 80074be:	1c5a      	adds	r2, r3, #1
 80074c0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80074c4:	6122      	str	r2, [r4, #16]
 80074c6:	2201      	movs	r2, #1
 80074c8:	615a      	str	r2, [r3, #20]
 80074ca:	e7be      	b.n	800744a <__gethex+0x362>
 80074cc:	6922      	ldr	r2, [r4, #16]
 80074ce:	455a      	cmp	r2, fp
 80074d0:	dd0b      	ble.n	80074ea <__gethex+0x402>
 80074d2:	2101      	movs	r1, #1
 80074d4:	4620      	mov	r0, r4
 80074d6:	f7ff fd9f 	bl	8007018 <rshift>
 80074da:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80074de:	3701      	adds	r7, #1
 80074e0:	42bb      	cmp	r3, r7
 80074e2:	f6ff aee0 	blt.w	80072a6 <__gethex+0x1be>
 80074e6:	2501      	movs	r5, #1
 80074e8:	e7c2      	b.n	8007470 <__gethex+0x388>
 80074ea:	f016 061f 	ands.w	r6, r6, #31
 80074ee:	d0fa      	beq.n	80074e6 <__gethex+0x3fe>
 80074f0:	4453      	add	r3, sl
 80074f2:	f1c6 0620 	rsb	r6, r6, #32
 80074f6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80074fa:	f7fe f8e3 	bl	80056c4 <__hi0bits>
 80074fe:	42b0      	cmp	r0, r6
 8007500:	dbe7      	blt.n	80074d2 <__gethex+0x3ea>
 8007502:	e7f0      	b.n	80074e6 <__gethex+0x3fe>
 8007504:	08007d99 	.word	0x08007d99

08007508 <L_shift>:
 8007508:	f1c2 0208 	rsb	r2, r2, #8
 800750c:	0092      	lsls	r2, r2, #2
 800750e:	b570      	push	{r4, r5, r6, lr}
 8007510:	f1c2 0620 	rsb	r6, r2, #32
 8007514:	6843      	ldr	r3, [r0, #4]
 8007516:	6804      	ldr	r4, [r0, #0]
 8007518:	fa03 f506 	lsl.w	r5, r3, r6
 800751c:	432c      	orrs	r4, r5
 800751e:	40d3      	lsrs	r3, r2
 8007520:	6004      	str	r4, [r0, #0]
 8007522:	f840 3f04 	str.w	r3, [r0, #4]!
 8007526:	4288      	cmp	r0, r1
 8007528:	d3f4      	bcc.n	8007514 <L_shift+0xc>
 800752a:	bd70      	pop	{r4, r5, r6, pc}

0800752c <__match>:
 800752c:	b530      	push	{r4, r5, lr}
 800752e:	6803      	ldr	r3, [r0, #0]
 8007530:	3301      	adds	r3, #1
 8007532:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007536:	b914      	cbnz	r4, 800753e <__match+0x12>
 8007538:	6003      	str	r3, [r0, #0]
 800753a:	2001      	movs	r0, #1
 800753c:	bd30      	pop	{r4, r5, pc}
 800753e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007542:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8007546:	2d19      	cmp	r5, #25
 8007548:	bf98      	it	ls
 800754a:	3220      	addls	r2, #32
 800754c:	42a2      	cmp	r2, r4
 800754e:	d0f0      	beq.n	8007532 <__match+0x6>
 8007550:	2000      	movs	r0, #0
 8007552:	e7f3      	b.n	800753c <__match+0x10>

08007554 <__hexnan>:
 8007554:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007558:	680b      	ldr	r3, [r1, #0]
 800755a:	6801      	ldr	r1, [r0, #0]
 800755c:	115e      	asrs	r6, r3, #5
 800755e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007562:	f013 031f 	ands.w	r3, r3, #31
 8007566:	b087      	sub	sp, #28
 8007568:	bf18      	it	ne
 800756a:	3604      	addne	r6, #4
 800756c:	2500      	movs	r5, #0
 800756e:	1f37      	subs	r7, r6, #4
 8007570:	4682      	mov	sl, r0
 8007572:	4690      	mov	r8, r2
 8007574:	9301      	str	r3, [sp, #4]
 8007576:	f846 5c04 	str.w	r5, [r6, #-4]
 800757a:	46b9      	mov	r9, r7
 800757c:	463c      	mov	r4, r7
 800757e:	9502      	str	r5, [sp, #8]
 8007580:	46ab      	mov	fp, r5
 8007582:	784a      	ldrb	r2, [r1, #1]
 8007584:	1c4b      	adds	r3, r1, #1
 8007586:	9303      	str	r3, [sp, #12]
 8007588:	b342      	cbz	r2, 80075dc <__hexnan+0x88>
 800758a:	4610      	mov	r0, r2
 800758c:	9105      	str	r1, [sp, #20]
 800758e:	9204      	str	r2, [sp, #16]
 8007590:	f7ff fd94 	bl	80070bc <__hexdig_fun>
 8007594:	2800      	cmp	r0, #0
 8007596:	d151      	bne.n	800763c <__hexnan+0xe8>
 8007598:	9a04      	ldr	r2, [sp, #16]
 800759a:	9905      	ldr	r1, [sp, #20]
 800759c:	2a20      	cmp	r2, #32
 800759e:	d818      	bhi.n	80075d2 <__hexnan+0x7e>
 80075a0:	9b02      	ldr	r3, [sp, #8]
 80075a2:	459b      	cmp	fp, r3
 80075a4:	dd13      	ble.n	80075ce <__hexnan+0x7a>
 80075a6:	454c      	cmp	r4, r9
 80075a8:	d206      	bcs.n	80075b8 <__hexnan+0x64>
 80075aa:	2d07      	cmp	r5, #7
 80075ac:	dc04      	bgt.n	80075b8 <__hexnan+0x64>
 80075ae:	462a      	mov	r2, r5
 80075b0:	4649      	mov	r1, r9
 80075b2:	4620      	mov	r0, r4
 80075b4:	f7ff ffa8 	bl	8007508 <L_shift>
 80075b8:	4544      	cmp	r4, r8
 80075ba:	d952      	bls.n	8007662 <__hexnan+0x10e>
 80075bc:	2300      	movs	r3, #0
 80075be:	f1a4 0904 	sub.w	r9, r4, #4
 80075c2:	f844 3c04 	str.w	r3, [r4, #-4]
 80075c6:	f8cd b008 	str.w	fp, [sp, #8]
 80075ca:	464c      	mov	r4, r9
 80075cc:	461d      	mov	r5, r3
 80075ce:	9903      	ldr	r1, [sp, #12]
 80075d0:	e7d7      	b.n	8007582 <__hexnan+0x2e>
 80075d2:	2a29      	cmp	r2, #41	@ 0x29
 80075d4:	d157      	bne.n	8007686 <__hexnan+0x132>
 80075d6:	3102      	adds	r1, #2
 80075d8:	f8ca 1000 	str.w	r1, [sl]
 80075dc:	f1bb 0f00 	cmp.w	fp, #0
 80075e0:	d051      	beq.n	8007686 <__hexnan+0x132>
 80075e2:	454c      	cmp	r4, r9
 80075e4:	d206      	bcs.n	80075f4 <__hexnan+0xa0>
 80075e6:	2d07      	cmp	r5, #7
 80075e8:	dc04      	bgt.n	80075f4 <__hexnan+0xa0>
 80075ea:	462a      	mov	r2, r5
 80075ec:	4649      	mov	r1, r9
 80075ee:	4620      	mov	r0, r4
 80075f0:	f7ff ff8a 	bl	8007508 <L_shift>
 80075f4:	4544      	cmp	r4, r8
 80075f6:	d936      	bls.n	8007666 <__hexnan+0x112>
 80075f8:	f1a8 0204 	sub.w	r2, r8, #4
 80075fc:	4623      	mov	r3, r4
 80075fe:	f853 1b04 	ldr.w	r1, [r3], #4
 8007602:	f842 1f04 	str.w	r1, [r2, #4]!
 8007606:	429f      	cmp	r7, r3
 8007608:	d2f9      	bcs.n	80075fe <__hexnan+0xaa>
 800760a:	1b3b      	subs	r3, r7, r4
 800760c:	f023 0303 	bic.w	r3, r3, #3
 8007610:	3304      	adds	r3, #4
 8007612:	3401      	adds	r4, #1
 8007614:	3e03      	subs	r6, #3
 8007616:	42b4      	cmp	r4, r6
 8007618:	bf88      	it	hi
 800761a:	2304      	movhi	r3, #4
 800761c:	4443      	add	r3, r8
 800761e:	2200      	movs	r2, #0
 8007620:	f843 2b04 	str.w	r2, [r3], #4
 8007624:	429f      	cmp	r7, r3
 8007626:	d2fb      	bcs.n	8007620 <__hexnan+0xcc>
 8007628:	683b      	ldr	r3, [r7, #0]
 800762a:	b91b      	cbnz	r3, 8007634 <__hexnan+0xe0>
 800762c:	4547      	cmp	r7, r8
 800762e:	d128      	bne.n	8007682 <__hexnan+0x12e>
 8007630:	2301      	movs	r3, #1
 8007632:	603b      	str	r3, [r7, #0]
 8007634:	2005      	movs	r0, #5
 8007636:	b007      	add	sp, #28
 8007638:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800763c:	3501      	adds	r5, #1
 800763e:	2d08      	cmp	r5, #8
 8007640:	f10b 0b01 	add.w	fp, fp, #1
 8007644:	dd06      	ble.n	8007654 <__hexnan+0x100>
 8007646:	4544      	cmp	r4, r8
 8007648:	d9c1      	bls.n	80075ce <__hexnan+0x7a>
 800764a:	2300      	movs	r3, #0
 800764c:	f844 3c04 	str.w	r3, [r4, #-4]
 8007650:	2501      	movs	r5, #1
 8007652:	3c04      	subs	r4, #4
 8007654:	6822      	ldr	r2, [r4, #0]
 8007656:	f000 000f 	and.w	r0, r0, #15
 800765a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800765e:	6020      	str	r0, [r4, #0]
 8007660:	e7b5      	b.n	80075ce <__hexnan+0x7a>
 8007662:	2508      	movs	r5, #8
 8007664:	e7b3      	b.n	80075ce <__hexnan+0x7a>
 8007666:	9b01      	ldr	r3, [sp, #4]
 8007668:	2b00      	cmp	r3, #0
 800766a:	d0dd      	beq.n	8007628 <__hexnan+0xd4>
 800766c:	f1c3 0320 	rsb	r3, r3, #32
 8007670:	f04f 32ff 	mov.w	r2, #4294967295
 8007674:	40da      	lsrs	r2, r3
 8007676:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800767a:	4013      	ands	r3, r2
 800767c:	f846 3c04 	str.w	r3, [r6, #-4]
 8007680:	e7d2      	b.n	8007628 <__hexnan+0xd4>
 8007682:	3f04      	subs	r7, #4
 8007684:	e7d0      	b.n	8007628 <__hexnan+0xd4>
 8007686:	2004      	movs	r0, #4
 8007688:	e7d5      	b.n	8007636 <__hexnan+0xe2>

0800768a <__ascii_mbtowc>:
 800768a:	b082      	sub	sp, #8
 800768c:	b901      	cbnz	r1, 8007690 <__ascii_mbtowc+0x6>
 800768e:	a901      	add	r1, sp, #4
 8007690:	b142      	cbz	r2, 80076a4 <__ascii_mbtowc+0x1a>
 8007692:	b14b      	cbz	r3, 80076a8 <__ascii_mbtowc+0x1e>
 8007694:	7813      	ldrb	r3, [r2, #0]
 8007696:	600b      	str	r3, [r1, #0]
 8007698:	7812      	ldrb	r2, [r2, #0]
 800769a:	1e10      	subs	r0, r2, #0
 800769c:	bf18      	it	ne
 800769e:	2001      	movne	r0, #1
 80076a0:	b002      	add	sp, #8
 80076a2:	4770      	bx	lr
 80076a4:	4610      	mov	r0, r2
 80076a6:	e7fb      	b.n	80076a0 <__ascii_mbtowc+0x16>
 80076a8:	f06f 0001 	mvn.w	r0, #1
 80076ac:	e7f8      	b.n	80076a0 <__ascii_mbtowc+0x16>

080076ae <_realloc_r>:
 80076ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076b2:	4607      	mov	r7, r0
 80076b4:	4614      	mov	r4, r2
 80076b6:	460d      	mov	r5, r1
 80076b8:	b921      	cbnz	r1, 80076c4 <_realloc_r+0x16>
 80076ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80076be:	4611      	mov	r1, r2
 80076c0:	f7fd be82 	b.w	80053c8 <_malloc_r>
 80076c4:	b92a      	cbnz	r2, 80076d2 <_realloc_r+0x24>
 80076c6:	f7fd fe0b 	bl	80052e0 <_free_r>
 80076ca:	4625      	mov	r5, r4
 80076cc:	4628      	mov	r0, r5
 80076ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076d2:	f000 f840 	bl	8007756 <_malloc_usable_size_r>
 80076d6:	4284      	cmp	r4, r0
 80076d8:	4606      	mov	r6, r0
 80076da:	d802      	bhi.n	80076e2 <_realloc_r+0x34>
 80076dc:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80076e0:	d8f4      	bhi.n	80076cc <_realloc_r+0x1e>
 80076e2:	4621      	mov	r1, r4
 80076e4:	4638      	mov	r0, r7
 80076e6:	f7fd fe6f 	bl	80053c8 <_malloc_r>
 80076ea:	4680      	mov	r8, r0
 80076ec:	b908      	cbnz	r0, 80076f2 <_realloc_r+0x44>
 80076ee:	4645      	mov	r5, r8
 80076f0:	e7ec      	b.n	80076cc <_realloc_r+0x1e>
 80076f2:	42b4      	cmp	r4, r6
 80076f4:	4622      	mov	r2, r4
 80076f6:	4629      	mov	r1, r5
 80076f8:	bf28      	it	cs
 80076fa:	4632      	movcs	r2, r6
 80076fc:	f7ff fc46 	bl	8006f8c <memcpy>
 8007700:	4629      	mov	r1, r5
 8007702:	4638      	mov	r0, r7
 8007704:	f7fd fdec 	bl	80052e0 <_free_r>
 8007708:	e7f1      	b.n	80076ee <_realloc_r+0x40>

0800770a <__ascii_wctomb>:
 800770a:	4603      	mov	r3, r0
 800770c:	4608      	mov	r0, r1
 800770e:	b141      	cbz	r1, 8007722 <__ascii_wctomb+0x18>
 8007710:	2aff      	cmp	r2, #255	@ 0xff
 8007712:	d904      	bls.n	800771e <__ascii_wctomb+0x14>
 8007714:	228a      	movs	r2, #138	@ 0x8a
 8007716:	601a      	str	r2, [r3, #0]
 8007718:	f04f 30ff 	mov.w	r0, #4294967295
 800771c:	4770      	bx	lr
 800771e:	700a      	strb	r2, [r1, #0]
 8007720:	2001      	movs	r0, #1
 8007722:	4770      	bx	lr

08007724 <fiprintf>:
 8007724:	b40e      	push	{r1, r2, r3}
 8007726:	b503      	push	{r0, r1, lr}
 8007728:	4601      	mov	r1, r0
 800772a:	ab03      	add	r3, sp, #12
 800772c:	4805      	ldr	r0, [pc, #20]	@ (8007744 <fiprintf+0x20>)
 800772e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007732:	6800      	ldr	r0, [r0, #0]
 8007734:	9301      	str	r3, [sp, #4]
 8007736:	f000 f83d 	bl	80077b4 <_vfiprintf_r>
 800773a:	b002      	add	sp, #8
 800773c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007740:	b003      	add	sp, #12
 8007742:	4770      	bx	lr
 8007744:	20000018 	.word	0x20000018

08007748 <abort>:
 8007748:	b508      	push	{r3, lr}
 800774a:	2006      	movs	r0, #6
 800774c:	f000 fa06 	bl	8007b5c <raise>
 8007750:	2001      	movs	r0, #1
 8007752:	f7f9 fecc 	bl	80014ee <_exit>

08007756 <_malloc_usable_size_r>:
 8007756:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800775a:	1f18      	subs	r0, r3, #4
 800775c:	2b00      	cmp	r3, #0
 800775e:	bfbc      	itt	lt
 8007760:	580b      	ldrlt	r3, [r1, r0]
 8007762:	18c0      	addlt	r0, r0, r3
 8007764:	4770      	bx	lr

08007766 <__sfputc_r>:
 8007766:	6893      	ldr	r3, [r2, #8]
 8007768:	3b01      	subs	r3, #1
 800776a:	2b00      	cmp	r3, #0
 800776c:	b410      	push	{r4}
 800776e:	6093      	str	r3, [r2, #8]
 8007770:	da07      	bge.n	8007782 <__sfputc_r+0x1c>
 8007772:	6994      	ldr	r4, [r2, #24]
 8007774:	42a3      	cmp	r3, r4
 8007776:	db01      	blt.n	800777c <__sfputc_r+0x16>
 8007778:	290a      	cmp	r1, #10
 800777a:	d102      	bne.n	8007782 <__sfputc_r+0x1c>
 800777c:	bc10      	pop	{r4}
 800777e:	f000 b931 	b.w	80079e4 <__swbuf_r>
 8007782:	6813      	ldr	r3, [r2, #0]
 8007784:	1c58      	adds	r0, r3, #1
 8007786:	6010      	str	r0, [r2, #0]
 8007788:	7019      	strb	r1, [r3, #0]
 800778a:	4608      	mov	r0, r1
 800778c:	bc10      	pop	{r4}
 800778e:	4770      	bx	lr

08007790 <__sfputs_r>:
 8007790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007792:	4606      	mov	r6, r0
 8007794:	460f      	mov	r7, r1
 8007796:	4614      	mov	r4, r2
 8007798:	18d5      	adds	r5, r2, r3
 800779a:	42ac      	cmp	r4, r5
 800779c:	d101      	bne.n	80077a2 <__sfputs_r+0x12>
 800779e:	2000      	movs	r0, #0
 80077a0:	e007      	b.n	80077b2 <__sfputs_r+0x22>
 80077a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077a6:	463a      	mov	r2, r7
 80077a8:	4630      	mov	r0, r6
 80077aa:	f7ff ffdc 	bl	8007766 <__sfputc_r>
 80077ae:	1c43      	adds	r3, r0, #1
 80077b0:	d1f3      	bne.n	800779a <__sfputs_r+0xa>
 80077b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080077b4 <_vfiprintf_r>:
 80077b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077b8:	460d      	mov	r5, r1
 80077ba:	b09d      	sub	sp, #116	@ 0x74
 80077bc:	4614      	mov	r4, r2
 80077be:	4698      	mov	r8, r3
 80077c0:	4606      	mov	r6, r0
 80077c2:	b118      	cbz	r0, 80077cc <_vfiprintf_r+0x18>
 80077c4:	6a03      	ldr	r3, [r0, #32]
 80077c6:	b90b      	cbnz	r3, 80077cc <_vfiprintf_r+0x18>
 80077c8:	f7fc fe12 	bl	80043f0 <__sinit>
 80077cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80077ce:	07d9      	lsls	r1, r3, #31
 80077d0:	d405      	bmi.n	80077de <_vfiprintf_r+0x2a>
 80077d2:	89ab      	ldrh	r3, [r5, #12]
 80077d4:	059a      	lsls	r2, r3, #22
 80077d6:	d402      	bmi.n	80077de <_vfiprintf_r+0x2a>
 80077d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80077da:	f7fc ff22 	bl	8004622 <__retarget_lock_acquire_recursive>
 80077de:	89ab      	ldrh	r3, [r5, #12]
 80077e0:	071b      	lsls	r3, r3, #28
 80077e2:	d501      	bpl.n	80077e8 <_vfiprintf_r+0x34>
 80077e4:	692b      	ldr	r3, [r5, #16]
 80077e6:	b99b      	cbnz	r3, 8007810 <_vfiprintf_r+0x5c>
 80077e8:	4629      	mov	r1, r5
 80077ea:	4630      	mov	r0, r6
 80077ec:	f000 f938 	bl	8007a60 <__swsetup_r>
 80077f0:	b170      	cbz	r0, 8007810 <_vfiprintf_r+0x5c>
 80077f2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80077f4:	07dc      	lsls	r4, r3, #31
 80077f6:	d504      	bpl.n	8007802 <_vfiprintf_r+0x4e>
 80077f8:	f04f 30ff 	mov.w	r0, #4294967295
 80077fc:	b01d      	add	sp, #116	@ 0x74
 80077fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007802:	89ab      	ldrh	r3, [r5, #12]
 8007804:	0598      	lsls	r0, r3, #22
 8007806:	d4f7      	bmi.n	80077f8 <_vfiprintf_r+0x44>
 8007808:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800780a:	f7fc ff0b 	bl	8004624 <__retarget_lock_release_recursive>
 800780e:	e7f3      	b.n	80077f8 <_vfiprintf_r+0x44>
 8007810:	2300      	movs	r3, #0
 8007812:	9309      	str	r3, [sp, #36]	@ 0x24
 8007814:	2320      	movs	r3, #32
 8007816:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800781a:	f8cd 800c 	str.w	r8, [sp, #12]
 800781e:	2330      	movs	r3, #48	@ 0x30
 8007820:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80079d0 <_vfiprintf_r+0x21c>
 8007824:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007828:	f04f 0901 	mov.w	r9, #1
 800782c:	4623      	mov	r3, r4
 800782e:	469a      	mov	sl, r3
 8007830:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007834:	b10a      	cbz	r2, 800783a <_vfiprintf_r+0x86>
 8007836:	2a25      	cmp	r2, #37	@ 0x25
 8007838:	d1f9      	bne.n	800782e <_vfiprintf_r+0x7a>
 800783a:	ebba 0b04 	subs.w	fp, sl, r4
 800783e:	d00b      	beq.n	8007858 <_vfiprintf_r+0xa4>
 8007840:	465b      	mov	r3, fp
 8007842:	4622      	mov	r2, r4
 8007844:	4629      	mov	r1, r5
 8007846:	4630      	mov	r0, r6
 8007848:	f7ff ffa2 	bl	8007790 <__sfputs_r>
 800784c:	3001      	adds	r0, #1
 800784e:	f000 80a7 	beq.w	80079a0 <_vfiprintf_r+0x1ec>
 8007852:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007854:	445a      	add	r2, fp
 8007856:	9209      	str	r2, [sp, #36]	@ 0x24
 8007858:	f89a 3000 	ldrb.w	r3, [sl]
 800785c:	2b00      	cmp	r3, #0
 800785e:	f000 809f 	beq.w	80079a0 <_vfiprintf_r+0x1ec>
 8007862:	2300      	movs	r3, #0
 8007864:	f04f 32ff 	mov.w	r2, #4294967295
 8007868:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800786c:	f10a 0a01 	add.w	sl, sl, #1
 8007870:	9304      	str	r3, [sp, #16]
 8007872:	9307      	str	r3, [sp, #28]
 8007874:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007878:	931a      	str	r3, [sp, #104]	@ 0x68
 800787a:	4654      	mov	r4, sl
 800787c:	2205      	movs	r2, #5
 800787e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007882:	4853      	ldr	r0, [pc, #332]	@ (80079d0 <_vfiprintf_r+0x21c>)
 8007884:	f7f8 fca4 	bl	80001d0 <memchr>
 8007888:	9a04      	ldr	r2, [sp, #16]
 800788a:	b9d8      	cbnz	r0, 80078c4 <_vfiprintf_r+0x110>
 800788c:	06d1      	lsls	r1, r2, #27
 800788e:	bf44      	itt	mi
 8007890:	2320      	movmi	r3, #32
 8007892:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007896:	0713      	lsls	r3, r2, #28
 8007898:	bf44      	itt	mi
 800789a:	232b      	movmi	r3, #43	@ 0x2b
 800789c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80078a0:	f89a 3000 	ldrb.w	r3, [sl]
 80078a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80078a6:	d015      	beq.n	80078d4 <_vfiprintf_r+0x120>
 80078a8:	9a07      	ldr	r2, [sp, #28]
 80078aa:	4654      	mov	r4, sl
 80078ac:	2000      	movs	r0, #0
 80078ae:	f04f 0c0a 	mov.w	ip, #10
 80078b2:	4621      	mov	r1, r4
 80078b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80078b8:	3b30      	subs	r3, #48	@ 0x30
 80078ba:	2b09      	cmp	r3, #9
 80078bc:	d94b      	bls.n	8007956 <_vfiprintf_r+0x1a2>
 80078be:	b1b0      	cbz	r0, 80078ee <_vfiprintf_r+0x13a>
 80078c0:	9207      	str	r2, [sp, #28]
 80078c2:	e014      	b.n	80078ee <_vfiprintf_r+0x13a>
 80078c4:	eba0 0308 	sub.w	r3, r0, r8
 80078c8:	fa09 f303 	lsl.w	r3, r9, r3
 80078cc:	4313      	orrs	r3, r2
 80078ce:	9304      	str	r3, [sp, #16]
 80078d0:	46a2      	mov	sl, r4
 80078d2:	e7d2      	b.n	800787a <_vfiprintf_r+0xc6>
 80078d4:	9b03      	ldr	r3, [sp, #12]
 80078d6:	1d19      	adds	r1, r3, #4
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	9103      	str	r1, [sp, #12]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	bfbb      	ittet	lt
 80078e0:	425b      	neglt	r3, r3
 80078e2:	f042 0202 	orrlt.w	r2, r2, #2
 80078e6:	9307      	strge	r3, [sp, #28]
 80078e8:	9307      	strlt	r3, [sp, #28]
 80078ea:	bfb8      	it	lt
 80078ec:	9204      	strlt	r2, [sp, #16]
 80078ee:	7823      	ldrb	r3, [r4, #0]
 80078f0:	2b2e      	cmp	r3, #46	@ 0x2e
 80078f2:	d10a      	bne.n	800790a <_vfiprintf_r+0x156>
 80078f4:	7863      	ldrb	r3, [r4, #1]
 80078f6:	2b2a      	cmp	r3, #42	@ 0x2a
 80078f8:	d132      	bne.n	8007960 <_vfiprintf_r+0x1ac>
 80078fa:	9b03      	ldr	r3, [sp, #12]
 80078fc:	1d1a      	adds	r2, r3, #4
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	9203      	str	r2, [sp, #12]
 8007902:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007906:	3402      	adds	r4, #2
 8007908:	9305      	str	r3, [sp, #20]
 800790a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80079d4 <_vfiprintf_r+0x220>
 800790e:	7821      	ldrb	r1, [r4, #0]
 8007910:	2203      	movs	r2, #3
 8007912:	4650      	mov	r0, sl
 8007914:	f7f8 fc5c 	bl	80001d0 <memchr>
 8007918:	b138      	cbz	r0, 800792a <_vfiprintf_r+0x176>
 800791a:	9b04      	ldr	r3, [sp, #16]
 800791c:	eba0 000a 	sub.w	r0, r0, sl
 8007920:	2240      	movs	r2, #64	@ 0x40
 8007922:	4082      	lsls	r2, r0
 8007924:	4313      	orrs	r3, r2
 8007926:	3401      	adds	r4, #1
 8007928:	9304      	str	r3, [sp, #16]
 800792a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800792e:	482a      	ldr	r0, [pc, #168]	@ (80079d8 <_vfiprintf_r+0x224>)
 8007930:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007934:	2206      	movs	r2, #6
 8007936:	f7f8 fc4b 	bl	80001d0 <memchr>
 800793a:	2800      	cmp	r0, #0
 800793c:	d03f      	beq.n	80079be <_vfiprintf_r+0x20a>
 800793e:	4b27      	ldr	r3, [pc, #156]	@ (80079dc <_vfiprintf_r+0x228>)
 8007940:	bb1b      	cbnz	r3, 800798a <_vfiprintf_r+0x1d6>
 8007942:	9b03      	ldr	r3, [sp, #12]
 8007944:	3307      	adds	r3, #7
 8007946:	f023 0307 	bic.w	r3, r3, #7
 800794a:	3308      	adds	r3, #8
 800794c:	9303      	str	r3, [sp, #12]
 800794e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007950:	443b      	add	r3, r7
 8007952:	9309      	str	r3, [sp, #36]	@ 0x24
 8007954:	e76a      	b.n	800782c <_vfiprintf_r+0x78>
 8007956:	fb0c 3202 	mla	r2, ip, r2, r3
 800795a:	460c      	mov	r4, r1
 800795c:	2001      	movs	r0, #1
 800795e:	e7a8      	b.n	80078b2 <_vfiprintf_r+0xfe>
 8007960:	2300      	movs	r3, #0
 8007962:	3401      	adds	r4, #1
 8007964:	9305      	str	r3, [sp, #20]
 8007966:	4619      	mov	r1, r3
 8007968:	f04f 0c0a 	mov.w	ip, #10
 800796c:	4620      	mov	r0, r4
 800796e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007972:	3a30      	subs	r2, #48	@ 0x30
 8007974:	2a09      	cmp	r2, #9
 8007976:	d903      	bls.n	8007980 <_vfiprintf_r+0x1cc>
 8007978:	2b00      	cmp	r3, #0
 800797a:	d0c6      	beq.n	800790a <_vfiprintf_r+0x156>
 800797c:	9105      	str	r1, [sp, #20]
 800797e:	e7c4      	b.n	800790a <_vfiprintf_r+0x156>
 8007980:	fb0c 2101 	mla	r1, ip, r1, r2
 8007984:	4604      	mov	r4, r0
 8007986:	2301      	movs	r3, #1
 8007988:	e7f0      	b.n	800796c <_vfiprintf_r+0x1b8>
 800798a:	ab03      	add	r3, sp, #12
 800798c:	9300      	str	r3, [sp, #0]
 800798e:	462a      	mov	r2, r5
 8007990:	4b13      	ldr	r3, [pc, #76]	@ (80079e0 <_vfiprintf_r+0x22c>)
 8007992:	a904      	add	r1, sp, #16
 8007994:	4630      	mov	r0, r6
 8007996:	f7fb fedf 	bl	8003758 <_printf_float>
 800799a:	4607      	mov	r7, r0
 800799c:	1c78      	adds	r0, r7, #1
 800799e:	d1d6      	bne.n	800794e <_vfiprintf_r+0x19a>
 80079a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80079a2:	07d9      	lsls	r1, r3, #31
 80079a4:	d405      	bmi.n	80079b2 <_vfiprintf_r+0x1fe>
 80079a6:	89ab      	ldrh	r3, [r5, #12]
 80079a8:	059a      	lsls	r2, r3, #22
 80079aa:	d402      	bmi.n	80079b2 <_vfiprintf_r+0x1fe>
 80079ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80079ae:	f7fc fe39 	bl	8004624 <__retarget_lock_release_recursive>
 80079b2:	89ab      	ldrh	r3, [r5, #12]
 80079b4:	065b      	lsls	r3, r3, #25
 80079b6:	f53f af1f 	bmi.w	80077f8 <_vfiprintf_r+0x44>
 80079ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80079bc:	e71e      	b.n	80077fc <_vfiprintf_r+0x48>
 80079be:	ab03      	add	r3, sp, #12
 80079c0:	9300      	str	r3, [sp, #0]
 80079c2:	462a      	mov	r2, r5
 80079c4:	4b06      	ldr	r3, [pc, #24]	@ (80079e0 <_vfiprintf_r+0x22c>)
 80079c6:	a904      	add	r1, sp, #16
 80079c8:	4630      	mov	r0, r6
 80079ca:	f7fc f95f 	bl	8003c8c <_printf_i>
 80079ce:	e7e4      	b.n	800799a <_vfiprintf_r+0x1e6>
 80079d0:	08007e05 	.word	0x08007e05
 80079d4:	08007e0b 	.word	0x08007e0b
 80079d8:	08007e0f 	.word	0x08007e0f
 80079dc:	08003759 	.word	0x08003759
 80079e0:	08007791 	.word	0x08007791

080079e4 <__swbuf_r>:
 80079e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079e6:	460e      	mov	r6, r1
 80079e8:	4614      	mov	r4, r2
 80079ea:	4605      	mov	r5, r0
 80079ec:	b118      	cbz	r0, 80079f6 <__swbuf_r+0x12>
 80079ee:	6a03      	ldr	r3, [r0, #32]
 80079f0:	b90b      	cbnz	r3, 80079f6 <__swbuf_r+0x12>
 80079f2:	f7fc fcfd 	bl	80043f0 <__sinit>
 80079f6:	69a3      	ldr	r3, [r4, #24]
 80079f8:	60a3      	str	r3, [r4, #8]
 80079fa:	89a3      	ldrh	r3, [r4, #12]
 80079fc:	071a      	lsls	r2, r3, #28
 80079fe:	d501      	bpl.n	8007a04 <__swbuf_r+0x20>
 8007a00:	6923      	ldr	r3, [r4, #16]
 8007a02:	b943      	cbnz	r3, 8007a16 <__swbuf_r+0x32>
 8007a04:	4621      	mov	r1, r4
 8007a06:	4628      	mov	r0, r5
 8007a08:	f000 f82a 	bl	8007a60 <__swsetup_r>
 8007a0c:	b118      	cbz	r0, 8007a16 <__swbuf_r+0x32>
 8007a0e:	f04f 37ff 	mov.w	r7, #4294967295
 8007a12:	4638      	mov	r0, r7
 8007a14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a16:	6823      	ldr	r3, [r4, #0]
 8007a18:	6922      	ldr	r2, [r4, #16]
 8007a1a:	1a98      	subs	r0, r3, r2
 8007a1c:	6963      	ldr	r3, [r4, #20]
 8007a1e:	b2f6      	uxtb	r6, r6
 8007a20:	4283      	cmp	r3, r0
 8007a22:	4637      	mov	r7, r6
 8007a24:	dc05      	bgt.n	8007a32 <__swbuf_r+0x4e>
 8007a26:	4621      	mov	r1, r4
 8007a28:	4628      	mov	r0, r5
 8007a2a:	f7ff fa4b 	bl	8006ec4 <_fflush_r>
 8007a2e:	2800      	cmp	r0, #0
 8007a30:	d1ed      	bne.n	8007a0e <__swbuf_r+0x2a>
 8007a32:	68a3      	ldr	r3, [r4, #8]
 8007a34:	3b01      	subs	r3, #1
 8007a36:	60a3      	str	r3, [r4, #8]
 8007a38:	6823      	ldr	r3, [r4, #0]
 8007a3a:	1c5a      	adds	r2, r3, #1
 8007a3c:	6022      	str	r2, [r4, #0]
 8007a3e:	701e      	strb	r6, [r3, #0]
 8007a40:	6962      	ldr	r2, [r4, #20]
 8007a42:	1c43      	adds	r3, r0, #1
 8007a44:	429a      	cmp	r2, r3
 8007a46:	d004      	beq.n	8007a52 <__swbuf_r+0x6e>
 8007a48:	89a3      	ldrh	r3, [r4, #12]
 8007a4a:	07db      	lsls	r3, r3, #31
 8007a4c:	d5e1      	bpl.n	8007a12 <__swbuf_r+0x2e>
 8007a4e:	2e0a      	cmp	r6, #10
 8007a50:	d1df      	bne.n	8007a12 <__swbuf_r+0x2e>
 8007a52:	4621      	mov	r1, r4
 8007a54:	4628      	mov	r0, r5
 8007a56:	f7ff fa35 	bl	8006ec4 <_fflush_r>
 8007a5a:	2800      	cmp	r0, #0
 8007a5c:	d0d9      	beq.n	8007a12 <__swbuf_r+0x2e>
 8007a5e:	e7d6      	b.n	8007a0e <__swbuf_r+0x2a>

08007a60 <__swsetup_r>:
 8007a60:	b538      	push	{r3, r4, r5, lr}
 8007a62:	4b29      	ldr	r3, [pc, #164]	@ (8007b08 <__swsetup_r+0xa8>)
 8007a64:	4605      	mov	r5, r0
 8007a66:	6818      	ldr	r0, [r3, #0]
 8007a68:	460c      	mov	r4, r1
 8007a6a:	b118      	cbz	r0, 8007a74 <__swsetup_r+0x14>
 8007a6c:	6a03      	ldr	r3, [r0, #32]
 8007a6e:	b90b      	cbnz	r3, 8007a74 <__swsetup_r+0x14>
 8007a70:	f7fc fcbe 	bl	80043f0 <__sinit>
 8007a74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a78:	0719      	lsls	r1, r3, #28
 8007a7a:	d422      	bmi.n	8007ac2 <__swsetup_r+0x62>
 8007a7c:	06da      	lsls	r2, r3, #27
 8007a7e:	d407      	bmi.n	8007a90 <__swsetup_r+0x30>
 8007a80:	2209      	movs	r2, #9
 8007a82:	602a      	str	r2, [r5, #0]
 8007a84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a88:	81a3      	strh	r3, [r4, #12]
 8007a8a:	f04f 30ff 	mov.w	r0, #4294967295
 8007a8e:	e033      	b.n	8007af8 <__swsetup_r+0x98>
 8007a90:	0758      	lsls	r0, r3, #29
 8007a92:	d512      	bpl.n	8007aba <__swsetup_r+0x5a>
 8007a94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007a96:	b141      	cbz	r1, 8007aaa <__swsetup_r+0x4a>
 8007a98:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007a9c:	4299      	cmp	r1, r3
 8007a9e:	d002      	beq.n	8007aa6 <__swsetup_r+0x46>
 8007aa0:	4628      	mov	r0, r5
 8007aa2:	f7fd fc1d 	bl	80052e0 <_free_r>
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	6363      	str	r3, [r4, #52]	@ 0x34
 8007aaa:	89a3      	ldrh	r3, [r4, #12]
 8007aac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007ab0:	81a3      	strh	r3, [r4, #12]
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	6063      	str	r3, [r4, #4]
 8007ab6:	6923      	ldr	r3, [r4, #16]
 8007ab8:	6023      	str	r3, [r4, #0]
 8007aba:	89a3      	ldrh	r3, [r4, #12]
 8007abc:	f043 0308 	orr.w	r3, r3, #8
 8007ac0:	81a3      	strh	r3, [r4, #12]
 8007ac2:	6923      	ldr	r3, [r4, #16]
 8007ac4:	b94b      	cbnz	r3, 8007ada <__swsetup_r+0x7a>
 8007ac6:	89a3      	ldrh	r3, [r4, #12]
 8007ac8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007acc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ad0:	d003      	beq.n	8007ada <__swsetup_r+0x7a>
 8007ad2:	4621      	mov	r1, r4
 8007ad4:	4628      	mov	r0, r5
 8007ad6:	f000 f883 	bl	8007be0 <__smakebuf_r>
 8007ada:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ade:	f013 0201 	ands.w	r2, r3, #1
 8007ae2:	d00a      	beq.n	8007afa <__swsetup_r+0x9a>
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	60a2      	str	r2, [r4, #8]
 8007ae8:	6962      	ldr	r2, [r4, #20]
 8007aea:	4252      	negs	r2, r2
 8007aec:	61a2      	str	r2, [r4, #24]
 8007aee:	6922      	ldr	r2, [r4, #16]
 8007af0:	b942      	cbnz	r2, 8007b04 <__swsetup_r+0xa4>
 8007af2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007af6:	d1c5      	bne.n	8007a84 <__swsetup_r+0x24>
 8007af8:	bd38      	pop	{r3, r4, r5, pc}
 8007afa:	0799      	lsls	r1, r3, #30
 8007afc:	bf58      	it	pl
 8007afe:	6962      	ldrpl	r2, [r4, #20]
 8007b00:	60a2      	str	r2, [r4, #8]
 8007b02:	e7f4      	b.n	8007aee <__swsetup_r+0x8e>
 8007b04:	2000      	movs	r0, #0
 8007b06:	e7f7      	b.n	8007af8 <__swsetup_r+0x98>
 8007b08:	20000018 	.word	0x20000018

08007b0c <_raise_r>:
 8007b0c:	291f      	cmp	r1, #31
 8007b0e:	b538      	push	{r3, r4, r5, lr}
 8007b10:	4605      	mov	r5, r0
 8007b12:	460c      	mov	r4, r1
 8007b14:	d904      	bls.n	8007b20 <_raise_r+0x14>
 8007b16:	2316      	movs	r3, #22
 8007b18:	6003      	str	r3, [r0, #0]
 8007b1a:	f04f 30ff 	mov.w	r0, #4294967295
 8007b1e:	bd38      	pop	{r3, r4, r5, pc}
 8007b20:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007b22:	b112      	cbz	r2, 8007b2a <_raise_r+0x1e>
 8007b24:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007b28:	b94b      	cbnz	r3, 8007b3e <_raise_r+0x32>
 8007b2a:	4628      	mov	r0, r5
 8007b2c:	f000 f830 	bl	8007b90 <_getpid_r>
 8007b30:	4622      	mov	r2, r4
 8007b32:	4601      	mov	r1, r0
 8007b34:	4628      	mov	r0, r5
 8007b36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b3a:	f000 b817 	b.w	8007b6c <_kill_r>
 8007b3e:	2b01      	cmp	r3, #1
 8007b40:	d00a      	beq.n	8007b58 <_raise_r+0x4c>
 8007b42:	1c59      	adds	r1, r3, #1
 8007b44:	d103      	bne.n	8007b4e <_raise_r+0x42>
 8007b46:	2316      	movs	r3, #22
 8007b48:	6003      	str	r3, [r0, #0]
 8007b4a:	2001      	movs	r0, #1
 8007b4c:	e7e7      	b.n	8007b1e <_raise_r+0x12>
 8007b4e:	2100      	movs	r1, #0
 8007b50:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007b54:	4620      	mov	r0, r4
 8007b56:	4798      	blx	r3
 8007b58:	2000      	movs	r0, #0
 8007b5a:	e7e0      	b.n	8007b1e <_raise_r+0x12>

08007b5c <raise>:
 8007b5c:	4b02      	ldr	r3, [pc, #8]	@ (8007b68 <raise+0xc>)
 8007b5e:	4601      	mov	r1, r0
 8007b60:	6818      	ldr	r0, [r3, #0]
 8007b62:	f7ff bfd3 	b.w	8007b0c <_raise_r>
 8007b66:	bf00      	nop
 8007b68:	20000018 	.word	0x20000018

08007b6c <_kill_r>:
 8007b6c:	b538      	push	{r3, r4, r5, lr}
 8007b6e:	4d07      	ldr	r5, [pc, #28]	@ (8007b8c <_kill_r+0x20>)
 8007b70:	2300      	movs	r3, #0
 8007b72:	4604      	mov	r4, r0
 8007b74:	4608      	mov	r0, r1
 8007b76:	4611      	mov	r1, r2
 8007b78:	602b      	str	r3, [r5, #0]
 8007b7a:	f7f9 fca8 	bl	80014ce <_kill>
 8007b7e:	1c43      	adds	r3, r0, #1
 8007b80:	d102      	bne.n	8007b88 <_kill_r+0x1c>
 8007b82:	682b      	ldr	r3, [r5, #0]
 8007b84:	b103      	cbz	r3, 8007b88 <_kill_r+0x1c>
 8007b86:	6023      	str	r3, [r4, #0]
 8007b88:	bd38      	pop	{r3, r4, r5, pc}
 8007b8a:	bf00      	nop
 8007b8c:	200003c4 	.word	0x200003c4

08007b90 <_getpid_r>:
 8007b90:	f7f9 bc96 	b.w	80014c0 <_getpid>

08007b94 <__swhatbuf_r>:
 8007b94:	b570      	push	{r4, r5, r6, lr}
 8007b96:	460c      	mov	r4, r1
 8007b98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b9c:	2900      	cmp	r1, #0
 8007b9e:	b096      	sub	sp, #88	@ 0x58
 8007ba0:	4615      	mov	r5, r2
 8007ba2:	461e      	mov	r6, r3
 8007ba4:	da0d      	bge.n	8007bc2 <__swhatbuf_r+0x2e>
 8007ba6:	89a3      	ldrh	r3, [r4, #12]
 8007ba8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007bac:	f04f 0100 	mov.w	r1, #0
 8007bb0:	bf14      	ite	ne
 8007bb2:	2340      	movne	r3, #64	@ 0x40
 8007bb4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007bb8:	2000      	movs	r0, #0
 8007bba:	6031      	str	r1, [r6, #0]
 8007bbc:	602b      	str	r3, [r5, #0]
 8007bbe:	b016      	add	sp, #88	@ 0x58
 8007bc0:	bd70      	pop	{r4, r5, r6, pc}
 8007bc2:	466a      	mov	r2, sp
 8007bc4:	f000 f848 	bl	8007c58 <_fstat_r>
 8007bc8:	2800      	cmp	r0, #0
 8007bca:	dbec      	blt.n	8007ba6 <__swhatbuf_r+0x12>
 8007bcc:	9901      	ldr	r1, [sp, #4]
 8007bce:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007bd2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007bd6:	4259      	negs	r1, r3
 8007bd8:	4159      	adcs	r1, r3
 8007bda:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007bde:	e7eb      	b.n	8007bb8 <__swhatbuf_r+0x24>

08007be0 <__smakebuf_r>:
 8007be0:	898b      	ldrh	r3, [r1, #12]
 8007be2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007be4:	079d      	lsls	r5, r3, #30
 8007be6:	4606      	mov	r6, r0
 8007be8:	460c      	mov	r4, r1
 8007bea:	d507      	bpl.n	8007bfc <__smakebuf_r+0x1c>
 8007bec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007bf0:	6023      	str	r3, [r4, #0]
 8007bf2:	6123      	str	r3, [r4, #16]
 8007bf4:	2301      	movs	r3, #1
 8007bf6:	6163      	str	r3, [r4, #20]
 8007bf8:	b003      	add	sp, #12
 8007bfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007bfc:	ab01      	add	r3, sp, #4
 8007bfe:	466a      	mov	r2, sp
 8007c00:	f7ff ffc8 	bl	8007b94 <__swhatbuf_r>
 8007c04:	9f00      	ldr	r7, [sp, #0]
 8007c06:	4605      	mov	r5, r0
 8007c08:	4639      	mov	r1, r7
 8007c0a:	4630      	mov	r0, r6
 8007c0c:	f7fd fbdc 	bl	80053c8 <_malloc_r>
 8007c10:	b948      	cbnz	r0, 8007c26 <__smakebuf_r+0x46>
 8007c12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c16:	059a      	lsls	r2, r3, #22
 8007c18:	d4ee      	bmi.n	8007bf8 <__smakebuf_r+0x18>
 8007c1a:	f023 0303 	bic.w	r3, r3, #3
 8007c1e:	f043 0302 	orr.w	r3, r3, #2
 8007c22:	81a3      	strh	r3, [r4, #12]
 8007c24:	e7e2      	b.n	8007bec <__smakebuf_r+0xc>
 8007c26:	89a3      	ldrh	r3, [r4, #12]
 8007c28:	6020      	str	r0, [r4, #0]
 8007c2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c2e:	81a3      	strh	r3, [r4, #12]
 8007c30:	9b01      	ldr	r3, [sp, #4]
 8007c32:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007c36:	b15b      	cbz	r3, 8007c50 <__smakebuf_r+0x70>
 8007c38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c3c:	4630      	mov	r0, r6
 8007c3e:	f000 f81d 	bl	8007c7c <_isatty_r>
 8007c42:	b128      	cbz	r0, 8007c50 <__smakebuf_r+0x70>
 8007c44:	89a3      	ldrh	r3, [r4, #12]
 8007c46:	f023 0303 	bic.w	r3, r3, #3
 8007c4a:	f043 0301 	orr.w	r3, r3, #1
 8007c4e:	81a3      	strh	r3, [r4, #12]
 8007c50:	89a3      	ldrh	r3, [r4, #12]
 8007c52:	431d      	orrs	r5, r3
 8007c54:	81a5      	strh	r5, [r4, #12]
 8007c56:	e7cf      	b.n	8007bf8 <__smakebuf_r+0x18>

08007c58 <_fstat_r>:
 8007c58:	b538      	push	{r3, r4, r5, lr}
 8007c5a:	4d07      	ldr	r5, [pc, #28]	@ (8007c78 <_fstat_r+0x20>)
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	4604      	mov	r4, r0
 8007c60:	4608      	mov	r0, r1
 8007c62:	4611      	mov	r1, r2
 8007c64:	602b      	str	r3, [r5, #0]
 8007c66:	f7f9 fc91 	bl	800158c <_fstat>
 8007c6a:	1c43      	adds	r3, r0, #1
 8007c6c:	d102      	bne.n	8007c74 <_fstat_r+0x1c>
 8007c6e:	682b      	ldr	r3, [r5, #0]
 8007c70:	b103      	cbz	r3, 8007c74 <_fstat_r+0x1c>
 8007c72:	6023      	str	r3, [r4, #0]
 8007c74:	bd38      	pop	{r3, r4, r5, pc}
 8007c76:	bf00      	nop
 8007c78:	200003c4 	.word	0x200003c4

08007c7c <_isatty_r>:
 8007c7c:	b538      	push	{r3, r4, r5, lr}
 8007c7e:	4d06      	ldr	r5, [pc, #24]	@ (8007c98 <_isatty_r+0x1c>)
 8007c80:	2300      	movs	r3, #0
 8007c82:	4604      	mov	r4, r0
 8007c84:	4608      	mov	r0, r1
 8007c86:	602b      	str	r3, [r5, #0]
 8007c88:	f7f9 fc8f 	bl	80015aa <_isatty>
 8007c8c:	1c43      	adds	r3, r0, #1
 8007c8e:	d102      	bne.n	8007c96 <_isatty_r+0x1a>
 8007c90:	682b      	ldr	r3, [r5, #0]
 8007c92:	b103      	cbz	r3, 8007c96 <_isatty_r+0x1a>
 8007c94:	6023      	str	r3, [r4, #0]
 8007c96:	bd38      	pop	{r3, r4, r5, pc}
 8007c98:	200003c4 	.word	0x200003c4

08007c9c <_init>:
 8007c9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c9e:	bf00      	nop
 8007ca0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ca2:	bc08      	pop	{r3}
 8007ca4:	469e      	mov	lr, r3
 8007ca6:	4770      	bx	lr

08007ca8 <_fini>:
 8007ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007caa:	bf00      	nop
 8007cac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007cae:	bc08      	pop	{r3}
 8007cb0:	469e      	mov	lr, r3
 8007cb2:	4770      	bx	lr
