============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Sep 18 2024  02:40:27 pm
  Module:                 csa
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (17730 ps) Setup Check with Pin S_reg[4]/CK->D
          Group: clk
     Startpoint: (F) b[1]
          Clock: (R) clk
       Endpoint: (R) S_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      80                  
       Uncertainty:-      10                  
     Required Time:=   19910                  
      Launch Clock:-       0                  
       Input Delay:-    1000                  
         Data Path:-    1179                  
             Slack:=   17730                  

Exceptions/Constraints:
  input_delay             1000            csa.sdc_line_14_7_1 

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  b[1]           -       -      F     (arrival)      1  6.3     0     0    1000    (-,-) 
  y2/g52/S       -       B->S   R     ADDFX1         1  5.5   124   316    1316    (-,-) 
  y5/g19/CO      -       B->CO  R     ADDHX1         1  5.8   111   182    1498    (-,-) 
  y6/g52/CO      -       CI->CO R     ADDFX1         1  5.8   127   247    1746    (-,-) 
  y7/g52/CO      -       CI->CO R     ADDFX1         1  5.1   117   247    1993    (-,-) 
  y8/g10/Y       -       B->Y   R     CLKXOR2X1      1  4.6    97   186    2179    (-,-) 
  S_reg[4]/D     <<<     -      R     DFFHQX1        1    -     -     0    2179    (-,-) 
#----------------------------------------------------------------------------------------

