;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit CU_BranchControl : 
  module CU_BranchControl : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip fnct3 : UInt<3>, flip CU_Branch : UInt<1>, flip CU_Branch_alu_inx : UInt<32>, flip CU_Branch_alu_iny : UInt<32>, CU_Branch_taken : UInt<1>}
    
    io.CU_Branch_taken <= UInt<1>("h00") @[ALU-CU_Branch-Control.scala 30:15]
    when io.CU_Branch : @[ALU-CU_Branch-Control.scala 32:19]
      node _T = eq(UInt<3>("h00"), io.fnct3) @[Conditional.scala 37:30]
      when _T : @[Conditional.scala 40:58]
        node _io_CU_Branch_taken_T = eq(io.CU_Branch_alu_inx, io.CU_Branch_alu_iny) @[ALU-CU_Branch-Control.scala 35:32]
        io.CU_Branch_taken <= _io_CU_Branch_taken_T @[ALU-CU_Branch-Control.scala 35:21]
        skip @[Conditional.scala 40:58]
      else : @[Conditional.scala 39:67]
        node _T_1 = eq(UInt<3>("h01"), io.fnct3) @[Conditional.scala 37:30]
        when _T_1 : @[Conditional.scala 39:67]
          node _io_CU_Branch_taken_T_1 = neq(io.CU_Branch_alu_inx, io.CU_Branch_alu_iny) @[ALU-CU_Branch-Control.scala 38:32]
          io.CU_Branch_taken <= _io_CU_Branch_taken_T_1 @[ALU-CU_Branch-Control.scala 38:21]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_2 = eq(UInt<3>("h04"), io.fnct3) @[Conditional.scala 37:30]
          when _T_2 : @[Conditional.scala 39:67]
            node _io_CU_Branch_taken_T_2 = lt(io.CU_Branch_alu_inx, io.CU_Branch_alu_iny) @[ALU-CU_Branch-Control.scala 41:32]
            io.CU_Branch_taken <= _io_CU_Branch_taken_T_2 @[ALU-CU_Branch-Control.scala 41:21]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_3 = eq(UInt<3>("h05"), io.fnct3) @[Conditional.scala 37:30]
            when _T_3 : @[Conditional.scala 39:67]
              node _io_CU_Branch_taken_T_3 = geq(io.CU_Branch_alu_inx, io.CU_Branch_alu_iny) @[ALU-CU_Branch-Control.scala 44:32]
              io.CU_Branch_taken <= _io_CU_Branch_taken_T_3 @[ALU-CU_Branch-Control.scala 44:21]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_4 = eq(UInt<3>("h06"), io.fnct3) @[Conditional.scala 37:30]
              when _T_4 : @[Conditional.scala 39:67]
                node _io_CU_Branch_taken_T_4 = leq(io.CU_Branch_alu_inx, io.CU_Branch_alu_iny) @[ALU-CU_Branch-Control.scala 47:32]
                io.CU_Branch_taken <= _io_CU_Branch_taken_T_4 @[ALU-CU_Branch-Control.scala 47:21]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_5 = eq(UInt<3>("h07"), io.fnct3) @[Conditional.scala 37:30]
                when _T_5 : @[Conditional.scala 39:67]
                  node _io_CU_Branch_taken_T_5 = gt(io.CU_Branch_alu_inx, io.CU_Branch_alu_iny) @[ALU-CU_Branch-Control.scala 50:32]
                  io.CU_Branch_taken <= _io_CU_Branch_taken_T_5 @[ALU-CU_Branch-Control.scala 50:21]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_6 = eq(UInt<3>("h02"), io.fnct3) @[Conditional.scala 37:30]
                  when _T_6 : @[Conditional.scala 39:67]
                    node _io_CU_Branch_taken_T_6 = leq(io.CU_Branch_alu_inx, io.CU_Branch_alu_iny) @[ALU-CU_Branch-Control.scala 53:32]
                    io.CU_Branch_taken <= _io_CU_Branch_taken_T_6 @[ALU-CU_Branch-Control.scala 53:21]
                    skip @[Conditional.scala 39:67]
      skip @[ALU-CU_Branch-Control.scala 32:19]
    
