Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jan 20 01:23:38 2025
| Host         : DESKTOP-DRF538C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  1           
TIMING-7   Critical Warning  No common node between related clocks           1           
TIMING-8   Critical Warning  No common period between related clocks         1           
TIMING-15  Warning           Large hold violation                            4           
TIMING-16  Warning           Large setup violation                           8           
TIMING-18  Warning           Missing input or output delay                   6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.960      -29.321                      8                 3159       -2.496       -9.833                      4                 3159        0.264        0.000                       0                  1666  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk_fpga_0           {0.000 5.000}        10.000          100.000         
clk_fpga_1           {0.000 2.500}        5.000           200.000         
diff_clk_in_0_clk_p  {0.000 3.571}        7.143           139.997         
  clk_div_out        {0.000 14.286}       28.572          34.999          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                 3.974        0.000                      0                 3147        0.064        0.000                      0                 3147        3.750        0.000                       0                  1646  
clk_fpga_1                                                                                                                                                             0.264        0.000                       0                     2  
diff_clk_in_0_clk_p        2.681        0.000                      0                    4       -2.496       -9.833                      4                    4        5.476        0.000                       0                    10  
  clk_div_out                                                                                                                                                         26.212        0.000                       0                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk_div_out        -3.960      -29.321                      8                    8        0.180        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_div_out   clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               clk_div_out                               
(none)               clk_fpga_0                                
(none)               clk_fpga_1                                
(none)                                    clk_fpga_0           
(none)                                    diff_clk_in_0_clk_p  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.974ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.921ns (36.097%)  route 3.401ns (63.903%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.845     3.139    <hidden>
    SLICE_X32Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.478     3.617 f  <hidden>
                         net (fo=9, routed)           0.843     4.460    <hidden>
    SLICE_X32Y103        LUT3 (Prop_lut3_I0_O)        0.317     4.777 r  <hidden>
                         net (fo=1, routed)           0.652     5.429    <hidden>
    SLICE_X33Y103        LUT6 (Prop_lut6_I4_O)        0.328     5.757 r  <hidden>
                         net (fo=1, routed)           0.000     5.757    <hidden>
    SLICE_X33Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.307 r  <hidden>
                         net (fo=1, routed)           0.621     6.927    <hidden>
    SLICE_X32Y102        LUT6 (Prop_lut6_I2_O)        0.124     7.051 r  <hidden>
                         net (fo=3, routed)           0.537     7.588    <hidden>
    SLICE_X31Y102        LUT4 (Prop_lut4_I3_O)        0.124     7.712 r  <hidden>
                         net (fo=9, routed)           0.749     8.461    <hidden>
    SLICE_X32Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.653    12.832    <hidden>
    SLICE_X32Y103        FDRE                                         r  <hidden>
                         clock pessimism              0.281    13.113    
                         clock uncertainty           -0.154    12.959    
    SLICE_X32Y103        FDRE (Setup_fdre_C_R)       -0.524    12.435    <hidden>
  -------------------------------------------------------------------
                         required time                         12.435    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                  3.974    

Slack (MET) :             3.974ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.921ns (36.097%)  route 3.401ns (63.903%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.845     3.139    <hidden>
    SLICE_X32Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.478     3.617 f  <hidden>
                         net (fo=9, routed)           0.843     4.460    <hidden>
    SLICE_X32Y103        LUT3 (Prop_lut3_I0_O)        0.317     4.777 r  <hidden>
                         net (fo=1, routed)           0.652     5.429    <hidden>
    SLICE_X33Y103        LUT6 (Prop_lut6_I4_O)        0.328     5.757 r  <hidden>
                         net (fo=1, routed)           0.000     5.757    <hidden>
    SLICE_X33Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.307 r  <hidden>
                         net (fo=1, routed)           0.621     6.927    <hidden>
    SLICE_X32Y102        LUT6 (Prop_lut6_I2_O)        0.124     7.051 r  <hidden>
                         net (fo=3, routed)           0.537     7.588    <hidden>
    SLICE_X31Y102        LUT4 (Prop_lut4_I3_O)        0.124     7.712 r  <hidden>
                         net (fo=9, routed)           0.749     8.461    <hidden>
    SLICE_X32Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.653    12.832    <hidden>
    SLICE_X32Y103        FDRE                                         r  <hidden>
                         clock pessimism              0.281    13.113    
                         clock uncertainty           -0.154    12.959    
    SLICE_X32Y103        FDRE (Setup_fdre_C_R)       -0.524    12.435    <hidden>
  -------------------------------------------------------------------
                         required time                         12.435    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                  3.974    

Slack (MET) :             3.974ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.921ns (36.097%)  route 3.401ns (63.903%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.845     3.139    <hidden>
    SLICE_X32Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.478     3.617 f  <hidden>
                         net (fo=9, routed)           0.843     4.460    <hidden>
    SLICE_X32Y103        LUT3 (Prop_lut3_I0_O)        0.317     4.777 r  <hidden>
                         net (fo=1, routed)           0.652     5.429    <hidden>
    SLICE_X33Y103        LUT6 (Prop_lut6_I4_O)        0.328     5.757 r  <hidden>
                         net (fo=1, routed)           0.000     5.757    <hidden>
    SLICE_X33Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.307 r  <hidden>
                         net (fo=1, routed)           0.621     6.927    <hidden>
    SLICE_X32Y102        LUT6 (Prop_lut6_I2_O)        0.124     7.051 r  <hidden>
                         net (fo=3, routed)           0.537     7.588    <hidden>
    SLICE_X31Y102        LUT4 (Prop_lut4_I3_O)        0.124     7.712 r  <hidden>
                         net (fo=9, routed)           0.749     8.461    <hidden>
    SLICE_X32Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.653    12.832    <hidden>
    SLICE_X32Y103        FDRE                                         r  <hidden>
                         clock pessimism              0.281    13.113    
                         clock uncertainty           -0.154    12.959    
    SLICE_X32Y103        FDRE (Setup_fdre_C_R)       -0.524    12.435    <hidden>
  -------------------------------------------------------------------
                         required time                         12.435    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                  3.974    

Slack (MET) :             3.974ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.921ns (36.097%)  route 3.401ns (63.903%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.845     3.139    <hidden>
    SLICE_X32Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.478     3.617 f  <hidden>
                         net (fo=9, routed)           0.843     4.460    <hidden>
    SLICE_X32Y103        LUT3 (Prop_lut3_I0_O)        0.317     4.777 r  <hidden>
                         net (fo=1, routed)           0.652     5.429    <hidden>
    SLICE_X33Y103        LUT6 (Prop_lut6_I4_O)        0.328     5.757 r  <hidden>
                         net (fo=1, routed)           0.000     5.757    <hidden>
    SLICE_X33Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.307 r  <hidden>
                         net (fo=1, routed)           0.621     6.927    <hidden>
    SLICE_X32Y102        LUT6 (Prop_lut6_I2_O)        0.124     7.051 r  <hidden>
                         net (fo=3, routed)           0.537     7.588    <hidden>
    SLICE_X31Y102        LUT4 (Prop_lut4_I3_O)        0.124     7.712 r  <hidden>
                         net (fo=9, routed)           0.749     8.461    <hidden>
    SLICE_X32Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.653    12.832    <hidden>
    SLICE_X32Y103        FDRE                                         r  <hidden>
                         clock pessimism              0.281    13.113    
                         clock uncertainty           -0.154    12.959    
    SLICE_X32Y103        FDRE (Setup_fdre_C_R)       -0.524    12.435    <hidden>
  -------------------------------------------------------------------
                         required time                         12.435    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                  3.974    

Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[3].reg1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.369ns  (logic 0.456ns (8.493%)  route 4.913ns (91.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        2.043     3.337    top_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y128       FDRE                                         r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDRE (Prop_fdre_C_Q)         0.456     3.793 r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           4.913     8.706    top_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[0]
    SLICE_X43Y101        FDRE                                         r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[3].reg1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.654    12.833    top_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y101        FDRE                                         r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[3].reg1_reg[31]/C
                         clock pessimism              0.147    12.980    
                         clock uncertainty           -0.154    12.826    
    SLICE_X43Y101        FDRE (Setup_fdre_C_D)       -0.058    12.768    top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[3].reg1_reg[31]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                          -8.706    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.072ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.506ns  (logic 1.947ns (35.362%)  route 3.559ns (64.638%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.845     3.139    <hidden>
    SLICE_X32Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.478     3.617 f  <hidden>
                         net (fo=9, routed)           0.843     4.460    <hidden>
    SLICE_X32Y103        LUT3 (Prop_lut3_I0_O)        0.317     4.777 r  <hidden>
                         net (fo=1, routed)           0.652     5.429    <hidden>
    SLICE_X33Y103        LUT6 (Prop_lut6_I4_O)        0.328     5.757 r  <hidden>
                         net (fo=1, routed)           0.000     5.757    <hidden>
    SLICE_X33Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.307 r  <hidden>
                         net (fo=1, routed)           0.621     6.927    <hidden>
    SLICE_X32Y102        LUT6 (Prop_lut6_I2_O)        0.124     7.051 r  <hidden>
                         net (fo=3, routed)           0.969     8.020    <hidden>
    SLICE_X31Y101        LUT4 (Prop_lut4_I0_O)        0.150     8.170 r  <hidden>
                         net (fo=1, routed)           0.475     8.645    <hidden>
    SLICE_X31Y101        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.700    12.879    <hidden>
    SLICE_X31Y101        FDRE                                         r  <hidden>
                         clock pessimism              0.247    13.126    
                         clock uncertainty           -0.154    12.972    
    SLICE_X31Y101        FDRE (Setup_fdre_C_D)       -0.255    12.717    <hidden>
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  4.072    

Slack (MET) :             4.084ns  (required time - arrival time)
  Source:                 top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 1.706ns (31.049%)  route 3.789ns (68.951%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.737     3.031    top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.400     5.765    <hidden>
    SLICE_X28Y101        LUT4 (Prop_lut4_I0_O)        0.124     5.889 r  <hidden>
                         net (fo=5, routed)           0.825     6.715    <hidden>
    SLICE_X29Y99         LUT5 (Prop_lut5_I2_O)        0.124     6.839 f  <hidden>
                         net (fo=2, routed)           0.813     7.652    <hidden>
    SLICE_X30Y100        LUT6 (Prop_lut6_I4_O)        0.124     7.776 r  <hidden>
                         net (fo=9, routed)           0.750     8.525    <hidden>
    SLICE_X30Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.525    12.704    <hidden>
    SLICE_X30Y95         FDRE                                         r  <hidden>
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X30Y95         FDRE (Setup_fdre_C_CE)      -0.169    12.610    <hidden>
  -------------------------------------------------------------------
                         required time                         12.610    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                  4.084    

Slack (MET) :             4.084ns  (required time - arrival time)
  Source:                 top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 1.706ns (31.049%)  route 3.789ns (68.951%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.737     3.031    top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.400     5.765    <hidden>
    SLICE_X28Y101        LUT4 (Prop_lut4_I0_O)        0.124     5.889 r  <hidden>
                         net (fo=5, routed)           0.825     6.715    <hidden>
    SLICE_X29Y99         LUT5 (Prop_lut5_I2_O)        0.124     6.839 f  <hidden>
                         net (fo=2, routed)           0.813     7.652    <hidden>
    SLICE_X30Y100        LUT6 (Prop_lut6_I4_O)        0.124     7.776 r  <hidden>
                         net (fo=9, routed)           0.750     8.525    <hidden>
    SLICE_X30Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.525    12.704    <hidden>
    SLICE_X30Y95         FDRE                                         r  <hidden>
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X30Y95         FDRE (Setup_fdre_C_CE)      -0.169    12.610    <hidden>
  -------------------------------------------------------------------
                         required time                         12.610    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                  4.084    

Slack (MET) :             4.084ns  (required time - arrival time)
  Source:                 top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 1.706ns (31.049%)  route 3.789ns (68.951%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.737     3.031    top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.400     5.765    <hidden>
    SLICE_X28Y101        LUT4 (Prop_lut4_I0_O)        0.124     5.889 r  <hidden>
                         net (fo=5, routed)           0.825     6.715    <hidden>
    SLICE_X29Y99         LUT5 (Prop_lut5_I2_O)        0.124     6.839 f  <hidden>
                         net (fo=2, routed)           0.813     7.652    <hidden>
    SLICE_X30Y100        LUT6 (Prop_lut6_I4_O)        0.124     7.776 r  <hidden>
                         net (fo=9, routed)           0.750     8.525    <hidden>
    SLICE_X30Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.525    12.704    <hidden>
    SLICE_X30Y95         FDRE                                         r  <hidden>
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X30Y95         FDRE (Setup_fdre_C_CE)      -0.169    12.610    <hidden>
  -------------------------------------------------------------------
                         required time                         12.610    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                  4.084    

Slack (MET) :             4.084ns  (required time - arrival time)
  Source:                 top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 1.706ns (31.049%)  route 3.789ns (68.951%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.737     3.031    top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.400     5.765    <hidden>
    SLICE_X28Y101        LUT4 (Prop_lut4_I0_O)        0.124     5.889 r  <hidden>
                         net (fo=5, routed)           0.825     6.715    <hidden>
    SLICE_X29Y99         LUT5 (Prop_lut5_I2_O)        0.124     6.839 f  <hidden>
                         net (fo=2, routed)           0.813     7.652    <hidden>
    SLICE_X30Y100        LUT6 (Prop_lut6_I4_O)        0.124     7.776 r  <hidden>
                         net (fo=9, routed)           0.750     8.525    <hidden>
    SLICE_X30Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.525    12.704    <hidden>
    SLICE_X30Y95         FDRE                                         r  <hidden>
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X30Y95         FDRE (Setup_fdre_C_CE)      -0.169    12.610    <hidden>
  -------------------------------------------------------------------
                         required time                         12.610    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                  4.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.876%)  route 0.281ns (63.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.551     0.887    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X50Y92         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[1]/Q
                         net (fo=2, routed)           0.281     1.331    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/D
    SLICE_X46Y89         RAMD32                                       r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.822     1.188    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X46Y89         RAMD32                                       r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                         clock pessimism             -0.035     1.153    
    SLICE_X46Y89         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.267    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 top_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.549%)  route 0.156ns (52.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.639     0.975    top_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  top_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  top_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.156     1.272    top_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[0]
    SLICE_X41Y98         FDRE                                         r  top_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.825     1.191    top_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y98         FDRE                                         r  top_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X41Y98         FDRE (Hold_fdre_C_D)         0.046     1.202    top_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.262%)  route 0.156ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.549     0.885    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X50Y87         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=34, routed)          0.156     1.205    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[4]_0
    SLICE_X45Y87         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.820     1.186    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/rd_clk
    SLICE_X45Y87         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[3]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X45Y87         FDRE (Hold_fdre_C_R)        -0.018     1.133    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 top_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.793%)  route 0.188ns (57.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.639     0.975    top_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  top_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  top_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[30]/Q
                         net (fo=1, routed)           0.188     1.304    top_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[1]
    SLICE_X41Y98         FDRE                                         r  top_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.825     1.191    top_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y98         FDRE                                         r  top_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X41Y98         FDRE (Hold_fdre_C_D)         0.066     1.222    top_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[7].SPICR_data_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_2_MST_N_SLV_AX2S_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.592%)  route 0.250ns (60.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.556     0.892    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/s_axi_aclk
    SLICE_X46Y95         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[7].SPICR_data_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[7].SPICR_data_int_reg[7]/Q
                         net (fo=5, routed)           0.250     1.306    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/spicr_2_mst_n_slv_frm_axi_clk
    SLICE_X51Y96         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_2_MST_N_SLV_AX2S_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.820     1.186    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X51Y96         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_2_MST_N_SLV_AX2S_1_CDC/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.070     1.221    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_2_MST_N_SLV_AX2S_1_CDC
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.943%)  route 0.209ns (56.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.549     0.885    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X50Y87         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=34, routed)          0.209     1.258    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[4]_0
    SLICE_X46Y87         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.820     1.186    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/rd_clk
    SLICE_X46Y87         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[0]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X46Y87         FDRE (Hold_fdre_C_R)         0.009     1.160    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.943%)  route 0.209ns (56.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.549     0.885    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X50Y87         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=34, routed)          0.209     1.258    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[4]_0
    SLICE_X46Y87         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.820     1.186    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/rd_clk
    SLICE_X46Y87         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[1]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X46Y87         FDRE (Hold_fdre_C_R)         0.009     1.160    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 top_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[9].reg3_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.557     0.893    top_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y91         FDSE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDSE (Prop_fdse_C_Q)         0.141     1.034 r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[9]/Q
                         net (fo=1, routed)           0.052     1.086    top_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg_n_0_[9]
    SLICE_X34Y91         LUT5 (Prop_lut5_I1_O)        0.045     1.131 r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[9].reg3[25]_i_1/O
                         net (fo=1, routed)           0.000     1.131    top_i/axi_gpio_0/U0/gpio_core_1/Dual.Read_Reg2_In[9]
    SLICE_X34Y91         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[9].reg3_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.824     1.190    top_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y91         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[9].reg3_reg[25]/C
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y91         FDRE (Hold_fdre_C_D)         0.121     1.027    top_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[9].reg3_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[8].SPICR_data_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_1_SPE_AX2S_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.148ns (38.858%)  route 0.233ns (61.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.556     0.892    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/s_axi_aclk
    SLICE_X46Y95         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[8].SPICR_data_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_fdre_C_Q)         0.148     1.040 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[8].SPICR_data_int_reg[8]/Q
                         net (fo=2, routed)           0.233     1.272    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/spicr_1_spe_frm_axi_clk
    SLICE_X51Y96         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_1_SPE_AX2S_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.820     1.186    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X51Y96         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_1_SPE_AX2S_1_CDC/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.017     1.168    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_1_SPE_AX2S_1_CDC
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 top_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].reg3_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.557     0.893    top_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y90         FDSE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDSE (Prop_fdse_C_Q)         0.141     1.034 r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[1]/Q
                         net (fo=1, routed)           0.054     1.088    top_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg_n_0_[1]
    SLICE_X32Y90         LUT5 (Prop_lut5_I1_O)        0.045     1.133 r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].reg3[17]_i_1/O
                         net (fo=1, routed)           0.000     1.133    top_i/axi_gpio_0/U0/gpio_core_1/Dual.Read_Reg2_In[1]
    SLICE_X32Y90         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].reg3_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.824     1.190    top_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y90         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].reg3_reg[17]/C
                         clock pessimism             -0.284     0.906    
    SLICE_X32Y90         FDRE (Hold_fdre_C_D)         0.121     1.027    top_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].reg3_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.474         10.000      8.526      ILOGIC_X1Y116   top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
Min Period        n/a     FDRE/C      n/a            1.474         10.000      8.526      ILOGIC_X1Y77    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     FDRE/C      n/a            1.474         10.000      8.526      OLOGIC_X1Y115   top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y91    top_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y91    top_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y90    top_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[17]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y91    top_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[18]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y91    top_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[19]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y90    top_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y90    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y90    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y90    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y90    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y90    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y90    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y90    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y90    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y90    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y90    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y90    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y90    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y90    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y90    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y90    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y90    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y90    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y90    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y90    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y90    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { top_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  top_i/selectio_wiz_0/inst/delayctrl/REFCLK
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y17   top_i/selectio_wiz_0/inst/ref_clk_bufg/I
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  top_i/selectio_wiz_0/inst/delayctrl/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  diff_clk_in_0_clk_p
  To Clock:  diff_clk_in_0_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.681ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -2.496ns,  Total Violation       -9.833ns
PW    :            0  Failing Endpoints,  Worst Slack        5.476ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.681ns  (required time - arrival time)
  Source:                 data_in_from_pins_p_0[0]
                            (input port clocked by diff_clk_in_0_clk_p  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by diff_clk_in_0_clk_p  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             diff_clk_in_0_clk_p
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            3.571ns  (diff_clk_in_0_clk_p fall@3.571ns - diff_clk_in_0_clk_p rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.720ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            2.320ns
  Clock Path Skew:        2.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.241ns = ( 5.812 - 3.571 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock diff_clk_in_0_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.320     2.320    
    C17                                               0.000     2.320 r  data_in_from_pins_p_0[0] (IN)
                         net (fo=0)                   0.000     2.320    top_i/selectio_wiz_0/inst/data_in_from_pins_p[0]
    C17                  IBUFDS (Prop_ibufds_I_O)     0.414     2.734 r  top_i/selectio_wiz_0/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     2.734    top_i/selectio_wiz_0/inst/data_in_from_pins_int_0
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     3.040 r  top_i/selectio_wiz_0/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     3.040    top_i/selectio_wiz_0/inst/data_in_from_pins_delay_0
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock diff_clk_in_0_clk_p fall edge)
                                                      3.571     3.571 f  
    B19                                               0.000     3.571 f  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     3.571    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     3.944 f  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     3.944    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.120     5.064 f  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.179     5.243    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.483     5.726 f  top_i/selectio_wiz_0/inst/bufio_inst/O
                         net (fo=8, routed)           0.086     5.812    top_i/selectio_wiz_0/inst/clk_in_int_buf
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     5.812    
                         clock uncertainty           -0.035     5.777    
    ILOGIC_X1Y128        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.056     5.721    top_i/selectio_wiz_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.721    
                         arrival time                          -3.040    
  -------------------------------------------------------------------
                         slack                                  2.681    

Slack (MET) :             2.683ns  (required time - arrival time)
  Source:                 data_in_from_pins_p_0[3]
                            (input port clocked by diff_clk_in_0_clk_p  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by diff_clk_in_0_clk_p  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             diff_clk_in_0_clk_p
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            3.571ns  (diff_clk_in_0_clk_p fall@3.571ns - diff_clk_in_0_clk_p rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.722ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            2.320ns
  Clock Path Skew:        2.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.246ns = ( 5.817 - 3.571 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock diff_clk_in_0_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.320     2.320    
    D22                                               0.000     2.320 r  data_in_from_pins_p_0[3] (IN)
                         net (fo=0)                   0.000     2.320    top_i/selectio_wiz_0/inst/data_in_from_pins_p[3]
    D22                  IBUFDS (Prop_ibufds_I_O)     0.416     2.736 r  top_i/selectio_wiz_0/inst/pins[3].ibufds_inst/O
                         net (fo=1, routed)           0.000     2.736    top_i/selectio_wiz_0/inst/data_in_from_pins_int_3
    IDELAY_X1Y118        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     3.042 r  top_i/selectio_wiz_0/inst/pins[3].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     3.042    top_i/selectio_wiz_0/inst/data_in_from_pins_delay_3
    ILOGIC_X1Y118        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock diff_clk_in_0_clk_p fall edge)
                                                      3.571     3.571 f  
    B19                                               0.000     3.571 f  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     3.571    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     3.944 f  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     3.944    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.120     5.064 f  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.179     5.243    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.483     5.726 f  top_i/selectio_wiz_0/inst/bufio_inst/O
                         net (fo=8, routed)           0.091     5.817    top_i/selectio_wiz_0/inst/clk_in_int_buf
    ILOGIC_X1Y118        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     5.817    
                         clock uncertainty           -0.035     5.782    
    ILOGIC_X1Y118        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.056     5.726    top_i/selectio_wiz_0/inst/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.726    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                  2.683    

Slack (MET) :             2.686ns  (required time - arrival time)
  Source:                 data_in_from_pins_p_0[1]
                            (input port clocked by diff_clk_in_0_clk_p  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by diff_clk_in_0_clk_p  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             diff_clk_in_0_clk_p
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            3.571ns  (diff_clk_in_0_clk_p fall@3.571ns - diff_clk_in_0_clk_p rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.720ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            2.320ns
  Clock Path Skew:        2.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.246ns = ( 5.817 - 3.571 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock diff_clk_in_0_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.320     2.320    
    B16                                               0.000     2.320 r  data_in_from_pins_p_0[1] (IN)
                         net (fo=0)                   0.000     2.320    top_i/selectio_wiz_0/inst/data_in_from_pins_p[1]
    B16                  IBUFDS (Prop_ibufds_I_O)     0.414     2.734 r  top_i/selectio_wiz_0/inst/pins[1].ibufds_inst/O
                         net (fo=1, routed)           0.000     2.734    top_i/selectio_wiz_0/inst/data_in_from_pins_int_1
    IDELAY_X1Y134        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     3.040 r  top_i/selectio_wiz_0/inst/pins[1].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     3.040    top_i/selectio_wiz_0/inst/data_in_from_pins_delay_1
    ILOGIC_X1Y134        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock diff_clk_in_0_clk_p fall edge)
                                                      3.571     3.571 f  
    B19                                               0.000     3.571 f  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     3.571    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     3.944 f  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     3.944    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.120     5.064 f  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.179     5.243    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.483     5.726 f  top_i/selectio_wiz_0/inst/bufio_inst/O
                         net (fo=8, routed)           0.091     5.817    top_i/selectio_wiz_0/inst/clk_in_int_buf
    ILOGIC_X1Y134        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     5.817    
                         clock uncertainty           -0.035     5.782    
    ILOGIC_X1Y134        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.056     5.726    top_i/selectio_wiz_0/inst/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.726    
                         arrival time                          -3.040    
  -------------------------------------------------------------------
                         slack                                  2.686    

Slack (MET) :             2.728ns  (required time - arrival time)
  Source:                 data_in_from_pins_p_0[2]
                            (input port clocked by diff_clk_in_0_clk_p  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by diff_clk_in_0_clk_p  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             diff_clk_in_0_clk_p
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            3.571ns  (diff_clk_in_0_clk_p fall@3.571ns - diff_clk_in_0_clk_p rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.682ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            2.320ns
  Clock Path Skew:        2.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.250ns = ( 5.821 - 3.571 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock diff_clk_in_0_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.320     2.320    
    G19                                               0.000     2.320 r  data_in_from_pins_p_0[2] (IN)
                         net (fo=0)                   0.000     2.320    top_i/selectio_wiz_0/inst/data_in_from_pins_p[2]
    G19                  IBUFDS (Prop_ibufds_I_O)     0.376     2.696 r  top_i/selectio_wiz_0/inst/pins[2].ibufds_inst/O
                         net (fo=1, routed)           0.000     2.696    top_i/selectio_wiz_0/inst/data_in_from_pins_int_2
    IDELAY_X1Y110        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     3.002 r  top_i/selectio_wiz_0/inst/pins[2].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     3.002    top_i/selectio_wiz_0/inst/data_in_from_pins_delay_2
    ILOGIC_X1Y110        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock diff_clk_in_0_clk_p fall edge)
                                                      3.571     3.571 f  
    B19                                               0.000     3.571 f  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     3.571    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     3.944 f  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     3.944    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.120     5.064 f  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.179     5.243    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.483     5.726 f  top_i/selectio_wiz_0/inst/bufio_inst/O
                         net (fo=8, routed)           0.095     5.821    top_i/selectio_wiz_0/inst/clk_in_int_buf
    ILOGIC_X1Y110        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     5.821    
                         clock uncertainty           -0.035     5.786    
    ILOGIC_X1Y110        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.056     5.730    top_i/selectio_wiz_0/inst/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.730    
                         arrival time                          -3.002    
  -------------------------------------------------------------------
                         slack                                  2.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.496ns  (arrival time - required time)
  Source:                 data_in_from_pins_p_0[2]
                            (input port clocked by diff_clk_in_0_clk_p  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by diff_clk_in_0_clk_p  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             diff_clk_in_0_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (diff_clk_in_0_clk_p rise@0.000ns - diff_clk_in_0_clk_p rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 1.626ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            1.250ns
  Clock Path Skew:        5.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.171ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock diff_clk_in_0_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.250     1.250    
    G19                                               0.000     1.250 r  data_in_from_pins_p_0[2] (IN)
                         net (fo=0)                   0.000     1.250    top_i/selectio_wiz_0/inst/data_in_from_pins_p[2]
    G19                  IBUFDS (Prop_ibufds_I_O)     0.870     2.120 r  top_i/selectio_wiz_0/inst/pins[2].ibufds_inst/O
                         net (fo=1, routed)           0.000     2.120    top_i/selectio_wiz_0/inst/data_in_from_pins_int_2
    IDELAY_X1Y110        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756     2.876 r  top_i/selectio_wiz_0/inst/pins[2].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     2.876    top_i/selectio_wiz_0/inst/data_in_from_pins_delay_2
    ILOGIC_X1Y110        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock diff_clk_in_0_clk_p rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.945    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.859     2.805 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.417     3.222    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.609     4.831 r  top_i/selectio_wiz_0/inst/bufio_inst/O
                         net (fo=8, routed)           0.340     5.171    top_i/selectio_wiz_0/inst/clk_in_int_buf
    ILOGIC_X1Y110        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/CLK
                         clock pessimism              0.000     5.171    
                         clock uncertainty            0.035     5.207    
    ILOGIC_X1Y110        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.165     5.372    top_i/selectio_wiz_0/inst/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -5.372    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                 -2.496    

Slack (VIOLATED) :        -2.450ns  (arrival time - required time)
  Source:                 data_in_from_pins_p_0[1]
                            (input port clocked by diff_clk_in_0_clk_p  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by diff_clk_in_0_clk_p  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             diff_clk_in_0_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (diff_clk_in_0_clk_p fall@3.571ns - diff_clk_in_0_clk_p fall@3.571ns)
  Data Path Delay:        1.664ns  (logic 1.664ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            1.250ns
  Clock Path Skew:        5.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 8.734 - 3.571 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 3.571 - 3.571 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock diff_clk_in_0_clk_p fall edge)
                                                      3.571     3.571 f  
                         input delay                  1.250     4.821    
    B16                                               0.000     4.821 r  data_in_from_pins_p_0[1] (IN)
                         net (fo=0)                   0.000     4.821    top_i/selectio_wiz_0/inst/data_in_from_pins_p[1]
    B16                  IBUFDS (Prop_ibufds_I_O)     0.908     5.729 r  top_i/selectio_wiz_0/inst/pins[1].ibufds_inst/O
                         net (fo=1, routed)           0.000     5.729    top_i/selectio_wiz_0/inst/data_in_from_pins_int_1
    IDELAY_X1Y134        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756     6.485 r  top_i/selectio_wiz_0/inst/pins[1].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     6.485    top_i/selectio_wiz_0/inst/data_in_from_pins_delay_1
    ILOGIC_X1Y134        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock diff_clk_in_0_clk_p fall edge)
                                                      3.571     3.571 f  
    B19                                               0.000     3.571 f  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     3.571    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     4.516 f  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     4.516    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.859     6.376 f  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.417     6.793    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.609     8.402 f  top_i/selectio_wiz_0/inst/bufio_inst/O
                         net (fo=8, routed)           0.332     8.734    top_i/selectio_wiz_0/inst/clk_in_int_buf
    ILOGIC_X1Y134        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     8.734    
                         clock uncertainty            0.035     8.770    
    ILOGIC_X1Y134        ISERDESE2 (Hold_iserdese2_CLKB_DDLY)
                                                      0.165     8.935    top_i/selectio_wiz_0/inst/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -8.935    
                         arrival time                           6.485    
  -------------------------------------------------------------------
                         slack                                 -2.450    

Slack (VIOLATED) :        -2.446ns  (arrival time - required time)
  Source:                 data_in_from_pins_p_0[3]
                            (input port clocked by diff_clk_in_0_clk_p  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by diff_clk_in_0_clk_p  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             diff_clk_in_0_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (diff_clk_in_0_clk_p fall@3.571ns - diff_clk_in_0_clk_p fall@3.571ns)
  Data Path Delay:        1.666ns  (logic 1.666ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            1.250ns
  Clock Path Skew:        5.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.162ns = ( 8.733 - 3.571 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 3.571 - 3.571 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock diff_clk_in_0_clk_p fall edge)
                                                      3.571     3.571 f  
                         input delay                  1.250     4.821    
    D22                                               0.000     4.821 r  data_in_from_pins_p_0[3] (IN)
                         net (fo=0)                   0.000     4.821    top_i/selectio_wiz_0/inst/data_in_from_pins_p[3]
    D22                  IBUFDS (Prop_ibufds_I_O)     0.910     5.731 r  top_i/selectio_wiz_0/inst/pins[3].ibufds_inst/O
                         net (fo=1, routed)           0.000     5.731    top_i/selectio_wiz_0/inst/data_in_from_pins_int_3
    IDELAY_X1Y118        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756     6.487 r  top_i/selectio_wiz_0/inst/pins[3].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     6.487    top_i/selectio_wiz_0/inst/data_in_from_pins_delay_3
    ILOGIC_X1Y118        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock diff_clk_in_0_clk_p fall edge)
                                                      3.571     3.571 f  
    B19                                               0.000     3.571 f  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     3.571    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     4.516 f  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     4.516    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.859     6.376 f  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.417     6.793    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.609     8.402 f  top_i/selectio_wiz_0/inst/bufio_inst/O
                         net (fo=8, routed)           0.331     8.733    top_i/selectio_wiz_0/inst/clk_in_int_buf
    ILOGIC_X1Y118        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     8.733    
                         clock uncertainty            0.035     8.769    
    ILOGIC_X1Y118        ISERDESE2 (Hold_iserdese2_CLKB_DDLY)
                                                      0.165     8.934    top_i/selectio_wiz_0/inst/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -8.934    
                         arrival time                           6.487    
  -------------------------------------------------------------------
                         slack                                 -2.446    

Slack (VIOLATED) :        -2.441ns  (arrival time - required time)
  Source:                 data_in_from_pins_p_0[0]
                            (input port clocked by diff_clk_in_0_clk_p  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by diff_clk_in_0_clk_p  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             diff_clk_in_0_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (diff_clk_in_0_clk_p rise@0.000ns - diff_clk_in_0_clk_p rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 1.663ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            1.250ns
  Clock Path Skew:        5.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.154ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock diff_clk_in_0_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.250     1.250    
    C17                                               0.000     1.250 r  data_in_from_pins_p_0[0] (IN)
                         net (fo=0)                   0.000     1.250    top_i/selectio_wiz_0/inst/data_in_from_pins_p[0]
    C17                  IBUFDS (Prop_ibufds_I_O)     0.907     2.157 r  top_i/selectio_wiz_0/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     2.157    top_i/selectio_wiz_0/inst/data_in_from_pins_int_0
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756     2.913 r  top_i/selectio_wiz_0/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     2.913    top_i/selectio_wiz_0/inst/data_in_from_pins_delay_0
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock diff_clk_in_0_clk_p rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.945    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.859     2.805 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.417     3.222    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.609     4.831 r  top_i/selectio_wiz_0/inst/bufio_inst/O
                         net (fo=8, routed)           0.323     5.154    top_i/selectio_wiz_0/inst/clk_in_int_buf
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLK
                         clock pessimism              0.000     5.154    
                         clock uncertainty            0.035     5.190    
    ILOGIC_X1Y128        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.165     5.355    top_i/selectio_wiz_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -5.355    
                         arrival time                           2.913    
  -------------------------------------------------------------------
                         slack                                 -2.441    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         diff_clk_in_0_clk_p
Waveform(ns):       { 0.000 3.571 }
Period(ns):         7.143
Sources:            { diff_clk_in_0_clk_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         7.143       5.476      ILOGIC_X1Y128  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         7.143       5.476      ILOGIC_X1Y128  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         7.143       5.476      ILOGIC_X1Y134  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         7.143       5.476      ILOGIC_X1Y134  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         7.143       5.476      ILOGIC_X1Y110  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         7.143       5.476      ILOGIC_X1Y110  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         7.143       5.476      ILOGIC_X1Y118  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         7.143       5.476      ILOGIC_X1Y118  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/CLKB
Min Period  n/a     BUFIO/I         n/a            1.666         7.143       5.477      BUFIO_X1Y9     top_i/selectio_wiz_0/inst/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.666         7.143       5.477      BUFR_X1Y9      top_i/selectio_wiz_0/inst/clkout_buf_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out
  To Clock:  clk_div_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       26.212ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_out
Waveform(ns):       { 0.000 14.286 }
Period(ns):         28.572
Sources:            { top_i/selectio_wiz_0/inst/clkout_buf_inst/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     IDELAYE2/C        n/a            2.360         28.572      26.212     IDELAY_X1Y128  top_i/selectio_wiz_0/inst/pins[0].idelaye2_bus/C
Min Period  n/a     IDELAYE2/C        n/a            2.360         28.572      26.212     IDELAY_X1Y134  top_i/selectio_wiz_0/inst/pins[1].idelaye2_bus/C
Min Period  n/a     IDELAYE2/C        n/a            2.360         28.572      26.212     IDELAY_X1Y110  top_i/selectio_wiz_0/inst/pins[2].idelaye2_bus/C
Min Period  n/a     IDELAYE2/C        n/a            2.360         28.572      26.212     IDELAY_X1Y118  top_i/selectio_wiz_0/inst/pins[3].idelaye2_bus/C
Min Period  n/a     ISERDESE2/CLKDIV  n/a            1.667         28.572      26.905     ILOGIC_X1Y128  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
Min Period  n/a     ISERDESE2/CLKDIV  n/a            1.667         28.572      26.905     ILOGIC_X1Y134  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
Min Period  n/a     ISERDESE2/CLKDIV  n/a            1.667         28.572      26.905     ILOGIC_X1Y110  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/CLKDIV
Min Period  n/a     ISERDESE2/CLKDIV  n/a            1.667         28.572      26.905     ILOGIC_X1Y118  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_div_out

Setup :            8  Failing Endpoints,  Worst Slack       -3.960ns,  Total Violation      -29.321ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.960ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Path Group:             clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_div_out rise@200.004ns - clk_fpga_0 rise@200.000ns)
  Data Path Delay:        4.605ns  (logic 0.456ns (9.903%)  route 4.149ns (90.097%))
  Logic Levels:           0  
  Clock Path Skew:        1.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.654ns = ( 204.658 - 200.004 ) 
    Source Clock Delay      (SCD):    3.343ns = ( 203.343 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   201.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   201.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        2.049   203.343    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y133       FDRE                                         r  top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y133       FDRE (Prop_fdre_C_Q)         0.456   203.799 r  top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_replica_1/Q
                         net (fo=1, routed)           4.149   207.948    top_i/selectio_wiz_0/inst/peripheral_reset[0]_repN_1_alias
    ILOGIC_X1Y134        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out rise edge)
                                                    200.004   200.004 r  
    B19                                               0.000   200.004 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000   200.004    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902   200.906 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000   200.906    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.619   202.525 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.467   202.992    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918   203.910 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.748   204.658    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y134        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000   204.658    
                         clock uncertainty           -0.154   204.504    
    ILOGIC_X1Y134        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517   203.987    top_i/selectio_wiz_0/inst/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                        203.987    
                         arrival time                        -207.948    
  -------------------------------------------------------------------
                         slack                                 -3.960    

Slack (VIOLATED) :        -3.797ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Path Group:             clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_div_out rise@200.004ns - clk_fpga_0 rise@200.000ns)
  Data Path Delay:        4.439ns  (logic 0.456ns (10.273%)  route 3.983ns (89.727%))
  Logic Levels:           0  
  Clock Path Skew:        1.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.658ns = ( 204.662 - 200.004 ) 
    Source Clock Delay      (SCD):    3.349ns = ( 203.349 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   201.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   201.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        2.055   203.349    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y109       FDRE                                         r  top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y109       FDRE (Prop_fdre_C_Q)         0.456   203.805 r  top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_replica/Q
                         net (fo=1, routed)           3.983   207.788    top_i/selectio_wiz_0/inst/peripheral_reset[0]_repN_alias
    ILOGIC_X1Y110        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out rise edge)
                                                    200.004   200.004 r  
    B19                                               0.000   200.004 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000   200.004    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902   200.906 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000   200.906    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.619   202.525 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.467   202.992    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918   203.910 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.752   204.662    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y110        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000   204.662    
                         clock uncertainty           -0.154   204.508    
    ILOGIC_X1Y110        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517   203.991    top_i/selectio_wiz_0/inst/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                        203.991    
                         arrival time                        -207.788    
  -------------------------------------------------------------------
                         slack                                 -3.797    

Slack (VIOLATED) :        -3.749ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Path Group:             clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_div_out rise@200.004ns - clk_fpga_0 rise@200.000ns)
  Data Path Delay:        4.398ns  (logic 0.456ns (10.367%)  route 3.942ns (89.633%))
  Logic Levels:           0  
  Clock Path Skew:        1.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.650ns = ( 204.654 - 200.004 ) 
    Source Clock Delay      (SCD):    3.334ns = ( 203.334 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   201.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   201.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        2.040   203.334    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y122       FDRE                                         r  top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.456   203.790 r  top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=4, routed)           3.942   207.732    top_i/selectio_wiz_0/inst/io_reset
    ILOGIC_X1Y118        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out rise edge)
                                                    200.004   200.004 r  
    B19                                               0.000   200.004 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000   200.004    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902   200.906 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000   200.906    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.619   202.525 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.467   202.992    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918   203.910 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.744   204.654    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y118        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000   204.654    
                         clock uncertainty           -0.154   204.500    
    ILOGIC_X1Y118        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517   203.983    top_i/selectio_wiz_0/inst/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                        203.983    
                         arrival time                        -207.732    
  -------------------------------------------------------------------
                         slack                                 -3.749    

Slack (VIOLATED) :        -3.675ns  (required time - arrival time)
  Source:                 top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Path Group:             clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_div_out rise@200.004ns - clk_fpga_0 rise@200.000ns)
  Data Path Delay:        4.817ns  (logic 0.456ns (9.467%)  route 4.361ns (90.533%))
  Logic Levels:           0  
  Clock Path Skew:        1.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.650ns = ( 204.654 - 200.004 ) 
    Source Clock Delay      (SCD):    3.340ns = ( 203.340 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   201.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   201.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        2.046   203.340    top_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y118       FDRE                                         r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDRE (Prop_fdre_C_Q)         0.456   203.796 r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           4.361   208.157    top_i/selectio_wiz_0/inst/bitslip[3]
    ILOGIC_X1Y118        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out rise edge)
                                                    200.004   200.004 r  
    B19                                               0.000   200.004 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000   200.004    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902   200.906 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000   200.906    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.619   202.525 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.467   202.992    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918   203.910 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.744   204.654    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y118        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000   204.654    
                         clock uncertainty           -0.154   204.500    
    ILOGIC_X1Y118        ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.019   204.481    top_i/selectio_wiz_0/inst/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                        204.481    
                         arrival time                        -208.157    
  -------------------------------------------------------------------
                         slack                                 -3.675    

Slack (VIOLATED) :        -3.606ns  (required time - arrival time)
  Source:                 top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Path Group:             clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_div_out rise@200.004ns - clk_fpga_0 rise@200.000ns)
  Data Path Delay:        4.746ns  (logic 0.456ns (9.608%)  route 4.290ns (90.392%))
  Logic Levels:           0  
  Clock Path Skew:        1.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.658ns = ( 204.662 - 200.004 ) 
    Source Clock Delay      (SCD):    3.349ns = ( 203.349 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   201.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   201.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        2.055   203.349    top_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y110       FDRE                                         r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y110       FDRE (Prop_fdre_C_Q)         0.456   203.805 r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           4.290   208.095    top_i/selectio_wiz_0/inst/bitslip[2]
    ILOGIC_X1Y110        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out rise edge)
                                                    200.004   200.004 r  
    B19                                               0.000   200.004 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000   200.004    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902   200.906 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000   200.906    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.619   202.525 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.467   202.992    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918   203.910 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.752   204.662    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y110        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000   204.662    
                         clock uncertainty           -0.154   204.508    
    ILOGIC_X1Y110        ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.019   204.489    top_i/selectio_wiz_0/inst/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                        204.489    
                         arrival time                        -208.095    
  -------------------------------------------------------------------
                         slack                                 -3.606    

Slack (VIOLATED) :        -3.568ns  (required time - arrival time)
  Source:                 top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Path Group:             clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_div_out rise@200.004ns - clk_fpga_0 rise@200.000ns)
  Data Path Delay:        4.710ns  (logic 0.456ns (9.681%)  route 4.254ns (90.319%))
  Logic Levels:           0  
  Clock Path Skew:        1.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.648ns = ( 204.652 - 200.004 ) 
    Source Clock Delay      (SCD):    3.337ns = ( 203.337 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   201.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   201.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        2.043   203.337    top_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y128       FDRE                                         r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDRE (Prop_fdre_C_Q)         0.456   203.793 r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           4.254   208.047    top_i/selectio_wiz_0/inst/bitslip[0]
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out rise edge)
                                                    200.004   200.004 r  
    B19                                               0.000   200.004 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000   200.004    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902   200.906 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000   200.906    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.619   202.525 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.467   202.992    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918   203.910 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.742   204.652    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.000   204.652    
                         clock uncertainty           -0.154   204.498    
    ILOGIC_X1Y128        ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.019   204.479    top_i/selectio_wiz_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                        204.479    
                         arrival time                        -208.047    
  -------------------------------------------------------------------
                         slack                                 -3.568    

Slack (VIOLATED) :        -3.509ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Path Group:             clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_div_out rise@200.004ns - clk_fpga_0 rise@200.000ns)
  Data Path Delay:        4.156ns  (logic 0.456ns (10.971%)  route 3.700ns (89.029%))
  Logic Levels:           0  
  Clock Path Skew:        1.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.648ns = ( 204.652 - 200.004 ) 
    Source Clock Delay      (SCD):    3.334ns = ( 203.334 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   201.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   201.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        2.040   203.334    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y127       FDRE                                         r  top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDRE (Prop_fdre_C_Q)         0.456   203.790 r  top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_replica_2/Q
                         net (fo=1, routed)           3.700   207.490    top_i/selectio_wiz_0/inst/peripheral_reset[0]_repN_2_alias
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out rise edge)
                                                    200.004   200.004 r  
    B19                                               0.000   200.004 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000   200.004    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902   200.906 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000   200.906    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.619   202.525 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.467   202.992    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918   203.910 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.742   204.652    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.000   204.652    
                         clock uncertainty           -0.154   204.498    
    ILOGIC_X1Y128        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517   203.981    top_i/selectio_wiz_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                        203.981    
                         arrival time                        -207.490    
  -------------------------------------------------------------------
                         slack                                 -3.509    

Slack (VIOLATED) :        -3.456ns  (required time - arrival time)
  Source:                 top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Path Group:             clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_div_out rise@200.004ns - clk_fpga_0 rise@200.000ns)
  Data Path Delay:        4.597ns  (logic 0.456ns (9.919%)  route 4.141ns (90.081%))
  Logic Levels:           0  
  Clock Path Skew:        1.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.654ns = ( 204.658 - 200.004 ) 
    Source Clock Delay      (SCD):    3.344ns = ( 203.344 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   201.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   201.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        2.050   203.344    top_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y134       FDRE                                         r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y134       FDRE (Prop_fdre_C_Q)         0.456   203.800 r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           4.141   207.941    top_i/selectio_wiz_0/inst/bitslip[1]
    ILOGIC_X1Y134        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out rise edge)
                                                    200.004   200.004 r  
    B19                                               0.000   200.004 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000   200.004    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902   200.906 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000   200.906    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.619   202.525 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.467   202.992    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918   203.910 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.748   204.658    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y134        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000   204.658    
                         clock uncertainty           -0.154   204.504    
    ILOGIC_X1Y134        ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.019   204.485    top_i/selectio_wiz_0/inst/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                        204.485    
                         arrival time                        -207.941    
  -------------------------------------------------------------------
                         slack                                 -3.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Path Group:             clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.141ns (7.290%)  route 1.793ns (92.710%))
  Logic Levels:           0  
  Clock Path Skew:        1.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    1.044ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.708     1.044    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y127       FDRE                                         r  top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDRE (Prop_fdre_C_Q)         0.141     1.185 r  top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_replica_2/Q
                         net (fo=1, routed)           1.793     2.978    top_i/selectio_wiz_0/inst/peripheral_reset[0]_repN_2_alias
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.408    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.314     1.722 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.312     2.034    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.465 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.285     2.750    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.000     2.750    
                         clock uncertainty            0.154     2.904    
    ILOGIC_X1Y128        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     2.798    top_i/selectio_wiz_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -2.798    
                         arrival time                           2.978    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Path Group:             clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.141ns (6.662%)  route 1.975ns (93.338%))
  Logic Levels:           0  
  Clock Path Skew:        1.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    1.050ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.714     1.050    top_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y134       FDRE                                         r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y134       FDRE (Prop_fdre_C_Q)         0.141     1.191 r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           1.975     3.166    top_i/selectio_wiz_0/inst/bitslip[1]
    ILOGIC_X1Y134        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.408    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.314     1.722 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.312     2.034    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.465 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.291     2.756    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y134        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     2.756    
                         clock uncertainty            0.154     2.910    
    ILOGIC_X1Y134        ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.062     2.972    top_i/selectio_wiz_0/inst/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -2.972    
                         arrival time                           3.166    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Path Group:             clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.141ns (6.660%)  route 1.976ns (93.340%))
  Logic Levels:           0  
  Clock Path Skew:        1.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    1.044ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.708     1.044    top_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y128       FDRE                                         r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDRE (Prop_fdre_C_Q)         0.141     1.185 r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           1.976     3.161    top_i/selectio_wiz_0/inst/bitslip[0]
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.408    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.314     1.722 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.312     2.034    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.465 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.285     2.750    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.000     2.750    
                         clock uncertainty            0.154     2.904    
    ILOGIC_X1Y128        ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.062     2.966    top_i/selectio_wiz_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           3.161    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Path Group:             clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.141ns (7.214%)  route 1.814ns (92.786%))
  Logic Levels:           0  
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.713     1.049    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y133       FDRE                                         r  top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y133       FDRE (Prop_fdre_C_Q)         0.141     1.190 r  top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_replica_1/Q
                         net (fo=1, routed)           1.814     3.004    top_i/selectio_wiz_0/inst/peripheral_reset[0]_repN_1_alias
    ILOGIC_X1Y134        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.408    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.314     1.722 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.312     2.034    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.465 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.291     2.756    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y134        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     2.756    
                         clock uncertainty            0.154     2.910    
    ILOGIC_X1Y134        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     2.804    top_i/selectio_wiz_0/inst/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           3.004    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Path Group:             clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.141ns (7.161%)  route 1.828ns (92.839%))
  Logic Levels:           0  
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.717     1.053    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y109       FDRE                                         r  top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y109       FDRE (Prop_fdre_C_Q)         0.141     1.194 r  top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_replica/Q
                         net (fo=1, routed)           1.828     3.022    top_i/selectio_wiz_0/inst/peripheral_reset[0]_repN_alias
    ILOGIC_X1Y110        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.408    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.314     1.722 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.312     2.034    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.465 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.295     2.760    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y110        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     2.760    
                         clock uncertainty            0.154     2.914    
    ILOGIC_X1Y110        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     2.808    top_i/selectio_wiz_0/inst/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Path Group:             clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.141ns (6.515%)  route 2.023ns (93.485%))
  Logic Levels:           0  
  Clock Path Skew:        1.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.716     1.052    top_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y110       FDRE                                         r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y110       FDRE (Prop_fdre_C_Q)         0.141     1.193 r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           2.023     3.216    top_i/selectio_wiz_0/inst/bitslip[2]
    ILOGIC_X1Y110        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.408    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.314     1.722 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.312     2.034    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.465 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.295     2.760    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y110        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     2.760    
                         clock uncertainty            0.154     2.914    
    ILOGIC_X1Y110        ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.062     2.976    top_i/selectio_wiz_0/inst/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -2.976    
                         arrival time                           3.216    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Path Group:             clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.141ns (6.378%)  route 2.070ns (93.622%))
  Logic Levels:           0  
  Clock Path Skew:        1.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.753ns
    Source Clock Delay      (SCD):    1.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.711     1.047    top_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y118       FDRE                                         r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDRE (Prop_fdre_C_Q)         0.141     1.188 r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           2.070     3.258    top_i/selectio_wiz_0/inst/bitslip[3]
    ILOGIC_X1Y118        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.408    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.314     1.722 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.312     2.034    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.465 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.288     2.753    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y118        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     2.753    
                         clock uncertainty            0.154     2.907    
    ILOGIC_X1Y118        ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.062     2.969    top_i/selectio_wiz_0/inst/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -2.969    
                         arrival time                           3.258    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Path Group:             clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.134ns  (logic 0.141ns (6.606%)  route 1.993ns (93.394%))
  Logic Levels:           0  
  Clock Path Skew:        1.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.753ns
    Source Clock Delay      (SCD):    1.044ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.708     1.044    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y122       FDRE                                         r  top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141     1.185 r  top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=4, routed)           1.993     3.178    top_i/selectio_wiz_0/inst/io_reset
    ILOGIC_X1Y118        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.408    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.314     1.722 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.312     2.034    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.465 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.288     2.753    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y118        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     2.753    
                         clock uncertainty            0.154     2.907    
    ILOGIC_X1Y118        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     2.801    top_i/selectio_wiz_0/inst/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -2.801    
                         arrival time                           3.178    
  -------------------------------------------------------------------
                         slack                                  0.377    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.212ns  (logic 0.124ns (3.861%)  route 3.088ns (96.139%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.378     2.378    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X62Y102        LUT1 (Prop_lut1_I0_O)        0.124     2.502 r  top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.710     3.212    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X62Y102        FDRE                                         r  top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.715     2.894    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X62Y102        FDRE                                         r  top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.269ns  (logic 0.045ns (3.546%)  route 1.224ns (96.454%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.001     1.001    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X62Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.046 r  top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.223     1.269    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X62Y102        FDRE                                         r  top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.935     1.301    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X62Y102        FDRE                                         r  top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_div_out
  To Clock:  clk_fpga_0

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Destination:            top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.197ns  (logic 0.653ns (10.537%)  route 5.544ns (89.463%))
  Logic Levels:           0  
  Clock Path Skew:        -2.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.945    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.859     2.805 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.519     3.324    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     4.355 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.808     5.163    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y134        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y134        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     5.816 r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/Q3
                         net (fo=2, routed)           5.544    11.360    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[4]
    SLICE_X40Y90         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.477     2.656    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X40Y90         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Destination:            top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.995ns  (logic 0.653ns (10.892%)  route 5.342ns (89.108%))
  Logic Levels:           0  
  Clock Path Skew:        -2.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.945    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.859     2.805 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.519     3.324    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     4.355 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.801     5.156    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     5.809 r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/Q3
                         net (fo=2, routed)           5.342    11.151    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[5]
    SLICE_X36Y87         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.475     2.654    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X36Y87         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Destination:            top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.699ns  (logic 0.653ns (11.457%)  route 5.046ns (88.543%))
  Logic Levels:           0  
  Clock Path Skew:        -2.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.945    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.859     2.805 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.519     3.324    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     4.355 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.808     5.163    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y134        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y134        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.653     5.816 r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/Q2
                         net (fo=2, routed)           5.046    10.862    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X36Y88         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.476     2.655    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X36Y88         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Destination:            top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.423ns  (logic 0.653ns (12.042%)  route 4.770ns (87.958%))
  Logic Levels:           0  
  Clock Path Skew:        -2.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.945    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.859     2.805 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.519     3.324    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     4.355 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.808     5.163    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y134        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y134        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     5.816 r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/Q4
                         net (fo=2, routed)           4.770    10.586    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[6]
    SLICE_X34Y88         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.477     2.656    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X34Y88         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Destination:            top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.408ns  (logic 0.653ns (12.075%)  route 4.755ns (87.925%))
  Logic Levels:           0  
  Clock Path Skew:        -2.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.945    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.859     2.805 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.519     3.324    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     4.355 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.801     5.156    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.653     5.809 r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/Q2
                         net (fo=2, routed)           4.755    10.564    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X41Y88         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.476     2.655    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Destination:            top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.083ns  (logic 0.653ns (12.847%)  route 4.430ns (87.153%))
  Logic Levels:           0  
  Clock Path Skew:        -2.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.945    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.859     2.805 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.519     3.324    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     4.355 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.808     5.163    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y134        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y134        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     5.816 r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/Q8
                         net (fo=1, routed)           4.430    10.246    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[14]
    SLICE_X32Y88         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.476     2.655    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X32Y88         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Destination:            top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.957ns  (logic 0.653ns (13.173%)  route 4.304ns (86.827%))
  Logic Levels:           0  
  Clock Path Skew:        -2.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.945    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.859     2.805 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.519     3.324    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     4.355 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.801     5.156    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     5.809 r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           4.304    10.113    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[15]
    SLICE_X33Y94         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.479     2.658    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X33Y94         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Destination:            top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.936ns  (logic 0.653ns (13.228%)  route 4.283ns (86.772%))
  Logic Levels:           0  
  Clock Path Skew:        -2.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.945    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.859     2.805 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.519     3.324    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     4.355 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.808     5.163    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y134        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y134        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     5.816 r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/Q5
                         net (fo=1, routed)           4.283    10.099    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[8]
    SLICE_X41Y90         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.477     2.656    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X41Y90         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Destination:            top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.846ns  (logic 0.653ns (13.475%)  route 4.193ns (86.525%))
  Logic Levels:           0  
  Clock Path Skew:        -2.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.945    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.859     2.805 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.519     3.324    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     4.355 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.801     5.156    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     5.809 r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/Q4
                         net (fo=2, routed)           4.193    10.002    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[7]
    SLICE_X39Y89         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.477     2.656    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X39Y89         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Destination:            top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.740ns  (logic 0.653ns (13.777%)  route 4.087ns (86.223%))
  Logic Levels:           0  
  Clock Path Skew:        -2.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.945    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.859     2.805 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.519     3.324    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     4.355 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.804     5.159    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y118        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y118        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     5.812 r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/Q8
                         net (fo=1, routed)           4.087     9.899    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[14]
    SLICE_X31Y90         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.523     2.702    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X31Y90         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Destination:            top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.375ns  (logic 0.177ns (12.875%)  route 1.198ns (87.125%))
  Logic Levels:           0  
  Clock Path Skew:        -1.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.373    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.120     1.493 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.206     1.699    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.969 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.257     2.226    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y134        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y134        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.177     2.403 r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/Q7
                         net (fo=1, routed)           1.198     3.601    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[12]
    SLICE_X33Y88         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.823     1.189    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X33Y88         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Destination:            top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.177ns (11.919%)  route 1.308ns (88.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.373    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.120     1.493 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.206     1.699    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.969 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.254     2.223    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y118        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y118        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     2.400 r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/Q6
                         net (fo=1, routed)           1.308     3.708    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[10]
    SLICE_X35Y89         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.823     1.189    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X35Y89         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Destination:            top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.499ns  (logic 0.177ns (11.808%)  route 1.322ns (88.192%))
  Logic Levels:           0  
  Clock Path Skew:        -1.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.373    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.120     1.493 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.206     1.699    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.969 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.259     2.228    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y110        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y110        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.177     2.405 r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/Q7
                         net (fo=1, routed)           1.322     3.727    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[13]
    SLICE_X32Y87         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.821     1.187    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X32Y87         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Destination:            top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.177ns (11.412%)  route 1.374ns (88.588%))
  Logic Levels:           0  
  Clock Path Skew:        -1.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.373    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.120     1.493 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.206     1.699    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.969 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.257     2.226    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y134        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y134        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.177     2.403 r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/Q1
                         net (fo=2, routed)           1.374     3.777    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X39Y88         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.822     1.188    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X39Y88         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Destination:            top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.561ns  (logic 0.177ns (11.335%)  route 1.384ns (88.665%))
  Logic Levels:           0  
  Clock Path Skew:        -1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.373    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.120     1.493 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.206     1.699    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.969 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.254     2.223    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y118        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y118        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.177     2.400 r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/Q7
                         net (fo=1, routed)           1.384     3.784    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[12]
    SLICE_X34Y92         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.824     1.190    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X34Y92         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Destination:            top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.562ns  (logic 0.177ns (11.331%)  route 1.385ns (88.669%))
  Logic Levels:           0  
  Clock Path Skew:        -1.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.373    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.120     1.493 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.206     1.699    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.969 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.259     2.228    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y110        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y110        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177     2.405 r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/Q8
                         net (fo=1, routed)           1.385     3.790    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[15]
    SLICE_X32Y89         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.823     1.189    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X32Y89         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Destination:            top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.637ns  (logic 0.177ns (10.815%)  route 1.460ns (89.185%))
  Logic Levels:           0  
  Clock Path Skew:        -1.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.373    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.120     1.493 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.206     1.699    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.969 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.251     2.220    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.177     2.397 r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/Q1
                         net (fo=2, routed)           1.460     3.857    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X39Y85         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.819     1.185    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X39Y85         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Destination:            top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.733ns  (logic 0.177ns (10.214%)  route 1.556ns (89.786%))
  Logic Levels:           0  
  Clock Path Skew:        -1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.373    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.120     1.493 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.206     1.699    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.969 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.251     2.220    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     2.397 r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           1.556     3.953    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[11]
    SLICE_X35Y87         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.821     1.187    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X35Y87         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Destination:            top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.755ns  (logic 0.177ns (10.087%)  route 1.578ns (89.913%))
  Logic Levels:           0  
  Clock Path Skew:        -1.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.373    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.120     1.493 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.206     1.699    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.969 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.259     2.228    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y110        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y110        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.177     2.405 r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/Q5
                         net (fo=1, routed)           1.578     3.983    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[9]
    SLICE_X40Y89         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.822     1.188    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X40Y89         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Destination:            top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.781ns  (logic 0.177ns (9.938%)  route 1.604ns (90.062%))
  Logic Levels:           0  
  Clock Path Skew:        -1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.373    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.120     1.493 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.206     1.699    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.969 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.254     2.223    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y118        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y118        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.177     2.400 r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/Q3
                         net (fo=1, routed)           1.604     4.004    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[4]
    SLICE_X34Y94         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.825     1.191    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X34Y94         FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            97 Endpoints
Min Delay           113 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.821ns  (logic 0.610ns (15.964%)  route 3.211ns (84.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.843     3.137    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y104        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          2.575     6.168    <hidden>
    SLICE_X35Y83         LUT1 (Prop_lut1_I0_O)        0.154     6.322 f  <hidden>
                         net (fo=3, routed)           0.636     6.958    <hidden>
    SLICE_X35Y83         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.473     2.652    <hidden>
    SLICE_X35Y83         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.821ns  (logic 0.610ns (15.964%)  route 3.211ns (84.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.843     3.137    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y104        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          2.575     6.168    <hidden>
    SLICE_X35Y83         LUT1 (Prop_lut1_I0_O)        0.154     6.322 f  <hidden>
                         net (fo=3, routed)           0.636     6.958    <hidden>
    SLICE_X35Y83         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.473     2.652    <hidden>
    SLICE_X35Y83         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.821ns  (logic 0.610ns (15.964%)  route 3.211ns (84.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.843     3.137    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y104        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          2.575     6.168    <hidden>
    SLICE_X35Y83         LUT1 (Prop_lut1_I0_O)        0.154     6.322 f  <hidden>
                         net (fo=3, routed)           0.636     6.958    <hidden>
    SLICE_X35Y83         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.473     2.652    <hidden>
    SLICE_X35Y83         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.707ns  (logic 0.610ns (16.454%)  route 3.097ns (83.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.843     3.137    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y104        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          2.437     6.030    <hidden>
    SLICE_X37Y82         LUT1 (Prop_lut1_I0_O)        0.154     6.184 f  <hidden>
                         net (fo=3, routed)           0.661     6.844    <hidden>
    SLICE_X37Y82         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.471     2.650    <hidden>
    SLICE_X37Y82         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.707ns  (logic 0.610ns (16.454%)  route 3.097ns (83.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.843     3.137    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y104        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          2.437     6.030    <hidden>
    SLICE_X37Y82         LUT1 (Prop_lut1_I0_O)        0.154     6.184 f  <hidden>
                         net (fo=3, routed)           0.661     6.844    <hidden>
    SLICE_X37Y82         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.471     2.650    <hidden>
    SLICE_X37Y82         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.707ns  (logic 0.610ns (16.454%)  route 3.097ns (83.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.843     3.137    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y104        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          2.437     6.030    <hidden>
    SLICE_X37Y82         LUT1 (Prop_lut1_I0_O)        0.154     6.184 f  <hidden>
                         net (fo=3, routed)           0.661     6.844    <hidden>
    SLICE_X37Y82         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.471     2.650    <hidden>
    SLICE_X37Y82         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.644ns  (logic 0.580ns (15.916%)  route 3.064ns (84.084%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.843     3.137    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y104        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          2.575     6.168    <hidden>
    SLICE_X35Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.292 f  <hidden>
                         net (fo=3, routed)           0.489     6.781    <hidden>
    SLICE_X36Y83         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.472     2.651    <hidden>
    SLICE_X36Y83         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.644ns  (logic 0.580ns (15.916%)  route 3.064ns (84.084%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.843     3.137    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y104        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          2.575     6.168    <hidden>
    SLICE_X35Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.292 f  <hidden>
                         net (fo=3, routed)           0.489     6.781    <hidden>
    SLICE_X36Y83         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.472     2.651    <hidden>
    SLICE_X36Y83         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.644ns  (logic 0.580ns (15.916%)  route 3.064ns (84.084%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.843     3.137    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y104        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          2.575     6.168    <hidden>
    SLICE_X35Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.292 f  <hidden>
                         net (fo=3, routed)           0.489     6.781    <hidden>
    SLICE_X36Y83         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.472     2.651    <hidden>
    SLICE_X36Y83         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.522ns  (logic 0.609ns (17.294%)  route 2.913ns (82.706%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.843     3.137    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y104        FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=31, routed)          2.277     5.870    <hidden>
    SLICE_X34Y84         LUT1 (Prop_lut1_I0_O)        0.153     6.023 f  <hidden>
                         net (fo=3, routed)           0.636     6.659    <hidden>
    SLICE_X34Y84         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.474     2.653    <hidden>
    SLICE_X34Y84         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.646%)  route 0.175ns (55.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.551     0.887    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X52Y90         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.175     1.202    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X50Y87         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.816     1.182    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X50Y87         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.891%)  route 0.180ns (56.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.552     0.888    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X45Y84         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=28, routed)          0.180     1.209    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X44Y86         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.819     1.185    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X44Y86         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.491%)  route 0.183ns (56.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.552     0.888    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X44Y84         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.183     1.212    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X44Y84         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.818     1.184    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X44Y84         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.554     0.890    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X46Y89         RAMD32                                       r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.276 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/O
                         net (fo=1, routed)           0.000     1.276    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[6]
    SLICE_X46Y89         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.822     1.188    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X46Y89         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/C

Slack:                    inf
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.555     0.891    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X46Y90         RAMD32                                       r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.277 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.000     1.277    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[5]
    SLICE_X46Y90         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.823     1.189    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X46Y90         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/C

Slack:                    inf
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.555     0.891    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X46Y91         RAMD32                                       r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.277 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.000     1.277    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[5]
    SLICE_X46Y91         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.823     1.189    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X46Y91         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/C

Slack:                    inf
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.555     0.891    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X46Y92         RAMD32                                       r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.277 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/O
                         net (fo=1, routed)           0.000     1.277    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[6]
    SLICE_X46Y92         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.823     1.189    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X46Y92         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/C

Slack:                    inf
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.388ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.555     0.891    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X46Y90         RAMD32                                       r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.279 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.000     1.279    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[3]
    SLICE_X46Y90         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.823     1.189    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X46Y90         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/C

Slack:                    inf
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.388ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.555     0.891    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X46Y91         RAMD32                                       r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.279 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.000     1.279    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[3]
    SLICE_X46Y91         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.823     1.189    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X46Y91         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/C

Slack:                    inf
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.554     0.890    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X46Y89         RAMD32                                       r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.280 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/O
                         net (fo=1, routed)           0.000     1.280    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[7]
    SLICE_X46Y89         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.822     1.188    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X46Y89         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_div_out
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Destination:            LED8_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.344ns  (logic 4.155ns (36.626%)  route 7.189ns (63.374%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.945    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.859     2.805 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.519     3.324    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     4.355 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.801     5.156    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     5.809 r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/Q4
                         net (fo=2, routed)           7.189    12.998    LED8_0_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.502    16.500 r  LED8_0_OBUF_inst/O
                         net (fo=0)                   0.000    16.500    LED8_0
    U14                                                               r  LED8_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Destination:            LED5_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.995ns  (logic 4.190ns (41.921%)  route 5.805ns (58.079%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.945    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.859     2.805 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.519     3.324    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     4.355 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.808     5.163    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y134        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y134        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     5.816 r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/Q3
                         net (fo=2, routed)           5.805    11.621    LED5_0_OBUF
    V22                  OBUF (Prop_obuf_I_O)         3.537    15.157 r  LED5_0_OBUF_inst/O
                         net (fo=0)                   0.000    15.157    LED5_0
    V22                                                               r  LED5_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Destination:            LED3_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.629ns  (logic 4.184ns (43.451%)  route 5.445ns (56.549%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.945    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.859     2.805 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.519     3.324    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     4.355 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.808     5.163    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y134        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y134        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.653     5.816 r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/Q2
                         net (fo=2, routed)           5.445    11.261    LED3_0_OBUF
    U22                  OBUF (Prop_obuf_I_O)         3.531    14.792 r  LED3_0_OBUF_inst/O
                         net (fo=0)                   0.000    14.792    LED3_0
    U22                                                               r  LED3_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Destination:            LED6_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.556ns  (logic 4.184ns (43.785%)  route 5.372ns (56.215%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.945    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.859     2.805 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.519     3.324    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     4.355 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.801     5.156    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     5.809 r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/Q3
                         net (fo=2, routed)           5.372    11.181    LED6_0_OBUF
    W22                  OBUF (Prop_obuf_I_O)         3.531    14.712 r  LED6_0_OBUF_inst/O
                         net (fo=0)                   0.000    14.712    LED6_0
    W22                                                               r  LED6_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Destination:            LED7_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.984ns  (logic 4.165ns (46.362%)  route 4.819ns (53.638%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.945    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.859     2.805 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.519     3.324    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     4.355 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.808     5.163    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y134        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y134        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     5.816 r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/Q4
                         net (fo=2, routed)           4.819    10.635    LED7_0_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.512    14.147 r  LED7_0_OBUF_inst/O
                         net (fo=0)                   0.000    14.147    LED7_0
    U19                                                               r  LED7_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Destination:            LED4_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.955ns  (logic 4.183ns (46.707%)  route 4.773ns (53.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.945    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.859     2.805 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.519     3.324    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     4.355 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.801     5.156    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.653     5.809 r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/Q2
                         net (fo=2, routed)           4.773    10.581    LED4_0_OBUF
    U21                  OBUF (Prop_obuf_I_O)         3.530    14.111 r  LED4_0_OBUF_inst/O
                         net (fo=0)                   0.000    14.111    LED4_0
    U21                                                               r  LED4_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Destination:            LED1_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.873ns  (logic 4.175ns (53.033%)  route 3.698ns (46.967%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.945    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.859     2.805 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.519     3.324    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     4.355 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.808     5.163    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y134        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y134        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653     5.816 r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/Q1
                         net (fo=2, routed)           3.698     9.514    LED1_0_OBUF
    T22                  OBUF (Prop_obuf_I_O)         3.522    13.036 r  LED1_0_OBUF_inst/O
                         net (fo=0)                   0.000    13.036    LED1_0
    T22                                                               r  LED1_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Destination:            LED2_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.668ns  (logic 4.167ns (54.341%)  route 3.501ns (45.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.945    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.859     2.805 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.519     3.324    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     4.355 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.801     5.156    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653     5.809 r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/Q1
                         net (fo=2, routed)           3.501     9.310    LED2_0_OBUF
    T21                  OBUF (Prop_obuf_I_O)         3.514    12.824 r  LED2_0_OBUF_inst/O
                         net (fo=0)                   0.000    12.824    LED2_0
    T21                                                               r  LED2_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Destination:            LED2_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.385ns  (logic 1.392ns (58.360%)  route 0.993ns (41.640%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.373    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.120     1.493 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.206     1.699    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.969 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.251     2.220    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.177     2.397 r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/Q1
                         net (fo=2, routed)           0.993     3.390    LED2_0_OBUF
    T21                  OBUF (Prop_obuf_I_O)         1.215     4.605 r  LED2_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.605    LED2_0
    T21                                                               r  LED2_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Destination:            LED1_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.451ns  (logic 1.400ns (57.131%)  route 1.051ns (42.869%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.373    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.120     1.493 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.206     1.699    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.969 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.257     2.226    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y134        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y134        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.177     2.403 r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/Q1
                         net (fo=2, routed)           1.051     3.454    LED1_0_OBUF
    T22                  OBUF (Prop_obuf_I_O)         1.223     4.677 r  LED1_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.677    LED1_0
    T22                                                               r  LED1_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Destination:            LED7_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.012ns  (logic 1.390ns (46.155%)  route 1.622ns (53.845%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.373    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.120     1.493 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.206     1.699    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.969 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.257     2.226    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y134        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y134        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.177     2.403 r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/Q4
                         net (fo=2, routed)           1.622     4.025    LED7_0_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.213     5.238 r  LED7_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.238    LED7_0
    U19                                                               r  LED7_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Destination:            LED4_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.030ns  (logic 1.408ns (46.454%)  route 1.623ns (53.546%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.373    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.120     1.493 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.206     1.699    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.969 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.251     2.220    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.177     2.397 r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/Q2
                         net (fo=2, routed)           1.623     4.020    LED4_0_OBUF
    U21                  OBUF (Prop_obuf_I_O)         1.231     5.250 r  LED4_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.250    LED4_0
    U21                                                               r  LED4_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Destination:            LED3_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.478ns  (logic 1.409ns (40.508%)  route 2.069ns (59.492%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.373    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.120     1.493 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.206     1.699    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.969 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.257     2.226    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y134        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y134        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.177     2.403 r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/Q2
                         net (fo=2, routed)           2.069     4.472    LED3_0_OBUF
    U22                  OBUF (Prop_obuf_I_O)         1.232     5.704 r  LED3_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.704    LED3_0
    U22                                                               r  LED3_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Destination:            LED6_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.538ns  (logic 1.409ns (39.825%)  route 2.129ns (60.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.373    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.120     1.493 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.206     1.699    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.969 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.251     2.220    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.177     2.397 r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/Q3
                         net (fo=2, routed)           2.129     4.526    LED6_0_OBUF
    W22                  OBUF (Prop_obuf_I_O)         1.232     5.758 r  LED6_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.758    LED6_0
    W22                                                               r  LED6_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Destination:            LED5_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.762ns  (logic 1.415ns (37.600%)  route 2.348ns (62.400%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.373    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.120     1.493 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.206     1.699    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.969 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.257     2.226    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y134        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y134        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.177     2.403 r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/Q3
                         net (fo=2, routed)           2.348     4.751    LED5_0_OBUF
    V22                  OBUF (Prop_obuf_I_O)         1.238     5.988 r  LED5_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.988    LED5_0
    V22                                                               r  LED5_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out  {rise@0.000ns fall@14.286ns period=28.572ns})
  Destination:            LED8_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.243ns  (logic 1.380ns (32.524%)  route 2.863ns (67.476%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.373    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.120     1.493 r  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.206     1.699    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.969 r  top_i/selectio_wiz_0/inst/clkout_buf_inst/O
                         net (fo=8, routed)           0.251     2.220    top_i/selectio_wiz_0/inst/clk_div_out
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.177     2.397 r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/Q4
                         net (fo=2, routed)           2.863     5.260    LED8_0_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.203     6.463 r  LED8_0_OBUF_inst/O
                         net (fo=0)                   0.000     6.463    LED8_0
    U14                                                               r  LED8_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_rtl_io0_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.132ns  (logic 3.442ns (42.326%)  route 4.690ns (57.674%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.639     2.933    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X50Y93         FDSE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDSE (Prop_fdse_C_Q)         0.518     3.451 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/Q
                         net (fo=4, routed)           4.690     8.141    spi_rtl_io0_iobuf/I
    E21                  OBUFT (Prop_obuft_I_O)       2.924    11.065 r  spi_rtl_io0_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    11.065    spi_rtl_io0_io
    E21                                                               r  spi_rtl_io0_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_rtl_ss_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.312ns  (logic 3.415ns (46.713%)  route 3.896ns (53.287%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.639     2.933    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X50Y95         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           3.896     7.347    spi_rtl_ss_iobuf_0/I
    K19                  OBUFT (Prop_obuft_I_O)       2.897    10.245 r  spi_rtl_ss_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000    10.245    spi_rtl_ss_io[0]
    K19                                                               r  spi_rtl_ss_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_rtl_io1_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.191ns  (logic 3.411ns (47.430%)  route 3.780ns (52.570%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.639     2.933    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X50Y93         FDSE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDSE (Prop_fdse_C_Q)         0.518     3.451 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/Q
                         net (fo=4, routed)           3.780     7.231    spi_rtl_io1_iobuf/I
    K20                  OBUFT (Prop_obuft_I_O)       2.893    10.124 r  spi_rtl_io1_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    10.124    spi_rtl_io1_io
    K20                                                               r  spi_rtl_io1_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_II/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_rtl_sck_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.785ns  (logic 3.402ns (50.136%)  route 3.383ns (49.864%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.907     3.201    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X63Y102        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_II/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDRE (Prop_fdre_C_Q)         0.456     3.657 f  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_II/Q
                         net (fo=1, routed)           3.383     7.040    spi_rtl_sck_iobuf/T
    D21                  OBUFT (TriStatE_obuft_T_O)
                                                      2.946     9.986 r  spi_rtl_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     9.986    spi_rtl_sck_io
    D21                                                               r  spi_rtl_sck_io (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_rtl_sck_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.372ns  (logic 1.371ns (99.927%)  route 0.001ns (0.073%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.707     1.043    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X1Y115        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y115        FDRE (Prop_fdre_C_Q)         0.177     1.220 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001     1.221    spi_rtl_sck_iobuf/I
    D21                  OBUFT (Prop_obuft_I_O)       1.194     2.415 r  spi_rtl_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     2.415    spi_rtl_sck_io
    D21                                                               r  spi_rtl_sck_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_V/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_rtl_io1_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.540ns  (logic 0.965ns (62.652%)  route 0.575ns (37.348%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.626     0.962    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X113Y77        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_V/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDRE (Prop_fdre_C_Q)         0.141     1.103 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_V/Q
                         net (fo=1, routed)           0.575     1.678    spi_rtl_io1_iobuf/T
    K20                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.502 r  spi_rtl_io1_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     2.502    spi_rtl_io1_io
    K20                                                               r  spi_rtl_io1_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_III/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_rtl_io0_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.333ns  (logic 0.965ns (41.356%)  route 1.368ns (58.644%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.662     0.998    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X63Y102        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_III/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_III/Q
                         net (fo=1, routed)           1.368     2.507    spi_rtl_io0_iobuf/T
    E21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.331 r  spi_rtl_io0_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.331    spi_rtl_io0_io
    E21                                                               r  spi_rtl_io0_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_IV/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_rtl_ss_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.472ns  (logic 0.988ns (39.965%)  route 1.484ns (60.035%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.578     0.914    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X62Y92         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_IV/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.164     1.078 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_IV/Q
                         net (fo=1, routed)           1.484     2.562    spi_rtl_ss_iobuf_0/T
    K19                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.386 r  spi_rtl_ss_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     3.386    spi_rtl_ss_io[0]
    K19                                                               r  spi_rtl_ss_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/selectio_wiz_0/inst/delayctrl/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.034ns  (logic 0.101ns (3.329%)  route 2.933ns (96.671%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     3.693    top_i/selectio_wiz_0/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.794 f  top_i/selectio_wiz_0/inst/ref_clk_bufg/O
                         net (fo=1, routed)           1.740     5.534    top_i/selectio_wiz_0/inst/ref_clock_bufg
    IDELAYCTRL_X1Y2      IDELAYCTRL                                   f  top_i/selectio_wiz_0/inst/delayctrl/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/selectio_wiz_0/inst/delayctrl/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.954ns  (logic 0.026ns (2.725%)  route 0.928ns (97.275%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_i/selectio_wiz_0/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/selectio_wiz_0/inst/ref_clk_bufg/O
                         net (fo=1, routed)           0.618     0.954    top_i/selectio_wiz_0/inst/ref_clock_bufg
    IDELAYCTRL_X1Y2      IDELAYCTRL                                   r  top_i/selectio_wiz_0/inst/delayctrl/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_rtl_io0_io
                            (input port)
  Destination:            top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.339ns  (logic 1.339ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E21                                               0.000     0.000 r  spi_rtl_io0_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    spi_rtl_io0_iobuf/IO
    E21                  IBUF (Prop_ibuf_I_O)         1.339     1.339 r  spi_rtl_io0_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     1.339    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X1Y116        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.832     3.011    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X1Y116        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C

Slack:                    inf
  Source:                 spi_rtl_io1_io
                            (input port)
  Destination:            top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.308ns  (logic 1.308ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K20                                               0.000     0.000 r  spi_rtl_io1_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    spi_rtl_io1_iobuf/IO
    K20                  IBUF (Prop_ibuf_I_O)         1.308     1.308 r  spi_rtl_io1_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     1.308    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X1Y77         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        1.652     2.831    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X1Y77         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_rtl_io1_io
                            (input port)
  Destination:            top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.385ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K20                                               0.000     0.000 r  spi_rtl_io1_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    spi_rtl_io1_iobuf/IO
    K20                  IBUF (Prop_ibuf_I_O)         0.385     0.385 r  spi_rtl_io1_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     0.385    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X1Y77         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.893     1.259    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X1Y77         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C

Slack:                    inf
  Source:                 spi_rtl_io0_io
                            (input port)
  Destination:            top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.416ns  (logic 0.416ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.350ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E21                                               0.000     0.000 r  spi_rtl_io0_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    spi_rtl_io0_iobuf/IO
    E21                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  spi_rtl_io0_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     0.416    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X1Y116        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1647, routed)        0.984     1.350    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X1Y116        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  diff_clk_in_0_clk_p

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in_from_pins_n_0[3]
                            (input port)
  Destination:            top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by diff_clk_in_0_clk_p  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.772ns  (logic 1.772ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        4.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns = ( 8.185 - 3.571 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C22                                               0.000     0.000 f  data_in_from_pins_n_0[3] (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/data_in_from_pins_n[3]
    D22                  IBUFDS (Prop_ibufds_IB_O)    0.956     0.956 r  top_i/selectio_wiz_0/inst/pins[3].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.956    top_i/selectio_wiz_0/inst/data_in_from_pins_int_3
    IDELAY_X1Y118        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.772 r  top_i/selectio_wiz_0/inst/pins[3].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     1.772    top_i/selectio_wiz_0/inst/data_in_from_pins_delay_3
    ILOGIC_X1Y118        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock diff_clk_in_0_clk_p fall edge)
                                                      3.571     3.571 f  
    B19                                               0.000     3.571 f  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     3.571    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     4.473 f  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     4.473    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.619     6.092 f  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.378     6.470    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.431     7.901 f  top_i/selectio_wiz_0/inst/bufio_inst/O
                         net (fo=8, routed)           0.283     8.185    top_i/selectio_wiz_0/inst/clk_in_int_buf
    ILOGIC_X1Y118        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 data_in_from_pins_n_0[1]
                            (input port)
  Destination:            top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by diff_clk_in_0_clk_p  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.769ns  (logic 1.769ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        4.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.615ns = ( 8.186 - 3.571 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  data_in_from_pins_n_0[1] (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/data_in_from_pins_n[1]
    B16                  IBUFDS (Prop_ibufds_IB_O)    0.953     0.953 r  top_i/selectio_wiz_0/inst/pins[1].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.953    top_i/selectio_wiz_0/inst/data_in_from_pins_int_1
    IDELAY_X1Y134        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.769 r  top_i/selectio_wiz_0/inst/pins[1].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     1.769    top_i/selectio_wiz_0/inst/data_in_from_pins_delay_1
    ILOGIC_X1Y134        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock diff_clk_in_0_clk_p fall edge)
                                                      3.571     3.571 f  
    B19                                               0.000     3.571 f  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     3.571    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     4.473 f  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     4.473    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.619     6.092 f  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.378     6.470    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.431     7.901 f  top_i/selectio_wiz_0/inst/bufio_inst/O
                         net (fo=8, routed)           0.284     8.186    top_i/selectio_wiz_0/inst/clk_in_int_buf
    ILOGIC_X1Y134        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 data_in_from_pins_n_0[0]
                            (input port)
  Destination:            top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by diff_clk_in_0_clk_p  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.769ns  (logic 1.769ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns = ( 8.181 - 3.571 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C18                                               0.000     0.000 f  data_in_from_pins_n_0[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/data_in_from_pins_n[0]
    C17                  IBUFDS (Prop_ibufds_IB_O)    0.953     0.953 r  top_i/selectio_wiz_0/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.953    top_i/selectio_wiz_0/inst/data_in_from_pins_int_0
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.769 r  top_i/selectio_wiz_0/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     1.769    top_i/selectio_wiz_0/inst/data_in_from_pins_delay_0
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock diff_clk_in_0_clk_p fall edge)
                                                      3.571     3.571 f  
    B19                                               0.000     3.571 f  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     3.571    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     4.473 f  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     4.473    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.619     6.092 f  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.378     6.470    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.431     7.901 f  top_i/selectio_wiz_0/inst/bufio_inst/O
                         net (fo=8, routed)           0.279     8.181    top_i/selectio_wiz_0/inst/clk_in_int_buf
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 data_in_from_pins_n_0[2]
                            (input port)
  Destination:            top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by diff_clk_in_0_clk_p  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.731ns  (logic 1.731ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        4.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.622ns = ( 8.193 - 3.571 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F19                                               0.000     0.000 f  data_in_from_pins_n_0[2] (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/data_in_from_pins_n[2]
    G19                  IBUFDS (Prop_ibufds_IB_O)    0.915     0.915 r  top_i/selectio_wiz_0/inst/pins[2].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.915    top_i/selectio_wiz_0/inst/data_in_from_pins_int_2
    IDELAY_X1Y110        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.731 r  top_i/selectio_wiz_0/inst/pins[2].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     1.731    top_i/selectio_wiz_0/inst/data_in_from_pins_delay_2
    ILOGIC_X1Y110        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock diff_clk_in_0_clk_p fall edge)
                                                      3.571     3.571 f  
    B19                                               0.000     3.571 f  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     3.571    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     4.473 f  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     4.473    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.619     6.092 f  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.378     6.470    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.431     7.901 f  top_i/selectio_wiz_0/inst/bufio_inst/O
                         net (fo=8, routed)           0.291     8.193    top_i/selectio_wiz_0/inst/clk_in_int_buf
    ILOGIC_X1Y110        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/CLKB  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in_from_pins_n_0[2]
                            (input port)
  Destination:            top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by diff_clk_in_0_clk_p  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.587ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        2.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns = ( 6.199 - 3.571 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F19                                               0.000     0.000 f  data_in_from_pins_n_0[2] (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/data_in_from_pins_n[2]
    G19                  IBUFDS (Prop_ibufds_IB_O)    0.343     0.343 r  top_i/selectio_wiz_0/inst/pins[2].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.343    top_i/selectio_wiz_0/inst/data_in_from_pins_int_2
    IDELAY_X1Y110        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.587 r  top_i/selectio_wiz_0/inst/pins[2].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     0.587    top_i/selectio_wiz_0/inst/data_in_from_pins_delay_2
    ILOGIC_X1Y110        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock diff_clk_in_0_clk_p fall edge)
                                                      3.571     3.571 f  
    B19                                               0.000     3.571 f  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     3.571    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     3.979 f  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     3.979    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.314     5.293 f  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.281     5.574    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.516     6.090 f  top_i/selectio_wiz_0/inst/bufio_inst/O
                         net (fo=8, routed)           0.109     6.199    top_i/selectio_wiz_0/inst/clk_in_int_buf
    ILOGIC_X1Y110        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 data_in_from_pins_n_0[0]
                            (input port)
  Destination:            top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by diff_clk_in_0_clk_p  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.625ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        2.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 6.190 - 3.571 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C18                                               0.000     0.000 f  data_in_from_pins_n_0[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/data_in_from_pins_n[0]
    C17                  IBUFDS (Prop_ibufds_IB_O)    0.381     0.381 r  top_i/selectio_wiz_0/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.381    top_i/selectio_wiz_0/inst/data_in_from_pins_int_0
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.625 r  top_i/selectio_wiz_0/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     0.625    top_i/selectio_wiz_0/inst/data_in_from_pins_delay_0
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock diff_clk_in_0_clk_p fall edge)
                                                      3.571     3.571 f  
    B19                                               0.000     3.571 f  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     3.571    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     3.979 f  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     3.979    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.314     5.293 f  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.281     5.574    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.516     6.090 f  top_i/selectio_wiz_0/inst/bufio_inst/O
                         net (fo=8, routed)           0.100     6.190    top_i/selectio_wiz_0/inst/clk_in_int_buf
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 data_in_from_pins_n_0[1]
                            (input port)
  Destination:            top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by diff_clk_in_0_clk_p  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.625ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        2.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns = ( 6.195 - 3.571 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  data_in_from_pins_n_0[1] (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/data_in_from_pins_n[1]
    B16                  IBUFDS (Prop_ibufds_IB_O)    0.381     0.381 r  top_i/selectio_wiz_0/inst/pins[1].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.381    top_i/selectio_wiz_0/inst/data_in_from_pins_int_1
    IDELAY_X1Y134        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.625 r  top_i/selectio_wiz_0/inst/pins[1].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     0.625    top_i/selectio_wiz_0/inst/data_in_from_pins_delay_1
    ILOGIC_X1Y134        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock diff_clk_in_0_clk_p fall edge)
                                                      3.571     3.571 f  
    B19                                               0.000     3.571 f  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     3.571    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     3.979 f  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     3.979    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.314     5.293 f  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.281     5.574    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.516     6.090 f  top_i/selectio_wiz_0/inst/bufio_inst/O
                         net (fo=8, routed)           0.105     6.195    top_i/selectio_wiz_0/inst/clk_in_int_buf
    ILOGIC_X1Y134        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 data_in_from_pins_n_0[3]
                            (input port)
  Destination:            top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by diff_clk_in_0_clk_p  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.628ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        2.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns = ( 6.195 - 3.571 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C22                                               0.000     0.000 f  data_in_from_pins_n_0[3] (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/data_in_from_pins_n[3]
    D22                  IBUFDS (Prop_ibufds_IB_O)    0.384     0.384 r  top_i/selectio_wiz_0/inst/pins[3].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.384    top_i/selectio_wiz_0/inst/data_in_from_pins_int_3
    IDELAY_X1Y118        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.628 r  top_i/selectio_wiz_0/inst/pins[3].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     0.628    top_i/selectio_wiz_0/inst/data_in_from_pins_delay_3
    ILOGIC_X1Y118        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock diff_clk_in_0_clk_p fall edge)
                                                      3.571     3.571 f  
    B19                                               0.000     3.571 f  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     3.571    top_i/selectio_wiz_0/inst/clk_in_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     3.979 f  top_i/selectio_wiz_0/inst/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     3.979    top_i/selectio_wiz_0/inst/clk_in_int
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.314     5.293 f  top_i/selectio_wiz_0/inst/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.281     5.574    top_i/selectio_wiz_0/inst/clk_in_int_delay
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.516     6.090 f  top_i/selectio_wiz_0/inst/bufio_inst/O
                         net (fo=8, routed)           0.105     6.195    top_i/selectio_wiz_0/inst/clk_in_int_buf
    ILOGIC_X1Y118        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/CLKB  (IS_INVERTED)





