Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/gaurav/IIT_KGP_COURSES/5th_Sem/COA_Lab/Assignment-3/cla_16bits_LCU/cla_16bits_LCU_TestBench_isim_beh.exe -prj /home/gaurav/IIT_KGP_COURSES/5th_Sem/COA_Lab/Assignment-3/cla_16bits_LCU/cla_16bits_LCU_TestBench_beh.prj work.cla_16bits_LCU_TestBench work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "/home/gaurav/IIT_KGP_COURSES/5th_Sem/COA_Lab/Assignment-3/cla_16bits_LCU/look_ahead_carry_unit.v" into library work
Analyzing Verilog file "/home/gaurav/IIT_KGP_COURSES/5th_Sem/COA_Lab/Assignment-3/cla_16bits_LCU/cla_4bits_augmented.v" into library work
Analyzing Verilog file "/home/gaurav/IIT_KGP_COURSES/5th_Sem/COA_Lab/Assignment-3/cla_16bits_LCU/cla_16bits_LCU.v" into library work
Analyzing Verilog file "/home/gaurav/IIT_KGP_COURSES/5th_Sem/COA_Lab/Assignment-3/cla_16bits_LCU/wrapper.v" into library work
Analyzing Verilog file "/home/gaurav/IIT_KGP_COURSES/5th_Sem/COA_Lab/Assignment-3/cla_16bits_LCU/cla_16bits_LCU_TestBench.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82696 KB
Fuse CPU Usage: 670 ms
Compiling module cla_4bits_augmented
Compiling module look_ahead_carry_unit
Compiling module cla_16bits_LCU
Compiling module wrapper
Compiling module cla_16bits_LCU_TestBench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable /home/gaurav/IIT_KGP_COURSES/5th_Sem/COA_Lab/Assignment-3/cla_16bits_LCU/cla_16bits_LCU_TestBench_isim_beh.exe
Fuse Memory Usage: 1691800 KB
Fuse CPU Usage: 700 ms
GCC CPU Usage: 500 ms
