{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 25 19:39:56 2018 " "Info: Processing started: Thu Oct 25 19:39:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LAB3 -c LAB3 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off LAB3 -c LAB3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "LAB3 EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design LAB3" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/" 0 { } { { 0 { 0 ""} 0 413 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "Critical Warning: No exact pin location assignment(s) for 22 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS_OUTPUT\[5\] " "Info: Pin DATA_BUS_OUTPUT\[5\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { DATA_BUS_OUTPUT[5] } } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 296 2440 2667 312 "DATA_BUS_OUTPUT\[5..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS_OUTPUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/" 0 { } { { 0 { 0 ""} 0 197 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS_OUTPUT\[4\] " "Info: Pin DATA_BUS_OUTPUT\[4\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { DATA_BUS_OUTPUT[4] } } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 296 2440 2667 312 "DATA_BUS_OUTPUT\[5..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS_OUTPUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/" 0 { } { { 0 { 0 ""} 0 198 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS_OUTPUT\[3\] " "Info: Pin DATA_BUS_OUTPUT\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { DATA_BUS_OUTPUT[3] } } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 296 2440 2667 312 "DATA_BUS_OUTPUT\[5..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS_OUTPUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/" 0 { } { { 0 { 0 ""} 0 199 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS_OUTPUT\[2\] " "Info: Pin DATA_BUS_OUTPUT\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { DATA_BUS_OUTPUT[2] } } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 296 2440 2667 312 "DATA_BUS_OUTPUT\[5..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS_OUTPUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/" 0 { } { { 0 { 0 ""} 0 200 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS_OUTPUT\[1\] " "Info: Pin DATA_BUS_OUTPUT\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { DATA_BUS_OUTPUT[1] } } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 296 2440 2667 312 "DATA_BUS_OUTPUT\[5..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS_OUTPUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/" 0 { } { { 0 { 0 ""} 0 201 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS_OUTPUT\[0\] " "Info: Pin DATA_BUS_OUTPUT\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { DATA_BUS_OUTPUT[0] } } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 296 2440 2667 312 "DATA_BUS_OUTPUT\[5..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS_OUTPUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/" 0 { } { { 0 { 0 ""} 0 202 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADRESS_BUS_OUTPUT\[6\] " "Info: Pin ADRESS_BUS_OUTPUT\[6\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { ADRESS_BUS_OUTPUT[6] } } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 224 2440 2683 240 "ADRESS_BUS_OUTPUT\[6..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADRESS_BUS_OUTPUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/" 0 { } { { 0 { 0 ""} 0 183 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADRESS_BUS_OUTPUT\[5\] " "Info: Pin ADRESS_BUS_OUTPUT\[5\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { ADRESS_BUS_OUTPUT[5] } } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 224 2440 2683 240 "ADRESS_BUS_OUTPUT\[6..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADRESS_BUS_OUTPUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/" 0 { } { { 0 { 0 ""} 0 184 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADRESS_BUS_OUTPUT\[4\] " "Info: Pin ADRESS_BUS_OUTPUT\[4\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { ADRESS_BUS_OUTPUT[4] } } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 224 2440 2683 240 "ADRESS_BUS_OUTPUT\[6..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADRESS_BUS_OUTPUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/" 0 { } { { 0 { 0 ""} 0 185 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADRESS_BUS_OUTPUT\[3\] " "Info: Pin ADRESS_BUS_OUTPUT\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { ADRESS_BUS_OUTPUT[3] } } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 224 2440 2683 240 "ADRESS_BUS_OUTPUT\[6..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADRESS_BUS_OUTPUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/" 0 { } { { 0 { 0 ""} 0 186 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADRESS_BUS_OUTPUT\[2\] " "Info: Pin ADRESS_BUS_OUTPUT\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { ADRESS_BUS_OUTPUT[2] } } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 224 2440 2683 240 "ADRESS_BUS_OUTPUT\[6..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADRESS_BUS_OUTPUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/" 0 { } { { 0 { 0 ""} 0 187 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADRESS_BUS_OUTPUT\[1\] " "Info: Pin ADRESS_BUS_OUTPUT\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { ADRESS_BUS_OUTPUT[1] } } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 224 2440 2683 240 "ADRESS_BUS_OUTPUT\[6..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADRESS_BUS_OUTPUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/" 0 { } { { 0 { 0 ""} 0 188 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADRESS_BUS_OUTPUT\[0\] " "Info: Pin ADRESS_BUS_OUTPUT\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { ADRESS_BUS_OUTPUT[0] } } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 224 2440 2683 240 "ADRESS_BUS_OUTPUT\[6..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADRESS_BUS_OUTPUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/" 0 { } { { 0 { 0 ""} 0 189 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK_INPUT " "Info: Pin CLK_INPUT not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { CLK_INPUT } } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 344 312 480 360 "CLK_INPUT" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_INPUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/" 0 { } { { 0 { 0 ""} 0 204 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADRESS_INPUT\[6\] " "Info: Pin ADRESS_INPUT\[6\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { ADRESS_INPUT[6] } } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 208 184 384 224 "ADRESS_INPUT\[6..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADRESS_INPUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/" 0 { } { { 0 { 0 ""} 0 190 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM/RAM_INPUT " "Info: Pin ROM/RAM_INPUT not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { ROM/RAM_INPUT } } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 368 304 480 384 "ROM/RAM_INPUT" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM/RAM_INPUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/" 0 { } { { 0 { 0 ""} 0 205 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADRESS_INPUT\[5\] " "Info: Pin ADRESS_INPUT\[5\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { ADRESS_INPUT[5] } } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 208 184 384 224 "ADRESS_INPUT\[6..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADRESS_INPUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/" 0 { } { { 0 { 0 ""} 0 191 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADRESS_INPUT\[4\] " "Info: Pin ADRESS_INPUT\[4\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { ADRESS_INPUT[4] } } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 208 184 384 224 "ADRESS_INPUT\[6..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADRESS_INPUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/" 0 { } { { 0 { 0 ""} 0 192 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADRESS_INPUT\[3\] " "Info: Pin ADRESS_INPUT\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { ADRESS_INPUT[3] } } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 208 184 384 224 "ADRESS_INPUT\[6..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADRESS_INPUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/" 0 { } { { 0 { 0 ""} 0 193 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADRESS_INPUT\[2\] " "Info: Pin ADRESS_INPUT\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { ADRESS_INPUT[2] } } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 208 184 384 224 "ADRESS_INPUT\[6..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADRESS_INPUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/" 0 { } { { 0 { 0 ""} 0 194 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADRESS_INPUT\[1\] " "Info: Pin ADRESS_INPUT\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { ADRESS_INPUT[1] } } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 208 184 384 224 "ADRESS_INPUT\[6..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADRESS_INPUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/" 0 { } { { 0 { 0 ""} 0 195 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADRESS_INPUT\[0\] " "Info: Pin ADRESS_INPUT\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { ADRESS_INPUT[0] } } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 208 184 384 224 "ADRESS_INPUT\[6..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADRESS_INPUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/" 0 { } { { 0 { 0 ""} 0 196 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_INPUT (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node CLK_INPUT (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[5\] " "Info: Destination node lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[5\]" {  } { { "db/decode_67h.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/db/decode_67h.tdf" 29 8 0 } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/" 0 { } { { 0 { 0 ""} 0 131 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[4\] " "Info: Destination node lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[4\]" {  } { { "db/decode_67h.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/db/decode_67h.tdf" 29 8 0 } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/" 0 { } { { 0 { 0 ""} 0 132 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[6\] " "Info: Destination node lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[6\]" {  } { { "db/decode_67h.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/db/decode_67h.tdf" 29 8 0 } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/" 0 { } { { 0 { 0 ""} 0 130 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { CLK_INPUT } } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 344 312 480 360 "CLK_INPUT" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_INPUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/" 0 { } { { 0 { 0 ""} 0 204 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[4\]  " "Info: Automatically promoted node lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst14~0 " "Info: Destination node inst14~0" {  } { { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 360 1136 1200 408 "inst14" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/" 0 { } { { 0 { 0 ""} 0 223 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst15~0 " "Info: Destination node inst15~0" {  } { { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 456 1544 1608 504 "inst15" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/" 0 { } { { 0 { 0 ""} 0 224 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_ram_io:inst2\|datatri\[5\]~8 " "Info: Destination node lpm_ram_io:inst2\|datatri\[5\]~8" {  } { { "lpm_ram_io.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst2|datatri[5]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/" 0 { } { { 0 { 0 ""} 0 227 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_67h.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/db/decode_67h.tdf" 29 8 0 } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/" 0 { } { { 0 { 0 ""} 0 132 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[5\]  " "Info: Automatically promoted node lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst14~0 " "Info: Destination node inst14~0" {  } { { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 360 1136 1200 408 "inst14" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/" 0 { } { { 0 { 0 ""} 0 223 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst15~0 " "Info: Destination node inst15~0" {  } { { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 456 1544 1608 504 "inst15" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/" 0 { } { { 0 { 0 ""} 0 224 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_ram_io:inst2\|datatri\[5\]~8 " "Info: Destination node lpm_ram_io:inst2\|datatri\[5\]~8" {  } { { "lpm_ram_io.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst2|datatri[5]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/" 0 { } { { 0 { 0 ""} 0 227 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_67h.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/db/decode_67h.tdf" 29 8 0 } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/" 0 { } { { 0 { 0 ""} 0 131 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[6\]  " "Info: Automatically promoted node lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[6\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_67h.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/db/decode_67h.tdf" 29 8 0 } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/" 0 { } { { 0 { 0 ""} 0 130 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "21 unused 3.3V 8 13 0 " "Info: Number of I/O pins in group: 21 (unused VREF, 3.3V VCCIO, 8 input, 13 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.574 ns register memory " "Info: Estimated most critical path is register to memory delay of 1.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[5\] 1 REG LAB_X30_Y5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X30_Y5; Fanout = 1; REG Node = 'lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.141 ns) + CELL(0.357 ns) 0.498 ns lpm_ram_io:inst2\|datatri\[5\]~6 2 COMB LAB_X31_Y5 2 " "Info: 2: + IC(0.141 ns) + CELL(0.357 ns) = 0.498 ns; Loc. = LAB_X31_Y5; Fanout = 2; COMB Node = 'lpm_ram_io:inst2\|datatri\[5\]~6'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.498 ns" { lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5] lpm_ram_io:inst2|datatri[5]~6 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.023 ns) + CELL(0.378 ns) 0.899 ns lpm_ram_io:inst2\|datatri\[5\]~19 3 COMB LAB_X31_Y5 4 " "Info: 3: + IC(0.023 ns) + CELL(0.378 ns) = 0.899 ns; Loc. = LAB_X31_Y5; Fanout = 4; COMB Node = 'lpm_ram_io:inst2\|datatri\[5\]~19'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { lpm_ram_io:inst2|datatri[5]~6 lpm_ram_io:inst2|datatri[5]~19 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.134 ns) 1.574 ns lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_17a1:auto_generated\|ram_block1a5~porta_datain_reg0 4 MEM M4K_X32_Y6 1 " "Info: 4: + IC(0.541 ns) + CELL(0.134 ns) = 1.574 ns; Loc. = M4K_X32_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_17a1:auto_generated\|ram_block1a5~porta_datain_reg0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { lpm_ram_io:inst2|datatri[5]~19 lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a5~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_17a1.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/db/altsyncram_17a1.tdf" 136 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.869 ns ( 55.21 % ) " "Info: Total cell delay = 0.869 ns ( 55.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.705 ns ( 44.79 % ) " "Info: Total interconnect delay = 0.705 ns ( 44.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5] lpm_ram_io:inst2|datatri[5]~6 lpm_ram_io:inst2|datatri[5]~19 lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a5~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X27_Y0 X40_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X27_Y0 to location X40_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "13 " "Warning: Found 13 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS_OUTPUT\[5\] 0 " "Info: Pin \"DATA_BUS_OUTPUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS_OUTPUT\[4\] 0 " "Info: Pin \"DATA_BUS_OUTPUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS_OUTPUT\[3\] 0 " "Info: Pin \"DATA_BUS_OUTPUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS_OUTPUT\[2\] 0 " "Info: Pin \"DATA_BUS_OUTPUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS_OUTPUT\[1\] 0 " "Info: Pin \"DATA_BUS_OUTPUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS_OUTPUT\[0\] 0 " "Info: Pin \"DATA_BUS_OUTPUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADRESS_BUS_OUTPUT\[6\] 0 " "Info: Pin \"ADRESS_BUS_OUTPUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADRESS_BUS_OUTPUT\[5\] 0 " "Info: Pin \"ADRESS_BUS_OUTPUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADRESS_BUS_OUTPUT\[4\] 0 " "Info: Pin \"ADRESS_BUS_OUTPUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADRESS_BUS_OUTPUT\[3\] 0 " "Info: Pin \"ADRESS_BUS_OUTPUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADRESS_BUS_OUTPUT\[2\] 0 " "Info: Pin \"ADRESS_BUS_OUTPUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADRESS_BUS_OUTPUT\[1\] 0 " "Info: Pin \"ADRESS_BUS_OUTPUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADRESS_BUS_OUTPUT\[0\] 0 " "Info: Pin \"ADRESS_BUS_OUTPUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "281 " "Info: Peak virtual memory: 281 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 25 19:40:01 2018 " "Info: Processing ended: Thu Oct 25 19:40:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
