Design a 16-bit unsigned multi-cycle divider module with input pins: 1-bit clock clk, reset rst, start signal start, 16-bit dividend a, and divisor b. Output pins: 16-bit quotient q, remainder r, and completion signal done. module_name is "multicycle_divider_16bit". input pin: clk, rst, start, a[15:0], b[15:0]. output pin: q[15:0], r[15:0], done.
