# ########################################################################
# Copyright (C) 2022 Advanced Micro Devices, Inc. All rights Reserved.
#
# Permission is hereby granted, free of charge, to any person obtaining a copy
# of this software and associated documentation files (the "Software"), to deal
# in the Software without restriction, including without limitation the rights
# to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
# copies of the Software, and to permit persons to whom the Software is
# furnished to do so, subject to the following conditions:
#
# The above copyright notice and this permission notice shall be included in
# all copies or substantial portions of the Software.
#
# THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
# IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
# FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
# AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
# LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
# OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
# THE SOFTWARE.
#
# ########################################################################

---
include: rocsparse_common.yaml
include: known_bugs.yaml

Definitions:
  - &alpha_beta_range_quick
    - { alpha:   1.0, beta:   1.0, alphai:  1.0, betai: 0.5 }
    - { alpha:  -0.5, beta:   0.0, alphai: -0.5, betai: 1.0 }
    - { alpha:   0.0, beta:   1.0, alphai:  0.0, betai: 1.0 }

  - &alpha_beta_range_checkin
    - { alpha: -99.0, beta:   1.5, alphai:  0.0, betai: 0.3 }
    - { alpha:   2.0, beta: -99.0, alphai:  0.5, betai: 0.3 }
    - { alpha:   3.0, beta:   1.7, alphai: -0.5, betai: 0.8 }

  - &alpha_beta_range_nightly
    - { alpha:  -0.5, beta:  -0.2, alphai:  1.0, betai: 1.9 }

Tests:
- name: spgemm_bsr_bad_arg
  category: pre_checkin
  function: spgemm_bsr_bad_arg
  indextype: *i32i32_i64i32_i64i64
  precision: *single_double_precisions_complex_real

# C = alpha * A * B
- name: spgemm_mult_bsr
  category: quick
  function: spgemm_bsr
  indextype: *i64i32
  precision: *single_double_precisions_complex_real
  M: [50, 647]
  N: [13, 523]
  K: [50, 254]
  block_dim: [25, 32]
  alpha_beta: *alpha_beta_range_quick
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_none]
  baseA: [rocsparse_index_base_one]
  baseB: [rocsparse_index_base_zero]
  baseC: [rocsparse_index_base_zero]
  direction: [rocsparse_direction_row]
  matrix: [rocsparse_matrix_random]
  spgemm_alg: [rocsparse_spgemm_alg_default]

- name: spgemm_mult_bsr
  category: pre_checkin
  function: spgemm_bsr
  indextype: *i64
  precision: *single_double_precisions
  M: [1799, 32519]
  N: [3712, 16021]
  K: [1942, 9848]
  block_dim: [21, 24]
  alpha_beta: *alpha_beta_range_checkin
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_none]
  baseA: [rocsparse_index_base_zero]
  baseB: [rocsparse_index_base_zero]
  baseC: [rocsparse_index_base_one]
  direction: [rocsparse_direction_column]
  matrix: [rocsparse_matrix_random]
  spgemm_alg: [rocsparse_spgemm_alg_default]

- name: spgemm_mult_bsr
  category: nightly
  function: spgemm_bsr
  indextype: *i32
  precision: *single_double_precisions_complex_real
  M: [73923, 842323]
  N: [5239, 1492312]
  K: [442, 743434]
  block_dim: [10, 30]
  alpha_beta: *alpha_beta_range_nightly
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_none]
  baseA: [rocsparse_index_base_zero]
  baseB: [rocsparse_index_base_zero]
  baseC: [rocsparse_index_base_zero]
  direction: [rocsparse_direction_row]
  matrix: [rocsparse_matrix_random]
  spgemm_alg: [rocsparse_spgemm_alg_default]

- name: spgemm_mult_bsr_file
  category: quick
  function: spgemm_bsr
  indextype: *i64i32
  precision: *single_double_precisions
  M: 1
  N: [523]
  K: 1
  block_dim: [2]
  alpha_beta: *alpha_beta_range_quick
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_none]
  baseA: [rocsparse_index_base_one]
  baseB: [rocsparse_index_base_zero]
  baseC: [rocsparse_index_base_one]
  direction: [rocsparse_direction_column]
  matrix: [rocsparse_matrix_file_rocalution]
  spgemm_alg: [rocsparse_spgemm_alg_default]
  filename: [mac_econ_fwd500,
             nos2,
             nos6,
             scircuit]

- name: spgemm_mult_bsr_file
  category: pre_checkin
  function: spgemm_bsr
  indextype: *i64
  precision: *single_double_precisions
  M: 1
  N: [1601]
  K: 1
  block_dim: [6]
  alpha_beta: *alpha_beta_range_checkin
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_none]
  baseA: [rocsparse_index_base_zero]
  baseB: [rocsparse_index_base_one]
  baseC: [rocsparse_index_base_one]
  direction: [rocsparse_direction_row]
  matrix: [rocsparse_matrix_file_rocalution]
  spgemm_alg: [rocsparse_spgemm_alg_default]
  filename: [rma10,
             mc2depi,
             ASIC_320k,
             nos1,
             nos7]

- name: spgemm_mult_bsr_file
  category: nightly
  function: spgemm_bsr
  indextype: *i32
  precision: *single_double_precisions
  M: 1
  N: [149231]
  K: 1
  block_dim: [8]
  alpha_beta: *alpha_beta_range_nightly
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_none]
  baseA: [rocsparse_index_base_zero]
  baseB: [rocsparse_index_base_zero]
  baseC: [rocsparse_index_base_zero]
  direction: [rocsparse_direction_column]
  matrix: [rocsparse_matrix_file_rocalution]
  spgemm_alg: [rocsparse_spgemm_alg_default]
  filename: [bmwcra_1,
             amazon0312,
             Chebyshev4,
             sme3Dc,
             webbase-1M,
             shipsec1]

- name: spgemm_mult_bsr_file
  category: quick
  function: spgemm_bsr
  indextype: *i64i32
  precision: *single_double_precisions_complex
  M: 1
  N: [719]
  K: 1
  block_dim: [4]
  alpha_beta: *alpha_beta_range_quick
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_none]
  baseA: [rocsparse_index_base_one]
  baseB: [rocsparse_index_base_one]
  baseC: [rocsparse_index_base_one]
  direction: [rocsparse_direction_row]
  matrix: [rocsparse_matrix_file_rocalution]
  spgemm_alg: [rocsparse_spgemm_alg_default]
  filename: [qc2534,
             Chevron2]

- name: spgemm_mult_bsr_file
  category: pre_checkin
  function: spgemm_bsr
  indextype: *i64
  precision: *single_double_precisions_complex
  M: 1
  N: [2014]
  K: 1
  block_dim: [9]
  alpha_beta: *alpha_beta_range_checkin
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_none]
  baseA: [rocsparse_index_base_one]
  baseB: [rocsparse_index_base_zero]
  baseC: [rocsparse_index_base_one]
  direction: [rocsparse_direction_column]
  matrix: [rocsparse_matrix_file_rocalution]
  spgemm_alg: [rocsparse_spgemm_alg_default]
  filename: [mplate,
             Chevron3]

- name: spgemm_mult_bsr_file
  category: nightly
  function: spgemm_bsr
  indextype: *i32
  precision: *single_double_precisions_complex
  M: 1
  N: [901923]
  K: 1
  block_dim: [5]
  alpha_beta: *alpha_beta_range_nightly
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_none]
  baseA: [rocsparse_index_base_zero]
  baseB: [rocsparse_index_base_zero]
  baseC: [rocsparse_index_base_zero]
  direction: [rocsparse_direction_row]
  matrix: [rocsparse_matrix_file_rocalution]
  spgemm_alg: [rocsparse_spgemm_alg_default]
  filename: [Chevron4]
