

================================================================
== Vitis HLS Report for 'pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s'
================================================================
* Date:           Tue Feb 11 01:02:34 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.266 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  25.000 ns|  25.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.24>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%key_47_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_47_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 7 'read' 'key_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%key_46_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_46_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 8 'read' 'key_46_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%key_45_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_45_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9 'read' 'key_45_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%key_44_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_44_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 10 'read' 'key_44_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%key_43_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_43_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 11 'read' 'key_43_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%key_42_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_42_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 12 'read' 'key_42_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%key_41_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_41_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 13 'read' 'key_41_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%key_40_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_40_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 14 'read' 'key_40_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%key_39_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_39_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 15 'read' 'key_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%key_38_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_38_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 16 'read' 'key_38_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%key_37_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_37_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 17 'read' 'key_37_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%key_36_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_36_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 18 'read' 'key_36_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%key_35_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_35_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 19 'read' 'key_35_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%key_34_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_34_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 20 'read' 'key_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%key_33_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_33_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 21 'read' 'key_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%key_32_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_32_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 22 'read' 'key_32_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%key_31_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_31_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 23 'read' 'key_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%key_30_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_30_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 24 'read' 'key_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%key_29_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_29_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 25 'read' 'key_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%key_28_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_28_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 26 'read' 'key_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%key_27_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_27_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 27 'read' 'key_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%key_26_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_26_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 28 'read' 'key_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%key_25_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_25_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 29 'read' 'key_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%key_24_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_24_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 30 'read' 'key_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%key_23_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_23_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 31 'read' 'key_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%key_22_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_22_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 32 'read' 'key_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%key_21_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_21_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 33 'read' 'key_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%key_20_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_20_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 34 'read' 'key_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%key_19_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_19_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 35 'read' 'key_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%key_18_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_18_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 36 'read' 'key_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%key_17_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_17_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 37 'read' 'key_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%key_16_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_16_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 38 'read' 'key_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%key_15_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_15_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 39 'read' 'key_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%key_14_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_14_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 40 'read' 'key_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%key_13_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_13_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 41 'read' 'key_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%key_12_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_12_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 42 'read' 'key_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%key_11_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_11_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 43 'read' 'key_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%key_10_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_10_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 44 'read' 'key_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%key_9_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_9_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 45 'read' 'key_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%key_8_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_8_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 46 'read' 'key_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%key_7_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_7_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 47 'read' 'key_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%key_6_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_6_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 48 'read' 'key_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%key_5_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_5_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 49 'read' 'key_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%key_4_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_4_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 50 'read' 'key_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%key_3_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_3_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 51 'read' 'key_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%key_2_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_2_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 52 'read' 'key_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%key_1_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_1_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 53 'read' 'key_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%key_0_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_0_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 54 'read' 'key_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%query_47_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_47_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 55 'read' 'query_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%query_46_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_46_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 56 'read' 'query_46_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%query_45_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_45_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 57 'read' 'query_45_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%query_44_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_44_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 58 'read' 'query_44_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%query_43_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_43_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 59 'read' 'query_43_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%query_42_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_42_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 60 'read' 'query_42_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%query_41_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_41_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 61 'read' 'query_41_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%query_40_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_40_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 62 'read' 'query_40_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%query_39_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_39_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 63 'read' 'query_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%query_38_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_38_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 64 'read' 'query_38_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%query_37_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_37_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 65 'read' 'query_37_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%query_36_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_36_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 66 'read' 'query_36_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%query_35_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_35_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 67 'read' 'query_35_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%query_34_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_34_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 68 'read' 'query_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%query_33_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_33_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 69 'read' 'query_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%query_32_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_32_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 70 'read' 'query_32_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%query_31_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_31_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 71 'read' 'query_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%query_30_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_30_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 72 'read' 'query_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%query_29_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_29_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 73 'read' 'query_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%query_28_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_28_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 74 'read' 'query_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%query_27_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_27_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 75 'read' 'query_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%query_26_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_26_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 76 'read' 'query_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%query_25_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_25_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 77 'read' 'query_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%query_24_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_24_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 78 'read' 'query_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%query_23_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_23_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 79 'read' 'query_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%query_22_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_22_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 80 'read' 'query_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%query_21_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_21_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 81 'read' 'query_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%query_20_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_20_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 82 'read' 'query_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%query_19_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_19_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 83 'read' 'query_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%query_18_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_18_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 84 'read' 'query_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%query_17_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_17_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 85 'read' 'query_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%query_16_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_16_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 86 'read' 'query_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%query_15_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_15_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 87 'read' 'query_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%query_14_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_14_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 88 'read' 'query_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%query_13_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_13_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 89 'read' 'query_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%query_12_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_12_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 90 'read' 'query_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%query_11_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_11_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 91 'read' 'query_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%query_10_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_10_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 92 'read' 'query_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%query_9_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_9_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 93 'read' 'query_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%query_8_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_8_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 94 'read' 'query_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%query_7_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_7_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 95 'read' 'query_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%query_6_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_6_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 96 'read' 'query_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%query_5_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_5_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 97 'read' 'query_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%query_4_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_4_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 98 'read' 'query_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%query_3_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_3_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 99 'read' 'query_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%query_2_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_2_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 100 'read' 'query_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%query_1_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_1_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 101 'read' 'query_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%query_0_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_0_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 102 'read' 'query_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i13 %query_0_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 103 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln126_1 = sext i13 %key_0_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 104 'sext' 'sext_ln126_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126)   --->   "%sub_ln126 = sub i14 %sext_ln126, i14 %sext_ln126_1" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 105 'sub' 'sub_ln126' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126)   --->   "%sext_ln126_2 = sext i14 %sub_ln126" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 106 'sext' 'sext_ln126_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126 = mul i28 %sext_ln126_2, i28 %sext_ln126_2" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 107 'mul' 'mul_ln126' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 108 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i28 %mul_ln126" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 109 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.70ns)   --->   "%icmp_ln125 = icmp_ne  i8 %trunc_ln125, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 110 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 111 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.70ns)   --->   "%icmp_ln125_1 = icmp_eq  i5 %tmp_1, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 112 'icmp' 'icmp_ln125_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 113 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.70ns)   --->   "%icmp_ln125_2 = icmp_eq  i6 %tmp_2, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 114 'icmp' 'icmp_ln125_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.70ns)   --->   "%icmp_ln125_3 = icmp_eq  i6 %tmp_2, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 115 'icmp' 'icmp_ln125_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln126_3 = sext i13 %query_1_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 116 'sext' 'sext_ln126_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln126_4 = sext i13 %key_1_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 117 'sext' 'sext_ln126_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_1)   --->   "%sub_ln126_1 = sub i14 %sext_ln126_3, i14 %sext_ln126_4" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 118 'sub' 'sub_ln126_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_1)   --->   "%sext_ln126_5 = sext i14 %sub_ln126_1" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 119 'sext' 'sext_ln126_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_1 = mul i28 %sext_ln126_5, i28 %sext_ln126_5" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 120 'mul' 'mul_ln126_1' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln125_1 = trunc i28 %mul_ln126_1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 121 'trunc' 'trunc_ln125_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.70ns)   --->   "%icmp_ln125_4 = icmp_ne  i8 %trunc_ln125_1, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 122 'icmp' 'icmp_ln125_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln126_18 = sext i13 %key_6_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 123 'sext' 'sext_ln126_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_6)   --->   "%sub_ln126_6 = sub i14 %sext_ln126, i14 %sext_ln126_18" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 124 'sub' 'sub_ln126_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_6)   --->   "%sext_ln126_19 = sext i14 %sub_ln126_6" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 125 'sext' 'sext_ln126_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_6 = mul i28 %sext_ln126_19, i28 %sext_ln126_19" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 126 'mul' 'mul_ln126_6' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_6, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 127 'bitselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln125_6 = trunc i28 %mul_ln126_6" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 128 'trunc' 'trunc_ln125_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.70ns)   --->   "%icmp_ln125_24 = icmp_ne  i8 %trunc_ln125_6, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 129 'icmp' 'icmp_ln125_24' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_6, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 130 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.70ns)   --->   "%icmp_ln125_25 = icmp_eq  i5 %tmp_19, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 131 'icmp' 'icmp_ln125_25' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_6, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 132 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.70ns)   --->   "%icmp_ln125_26 = icmp_eq  i6 %tmp_20, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 133 'icmp' 'icmp_ln125_26' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.70ns)   --->   "%icmp_ln125_27 = icmp_eq  i6 %tmp_20, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 134 'icmp' 'icmp_ln125_27' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln126_20 = sext i13 %key_7_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 135 'sext' 'sext_ln126_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_7)   --->   "%sub_ln126_7 = sub i14 %sext_ln126_3, i14 %sext_ln126_20" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 136 'sub' 'sub_ln126_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_7)   --->   "%sext_ln126_21 = sext i14 %sub_ln126_7" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 137 'sext' 'sext_ln126_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_7 = mul i28 %sext_ln126_21, i28 %sext_ln126_21" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 138 'mul' 'mul_ln126_7' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln125_7 = trunc i28 %mul_ln126_7" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 139 'trunc' 'trunc_ln125_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.70ns)   --->   "%icmp_ln125_28 = icmp_ne  i8 %trunc_ln125_7, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 140 'icmp' 'icmp_ln125_28' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln126_30 = sext i13 %query_6_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 141 'sext' 'sext_ln126_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_12)   --->   "%sub_ln126_12 = sub i14 %sext_ln126_30, i14 %sext_ln126_1" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 142 'sub' 'sub_ln126_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 143 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_12)   --->   "%sext_ln126_31 = sext i14 %sub_ln126_12" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 143 'sext' 'sext_ln126_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_12 = mul i28 %sext_ln126_31, i28 %sext_ln126_31" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 144 'mul' 'mul_ln126_12' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_12, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 145 'bitselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln125_12 = trunc i28 %mul_ln126_12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 146 'trunc' 'trunc_ln125_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.70ns)   --->   "%icmp_ln125_48 = icmp_ne  i8 %trunc_ln125_12, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 147 'icmp' 'icmp_ln125_48' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_12, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 148 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.70ns)   --->   "%icmp_ln125_49 = icmp_eq  i5 %tmp_41, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 149 'icmp' 'icmp_ln125_49' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_12, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 150 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.70ns)   --->   "%icmp_ln125_50 = icmp_eq  i6 %tmp_42, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 151 'icmp' 'icmp_ln125_50' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.70ns)   --->   "%icmp_ln125_51 = icmp_eq  i6 %tmp_42, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 152 'icmp' 'icmp_ln125_51' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln126_32 = sext i13 %query_7_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 153 'sext' 'sext_ln126_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_13)   --->   "%sub_ln126_13 = sub i14 %sext_ln126_32, i14 %sext_ln126_4" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 154 'sub' 'sub_ln126_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_13)   --->   "%sext_ln126_33 = sext i14 %sub_ln126_13" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 155 'sext' 'sext_ln126_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_13 = mul i28 %sext_ln126_33, i28 %sext_ln126_33" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 156 'mul' 'mul_ln126_13' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln125_13 = trunc i28 %mul_ln126_13" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 157 'trunc' 'trunc_ln125_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.70ns)   --->   "%icmp_ln125_52 = icmp_ne  i8 %trunc_ln125_13, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 158 'icmp' 'icmp_ln125_52' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_18)   --->   "%sub_ln126_18 = sub i14 %sext_ln126_30, i14 %sext_ln126_18" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 159 'sub' 'sub_ln126_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 160 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_18)   --->   "%sext_ln126_42 = sext i14 %sub_ln126_18" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 160 'sext' 'sext_ln126_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_18 = mul i28 %sext_ln126_42, i28 %sext_ln126_42" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 161 'mul' 'mul_ln126_18' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_310 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_18, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 162 'bitselect' 'tmp_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln125_18 = trunc i28 %mul_ln126_18" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 163 'trunc' 'trunc_ln125_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.70ns)   --->   "%icmp_ln125_72 = icmp_ne  i8 %trunc_ln125_18, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 164 'icmp' 'icmp_ln125_72' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_18, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 165 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.70ns)   --->   "%icmp_ln125_73 = icmp_eq  i5 %tmp_63, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 166 'icmp' 'icmp_ln125_73' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_18, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 167 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.70ns)   --->   "%icmp_ln125_74 = icmp_eq  i6 %tmp_64, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 168 'icmp' 'icmp_ln125_74' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.70ns)   --->   "%icmp_ln125_75 = icmp_eq  i6 %tmp_64, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 169 'icmp' 'icmp_ln125_75' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_19)   --->   "%sub_ln126_19 = sub i14 %sext_ln126_32, i14 %sext_ln126_20" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 170 'sub' 'sub_ln126_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_19)   --->   "%sext_ln126_43 = sext i14 %sub_ln126_19" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 171 'sext' 'sext_ln126_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_19 = mul i28 %sext_ln126_43, i28 %sext_ln126_43" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 172 'mul' 'mul_ln126_19' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln125_19 = trunc i28 %mul_ln126_19" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 173 'trunc' 'trunc_ln125_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.70ns)   --->   "%icmp_ln125_76 = icmp_ne  i8 %trunc_ln125_19, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 174 'icmp' 'icmp_ln125_76' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln126_48 = sext i13 %query_12_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 175 'sext' 'sext_ln126_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln126_49 = sext i13 %key_12_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 176 'sext' 'sext_ln126_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_24)   --->   "%sub_ln126_24 = sub i14 %sext_ln126_48, i14 %sext_ln126_49" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 177 'sub' 'sub_ln126_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 178 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_24)   --->   "%sext_ln126_50 = sext i14 %sub_ln126_24" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 178 'sext' 'sext_ln126_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_24 = mul i28 %sext_ln126_50, i28 %sext_ln126_50" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 179 'mul' 'mul_ln126_24' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_376 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_24, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 180 'bitselect' 'tmp_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln125_24 = trunc i28 %mul_ln126_24" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 181 'trunc' 'trunc_ln125_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.70ns)   --->   "%icmp_ln125_96 = icmp_ne  i8 %trunc_ln125_24, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 182 'icmp' 'icmp_ln125_96' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_24, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 183 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.70ns)   --->   "%icmp_ln125_97 = icmp_eq  i5 %tmp_85, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 184 'icmp' 'icmp_ln125_97' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_24, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 185 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.70ns)   --->   "%icmp_ln125_98 = icmp_eq  i6 %tmp_86, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 186 'icmp' 'icmp_ln125_98' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.70ns)   --->   "%icmp_ln125_99 = icmp_eq  i6 %tmp_86, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 187 'icmp' 'icmp_ln125_99' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln126_51 = sext i13 %query_13_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 188 'sext' 'sext_ln126_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln126_52 = sext i13 %key_13_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 189 'sext' 'sext_ln126_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_25)   --->   "%sub_ln126_25 = sub i14 %sext_ln126_51, i14 %sext_ln126_52" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 190 'sub' 'sub_ln126_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_25)   --->   "%sext_ln126_53 = sext i14 %sub_ln126_25" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 191 'sext' 'sext_ln126_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_25 = mul i28 %sext_ln126_53, i28 %sext_ln126_53" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 192 'mul' 'mul_ln126_25' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln125_25 = trunc i28 %mul_ln126_25" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 193 'trunc' 'trunc_ln125_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.70ns)   --->   "%icmp_ln125_100 = icmp_ne  i8 %trunc_ln125_25, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 194 'icmp' 'icmp_ln125_100' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln126_66 = sext i13 %key_18_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 195 'sext' 'sext_ln126_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_30)   --->   "%sub_ln126_30 = sub i14 %sext_ln126_48, i14 %sext_ln126_66" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 196 'sub' 'sub_ln126_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 197 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_30)   --->   "%sext_ln126_67 = sext i14 %sub_ln126_30" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 197 'sext' 'sext_ln126_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_30 = mul i28 %sext_ln126_67, i28 %sext_ln126_67" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 198 'mul' 'mul_ln126_30' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_418 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_30, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 199 'bitselect' 'tmp_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln125_30 = trunc i28 %mul_ln126_30" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 200 'trunc' 'trunc_ln125_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.70ns)   --->   "%icmp_ln125_120 = icmp_ne  i8 %trunc_ln125_30, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 201 'icmp' 'icmp_ln125_120' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_30, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 202 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.70ns)   --->   "%icmp_ln125_121 = icmp_eq  i5 %tmp_107, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 203 'icmp' 'icmp_ln125_121' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_30, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 204 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.70ns)   --->   "%icmp_ln125_122 = icmp_eq  i6 %tmp_108, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 205 'icmp' 'icmp_ln125_122' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.70ns)   --->   "%icmp_ln125_123 = icmp_eq  i6 %tmp_108, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 206 'icmp' 'icmp_ln125_123' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln126_68 = sext i13 %key_19_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 207 'sext' 'sext_ln126_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_31)   --->   "%sub_ln126_31 = sub i14 %sext_ln126_51, i14 %sext_ln126_68" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 208 'sub' 'sub_ln126_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 209 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_31)   --->   "%sext_ln126_69 = sext i14 %sub_ln126_31" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 209 'sext' 'sext_ln126_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_31 = mul i28 %sext_ln126_69, i28 %sext_ln126_69" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 210 'mul' 'mul_ln126_31' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln125_31 = trunc i28 %mul_ln126_31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 211 'trunc' 'trunc_ln125_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.70ns)   --->   "%icmp_ln125_124 = icmp_ne  i8 %trunc_ln125_31, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 212 'icmp' 'icmp_ln125_124' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln126_78 = sext i13 %query_18_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 213 'sext' 'sext_ln126_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_36)   --->   "%sub_ln126_36 = sub i14 %sext_ln126_78, i14 %sext_ln126_49" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 214 'sub' 'sub_ln126_36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 215 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_36)   --->   "%sext_ln126_79 = sext i14 %sub_ln126_36" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 215 'sext' 'sext_ln126_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_36 = mul i28 %sext_ln126_79, i28 %sext_ln126_79" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 216 'mul' 'mul_ln126_36' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_460 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_36, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 217 'bitselect' 'tmp_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln125_36 = trunc i28 %mul_ln126_36" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 218 'trunc' 'trunc_ln125_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.70ns)   --->   "%icmp_ln125_144 = icmp_ne  i8 %trunc_ln125_36, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 219 'icmp' 'icmp_ln125_144' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_36, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 220 'partselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.70ns)   --->   "%icmp_ln125_145 = icmp_eq  i5 %tmp_129, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 221 'icmp' 'icmp_ln125_145' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_130 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_36, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 222 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.70ns)   --->   "%icmp_ln125_146 = icmp_eq  i6 %tmp_130, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 223 'icmp' 'icmp_ln125_146' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.70ns)   --->   "%icmp_ln125_147 = icmp_eq  i6 %tmp_130, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 224 'icmp' 'icmp_ln125_147' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln126_80 = sext i13 %query_19_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 225 'sext' 'sext_ln126_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_37)   --->   "%sub_ln126_37 = sub i14 %sext_ln126_80, i14 %sext_ln126_52" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 226 'sub' 'sub_ln126_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 227 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_37)   --->   "%sext_ln126_81 = sext i14 %sub_ln126_37" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 227 'sext' 'sext_ln126_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_37 = mul i28 %sext_ln126_81, i28 %sext_ln126_81" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 228 'mul' 'mul_ln126_37' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln125_37 = trunc i28 %mul_ln126_37" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 229 'trunc' 'trunc_ln125_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.70ns)   --->   "%icmp_ln125_148 = icmp_ne  i8 %trunc_ln125_37, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 230 'icmp' 'icmp_ln125_148' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_42)   --->   "%sub_ln126_42 = sub i14 %sext_ln126_78, i14 %sext_ln126_66" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 231 'sub' 'sub_ln126_42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 232 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_42)   --->   "%sext_ln126_90 = sext i14 %sub_ln126_42" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 232 'sext' 'sext_ln126_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_42 = mul i28 %sext_ln126_90, i28 %sext_ln126_90" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 233 'mul' 'mul_ln126_42' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_502 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_42, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 234 'bitselect' 'tmp_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln125_42 = trunc i28 %mul_ln126_42" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 235 'trunc' 'trunc_ln125_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.70ns)   --->   "%icmp_ln125_168 = icmp_ne  i8 %trunc_ln125_42, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 236 'icmp' 'icmp_ln125_168' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_151 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_42, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 237 'partselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.70ns)   --->   "%icmp_ln125_169 = icmp_eq  i5 %tmp_151, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 238 'icmp' 'icmp_ln125_169' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_152 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_42, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 239 'partselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.70ns)   --->   "%icmp_ln125_170 = icmp_eq  i6 %tmp_152, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 240 'icmp' 'icmp_ln125_170' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 241 [1/1] (0.70ns)   --->   "%icmp_ln125_171 = icmp_eq  i6 %tmp_152, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 241 'icmp' 'icmp_ln125_171' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_43)   --->   "%sub_ln126_43 = sub i14 %sext_ln126_80, i14 %sext_ln126_68" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 242 'sub' 'sub_ln126_43' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 243 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_43)   --->   "%sext_ln126_91 = sext i14 %sub_ln126_43" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 243 'sext' 'sext_ln126_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_43 = mul i28 %sext_ln126_91, i28 %sext_ln126_91" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 244 'mul' 'mul_ln126_43' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln125_43 = trunc i28 %mul_ln126_43" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 245 'trunc' 'trunc_ln125_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.70ns)   --->   "%icmp_ln125_172 = icmp_ne  i8 %trunc_ln125_43, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 246 'icmp' 'icmp_ln125_172' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln126_96 = sext i13 %query_24_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 247 'sext' 'sext_ln126_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln126_97 = sext i13 %key_24_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 248 'sext' 'sext_ln126_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_48)   --->   "%sub_ln126_48 = sub i14 %sext_ln126_96, i14 %sext_ln126_97" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 249 'sub' 'sub_ln126_48' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 250 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_48)   --->   "%sext_ln126_98 = sext i14 %sub_ln126_48" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 250 'sext' 'sext_ln126_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_48 = mul i28 %sext_ln126_98, i28 %sext_ln126_98" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 251 'mul' 'mul_ln126_48' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_544 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_48, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 252 'bitselect' 'tmp_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln125_48 = trunc i28 %mul_ln126_48" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 253 'trunc' 'trunc_ln125_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.70ns)   --->   "%icmp_ln125_192 = icmp_ne  i8 %trunc_ln125_48, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 254 'icmp' 'icmp_ln125_192' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_173 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_48, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 255 'partselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.70ns)   --->   "%icmp_ln125_193 = icmp_eq  i5 %tmp_173, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 256 'icmp' 'icmp_ln125_193' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_174 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_48, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 257 'partselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.70ns)   --->   "%icmp_ln125_194 = icmp_eq  i6 %tmp_174, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 258 'icmp' 'icmp_ln125_194' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (0.70ns)   --->   "%icmp_ln125_195 = icmp_eq  i6 %tmp_174, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 259 'icmp' 'icmp_ln125_195' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln126_99 = sext i13 %query_25_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 260 'sext' 'sext_ln126_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln126_100 = sext i13 %key_25_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 261 'sext' 'sext_ln126_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_49)   --->   "%sub_ln126_49 = sub i14 %sext_ln126_99, i14 %sext_ln126_100" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 262 'sub' 'sub_ln126_49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 263 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_49)   --->   "%sext_ln126_101 = sext i14 %sub_ln126_49" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 263 'sext' 'sext_ln126_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_49 = mul i28 %sext_ln126_101, i28 %sext_ln126_101" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 264 'mul' 'mul_ln126_49' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln125_49 = trunc i28 %mul_ln126_49" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 265 'trunc' 'trunc_ln125_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.70ns)   --->   "%icmp_ln125_196 = icmp_ne  i8 %trunc_ln125_49, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 266 'icmp' 'icmp_ln125_196' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln126_114 = sext i13 %key_30_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 267 'sext' 'sext_ln126_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_54)   --->   "%sub_ln126_54 = sub i14 %sext_ln126_96, i14 %sext_ln126_114" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 268 'sub' 'sub_ln126_54' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 269 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_54)   --->   "%sext_ln126_115 = sext i14 %sub_ln126_54" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 269 'sext' 'sext_ln126_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_54 = mul i28 %sext_ln126_115, i28 %sext_ln126_115" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 270 'mul' 'mul_ln126_54' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_586 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_54, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 271 'bitselect' 'tmp_586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln125_54 = trunc i28 %mul_ln126_54" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 272 'trunc' 'trunc_ln125_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.70ns)   --->   "%icmp_ln125_216 = icmp_ne  i8 %trunc_ln125_54, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 273 'icmp' 'icmp_ln125_216' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_195 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_54, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 274 'partselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.70ns)   --->   "%icmp_ln125_217 = icmp_eq  i5 %tmp_195, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 275 'icmp' 'icmp_ln125_217' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_196 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_54, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 276 'partselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.70ns)   --->   "%icmp_ln125_218 = icmp_eq  i6 %tmp_196, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 277 'icmp' 'icmp_ln125_218' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 278 [1/1] (0.70ns)   --->   "%icmp_ln125_219 = icmp_eq  i6 %tmp_196, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 278 'icmp' 'icmp_ln125_219' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln126_116 = sext i13 %key_31_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 279 'sext' 'sext_ln126_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_55)   --->   "%sub_ln126_55 = sub i14 %sext_ln126_99, i14 %sext_ln126_116" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 280 'sub' 'sub_ln126_55' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 281 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_55)   --->   "%sext_ln126_117 = sext i14 %sub_ln126_55" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 281 'sext' 'sext_ln126_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_55 = mul i28 %sext_ln126_117, i28 %sext_ln126_117" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 282 'mul' 'mul_ln126_55' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln125_55 = trunc i28 %mul_ln126_55" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 283 'trunc' 'trunc_ln125_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.70ns)   --->   "%icmp_ln125_220 = icmp_ne  i8 %trunc_ln125_55, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 284 'icmp' 'icmp_ln125_220' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln126_126 = sext i13 %query_30_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 285 'sext' 'sext_ln126_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_60)   --->   "%sub_ln126_60 = sub i14 %sext_ln126_126, i14 %sext_ln126_97" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 286 'sub' 'sub_ln126_60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 287 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_60)   --->   "%sext_ln126_127 = sext i14 %sub_ln126_60" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 287 'sext' 'sext_ln126_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_60 = mul i28 %sext_ln126_127, i28 %sext_ln126_127" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 288 'mul' 'mul_ln126_60' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_628 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_60, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 289 'bitselect' 'tmp_628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln125_60 = trunc i28 %mul_ln126_60" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 290 'trunc' 'trunc_ln125_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.70ns)   --->   "%icmp_ln125_240 = icmp_ne  i8 %trunc_ln125_60, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 291 'icmp' 'icmp_ln125_240' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_217 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_60, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 292 'partselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.70ns)   --->   "%icmp_ln125_241 = icmp_eq  i5 %tmp_217, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 293 'icmp' 'icmp_ln125_241' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_218 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_60, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 294 'partselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.70ns)   --->   "%icmp_ln125_242 = icmp_eq  i6 %tmp_218, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 295 'icmp' 'icmp_ln125_242' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 296 [1/1] (0.70ns)   --->   "%icmp_ln125_243 = icmp_eq  i6 %tmp_218, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 296 'icmp' 'icmp_ln125_243' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln126_128 = sext i13 %query_31_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 297 'sext' 'sext_ln126_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_61)   --->   "%sub_ln126_61 = sub i14 %sext_ln126_128, i14 %sext_ln126_100" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 298 'sub' 'sub_ln126_61' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 299 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_61)   --->   "%sext_ln126_129 = sext i14 %sub_ln126_61" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 299 'sext' 'sext_ln126_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_61 = mul i28 %sext_ln126_129, i28 %sext_ln126_129" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 300 'mul' 'mul_ln126_61' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln125_61 = trunc i28 %mul_ln126_61" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 301 'trunc' 'trunc_ln125_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.70ns)   --->   "%icmp_ln125_244 = icmp_ne  i8 %trunc_ln125_61, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 302 'icmp' 'icmp_ln125_244' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 303 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_66)   --->   "%sub_ln126_66 = sub i14 %sext_ln126_126, i14 %sext_ln126_114" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 303 'sub' 'sub_ln126_66' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 304 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_66)   --->   "%sext_ln126_138 = sext i14 %sub_ln126_66" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 304 'sext' 'sext_ln126_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_66 = mul i28 %sext_ln126_138, i28 %sext_ln126_138" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 305 'mul' 'mul_ln126_66' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_670 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_66, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 306 'bitselect' 'tmp_670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%trunc_ln125_66 = trunc i28 %mul_ln126_66" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 307 'trunc' 'trunc_ln125_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.70ns)   --->   "%icmp_ln125_264 = icmp_ne  i8 %trunc_ln125_66, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 308 'icmp' 'icmp_ln125_264' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_239 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_66, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 309 'partselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.70ns)   --->   "%icmp_ln125_265 = icmp_eq  i5 %tmp_239, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 310 'icmp' 'icmp_ln125_265' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_240 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_66, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 311 'partselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.70ns)   --->   "%icmp_ln125_266 = icmp_eq  i6 %tmp_240, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 312 'icmp' 'icmp_ln125_266' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 313 [1/1] (0.70ns)   --->   "%icmp_ln125_267 = icmp_eq  i6 %tmp_240, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 313 'icmp' 'icmp_ln125_267' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 314 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_67)   --->   "%sub_ln126_67 = sub i14 %sext_ln126_128, i14 %sext_ln126_116" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 314 'sub' 'sub_ln126_67' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 315 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_67)   --->   "%sext_ln126_139 = sext i14 %sub_ln126_67" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 315 'sext' 'sext_ln126_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_67 = mul i28 %sext_ln126_139, i28 %sext_ln126_139" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 316 'mul' 'mul_ln126_67' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln125_67 = trunc i28 %mul_ln126_67" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 317 'trunc' 'trunc_ln125_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.70ns)   --->   "%icmp_ln125_268 = icmp_ne  i8 %trunc_ln125_67, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 318 'icmp' 'icmp_ln125_268' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln126_144 = sext i13 %query_36_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 319 'sext' 'sext_ln126_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln126_145 = sext i13 %key_36_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 320 'sext' 'sext_ln126_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_72)   --->   "%sub_ln126_72 = sub i14 %sext_ln126_144, i14 %sext_ln126_145" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 321 'sub' 'sub_ln126_72' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 322 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_72)   --->   "%sext_ln126_146 = sext i14 %sub_ln126_72" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 322 'sext' 'sext_ln126_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_72 = mul i28 %sext_ln126_146, i28 %sext_ln126_146" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 323 'mul' 'mul_ln126_72' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_712 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_72, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 324 'bitselect' 'tmp_712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln125_72 = trunc i28 %mul_ln126_72" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 325 'trunc' 'trunc_ln125_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.70ns)   --->   "%icmp_ln125_288 = icmp_ne  i8 %trunc_ln125_72, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 326 'icmp' 'icmp_ln125_288' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_261 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_72, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 327 'partselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.70ns)   --->   "%icmp_ln125_289 = icmp_eq  i5 %tmp_261, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 328 'icmp' 'icmp_ln125_289' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_262 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_72, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 329 'partselect' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.70ns)   --->   "%icmp_ln125_290 = icmp_eq  i6 %tmp_262, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 330 'icmp' 'icmp_ln125_290' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 331 [1/1] (0.70ns)   --->   "%icmp_ln125_291 = icmp_eq  i6 %tmp_262, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 331 'icmp' 'icmp_ln125_291' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln126_147 = sext i13 %query_37_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 332 'sext' 'sext_ln126_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln126_148 = sext i13 %key_37_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 333 'sext' 'sext_ln126_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_73)   --->   "%sub_ln126_73 = sub i14 %sext_ln126_147, i14 %sext_ln126_148" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 334 'sub' 'sub_ln126_73' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 335 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_73)   --->   "%sext_ln126_149 = sext i14 %sub_ln126_73" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 335 'sext' 'sext_ln126_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_73 = mul i28 %sext_ln126_149, i28 %sext_ln126_149" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 336 'mul' 'mul_ln126_73' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln125_73 = trunc i28 %mul_ln126_73" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 337 'trunc' 'trunc_ln125_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.70ns)   --->   "%icmp_ln125_292 = icmp_ne  i8 %trunc_ln125_73, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 338 'icmp' 'icmp_ln125_292' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln126_162 = sext i13 %key_42_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 339 'sext' 'sext_ln126_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_78)   --->   "%sub_ln126_78 = sub i14 %sext_ln126_144, i14 %sext_ln126_162" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 340 'sub' 'sub_ln126_78' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 341 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_78)   --->   "%sext_ln126_163 = sext i14 %sub_ln126_78" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 341 'sext' 'sext_ln126_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_78 = mul i28 %sext_ln126_163, i28 %sext_ln126_163" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 342 'mul' 'mul_ln126_78' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_754 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_78, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 343 'bitselect' 'tmp_754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln125_78 = trunc i28 %mul_ln126_78" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 344 'trunc' 'trunc_ln125_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.70ns)   --->   "%icmp_ln125_312 = icmp_ne  i8 %trunc_ln125_78, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 345 'icmp' 'icmp_ln125_312' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_283 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_78, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 346 'partselect' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.70ns)   --->   "%icmp_ln125_313 = icmp_eq  i5 %tmp_283, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 347 'icmp' 'icmp_ln125_313' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_284 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_78, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 348 'partselect' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.70ns)   --->   "%icmp_ln125_314 = icmp_eq  i6 %tmp_284, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 349 'icmp' 'icmp_ln125_314' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (0.70ns)   --->   "%icmp_ln125_315 = icmp_eq  i6 %tmp_284, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 350 'icmp' 'icmp_ln125_315' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln126_164 = sext i13 %key_43_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 351 'sext' 'sext_ln126_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_79)   --->   "%sub_ln126_79 = sub i14 %sext_ln126_147, i14 %sext_ln126_164" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 352 'sub' 'sub_ln126_79' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 353 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_79)   --->   "%sext_ln126_165 = sext i14 %sub_ln126_79" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 353 'sext' 'sext_ln126_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_79 = mul i28 %sext_ln126_165, i28 %sext_ln126_165" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 354 'mul' 'mul_ln126_79' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln125_79 = trunc i28 %mul_ln126_79" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 355 'trunc' 'trunc_ln125_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.70ns)   --->   "%icmp_ln125_316 = icmp_ne  i8 %trunc_ln125_79, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 356 'icmp' 'icmp_ln125_316' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln126_174 = sext i13 %query_42_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 357 'sext' 'sext_ln126_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_84)   --->   "%sub_ln126_84 = sub i14 %sext_ln126_174, i14 %sext_ln126_145" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 358 'sub' 'sub_ln126_84' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 359 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_84)   --->   "%sext_ln126_175 = sext i14 %sub_ln126_84" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 359 'sext' 'sext_ln126_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_84 = mul i28 %sext_ln126_175, i28 %sext_ln126_175" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 360 'mul' 'mul_ln126_84' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_796 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_84, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 361 'bitselect' 'tmp_796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%trunc_ln125_84 = trunc i28 %mul_ln126_84" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 362 'trunc' 'trunc_ln125_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.70ns)   --->   "%icmp_ln125_336 = icmp_ne  i8 %trunc_ln125_84, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 363 'icmp' 'icmp_ln125_336' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_305 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_84, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 364 'partselect' 'tmp_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.70ns)   --->   "%icmp_ln125_337 = icmp_eq  i5 %tmp_305, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 365 'icmp' 'icmp_ln125_337' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_306 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_84, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 366 'partselect' 'tmp_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.70ns)   --->   "%icmp_ln125_338 = icmp_eq  i6 %tmp_306, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 367 'icmp' 'icmp_ln125_338' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 368 [1/1] (0.70ns)   --->   "%icmp_ln125_339 = icmp_eq  i6 %tmp_306, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 368 'icmp' 'icmp_ln125_339' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln126_176 = sext i13 %query_43_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 369 'sext' 'sext_ln126_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_85)   --->   "%sub_ln126_85 = sub i14 %sext_ln126_176, i14 %sext_ln126_148" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 370 'sub' 'sub_ln126_85' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 371 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_85)   --->   "%sext_ln126_177 = sext i14 %sub_ln126_85" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 371 'sext' 'sext_ln126_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_85 = mul i28 %sext_ln126_177, i28 %sext_ln126_177" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 372 'mul' 'mul_ln126_85' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln125_85 = trunc i28 %mul_ln126_85" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 373 'trunc' 'trunc_ln125_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.70ns)   --->   "%icmp_ln125_340 = icmp_ne  i8 %trunc_ln125_85, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 374 'icmp' 'icmp_ln125_340' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 375 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_90)   --->   "%sub_ln126_90 = sub i14 %sext_ln126_174, i14 %sext_ln126_162" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 375 'sub' 'sub_ln126_90' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 376 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_90)   --->   "%sext_ln126_186 = sext i14 %sub_ln126_90" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 376 'sext' 'sext_ln126_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_90 = mul i28 %sext_ln126_186, i28 %sext_ln126_186" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 377 'mul' 'mul_ln126_90' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_838 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_90, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 378 'bitselect' 'tmp_838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln125_90 = trunc i28 %mul_ln126_90" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 379 'trunc' 'trunc_ln125_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.70ns)   --->   "%icmp_ln125_360 = icmp_ne  i8 %trunc_ln125_90, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 380 'icmp' 'icmp_ln125_360' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_327 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_90, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 381 'partselect' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.70ns)   --->   "%icmp_ln125_361 = icmp_eq  i5 %tmp_327, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 382 'icmp' 'icmp_ln125_361' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_328 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_90, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 383 'partselect' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.70ns)   --->   "%icmp_ln125_362 = icmp_eq  i6 %tmp_328, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 384 'icmp' 'icmp_ln125_362' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 385 [1/1] (0.70ns)   --->   "%icmp_ln125_363 = icmp_eq  i6 %tmp_328, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 385 'icmp' 'icmp_ln125_363' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 386 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_91)   --->   "%sub_ln126_91 = sub i14 %sext_ln126_176, i14 %sext_ln126_164" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 386 'sub' 'sub_ln126_91' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 387 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_91)   --->   "%sext_ln126_187 = sext i14 %sub_ln126_91" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 387 'sext' 'sext_ln126_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_91 = mul i28 %sext_ln126_187, i28 %sext_ln126_187" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 388 'mul' 'mul_ln126_91' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln125_91 = trunc i28 %mul_ln126_91" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 389 'trunc' 'trunc_ln125_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.70ns)   --->   "%icmp_ln125_364 = icmp_ne  i8 %trunc_ln125_91, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 390 'icmp' 'icmp_ln125_364' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.41>
ST_2 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%sum = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 391 'partselect' 'sum' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 392 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 393 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 394 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%or_ln125 = or i1 %tmp_5, i1 %icmp_ln125" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 395 'or' 'or_ln125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%and_ln125 = and i1 %or_ln125, i1 %tmp_8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 396 'and' 'and_ln125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%zext_ln125 = zext i1 %and_ln125" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 397 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_1 = add i13 %sum, i13 %zext_ln125" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 398 'add' 'sum_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 399 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1)   --->   "%xor_ln125 = xor i1 %tmp_14, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 400 'xor' 'xor_ln125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 401 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1 = and i1 %tmp_11, i1 %xor_ln125" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 401 'and' 'and_ln125_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_4)   --->   "%select_ln125 = select i1 %and_ln125_1, i1 %icmp_ln125_2, i1 %icmp_ln125_3" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 402 'select' 'select_ln125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_5)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 403 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_5)   --->   "%xor_ln125_384 = xor i1 %tmp_17, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 404 'xor' 'xor_ln125_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_5)   --->   "%and_ln125_2 = and i1 %icmp_ln125_1, i1 %xor_ln125_384" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 405 'and' 'and_ln125_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_5)   --->   "%select_ln125_1 = select i1 %and_ln125_1, i1 %and_ln125_2, i1 %icmp_ln125_2" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 406 'select' 'select_ln125_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_2)   --->   "%and_ln125_3 = and i1 %and_ln125_1, i1 %icmp_ln125_2" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 407 'and' 'and_ln125_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_4)   --->   "%xor_ln125_1 = xor i1 %select_ln125, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 408 'xor' 'xor_ln125_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_4)   --->   "%or_ln125_1 = or i1 %tmp_14, i1 %xor_ln125_1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 409 'or' 'or_ln125_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_4)   --->   "%xor_ln125_2 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 410 'xor' 'xor_ln125_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 411 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_4 = and i1 %or_ln125_1, i1 %xor_ln125_2" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 411 'and' 'and_ln125_4' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 412 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_5 = and i1 %tmp_14, i1 %select_ln125_1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 412 'and' 'and_ln125_5' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_2)   --->   "%or_ln125_288 = or i1 %and_ln125_3, i1 %and_ln125_5" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 413 'or' 'or_ln125_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_2)   --->   "%xor_ln125_3 = xor i1 %or_ln125_288, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 414 'xor' 'xor_ln125_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_2)   --->   "%and_ln125_6 = and i1 %tmp, i1 %xor_ln125_3" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 415 'and' 'and_ln125_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 416 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_2 = or i1 %and_ln125_4, i1 %and_ln125_6" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 416 'or' 'or_ln125_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node add_ln125)   --->   "%select_ln125_2 = select i1 %and_ln125_4, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 417 'select' 'select_ln125_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node add_ln125)   --->   "%select_ln125_3 = select i1 %or_ln125_2, i13 %select_ln125_2, i13 %sum_1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 418 'select' 'select_ln125_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node add_ln125)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_3, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 419 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node add_ln125)   --->   "%sext_ln125 = sext i22 %shl_ln" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 420 'sext' 'sext_ln125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125 = add i28 %sext_ln125, i28 %mul_ln126_1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 421 'add' 'add_ln125' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 422 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node sum_3)   --->   "%sum_2 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 423 'partselect' 'sum_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node sum_3)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 424 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node sum_3)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 425 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_8)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 426 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node sum_3)   --->   "%or_ln125_3 = or i1 %tmp_21, i1 %icmp_ln125_4" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 427 'or' 'or_ln125_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node sum_3)   --->   "%and_ln125_7 = and i1 %or_ln125_3, i1 %tmp_22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 428 'and' 'and_ln125_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node sum_3)   --->   "%zext_ln125_1 = zext i1 %and_ln125_7" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 429 'zext' 'zext_ln125_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_3 = add i13 %sum_2, i13 %zext_ln125_1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 430 'add' 'sum_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_3, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 431 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_8)   --->   "%xor_ln125_4 = xor i1 %tmp_27, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 432 'xor' 'xor_ln125_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 433 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_8 = and i1 %tmp_24, i1 %xor_ln125_4" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 433 'and' 'and_ln125_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 434 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (0.70ns)   --->   "%icmp_ln125_5 = icmp_eq  i5 %tmp_3, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 435 'icmp' 'icmp_ln125_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 436 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 437 [1/1] (0.70ns)   --->   "%icmp_ln125_6 = icmp_eq  i6 %tmp_4, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 437 'icmp' 'icmp_ln125_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 438 [1/1] (0.70ns)   --->   "%icmp_ln125_7 = icmp_eq  i6 %tmp_4, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 438 'icmp' 'icmp_ln125_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_11)   --->   "%select_ln125_4 = select i1 %and_ln125_8, i1 %icmp_ln125_6, i1 %icmp_ln125_7" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 439 'select' 'select_ln125_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_12)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 440 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_12)   --->   "%xor_ln125_385 = xor i1 %tmp_30, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 441 'xor' 'xor_ln125_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_12)   --->   "%and_ln125_9 = and i1 %icmp_ln125_5, i1 %xor_ln125_385" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 442 'and' 'and_ln125_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_12)   --->   "%select_ln125_5 = select i1 %and_ln125_8, i1 %and_ln125_9, i1 %icmp_ln125_6" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 443 'select' 'select_ln125_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_5)   --->   "%and_ln125_10 = and i1 %and_ln125_8, i1 %icmp_ln125_6" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 444 'and' 'and_ln125_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_11)   --->   "%xor_ln125_5 = xor i1 %select_ln125_4, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 445 'xor' 'xor_ln125_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_11)   --->   "%or_ln125_4 = or i1 %tmp_27, i1 %xor_ln125_5" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 446 'or' 'or_ln125_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_11)   --->   "%xor_ln125_6 = xor i1 %tmp_18, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 447 'xor' 'xor_ln125_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 448 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_11 = and i1 %or_ln125_4, i1 %xor_ln125_6" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 448 'and' 'and_ln125_11' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 449 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_12 = and i1 %tmp_27, i1 %select_ln125_5" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 449 'and' 'and_ln125_12' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_5)   --->   "%or_ln125_289 = or i1 %and_ln125_10, i1 %and_ln125_12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 450 'or' 'or_ln125_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_5)   --->   "%xor_ln125_7 = xor i1 %or_ln125_289, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 451 'xor' 'xor_ln125_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_5)   --->   "%and_ln125_13 = and i1 %tmp_18, i1 %xor_ln125_7" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 452 'and' 'and_ln125_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 453 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_5 = or i1 %and_ln125_11, i1 %and_ln125_13" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 453 'or' 'or_ln125_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln126_6 = sext i13 %query_2_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 454 'sext' 'sext_ln126_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln126_7 = sext i13 %key_2_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 455 'sext' 'sext_ln126_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_2)   --->   "%sub_ln126_2 = sub i14 %sext_ln126_6, i14 %sext_ln126_7" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 456 'sub' 'sub_ln126_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 457 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_2)   --->   "%sext_ln126_8 = sext i14 %sub_ln126_2" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 457 'sext' 'sext_ln126_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_2 = mul i28 %sext_ln126_8, i28 %sext_ln126_8" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 458 'mul' 'mul_ln126_2' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln125_2 = trunc i28 %mul_ln126_2" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 459 'trunc' 'trunc_ln125_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 460 [1/1] (0.70ns)   --->   "%icmp_ln125_8 = icmp_ne  i8 %trunc_ln125_2, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 460 'icmp' 'icmp_ln125_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln126_9 = sext i13 %query_3_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 461 'sext' 'sext_ln126_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%sext_ln126_10 = sext i13 %key_3_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 462 'sext' 'sext_ln126_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_3)   --->   "%sub_ln126_3 = sub i14 %sext_ln126_9, i14 %sext_ln126_10" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 463 'sub' 'sub_ln126_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 464 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_3)   --->   "%sext_ln126_11 = sext i14 %sub_ln126_3" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 464 'sext' 'sext_ln126_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_3 = mul i28 %sext_ln126_11, i28 %sext_ln126_11" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 465 'mul' 'mul_ln126_3' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%trunc_ln125_3 = trunc i28 %mul_ln126_3" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 466 'trunc' 'trunc_ln125_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 467 [1/1] (0.70ns)   --->   "%icmp_ln125_12 = icmp_ne  i8 %trunc_ln125_3, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 467 'icmp' 'icmp_ln125_12' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node sum_15)   --->   "%sum_14 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_6, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 468 'partselect' 'sum_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node sum_15)   --->   "%tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_6, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 469 'bitselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node sum_15)   --->   "%tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_6, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 470 'bitselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_43)   --->   "%tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_6, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 471 'bitselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node sum_15)   --->   "%or_ln125_18 = or i1 %tmp_109, i1 %icmp_ln125_24" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 472 'or' 'or_ln125_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node sum_15)   --->   "%and_ln125_42 = and i1 %or_ln125_18, i1 %tmp_110" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 473 'and' 'and_ln125_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node sum_15)   --->   "%zext_ln125_6 = zext i1 %and_ln125_42" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 474 'zext' 'zext_ln125_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 475 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_15 = add i13 %sum_14, i13 %zext_ln125_6" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 475 'add' 'sum_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_15, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 476 'bitselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_43)   --->   "%xor_ln125_24 = xor i1 %tmp_115, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 477 'xor' 'xor_ln125_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 478 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_43 = and i1 %tmp_112, i1 %xor_ln125_24" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 478 'and' 'and_ln125_43' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_46)   --->   "%select_ln125_24 = select i1 %and_ln125_43, i1 %icmp_ln125_26, i1 %icmp_ln125_27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 479 'select' 'select_ln125_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_47)   --->   "%tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_6, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 480 'bitselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_47)   --->   "%xor_ln125_390 = xor i1 %tmp_118, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 481 'xor' 'xor_ln125_390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_47)   --->   "%and_ln125_44 = and i1 %icmp_ln125_25, i1 %xor_ln125_390" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 482 'and' 'and_ln125_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_47)   --->   "%select_ln125_25 = select i1 %and_ln125_43, i1 %and_ln125_44, i1 %icmp_ln125_26" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 483 'select' 'select_ln125_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_20)   --->   "%and_ln125_45 = and i1 %and_ln125_43, i1 %icmp_ln125_26" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 484 'and' 'and_ln125_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_46)   --->   "%xor_ln125_25 = xor i1 %select_ln125_24, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 485 'xor' 'xor_ln125_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_46)   --->   "%or_ln125_19 = or i1 %tmp_115, i1 %xor_ln125_25" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 486 'or' 'or_ln125_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_46)   --->   "%xor_ln125_26 = xor i1 %tmp_106, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 487 'xor' 'xor_ln125_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 488 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_46 = and i1 %or_ln125_19, i1 %xor_ln125_26" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 488 'and' 'and_ln125_46' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 489 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_47 = and i1 %tmp_115, i1 %select_ln125_25" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 489 'and' 'and_ln125_47' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_20)   --->   "%or_ln125_294 = or i1 %and_ln125_45, i1 %and_ln125_47" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 490 'or' 'or_ln125_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_20)   --->   "%xor_ln125_27 = xor i1 %or_ln125_294, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 491 'xor' 'xor_ln125_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_20)   --->   "%and_ln125_48 = and i1 %tmp_106, i1 %xor_ln125_27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 492 'and' 'and_ln125_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 493 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_20 = or i1 %and_ln125_46, i1 %and_ln125_48" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 493 'or' 'or_ln125_20' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_11)   --->   "%select_ln125_26 = select i1 %and_ln125_46, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 494 'select' 'select_ln125_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_11)   --->   "%select_ln125_27 = select i1 %or_ln125_20, i13 %select_ln125_26, i13 %sum_15" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 495 'select' 'select_ln125_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_11)   --->   "%shl_ln125_5 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_27, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 496 'bitconcatenate' 'shl_ln125_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_11)   --->   "%sext_ln125_5 = sext i22 %shl_ln125_5" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 497 'sext' 'sext_ln125_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 498 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_11 = add i28 %sext_ln125_5, i28 %mul_ln126_7" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 498 'add' 'add_ln125_11' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_11, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 499 'bitselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node sum_17)   --->   "%sum_16 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_11, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 500 'partselect' 'sum_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node sum_17)   --->   "%tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_11, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 501 'bitselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node sum_17)   --->   "%tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_11, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 502 'bitselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_50)   --->   "%tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_11, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 503 'bitselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node sum_17)   --->   "%or_ln125_21 = or i1 %tmp_124, i1 %icmp_ln125_28" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 504 'or' 'or_ln125_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node sum_17)   --->   "%and_ln125_49 = and i1 %or_ln125_21, i1 %tmp_127" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 505 'and' 'and_ln125_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node sum_17)   --->   "%zext_ln125_7 = zext i1 %and_ln125_49" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 506 'zext' 'zext_ln125_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_17 = add i13 %sum_16, i13 %zext_ln125_7" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 507 'add' 'sum_17' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_17, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 508 'bitselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_50)   --->   "%xor_ln125_28 = xor i1 %tmp_131, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 509 'xor' 'xor_ln125_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 510 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_50 = and i1 %tmp_128, i1 %xor_ln125_28" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 510 'and' 'and_ln125_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_11, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 511 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (0.70ns)   --->   "%icmp_ln125_29 = icmp_eq  i5 %tmp_23, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 512 'icmp' 'icmp_ln125_29' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_11, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 513 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 514 [1/1] (0.70ns)   --->   "%icmp_ln125_30 = icmp_eq  i6 %tmp_25, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 514 'icmp' 'icmp_ln125_30' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 515 [1/1] (0.70ns)   --->   "%icmp_ln125_31 = icmp_eq  i6 %tmp_25, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 515 'icmp' 'icmp_ln125_31' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_53)   --->   "%select_ln125_28 = select i1 %and_ln125_50, i1 %icmp_ln125_30, i1 %icmp_ln125_31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 516 'select' 'select_ln125_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_54)   --->   "%tmp_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_11, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 517 'bitselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_54)   --->   "%xor_ln125_391 = xor i1 %tmp_132, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 518 'xor' 'xor_ln125_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_54)   --->   "%and_ln125_51 = and i1 %icmp_ln125_29, i1 %xor_ln125_391" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 519 'and' 'and_ln125_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_54)   --->   "%select_ln125_29 = select i1 %and_ln125_50, i1 %and_ln125_51, i1 %icmp_ln125_30" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 520 'select' 'select_ln125_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_23)   --->   "%and_ln125_52 = and i1 %and_ln125_50, i1 %icmp_ln125_30" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 521 'and' 'and_ln125_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_53)   --->   "%xor_ln125_29 = xor i1 %select_ln125_28, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 522 'xor' 'xor_ln125_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_53)   --->   "%or_ln125_22 = or i1 %tmp_131, i1 %xor_ln125_29" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 523 'or' 'or_ln125_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_53)   --->   "%xor_ln125_30 = xor i1 %tmp_121, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 524 'xor' 'xor_ln125_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 525 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_53 = and i1 %or_ln125_22, i1 %xor_ln125_30" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 525 'and' 'and_ln125_53' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 526 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_54 = and i1 %tmp_131, i1 %select_ln125_29" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 526 'and' 'and_ln125_54' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_23)   --->   "%or_ln125_295 = or i1 %and_ln125_52, i1 %and_ln125_54" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 527 'or' 'or_ln125_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_23)   --->   "%xor_ln125_31 = xor i1 %or_ln125_295, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 528 'xor' 'xor_ln125_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_23)   --->   "%and_ln125_55 = and i1 %tmp_121, i1 %xor_ln125_31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 529 'and' 'and_ln125_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 530 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_23 = or i1 %and_ln125_53, i1 %and_ln125_55" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 530 'or' 'or_ln125_23' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 531 [1/1] (0.00ns)   --->   "%sext_ln126_22 = sext i13 %key_8_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 531 'sext' 'sext_ln126_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 532 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_8)   --->   "%sub_ln126_8 = sub i14 %sext_ln126_6, i14 %sext_ln126_22" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 532 'sub' 'sub_ln126_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 533 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_8)   --->   "%sext_ln126_23 = sext i14 %sub_ln126_8" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 533 'sext' 'sext_ln126_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 534 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_8 = mul i28 %sext_ln126_23, i28 %sext_ln126_23" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 534 'mul' 'mul_ln126_8' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln125_8 = trunc i28 %mul_ln126_8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 535 'trunc' 'trunc_ln125_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 536 [1/1] (0.70ns)   --->   "%icmp_ln125_32 = icmp_ne  i8 %trunc_ln125_8, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 536 'icmp' 'icmp_ln125_32' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln126_24 = sext i13 %key_9_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 537 'sext' 'sext_ln126_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 538 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_9)   --->   "%sub_ln126_9 = sub i14 %sext_ln126_9, i14 %sext_ln126_24" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 538 'sub' 'sub_ln126_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 539 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_9)   --->   "%sext_ln126_25 = sext i14 %sub_ln126_9" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 539 'sext' 'sext_ln126_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 540 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_9 = mul i28 %sext_ln126_25, i28 %sext_ln126_25" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 540 'mul' 'mul_ln126_9' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%trunc_ln125_9 = trunc i28 %mul_ln126_9" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 541 'trunc' 'trunc_ln125_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 542 [1/1] (0.70ns)   --->   "%icmp_ln125_36 = icmp_ne  i8 %trunc_ln125_9, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 542 'icmp' 'icmp_ln125_36' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node sum_29)   --->   "%sum_28 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_12, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 543 'partselect' 'sum_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node sum_29)   --->   "%tmp_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_12, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 544 'bitselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node sum_29)   --->   "%tmp_215 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_12, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 545 'bitselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_85)   --->   "%tmp_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_12, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 546 'bitselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node sum_29)   --->   "%or_ln125_36 = or i1 %tmp_212, i1 %icmp_ln125_48" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 547 'or' 'or_ln125_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node sum_29)   --->   "%and_ln125_84 = and i1 %or_ln125_36, i1 %tmp_215" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 548 'and' 'and_ln125_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node sum_29)   --->   "%zext_ln125_12 = zext i1 %and_ln125_84" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 549 'zext' 'zext_ln125_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 550 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_29 = add i13 %sum_28, i13 %zext_ln125_12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 550 'add' 'sum_29' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_219 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_29, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 551 'bitselect' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_85)   --->   "%xor_ln125_48 = xor i1 %tmp_219, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 552 'xor' 'xor_ln125_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_85 = and i1 %tmp_216, i1 %xor_ln125_48" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 553 'and' 'and_ln125_85' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_88)   --->   "%select_ln125_48 = select i1 %and_ln125_85, i1 %icmp_ln125_50, i1 %icmp_ln125_51" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 554 'select' 'select_ln125_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_89)   --->   "%tmp_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_12, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 555 'bitselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_89)   --->   "%xor_ln125_396 = xor i1 %tmp_220, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 556 'xor' 'xor_ln125_396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_89)   --->   "%and_ln125_86 = and i1 %icmp_ln125_49, i1 %xor_ln125_396" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 557 'and' 'and_ln125_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_89)   --->   "%select_ln125_49 = select i1 %and_ln125_85, i1 %and_ln125_86, i1 %icmp_ln125_50" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 558 'select' 'select_ln125_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_38)   --->   "%and_ln125_87 = and i1 %and_ln125_85, i1 %icmp_ln125_50" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 559 'and' 'and_ln125_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_88)   --->   "%xor_ln125_49 = xor i1 %select_ln125_48, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 560 'xor' 'xor_ln125_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_88)   --->   "%or_ln125_37 = or i1 %tmp_219, i1 %xor_ln125_49" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 561 'or' 'or_ln125_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_88)   --->   "%xor_ln125_50 = xor i1 %tmp_209, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 562 'xor' 'xor_ln125_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_88 = and i1 %or_ln125_37, i1 %xor_ln125_50" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 563 'and' 'and_ln125_88' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 564 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_89 = and i1 %tmp_219, i1 %select_ln125_49" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 564 'and' 'and_ln125_89' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_38)   --->   "%or_ln125_300 = or i1 %and_ln125_87, i1 %and_ln125_89" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 565 'or' 'or_ln125_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_38)   --->   "%xor_ln125_51 = xor i1 %or_ln125_300, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 566 'xor' 'xor_ln125_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_38)   --->   "%and_ln125_90 = and i1 %tmp_209, i1 %xor_ln125_51" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 567 'and' 'and_ln125_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_38 = or i1 %and_ln125_88, i1 %and_ln125_90" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 568 'or' 'or_ln125_38' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_22)   --->   "%select_ln125_50 = select i1 %and_ln125_88, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 569 'select' 'select_ln125_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_22)   --->   "%select_ln125_51 = select i1 %or_ln125_38, i13 %select_ln125_50, i13 %sum_29" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 570 'select' 'select_ln125_51' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_22)   --->   "%shl_ln125_s = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_51, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 571 'bitconcatenate' 'shl_ln125_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_22)   --->   "%sext_ln125_10 = sext i22 %shl_ln125_s" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 572 'sext' 'sext_ln125_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 573 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_22 = add i28 %sext_ln125_10, i28 %mul_ln126_13" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 573 'add' 'add_ln125_22' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_222 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 574 'bitselect' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node sum_31)   --->   "%sum_30 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_22, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 575 'partselect' 'sum_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node sum_31)   --->   "%tmp_225 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_22, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 576 'bitselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node sum_31)   --->   "%tmp_228 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_22, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 577 'bitselect' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_92)   --->   "%tmp_231 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_22, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 578 'bitselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node sum_31)   --->   "%or_ln125_39 = or i1 %tmp_225, i1 %icmp_ln125_52" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 579 'or' 'or_ln125_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node sum_31)   --->   "%and_ln125_91 = and i1 %or_ln125_39, i1 %tmp_228" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 580 'and' 'and_ln125_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node sum_31)   --->   "%zext_ln125_13 = zext i1 %and_ln125_91" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 581 'zext' 'zext_ln125_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 582 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_31 = add i13 %sum_30, i13 %zext_ln125_13" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 582 'add' 'sum_31' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_234 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_31, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 583 'bitselect' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_92)   --->   "%xor_ln125_52 = xor i1 %tmp_234, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 584 'xor' 'xor_ln125_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 585 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_92 = and i1 %tmp_231, i1 %xor_ln125_52" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 585 'and' 'and_ln125_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_22, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 586 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 587 [1/1] (0.70ns)   --->   "%icmp_ln125_53 = icmp_eq  i5 %tmp_45, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 587 'icmp' 'icmp_ln125_53' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 588 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_22, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 588 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 589 [1/1] (0.70ns)   --->   "%icmp_ln125_54 = icmp_eq  i6 %tmp_47, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 589 'icmp' 'icmp_ln125_54' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 590 [1/1] (0.70ns)   --->   "%icmp_ln125_55 = icmp_eq  i6 %tmp_47, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 590 'icmp' 'icmp_ln125_55' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_95)   --->   "%select_ln125_52 = select i1 %and_ln125_92, i1 %icmp_ln125_54, i1 %icmp_ln125_55" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 591 'select' 'select_ln125_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_96)   --->   "%tmp_237 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_22, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 592 'bitselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_96)   --->   "%xor_ln125_397 = xor i1 %tmp_237, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 593 'xor' 'xor_ln125_397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_96)   --->   "%and_ln125_93 = and i1 %icmp_ln125_53, i1 %xor_ln125_397" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 594 'and' 'and_ln125_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_96)   --->   "%select_ln125_53 = select i1 %and_ln125_92, i1 %and_ln125_93, i1 %icmp_ln125_54" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 595 'select' 'select_ln125_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_41)   --->   "%and_ln125_94 = and i1 %and_ln125_92, i1 %icmp_ln125_54" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 596 'and' 'and_ln125_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_95)   --->   "%xor_ln125_53 = xor i1 %select_ln125_52, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 597 'xor' 'xor_ln125_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_95)   --->   "%or_ln125_40 = or i1 %tmp_234, i1 %xor_ln125_53" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 598 'or' 'or_ln125_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_95)   --->   "%xor_ln125_54 = xor i1 %tmp_222, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 599 'xor' 'xor_ln125_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 600 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_95 = and i1 %or_ln125_40, i1 %xor_ln125_54" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 600 'and' 'and_ln125_95' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 601 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_96 = and i1 %tmp_234, i1 %select_ln125_53" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 601 'and' 'and_ln125_96' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_41)   --->   "%or_ln125_301 = or i1 %and_ln125_94, i1 %and_ln125_96" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 602 'or' 'or_ln125_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_41)   --->   "%xor_ln125_55 = xor i1 %or_ln125_301, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 603 'xor' 'xor_ln125_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_41)   --->   "%and_ln125_97 = and i1 %tmp_222, i1 %xor_ln125_55" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 604 'and' 'and_ln125_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 605 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_41 = or i1 %and_ln125_95, i1 %and_ln125_97" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 605 'or' 'or_ln125_41' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln126_34 = sext i13 %query_8_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 606 'sext' 'sext_ln126_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 607 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_14)   --->   "%sub_ln126_14 = sub i14 %sext_ln126_34, i14 %sext_ln126_7" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 607 'sub' 'sub_ln126_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 608 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_14)   --->   "%sext_ln126_35 = sext i14 %sub_ln126_14" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 608 'sext' 'sext_ln126_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 609 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_14 = mul i28 %sext_ln126_35, i28 %sext_ln126_35" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 609 'mul' 'mul_ln126_14' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 610 [1/1] (0.00ns)   --->   "%trunc_ln125_14 = trunc i28 %mul_ln126_14" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 610 'trunc' 'trunc_ln125_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 611 [1/1] (0.70ns)   --->   "%icmp_ln125_56 = icmp_ne  i8 %trunc_ln125_14, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 611 'icmp' 'icmp_ln125_56' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln126_36 = sext i13 %query_9_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 612 'sext' 'sext_ln126_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 613 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_15)   --->   "%sub_ln126_15 = sub i14 %sext_ln126_36, i14 %sext_ln126_10" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 613 'sub' 'sub_ln126_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 614 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_15)   --->   "%sext_ln126_37 = sext i14 %sub_ln126_15" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 614 'sext' 'sext_ln126_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 615 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_15 = mul i28 %sext_ln126_37, i28 %sext_ln126_37" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 615 'mul' 'mul_ln126_15' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%trunc_ln125_15 = trunc i28 %mul_ln126_15" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 616 'trunc' 'trunc_ln125_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.70ns)   --->   "%icmp_ln125_60 = icmp_ne  i8 %trunc_ln125_15, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 617 'icmp' 'icmp_ln125_60' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node sum_43)   --->   "%sum_42 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_18, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 618 'partselect' 'sum_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node sum_43)   --->   "%tmp_313 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_18, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 619 'bitselect' 'tmp_313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node sum_43)   --->   "%tmp_316 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_18, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 620 'bitselect' 'tmp_316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_127)   --->   "%tmp_319 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_18, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 621 'bitselect' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node sum_43)   --->   "%or_ln125_54 = or i1 %tmp_313, i1 %icmp_ln125_72" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 622 'or' 'or_ln125_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node sum_43)   --->   "%and_ln125_126 = and i1 %or_ln125_54, i1 %tmp_316" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 623 'and' 'and_ln125_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node sum_43)   --->   "%zext_ln125_18 = zext i1 %and_ln125_126" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 624 'zext' 'zext_ln125_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 625 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_43 = add i13 %sum_42, i13 %zext_ln125_18" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 625 'add' 'sum_43' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_322 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_43, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 626 'bitselect' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_127)   --->   "%xor_ln125_72 = xor i1 %tmp_322, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 627 'xor' 'xor_ln125_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 628 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_127 = and i1 %tmp_319, i1 %xor_ln125_72" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 628 'and' 'and_ln125_127' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_130)   --->   "%select_ln125_72 = select i1 %and_ln125_127, i1 %icmp_ln125_74, i1 %icmp_ln125_75" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 629 'select' 'select_ln125_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_131)   --->   "%tmp_325 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_18, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 630 'bitselect' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_131)   --->   "%xor_ln125_402 = xor i1 %tmp_325, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 631 'xor' 'xor_ln125_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_131)   --->   "%and_ln125_128 = and i1 %icmp_ln125_73, i1 %xor_ln125_402" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 632 'and' 'and_ln125_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_131)   --->   "%select_ln125_73 = select i1 %and_ln125_127, i1 %and_ln125_128, i1 %icmp_ln125_74" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 633 'select' 'select_ln125_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_56)   --->   "%and_ln125_129 = and i1 %and_ln125_127, i1 %icmp_ln125_74" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 634 'and' 'and_ln125_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_130)   --->   "%xor_ln125_73 = xor i1 %select_ln125_72, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 635 'xor' 'xor_ln125_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_130)   --->   "%or_ln125_55 = or i1 %tmp_322, i1 %xor_ln125_73" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 636 'or' 'or_ln125_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_130)   --->   "%xor_ln125_74 = xor i1 %tmp_310, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 637 'xor' 'xor_ln125_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 638 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_130 = and i1 %or_ln125_55, i1 %xor_ln125_74" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 638 'and' 'and_ln125_130' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 639 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_131 = and i1 %tmp_322, i1 %select_ln125_73" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 639 'and' 'and_ln125_131' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_56)   --->   "%or_ln125_306 = or i1 %and_ln125_129, i1 %and_ln125_131" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 640 'or' 'or_ln125_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_56)   --->   "%xor_ln125_75 = xor i1 %or_ln125_306, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 641 'xor' 'xor_ln125_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_56)   --->   "%and_ln125_132 = and i1 %tmp_310, i1 %xor_ln125_75" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 642 'and' 'and_ln125_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 643 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_56 = or i1 %and_ln125_130, i1 %and_ln125_132" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 643 'or' 'or_ln125_56' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_33)   --->   "%select_ln125_74 = select i1 %and_ln125_130, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 644 'select' 'select_ln125_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_33)   --->   "%select_ln125_75 = select i1 %or_ln125_56, i13 %select_ln125_74, i13 %sum_43" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 645 'select' 'select_ln125_75' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_33)   --->   "%shl_ln125_14 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_75, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 646 'bitconcatenate' 'shl_ln125_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_33)   --->   "%sext_ln125_15 = sext i22 %shl_ln125_14" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 647 'sext' 'sext_ln125_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 648 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_33 = add i28 %sext_ln125_15, i28 %mul_ln126_19" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 648 'add' 'add_ln125_33' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 649 [1/1] (0.00ns)   --->   "%tmp_326 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_33, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 649 'bitselect' 'tmp_326' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node sum_45)   --->   "%sum_44 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_33, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 650 'partselect' 'sum_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node sum_45)   --->   "%tmp_329 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_33, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 651 'bitselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node sum_45)   --->   "%tmp_330 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_33, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 652 'bitselect' 'tmp_330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_134)   --->   "%tmp_332 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_33, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 653 'bitselect' 'tmp_332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node sum_45)   --->   "%or_ln125_57 = or i1 %tmp_329, i1 %icmp_ln125_76" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 654 'or' 'or_ln125_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node sum_45)   --->   "%and_ln125_133 = and i1 %or_ln125_57, i1 %tmp_330" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 655 'and' 'and_ln125_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node sum_45)   --->   "%zext_ln125_19 = zext i1 %and_ln125_133" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 656 'zext' 'zext_ln125_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_45 = add i13 %sum_44, i13 %zext_ln125_19" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 657 'add' 'sum_45' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_335 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_45, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 658 'bitselect' 'tmp_335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_134)   --->   "%xor_ln125_76 = xor i1 %tmp_335, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 659 'xor' 'xor_ln125_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 660 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_134 = and i1 %tmp_332, i1 %xor_ln125_76" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 660 'and' 'and_ln125_134' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 661 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_33, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 661 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 662 [1/1] (0.70ns)   --->   "%icmp_ln125_77 = icmp_eq  i5 %tmp_67, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 662 'icmp' 'icmp_ln125_77' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 663 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_33, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 663 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 664 [1/1] (0.70ns)   --->   "%icmp_ln125_78 = icmp_eq  i6 %tmp_69, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 664 'icmp' 'icmp_ln125_78' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 665 [1/1] (0.70ns)   --->   "%icmp_ln125_79 = icmp_eq  i6 %tmp_69, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 665 'icmp' 'icmp_ln125_79' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_137)   --->   "%select_ln125_76 = select i1 %and_ln125_134, i1 %icmp_ln125_78, i1 %icmp_ln125_79" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 666 'select' 'select_ln125_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_138)   --->   "%tmp_338 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_33, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 667 'bitselect' 'tmp_338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_138)   --->   "%xor_ln125_403 = xor i1 %tmp_338, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 668 'xor' 'xor_ln125_403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_138)   --->   "%and_ln125_135 = and i1 %icmp_ln125_77, i1 %xor_ln125_403" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 669 'and' 'and_ln125_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_138)   --->   "%select_ln125_77 = select i1 %and_ln125_134, i1 %and_ln125_135, i1 %icmp_ln125_78" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 670 'select' 'select_ln125_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_59)   --->   "%and_ln125_136 = and i1 %and_ln125_134, i1 %icmp_ln125_78" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 671 'and' 'and_ln125_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_137)   --->   "%xor_ln125_77 = xor i1 %select_ln125_76, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 672 'xor' 'xor_ln125_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_137)   --->   "%or_ln125_58 = or i1 %tmp_335, i1 %xor_ln125_77" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 673 'or' 'or_ln125_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_137)   --->   "%xor_ln125_78 = xor i1 %tmp_326, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 674 'xor' 'xor_ln125_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 675 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_137 = and i1 %or_ln125_58, i1 %xor_ln125_78" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 675 'and' 'and_ln125_137' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 676 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_138 = and i1 %tmp_335, i1 %select_ln125_77" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 676 'and' 'and_ln125_138' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_59)   --->   "%or_ln125_307 = or i1 %and_ln125_136, i1 %and_ln125_138" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 677 'or' 'or_ln125_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_59)   --->   "%xor_ln125_79 = xor i1 %or_ln125_307, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 678 'xor' 'xor_ln125_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_59)   --->   "%and_ln125_139 = and i1 %tmp_326, i1 %xor_ln125_79" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 679 'and' 'and_ln125_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 680 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_59 = or i1 %and_ln125_137, i1 %and_ln125_139" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 680 'or' 'or_ln125_59' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 681 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_20)   --->   "%sub_ln126_20 = sub i14 %sext_ln126_34, i14 %sext_ln126_22" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 681 'sub' 'sub_ln126_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 682 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_20)   --->   "%sext_ln126_44 = sext i14 %sub_ln126_20" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 682 'sext' 'sext_ln126_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 683 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_20 = mul i28 %sext_ln126_44, i28 %sext_ln126_44" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 683 'mul' 'mul_ln126_20' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 684 [1/1] (0.00ns)   --->   "%trunc_ln125_20 = trunc i28 %mul_ln126_20" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 684 'trunc' 'trunc_ln125_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 685 [1/1] (0.70ns)   --->   "%icmp_ln125_80 = icmp_ne  i8 %trunc_ln125_20, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 685 'icmp' 'icmp_ln125_80' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 686 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_21)   --->   "%sub_ln126_21 = sub i14 %sext_ln126_36, i14 %sext_ln126_24" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 686 'sub' 'sub_ln126_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 687 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_21)   --->   "%sext_ln126_45 = sext i14 %sub_ln126_21" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 687 'sext' 'sext_ln126_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 688 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_21 = mul i28 %sext_ln126_45, i28 %sext_ln126_45" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 688 'mul' 'mul_ln126_21' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 689 [1/1] (0.00ns)   --->   "%trunc_ln125_21 = trunc i28 %mul_ln126_21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 689 'trunc' 'trunc_ln125_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 690 [1/1] (0.70ns)   --->   "%icmp_ln125_84 = icmp_ne  i8 %trunc_ln125_21, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 690 'icmp' 'icmp_ln125_84' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node sum_57)   --->   "%sum_56 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_24, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 691 'partselect' 'sum_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node sum_57)   --->   "%tmp_377 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_24, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 692 'bitselect' 'tmp_377' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node sum_57)   --->   "%tmp_378 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_24, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 693 'bitselect' 'tmp_378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_169)   --->   "%tmp_379 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_24, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 694 'bitselect' 'tmp_379' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node sum_57)   --->   "%or_ln125_72 = or i1 %tmp_377, i1 %icmp_ln125_96" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 695 'or' 'or_ln125_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node sum_57)   --->   "%and_ln125_168 = and i1 %or_ln125_72, i1 %tmp_378" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 696 'and' 'and_ln125_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node sum_57)   --->   "%zext_ln125_24 = zext i1 %and_ln125_168" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 697 'zext' 'zext_ln125_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 698 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_57 = add i13 %sum_56, i13 %zext_ln125_24" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 698 'add' 'sum_57' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 699 [1/1] (0.00ns)   --->   "%tmp_380 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_57, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 699 'bitselect' 'tmp_380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_169)   --->   "%xor_ln125_96 = xor i1 %tmp_380, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 700 'xor' 'xor_ln125_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 701 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_169 = and i1 %tmp_379, i1 %xor_ln125_96" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 701 'and' 'and_ln125_169' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_172)   --->   "%select_ln125_96 = select i1 %and_ln125_169, i1 %icmp_ln125_98, i1 %icmp_ln125_99" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 702 'select' 'select_ln125_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_173)   --->   "%tmp_381 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_24, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 703 'bitselect' 'tmp_381' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_173)   --->   "%xor_ln125_408 = xor i1 %tmp_381, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 704 'xor' 'xor_ln125_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_173)   --->   "%and_ln125_170 = and i1 %icmp_ln125_97, i1 %xor_ln125_408" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 705 'and' 'and_ln125_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_173)   --->   "%select_ln125_97 = select i1 %and_ln125_169, i1 %and_ln125_170, i1 %icmp_ln125_98" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 706 'select' 'select_ln125_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_74)   --->   "%and_ln125_171 = and i1 %and_ln125_169, i1 %icmp_ln125_98" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 707 'and' 'and_ln125_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_172)   --->   "%xor_ln125_97 = xor i1 %select_ln125_96, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 708 'xor' 'xor_ln125_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_172)   --->   "%or_ln125_73 = or i1 %tmp_380, i1 %xor_ln125_97" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 709 'or' 'or_ln125_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_172)   --->   "%xor_ln125_98 = xor i1 %tmp_376, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 710 'xor' 'xor_ln125_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 711 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_172 = and i1 %or_ln125_73, i1 %xor_ln125_98" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 711 'and' 'and_ln125_172' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 712 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_173 = and i1 %tmp_380, i1 %select_ln125_97" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 712 'and' 'and_ln125_173' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_74)   --->   "%or_ln125_312 = or i1 %and_ln125_171, i1 %and_ln125_173" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 713 'or' 'or_ln125_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_74)   --->   "%xor_ln125_99 = xor i1 %or_ln125_312, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 714 'xor' 'xor_ln125_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_74)   --->   "%and_ln125_174 = and i1 %tmp_376, i1 %xor_ln125_99" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 715 'and' 'and_ln125_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 716 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_74 = or i1 %and_ln125_172, i1 %and_ln125_174" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 716 'or' 'or_ln125_74' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_44)   --->   "%select_ln125_98 = select i1 %and_ln125_172, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 717 'select' 'select_ln125_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_44)   --->   "%select_ln125_99 = select i1 %or_ln125_74, i13 %select_ln125_98, i13 %sum_57" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 718 'select' 'select_ln125_99' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_44)   --->   "%shl_ln125_19 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_99, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 719 'bitconcatenate' 'shl_ln125_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_44)   --->   "%sext_ln125_20 = sext i22 %shl_ln125_19" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 720 'sext' 'sext_ln125_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 721 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_44 = add i28 %sext_ln125_20, i28 %mul_ln126_25" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 721 'add' 'add_ln125_44' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_382 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_44, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 722 'bitselect' 'tmp_382' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node sum_59)   --->   "%sum_58 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_44, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 723 'partselect' 'sum_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node sum_59)   --->   "%tmp_383 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_44, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 724 'bitselect' 'tmp_383' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node sum_59)   --->   "%tmp_384 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_44, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 725 'bitselect' 'tmp_384' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_176)   --->   "%tmp_385 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_44, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 726 'bitselect' 'tmp_385' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node sum_59)   --->   "%or_ln125_75 = or i1 %tmp_383, i1 %icmp_ln125_100" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 727 'or' 'or_ln125_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node sum_59)   --->   "%and_ln125_175 = and i1 %or_ln125_75, i1 %tmp_384" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 728 'and' 'and_ln125_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node sum_59)   --->   "%zext_ln125_25 = zext i1 %and_ln125_175" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 729 'zext' 'zext_ln125_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 730 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_59 = add i13 %sum_58, i13 %zext_ln125_25" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 730 'add' 'sum_59' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_386 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_59, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 731 'bitselect' 'tmp_386' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_176)   --->   "%xor_ln125_100 = xor i1 %tmp_386, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 732 'xor' 'xor_ln125_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 733 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_176 = and i1 %tmp_385, i1 %xor_ln125_100" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 733 'and' 'and_ln125_176' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 734 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_44, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 734 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 735 [1/1] (0.70ns)   --->   "%icmp_ln125_101 = icmp_eq  i5 %tmp_89, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 735 'icmp' 'icmp_ln125_101' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 736 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_44, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 736 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 737 [1/1] (0.70ns)   --->   "%icmp_ln125_102 = icmp_eq  i6 %tmp_91, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 737 'icmp' 'icmp_ln125_102' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 738 [1/1] (0.70ns)   --->   "%icmp_ln125_103 = icmp_eq  i6 %tmp_91, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 738 'icmp' 'icmp_ln125_103' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_179)   --->   "%select_ln125_100 = select i1 %and_ln125_176, i1 %icmp_ln125_102, i1 %icmp_ln125_103" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 739 'select' 'select_ln125_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_180)   --->   "%tmp_387 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_44, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 740 'bitselect' 'tmp_387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_180)   --->   "%xor_ln125_409 = xor i1 %tmp_387, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 741 'xor' 'xor_ln125_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_180)   --->   "%and_ln125_177 = and i1 %icmp_ln125_101, i1 %xor_ln125_409" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 742 'and' 'and_ln125_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_180)   --->   "%select_ln125_101 = select i1 %and_ln125_176, i1 %and_ln125_177, i1 %icmp_ln125_102" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 743 'select' 'select_ln125_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_77)   --->   "%and_ln125_178 = and i1 %and_ln125_176, i1 %icmp_ln125_102" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 744 'and' 'and_ln125_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_179)   --->   "%xor_ln125_101 = xor i1 %select_ln125_100, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 745 'xor' 'xor_ln125_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_179)   --->   "%or_ln125_76 = or i1 %tmp_386, i1 %xor_ln125_101" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 746 'or' 'or_ln125_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_179)   --->   "%xor_ln125_102 = xor i1 %tmp_382, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 747 'xor' 'xor_ln125_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 748 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_179 = and i1 %or_ln125_76, i1 %xor_ln125_102" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 748 'and' 'and_ln125_179' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 749 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_180 = and i1 %tmp_386, i1 %select_ln125_101" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 749 'and' 'and_ln125_180' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_77)   --->   "%or_ln125_313 = or i1 %and_ln125_178, i1 %and_ln125_180" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 750 'or' 'or_ln125_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_77)   --->   "%xor_ln125_103 = xor i1 %or_ln125_313, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 751 'xor' 'xor_ln125_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_77)   --->   "%and_ln125_181 = and i1 %tmp_382, i1 %xor_ln125_103" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 752 'and' 'and_ln125_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 753 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_77 = or i1 %and_ln125_179, i1 %and_ln125_181" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 753 'or' 'or_ln125_77' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 754 [1/1] (0.00ns)   --->   "%sext_ln126_54 = sext i13 %query_14_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 754 'sext' 'sext_ln126_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 755 [1/1] (0.00ns)   --->   "%sext_ln126_55 = sext i13 %key_14_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 755 'sext' 'sext_ln126_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 756 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_26)   --->   "%sub_ln126_26 = sub i14 %sext_ln126_54, i14 %sext_ln126_55" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 756 'sub' 'sub_ln126_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 757 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_26)   --->   "%sext_ln126_56 = sext i14 %sub_ln126_26" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 757 'sext' 'sext_ln126_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 758 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_26 = mul i28 %sext_ln126_56, i28 %sext_ln126_56" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 758 'mul' 'mul_ln126_26' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 759 [1/1] (0.00ns)   --->   "%trunc_ln125_26 = trunc i28 %mul_ln126_26" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 759 'trunc' 'trunc_ln125_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 760 [1/1] (0.70ns)   --->   "%icmp_ln125_104 = icmp_ne  i8 %trunc_ln125_26, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 760 'icmp' 'icmp_ln125_104' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 761 [1/1] (0.00ns)   --->   "%sext_ln126_57 = sext i13 %query_15_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 761 'sext' 'sext_ln126_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln126_58 = sext i13 %key_15_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 762 'sext' 'sext_ln126_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 763 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_27)   --->   "%sub_ln126_27 = sub i14 %sext_ln126_57, i14 %sext_ln126_58" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 763 'sub' 'sub_ln126_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 764 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_27)   --->   "%sext_ln126_59 = sext i14 %sub_ln126_27" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 764 'sext' 'sext_ln126_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 765 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_27 = mul i28 %sext_ln126_59, i28 %sext_ln126_59" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 765 'mul' 'mul_ln126_27' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 766 [1/1] (0.00ns)   --->   "%trunc_ln125_27 = trunc i28 %mul_ln126_27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 766 'trunc' 'trunc_ln125_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 767 [1/1] (0.70ns)   --->   "%icmp_ln125_108 = icmp_ne  i8 %trunc_ln125_27, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 767 'icmp' 'icmp_ln125_108' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node sum_71)   --->   "%sum_70 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_30, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 768 'partselect' 'sum_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node sum_71)   --->   "%tmp_419 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_30, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 769 'bitselect' 'tmp_419' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node sum_71)   --->   "%tmp_420 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_30, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 770 'bitselect' 'tmp_420' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_211)   --->   "%tmp_421 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_30, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 771 'bitselect' 'tmp_421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node sum_71)   --->   "%or_ln125_90 = or i1 %tmp_419, i1 %icmp_ln125_120" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 772 'or' 'or_ln125_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node sum_71)   --->   "%and_ln125_210 = and i1 %or_ln125_90, i1 %tmp_420" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 773 'and' 'and_ln125_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node sum_71)   --->   "%zext_ln125_30 = zext i1 %and_ln125_210" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 774 'zext' 'zext_ln125_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 775 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_71 = add i13 %sum_70, i13 %zext_ln125_30" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 775 'add' 'sum_71' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 776 [1/1] (0.00ns)   --->   "%tmp_422 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_71, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 776 'bitselect' 'tmp_422' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_211)   --->   "%xor_ln125_120 = xor i1 %tmp_422, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 777 'xor' 'xor_ln125_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 778 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_211 = and i1 %tmp_421, i1 %xor_ln125_120" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 778 'and' 'and_ln125_211' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_214)   --->   "%select_ln125_120 = select i1 %and_ln125_211, i1 %icmp_ln125_122, i1 %icmp_ln125_123" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 779 'select' 'select_ln125_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_215)   --->   "%tmp_423 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_30, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 780 'bitselect' 'tmp_423' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_215)   --->   "%xor_ln125_414 = xor i1 %tmp_423, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 781 'xor' 'xor_ln125_414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_215)   --->   "%and_ln125_212 = and i1 %icmp_ln125_121, i1 %xor_ln125_414" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 782 'and' 'and_ln125_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_215)   --->   "%select_ln125_121 = select i1 %and_ln125_211, i1 %and_ln125_212, i1 %icmp_ln125_122" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 783 'select' 'select_ln125_121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_92)   --->   "%and_ln125_213 = and i1 %and_ln125_211, i1 %icmp_ln125_122" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 784 'and' 'and_ln125_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_214)   --->   "%xor_ln125_121 = xor i1 %select_ln125_120, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 785 'xor' 'xor_ln125_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_214)   --->   "%or_ln125_91 = or i1 %tmp_422, i1 %xor_ln125_121" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 786 'or' 'or_ln125_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_214)   --->   "%xor_ln125_122 = xor i1 %tmp_418, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 787 'xor' 'xor_ln125_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 788 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_214 = and i1 %or_ln125_91, i1 %xor_ln125_122" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 788 'and' 'and_ln125_214' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 789 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_215 = and i1 %tmp_422, i1 %select_ln125_121" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 789 'and' 'and_ln125_215' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_92)   --->   "%or_ln125_318 = or i1 %and_ln125_213, i1 %and_ln125_215" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 790 'or' 'or_ln125_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_92)   --->   "%xor_ln125_123 = xor i1 %or_ln125_318, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 791 'xor' 'xor_ln125_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_92)   --->   "%and_ln125_216 = and i1 %tmp_418, i1 %xor_ln125_123" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 792 'and' 'and_ln125_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 793 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_92 = or i1 %and_ln125_214, i1 %and_ln125_216" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 793 'or' 'or_ln125_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_55)   --->   "%select_ln125_122 = select i1 %and_ln125_214, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 794 'select' 'select_ln125_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_55)   --->   "%select_ln125_123 = select i1 %or_ln125_92, i13 %select_ln125_122, i13 %sum_71" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 795 'select' 'select_ln125_123' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_55)   --->   "%shl_ln125_24 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_123, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 796 'bitconcatenate' 'shl_ln125_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_55)   --->   "%sext_ln125_25 = sext i22 %shl_ln125_24" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 797 'sext' 'sext_ln125_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 798 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_55 = add i28 %sext_ln125_25, i28 %mul_ln126_31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 798 'add' 'add_ln125_55' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 799 [1/1] (0.00ns)   --->   "%tmp_424 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_55, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 799 'bitselect' 'tmp_424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node sum_73)   --->   "%sum_72 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_55, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 800 'partselect' 'sum_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node sum_73)   --->   "%tmp_425 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_55, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 801 'bitselect' 'tmp_425' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node sum_73)   --->   "%tmp_426 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_55, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 802 'bitselect' 'tmp_426' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_218)   --->   "%tmp_427 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_55, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 803 'bitselect' 'tmp_427' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node sum_73)   --->   "%or_ln125_93 = or i1 %tmp_425, i1 %icmp_ln125_124" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 804 'or' 'or_ln125_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node sum_73)   --->   "%and_ln125_217 = and i1 %or_ln125_93, i1 %tmp_426" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 805 'and' 'and_ln125_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node sum_73)   --->   "%zext_ln125_31 = zext i1 %and_ln125_217" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 806 'zext' 'zext_ln125_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 807 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_73 = add i13 %sum_72, i13 %zext_ln125_31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 807 'add' 'sum_73' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 808 [1/1] (0.00ns)   --->   "%tmp_428 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_73, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 808 'bitselect' 'tmp_428' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_218)   --->   "%xor_ln125_124 = xor i1 %tmp_428, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 809 'xor' 'xor_ln125_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 810 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_218 = and i1 %tmp_427, i1 %xor_ln125_124" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 810 'and' 'and_ln125_218' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 811 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_55, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 811 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 812 [1/1] (0.70ns)   --->   "%icmp_ln125_125 = icmp_eq  i5 %tmp_111, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 812 'icmp' 'icmp_ln125_125' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 813 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_55, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 813 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 814 [1/1] (0.70ns)   --->   "%icmp_ln125_126 = icmp_eq  i6 %tmp_113, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 814 'icmp' 'icmp_ln125_126' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 815 [1/1] (0.70ns)   --->   "%icmp_ln125_127 = icmp_eq  i6 %tmp_113, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 815 'icmp' 'icmp_ln125_127' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_221)   --->   "%select_ln125_124 = select i1 %and_ln125_218, i1 %icmp_ln125_126, i1 %icmp_ln125_127" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 816 'select' 'select_ln125_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_222)   --->   "%tmp_429 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_55, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 817 'bitselect' 'tmp_429' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_222)   --->   "%xor_ln125_415 = xor i1 %tmp_429, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 818 'xor' 'xor_ln125_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_222)   --->   "%and_ln125_219 = and i1 %icmp_ln125_125, i1 %xor_ln125_415" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 819 'and' 'and_ln125_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_222)   --->   "%select_ln125_125 = select i1 %and_ln125_218, i1 %and_ln125_219, i1 %icmp_ln125_126" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 820 'select' 'select_ln125_125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_95)   --->   "%and_ln125_220 = and i1 %and_ln125_218, i1 %icmp_ln125_126" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 821 'and' 'and_ln125_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_221)   --->   "%xor_ln125_125 = xor i1 %select_ln125_124, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 822 'xor' 'xor_ln125_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_221)   --->   "%or_ln125_94 = or i1 %tmp_428, i1 %xor_ln125_125" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 823 'or' 'or_ln125_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_221)   --->   "%xor_ln125_126 = xor i1 %tmp_424, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 824 'xor' 'xor_ln125_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 825 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_221 = and i1 %or_ln125_94, i1 %xor_ln125_126" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 825 'and' 'and_ln125_221' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 826 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_222 = and i1 %tmp_428, i1 %select_ln125_125" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 826 'and' 'and_ln125_222' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_95)   --->   "%or_ln125_319 = or i1 %and_ln125_220, i1 %and_ln125_222" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 827 'or' 'or_ln125_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_95)   --->   "%xor_ln125_127 = xor i1 %or_ln125_319, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 828 'xor' 'xor_ln125_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_95)   --->   "%and_ln125_223 = and i1 %tmp_424, i1 %xor_ln125_127" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 829 'and' 'and_ln125_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 830 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_95 = or i1 %and_ln125_221, i1 %and_ln125_223" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 830 'or' 'or_ln125_95' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 831 [1/1] (0.00ns)   --->   "%sext_ln126_70 = sext i13 %key_20_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 831 'sext' 'sext_ln126_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 832 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_32)   --->   "%sub_ln126_32 = sub i14 %sext_ln126_54, i14 %sext_ln126_70" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 832 'sub' 'sub_ln126_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 833 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_32)   --->   "%sext_ln126_71 = sext i14 %sub_ln126_32" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 833 'sext' 'sext_ln126_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 834 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_32 = mul i28 %sext_ln126_71, i28 %sext_ln126_71" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 834 'mul' 'mul_ln126_32' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 835 [1/1] (0.00ns)   --->   "%trunc_ln125_32 = trunc i28 %mul_ln126_32" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 835 'trunc' 'trunc_ln125_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 836 [1/1] (0.70ns)   --->   "%icmp_ln125_128 = icmp_ne  i8 %trunc_ln125_32, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 836 'icmp' 'icmp_ln125_128' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 837 [1/1] (0.00ns)   --->   "%sext_ln126_72 = sext i13 %key_21_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 837 'sext' 'sext_ln126_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 838 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_33)   --->   "%sub_ln126_33 = sub i14 %sext_ln126_57, i14 %sext_ln126_72" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 838 'sub' 'sub_ln126_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 839 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_33)   --->   "%sext_ln126_73 = sext i14 %sub_ln126_33" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 839 'sext' 'sext_ln126_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 840 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_33 = mul i28 %sext_ln126_73, i28 %sext_ln126_73" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 840 'mul' 'mul_ln126_33' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 841 [1/1] (0.00ns)   --->   "%trunc_ln125_33 = trunc i28 %mul_ln126_33" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 841 'trunc' 'trunc_ln125_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 842 [1/1] (0.70ns)   --->   "%icmp_ln125_132 = icmp_ne  i8 %trunc_ln125_33, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 842 'icmp' 'icmp_ln125_132' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node sum_85)   --->   "%sum_84 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_36, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 843 'partselect' 'sum_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node sum_85)   --->   "%tmp_461 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_36, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 844 'bitselect' 'tmp_461' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node sum_85)   --->   "%tmp_462 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_36, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 845 'bitselect' 'tmp_462' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_253)   --->   "%tmp_463 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_36, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 846 'bitselect' 'tmp_463' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node sum_85)   --->   "%or_ln125_108 = or i1 %tmp_461, i1 %icmp_ln125_144" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 847 'or' 'or_ln125_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node sum_85)   --->   "%and_ln125_252 = and i1 %or_ln125_108, i1 %tmp_462" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 848 'and' 'and_ln125_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node sum_85)   --->   "%zext_ln125_36 = zext i1 %and_ln125_252" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 849 'zext' 'zext_ln125_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 850 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_85 = add i13 %sum_84, i13 %zext_ln125_36" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 850 'add' 'sum_85' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 851 [1/1] (0.00ns)   --->   "%tmp_464 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_85, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 851 'bitselect' 'tmp_464' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_253)   --->   "%xor_ln125_144 = xor i1 %tmp_464, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 852 'xor' 'xor_ln125_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 853 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_253 = and i1 %tmp_463, i1 %xor_ln125_144" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 853 'and' 'and_ln125_253' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_256)   --->   "%select_ln125_144 = select i1 %and_ln125_253, i1 %icmp_ln125_146, i1 %icmp_ln125_147" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 854 'select' 'select_ln125_144' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_257)   --->   "%tmp_465 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_36, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 855 'bitselect' 'tmp_465' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_257)   --->   "%xor_ln125_420 = xor i1 %tmp_465, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 856 'xor' 'xor_ln125_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_257)   --->   "%and_ln125_254 = and i1 %icmp_ln125_145, i1 %xor_ln125_420" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 857 'and' 'and_ln125_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_257)   --->   "%select_ln125_145 = select i1 %and_ln125_253, i1 %and_ln125_254, i1 %icmp_ln125_146" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 858 'select' 'select_ln125_145' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_110)   --->   "%and_ln125_255 = and i1 %and_ln125_253, i1 %icmp_ln125_146" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 859 'and' 'and_ln125_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_256)   --->   "%xor_ln125_145 = xor i1 %select_ln125_144, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 860 'xor' 'xor_ln125_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_256)   --->   "%or_ln125_109 = or i1 %tmp_464, i1 %xor_ln125_145" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 861 'or' 'or_ln125_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_256)   --->   "%xor_ln125_146 = xor i1 %tmp_460, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 862 'xor' 'xor_ln125_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 863 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_256 = and i1 %or_ln125_109, i1 %xor_ln125_146" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 863 'and' 'and_ln125_256' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 864 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_257 = and i1 %tmp_464, i1 %select_ln125_145" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 864 'and' 'and_ln125_257' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_110)   --->   "%or_ln125_324 = or i1 %and_ln125_255, i1 %and_ln125_257" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 865 'or' 'or_ln125_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_110)   --->   "%xor_ln125_147 = xor i1 %or_ln125_324, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 866 'xor' 'xor_ln125_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_110)   --->   "%and_ln125_258 = and i1 %tmp_460, i1 %xor_ln125_147" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 867 'and' 'and_ln125_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 868 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_110 = or i1 %and_ln125_256, i1 %and_ln125_258" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 868 'or' 'or_ln125_110' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_66)   --->   "%select_ln125_146 = select i1 %and_ln125_256, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 869 'select' 'select_ln125_146' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_66)   --->   "%select_ln125_147 = select i1 %or_ln125_110, i13 %select_ln125_146, i13 %sum_85" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 870 'select' 'select_ln125_147' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_66)   --->   "%shl_ln125_29 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_147, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 871 'bitconcatenate' 'shl_ln125_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_66)   --->   "%sext_ln125_30 = sext i22 %shl_ln125_29" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 872 'sext' 'sext_ln125_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 873 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_66 = add i28 %sext_ln125_30, i28 %mul_ln126_37" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 873 'add' 'add_ln125_66' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 874 [1/1] (0.00ns)   --->   "%tmp_466 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_66, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 874 'bitselect' 'tmp_466' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node sum_87)   --->   "%sum_86 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_66, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 875 'partselect' 'sum_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node sum_87)   --->   "%tmp_467 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_66, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 876 'bitselect' 'tmp_467' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node sum_87)   --->   "%tmp_468 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_66, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 877 'bitselect' 'tmp_468' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_260)   --->   "%tmp_469 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_66, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 878 'bitselect' 'tmp_469' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node sum_87)   --->   "%or_ln125_111 = or i1 %tmp_467, i1 %icmp_ln125_148" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 879 'or' 'or_ln125_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node sum_87)   --->   "%and_ln125_259 = and i1 %or_ln125_111, i1 %tmp_468" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 880 'and' 'and_ln125_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node sum_87)   --->   "%zext_ln125_37 = zext i1 %and_ln125_259" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 881 'zext' 'zext_ln125_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 882 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_87 = add i13 %sum_86, i13 %zext_ln125_37" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 882 'add' 'sum_87' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 883 [1/1] (0.00ns)   --->   "%tmp_470 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_87, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 883 'bitselect' 'tmp_470' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_260)   --->   "%xor_ln125_148 = xor i1 %tmp_470, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 884 'xor' 'xor_ln125_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 885 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_260 = and i1 %tmp_469, i1 %xor_ln125_148" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 885 'and' 'and_ln125_260' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 886 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_66, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 886 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 887 [1/1] (0.70ns)   --->   "%icmp_ln125_149 = icmp_eq  i5 %tmp_133, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 887 'icmp' 'icmp_ln125_149' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 888 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_66, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 888 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 889 [1/1] (0.70ns)   --->   "%icmp_ln125_150 = icmp_eq  i6 %tmp_135, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 889 'icmp' 'icmp_ln125_150' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 890 [1/1] (0.70ns)   --->   "%icmp_ln125_151 = icmp_eq  i6 %tmp_135, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 890 'icmp' 'icmp_ln125_151' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_263)   --->   "%select_ln125_148 = select i1 %and_ln125_260, i1 %icmp_ln125_150, i1 %icmp_ln125_151" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 891 'select' 'select_ln125_148' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_264)   --->   "%tmp_471 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_66, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 892 'bitselect' 'tmp_471' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_264)   --->   "%xor_ln125_421 = xor i1 %tmp_471, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 893 'xor' 'xor_ln125_421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_264)   --->   "%and_ln125_261 = and i1 %icmp_ln125_149, i1 %xor_ln125_421" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 894 'and' 'and_ln125_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_264)   --->   "%select_ln125_149 = select i1 %and_ln125_260, i1 %and_ln125_261, i1 %icmp_ln125_150" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 895 'select' 'select_ln125_149' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_113)   --->   "%and_ln125_262 = and i1 %and_ln125_260, i1 %icmp_ln125_150" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 896 'and' 'and_ln125_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_263)   --->   "%xor_ln125_149 = xor i1 %select_ln125_148, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 897 'xor' 'xor_ln125_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_263)   --->   "%or_ln125_112 = or i1 %tmp_470, i1 %xor_ln125_149" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 898 'or' 'or_ln125_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_263)   --->   "%xor_ln125_150 = xor i1 %tmp_466, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 899 'xor' 'xor_ln125_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 900 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_263 = and i1 %or_ln125_112, i1 %xor_ln125_150" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 900 'and' 'and_ln125_263' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 901 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_264 = and i1 %tmp_470, i1 %select_ln125_149" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 901 'and' 'and_ln125_264' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_113)   --->   "%or_ln125_325 = or i1 %and_ln125_262, i1 %and_ln125_264" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 902 'or' 'or_ln125_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_113)   --->   "%xor_ln125_151 = xor i1 %or_ln125_325, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 903 'xor' 'xor_ln125_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_113)   --->   "%and_ln125_265 = and i1 %tmp_466, i1 %xor_ln125_151" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 904 'and' 'and_ln125_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 905 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_113 = or i1 %and_ln125_263, i1 %and_ln125_265" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 905 'or' 'or_ln125_113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 906 [1/1] (0.00ns)   --->   "%sext_ln126_82 = sext i13 %query_20_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 906 'sext' 'sext_ln126_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 907 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_38)   --->   "%sub_ln126_38 = sub i14 %sext_ln126_82, i14 %sext_ln126_55" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 907 'sub' 'sub_ln126_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 908 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_38)   --->   "%sext_ln126_83 = sext i14 %sub_ln126_38" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 908 'sext' 'sext_ln126_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 909 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_38 = mul i28 %sext_ln126_83, i28 %sext_ln126_83" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 909 'mul' 'mul_ln126_38' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 910 [1/1] (0.00ns)   --->   "%trunc_ln125_38 = trunc i28 %mul_ln126_38" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 910 'trunc' 'trunc_ln125_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 911 [1/1] (0.70ns)   --->   "%icmp_ln125_152 = icmp_ne  i8 %trunc_ln125_38, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 911 'icmp' 'icmp_ln125_152' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 912 [1/1] (0.00ns)   --->   "%sext_ln126_84 = sext i13 %query_21_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 912 'sext' 'sext_ln126_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 913 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_39)   --->   "%sub_ln126_39 = sub i14 %sext_ln126_84, i14 %sext_ln126_58" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 913 'sub' 'sub_ln126_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 914 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_39)   --->   "%sext_ln126_85 = sext i14 %sub_ln126_39" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 914 'sext' 'sext_ln126_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 915 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_39 = mul i28 %sext_ln126_85, i28 %sext_ln126_85" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 915 'mul' 'mul_ln126_39' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 916 [1/1] (0.00ns)   --->   "%trunc_ln125_39 = trunc i28 %mul_ln126_39" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 916 'trunc' 'trunc_ln125_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 917 [1/1] (0.70ns)   --->   "%icmp_ln125_156 = icmp_ne  i8 %trunc_ln125_39, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 917 'icmp' 'icmp_ln125_156' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node sum_99)   --->   "%sum_98 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_42, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 918 'partselect' 'sum_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node sum_99)   --->   "%tmp_503 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_42, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 919 'bitselect' 'tmp_503' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node sum_99)   --->   "%tmp_504 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_42, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 920 'bitselect' 'tmp_504' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_295)   --->   "%tmp_505 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_42, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 921 'bitselect' 'tmp_505' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node sum_99)   --->   "%or_ln125_126 = or i1 %tmp_503, i1 %icmp_ln125_168" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 922 'or' 'or_ln125_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node sum_99)   --->   "%and_ln125_294 = and i1 %or_ln125_126, i1 %tmp_504" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 923 'and' 'and_ln125_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node sum_99)   --->   "%zext_ln125_42 = zext i1 %and_ln125_294" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 924 'zext' 'zext_ln125_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 925 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_99 = add i13 %sum_98, i13 %zext_ln125_42" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 925 'add' 'sum_99' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 926 [1/1] (0.00ns)   --->   "%tmp_506 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_99, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 926 'bitselect' 'tmp_506' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_295)   --->   "%xor_ln125_168 = xor i1 %tmp_506, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 927 'xor' 'xor_ln125_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 928 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_295 = and i1 %tmp_505, i1 %xor_ln125_168" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 928 'and' 'and_ln125_295' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_298)   --->   "%select_ln125_168 = select i1 %and_ln125_295, i1 %icmp_ln125_170, i1 %icmp_ln125_171" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 929 'select' 'select_ln125_168' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_299)   --->   "%tmp_507 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_42, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 930 'bitselect' 'tmp_507' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_299)   --->   "%xor_ln125_426 = xor i1 %tmp_507, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 931 'xor' 'xor_ln125_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_299)   --->   "%and_ln125_296 = and i1 %icmp_ln125_169, i1 %xor_ln125_426" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 932 'and' 'and_ln125_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_299)   --->   "%select_ln125_169 = select i1 %and_ln125_295, i1 %and_ln125_296, i1 %icmp_ln125_170" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 933 'select' 'select_ln125_169' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_128)   --->   "%and_ln125_297 = and i1 %and_ln125_295, i1 %icmp_ln125_170" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 934 'and' 'and_ln125_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_298)   --->   "%xor_ln125_169 = xor i1 %select_ln125_168, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 935 'xor' 'xor_ln125_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_298)   --->   "%or_ln125_127 = or i1 %tmp_506, i1 %xor_ln125_169" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 936 'or' 'or_ln125_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_298)   --->   "%xor_ln125_170 = xor i1 %tmp_502, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 937 'xor' 'xor_ln125_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 938 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_298 = and i1 %or_ln125_127, i1 %xor_ln125_170" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 938 'and' 'and_ln125_298' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 939 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_299 = and i1 %tmp_506, i1 %select_ln125_169" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 939 'and' 'and_ln125_299' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_128)   --->   "%or_ln125_330 = or i1 %and_ln125_297, i1 %and_ln125_299" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 940 'or' 'or_ln125_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_128)   --->   "%xor_ln125_171 = xor i1 %or_ln125_330, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 941 'xor' 'xor_ln125_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_128)   --->   "%and_ln125_300 = and i1 %tmp_502, i1 %xor_ln125_171" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 942 'and' 'and_ln125_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 943 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_128 = or i1 %and_ln125_298, i1 %and_ln125_300" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 943 'or' 'or_ln125_128' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_77)   --->   "%select_ln125_170 = select i1 %and_ln125_298, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 944 'select' 'select_ln125_170' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_77)   --->   "%select_ln125_171 = select i1 %or_ln125_128, i13 %select_ln125_170, i13 %sum_99" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 945 'select' 'select_ln125_171' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_77)   --->   "%shl_ln125_34 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_171, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 946 'bitconcatenate' 'shl_ln125_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_77)   --->   "%sext_ln125_35 = sext i22 %shl_ln125_34" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 947 'sext' 'sext_ln125_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 948 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_77 = add i28 %sext_ln125_35, i28 %mul_ln126_43" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 948 'add' 'add_ln125_77' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 949 [1/1] (0.00ns)   --->   "%tmp_508 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_77, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 949 'bitselect' 'tmp_508' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node sum_101)   --->   "%sum_100 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_77, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 950 'partselect' 'sum_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node sum_101)   --->   "%tmp_509 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_77, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 951 'bitselect' 'tmp_509' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node sum_101)   --->   "%tmp_510 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_77, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 952 'bitselect' 'tmp_510' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_302)   --->   "%tmp_511 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_77, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 953 'bitselect' 'tmp_511' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node sum_101)   --->   "%or_ln125_129 = or i1 %tmp_509, i1 %icmp_ln125_172" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 954 'or' 'or_ln125_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node sum_101)   --->   "%and_ln125_301 = and i1 %or_ln125_129, i1 %tmp_510" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 955 'and' 'and_ln125_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node sum_101)   --->   "%zext_ln125_43 = zext i1 %and_ln125_301" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 956 'zext' 'zext_ln125_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 957 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_101 = add i13 %sum_100, i13 %zext_ln125_43" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 957 'add' 'sum_101' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 958 [1/1] (0.00ns)   --->   "%tmp_512 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_101, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 958 'bitselect' 'tmp_512' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_302)   --->   "%xor_ln125_172 = xor i1 %tmp_512, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 959 'xor' 'xor_ln125_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 960 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_302 = and i1 %tmp_511, i1 %xor_ln125_172" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 960 'and' 'and_ln125_302' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 961 [1/1] (0.00ns)   --->   "%tmp_155 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_77, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 961 'partselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 962 [1/1] (0.70ns)   --->   "%icmp_ln125_173 = icmp_eq  i5 %tmp_155, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 962 'icmp' 'icmp_ln125_173' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 963 [1/1] (0.00ns)   --->   "%tmp_157 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_77, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 963 'partselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 964 [1/1] (0.70ns)   --->   "%icmp_ln125_174 = icmp_eq  i6 %tmp_157, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 964 'icmp' 'icmp_ln125_174' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 965 [1/1] (0.70ns)   --->   "%icmp_ln125_175 = icmp_eq  i6 %tmp_157, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 965 'icmp' 'icmp_ln125_175' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_305)   --->   "%select_ln125_172 = select i1 %and_ln125_302, i1 %icmp_ln125_174, i1 %icmp_ln125_175" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 966 'select' 'select_ln125_172' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_306)   --->   "%tmp_513 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_77, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 967 'bitselect' 'tmp_513' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_306)   --->   "%xor_ln125_427 = xor i1 %tmp_513, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 968 'xor' 'xor_ln125_427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_306)   --->   "%and_ln125_303 = and i1 %icmp_ln125_173, i1 %xor_ln125_427" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 969 'and' 'and_ln125_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_306)   --->   "%select_ln125_173 = select i1 %and_ln125_302, i1 %and_ln125_303, i1 %icmp_ln125_174" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 970 'select' 'select_ln125_173' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_131)   --->   "%and_ln125_304 = and i1 %and_ln125_302, i1 %icmp_ln125_174" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 971 'and' 'and_ln125_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_305)   --->   "%xor_ln125_173 = xor i1 %select_ln125_172, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 972 'xor' 'xor_ln125_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_305)   --->   "%or_ln125_130 = or i1 %tmp_512, i1 %xor_ln125_173" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 973 'or' 'or_ln125_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_305)   --->   "%xor_ln125_174 = xor i1 %tmp_508, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 974 'xor' 'xor_ln125_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 975 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_305 = and i1 %or_ln125_130, i1 %xor_ln125_174" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 975 'and' 'and_ln125_305' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 976 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_306 = and i1 %tmp_512, i1 %select_ln125_173" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 976 'and' 'and_ln125_306' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_131)   --->   "%or_ln125_331 = or i1 %and_ln125_304, i1 %and_ln125_306" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 977 'or' 'or_ln125_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_131)   --->   "%xor_ln125_175 = xor i1 %or_ln125_331, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 978 'xor' 'xor_ln125_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_131)   --->   "%and_ln125_307 = and i1 %tmp_508, i1 %xor_ln125_175" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 979 'and' 'and_ln125_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 980 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_131 = or i1 %and_ln125_305, i1 %and_ln125_307" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 980 'or' 'or_ln125_131' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 981 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_44)   --->   "%sub_ln126_44 = sub i14 %sext_ln126_82, i14 %sext_ln126_70" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 981 'sub' 'sub_ln126_44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 982 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_44)   --->   "%sext_ln126_92 = sext i14 %sub_ln126_44" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 982 'sext' 'sext_ln126_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 983 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_44 = mul i28 %sext_ln126_92, i28 %sext_ln126_92" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 983 'mul' 'mul_ln126_44' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 984 [1/1] (0.00ns)   --->   "%trunc_ln125_44 = trunc i28 %mul_ln126_44" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 984 'trunc' 'trunc_ln125_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 985 [1/1] (0.70ns)   --->   "%icmp_ln125_176 = icmp_ne  i8 %trunc_ln125_44, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 985 'icmp' 'icmp_ln125_176' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 986 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_45)   --->   "%sub_ln126_45 = sub i14 %sext_ln126_84, i14 %sext_ln126_72" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 986 'sub' 'sub_ln126_45' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 987 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_45)   --->   "%sext_ln126_93 = sext i14 %sub_ln126_45" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 987 'sext' 'sext_ln126_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 988 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_45 = mul i28 %sext_ln126_93, i28 %sext_ln126_93" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 988 'mul' 'mul_ln126_45' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 989 [1/1] (0.00ns)   --->   "%trunc_ln125_45 = trunc i28 %mul_ln126_45" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 989 'trunc' 'trunc_ln125_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 990 [1/1] (0.70ns)   --->   "%icmp_ln125_180 = icmp_ne  i8 %trunc_ln125_45, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 990 'icmp' 'icmp_ln125_180' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node sum_113)   --->   "%sum_112 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_48, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 991 'partselect' 'sum_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node sum_113)   --->   "%tmp_545 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_48, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 992 'bitselect' 'tmp_545' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node sum_113)   --->   "%tmp_546 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_48, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 993 'bitselect' 'tmp_546' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_337)   --->   "%tmp_547 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_48, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 994 'bitselect' 'tmp_547' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node sum_113)   --->   "%or_ln125_144 = or i1 %tmp_545, i1 %icmp_ln125_192" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 995 'or' 'or_ln125_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node sum_113)   --->   "%and_ln125_336 = and i1 %or_ln125_144, i1 %tmp_546" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 996 'and' 'and_ln125_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node sum_113)   --->   "%zext_ln125_48 = zext i1 %and_ln125_336" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 997 'zext' 'zext_ln125_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 998 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_113 = add i13 %sum_112, i13 %zext_ln125_48" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 998 'add' 'sum_113' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 999 [1/1] (0.00ns)   --->   "%tmp_548 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_113, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 999 'bitselect' 'tmp_548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_337)   --->   "%xor_ln125_192 = xor i1 %tmp_548, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1000 'xor' 'xor_ln125_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1001 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_337 = and i1 %tmp_547, i1 %xor_ln125_192" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1001 'and' 'and_ln125_337' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_340)   --->   "%select_ln125_192 = select i1 %and_ln125_337, i1 %icmp_ln125_194, i1 %icmp_ln125_195" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1002 'select' 'select_ln125_192' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_341)   --->   "%tmp_549 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_48, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1003 'bitselect' 'tmp_549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_341)   --->   "%xor_ln125_432 = xor i1 %tmp_549, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1004 'xor' 'xor_ln125_432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_341)   --->   "%and_ln125_338 = and i1 %icmp_ln125_193, i1 %xor_ln125_432" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1005 'and' 'and_ln125_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_341)   --->   "%select_ln125_193 = select i1 %and_ln125_337, i1 %and_ln125_338, i1 %icmp_ln125_194" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1006 'select' 'select_ln125_193' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_146)   --->   "%and_ln125_339 = and i1 %and_ln125_337, i1 %icmp_ln125_194" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1007 'and' 'and_ln125_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_340)   --->   "%xor_ln125_193 = xor i1 %select_ln125_192, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1008 'xor' 'xor_ln125_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_340)   --->   "%or_ln125_145 = or i1 %tmp_548, i1 %xor_ln125_193" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1009 'or' 'or_ln125_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_340)   --->   "%xor_ln125_194 = xor i1 %tmp_544, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1010 'xor' 'xor_ln125_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1011 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_340 = and i1 %or_ln125_145, i1 %xor_ln125_194" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1011 'and' 'and_ln125_340' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1012 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_341 = and i1 %tmp_548, i1 %select_ln125_193" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1012 'and' 'and_ln125_341' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_146)   --->   "%or_ln125_336 = or i1 %and_ln125_339, i1 %and_ln125_341" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1013 'or' 'or_ln125_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_146)   --->   "%xor_ln125_195 = xor i1 %or_ln125_336, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1014 'xor' 'xor_ln125_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_146)   --->   "%and_ln125_342 = and i1 %tmp_544, i1 %xor_ln125_195" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1015 'and' 'and_ln125_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1016 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_146 = or i1 %and_ln125_340, i1 %and_ln125_342" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1016 'or' 'or_ln125_146' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_88)   --->   "%select_ln125_194 = select i1 %and_ln125_340, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1017 'select' 'select_ln125_194' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_88)   --->   "%select_ln125_195 = select i1 %or_ln125_146, i13 %select_ln125_194, i13 %sum_113" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1018 'select' 'select_ln125_195' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_88)   --->   "%shl_ln125_39 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_195, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1019 'bitconcatenate' 'shl_ln125_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_88)   --->   "%sext_ln125_40 = sext i22 %shl_ln125_39" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1020 'sext' 'sext_ln125_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1021 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_88 = add i28 %sext_ln125_40, i28 %mul_ln126_49" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1021 'add' 'add_ln125_88' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1022 [1/1] (0.00ns)   --->   "%tmp_550 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_88, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1022 'bitselect' 'tmp_550' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node sum_115)   --->   "%sum_114 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_88, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1023 'partselect' 'sum_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node sum_115)   --->   "%tmp_551 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_88, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1024 'bitselect' 'tmp_551' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node sum_115)   --->   "%tmp_552 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_88, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1025 'bitselect' 'tmp_552' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_344)   --->   "%tmp_553 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_88, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1026 'bitselect' 'tmp_553' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node sum_115)   --->   "%or_ln125_147 = or i1 %tmp_551, i1 %icmp_ln125_196" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1027 'or' 'or_ln125_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node sum_115)   --->   "%and_ln125_343 = and i1 %or_ln125_147, i1 %tmp_552" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1028 'and' 'and_ln125_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1029 [1/1] (0.00ns) (grouped into LUT with out node sum_115)   --->   "%zext_ln125_49 = zext i1 %and_ln125_343" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1029 'zext' 'zext_ln125_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1030 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_115 = add i13 %sum_114, i13 %zext_ln125_49" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1030 'add' 'sum_115' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1031 [1/1] (0.00ns)   --->   "%tmp_554 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_115, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1031 'bitselect' 'tmp_554' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_344)   --->   "%xor_ln125_196 = xor i1 %tmp_554, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1032 'xor' 'xor_ln125_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1033 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_344 = and i1 %tmp_553, i1 %xor_ln125_196" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1033 'and' 'and_ln125_344' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1034 [1/1] (0.00ns)   --->   "%tmp_177 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_88, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1034 'partselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1035 [1/1] (0.70ns)   --->   "%icmp_ln125_197 = icmp_eq  i5 %tmp_177, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1035 'icmp' 'icmp_ln125_197' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1036 [1/1] (0.00ns)   --->   "%tmp_179 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_88, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1036 'partselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1037 [1/1] (0.70ns)   --->   "%icmp_ln125_198 = icmp_eq  i6 %tmp_179, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1037 'icmp' 'icmp_ln125_198' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1038 [1/1] (0.70ns)   --->   "%icmp_ln125_199 = icmp_eq  i6 %tmp_179, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1038 'icmp' 'icmp_ln125_199' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_347)   --->   "%select_ln125_196 = select i1 %and_ln125_344, i1 %icmp_ln125_198, i1 %icmp_ln125_199" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1039 'select' 'select_ln125_196' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_348)   --->   "%tmp_555 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_88, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1040 'bitselect' 'tmp_555' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_348)   --->   "%xor_ln125_433 = xor i1 %tmp_555, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1041 'xor' 'xor_ln125_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_348)   --->   "%and_ln125_345 = and i1 %icmp_ln125_197, i1 %xor_ln125_433" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1042 'and' 'and_ln125_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_348)   --->   "%select_ln125_197 = select i1 %and_ln125_344, i1 %and_ln125_345, i1 %icmp_ln125_198" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1043 'select' 'select_ln125_197' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_149)   --->   "%and_ln125_346 = and i1 %and_ln125_344, i1 %icmp_ln125_198" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1044 'and' 'and_ln125_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_347)   --->   "%xor_ln125_197 = xor i1 %select_ln125_196, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1045 'xor' 'xor_ln125_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_347)   --->   "%or_ln125_148 = or i1 %tmp_554, i1 %xor_ln125_197" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1046 'or' 'or_ln125_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_347)   --->   "%xor_ln125_198 = xor i1 %tmp_550, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1047 'xor' 'xor_ln125_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1048 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_347 = and i1 %or_ln125_148, i1 %xor_ln125_198" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1048 'and' 'and_ln125_347' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1049 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_348 = and i1 %tmp_554, i1 %select_ln125_197" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1049 'and' 'and_ln125_348' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_149)   --->   "%or_ln125_337 = or i1 %and_ln125_346, i1 %and_ln125_348" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1050 'or' 'or_ln125_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_149)   --->   "%xor_ln125_199 = xor i1 %or_ln125_337, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1051 'xor' 'xor_ln125_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_149)   --->   "%and_ln125_349 = and i1 %tmp_550, i1 %xor_ln125_199" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1052 'and' 'and_ln125_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1053 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_149 = or i1 %and_ln125_347, i1 %and_ln125_349" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1053 'or' 'or_ln125_149' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1054 [1/1] (0.00ns)   --->   "%sext_ln126_102 = sext i13 %query_26_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1054 'sext' 'sext_ln126_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1055 [1/1] (0.00ns)   --->   "%sext_ln126_103 = sext i13 %key_26_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1055 'sext' 'sext_ln126_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1056 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_50)   --->   "%sub_ln126_50 = sub i14 %sext_ln126_102, i14 %sext_ln126_103" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1056 'sub' 'sub_ln126_50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1057 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_50)   --->   "%sext_ln126_104 = sext i14 %sub_ln126_50" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1057 'sext' 'sext_ln126_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1058 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_50 = mul i28 %sext_ln126_104, i28 %sext_ln126_104" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1058 'mul' 'mul_ln126_50' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1059 [1/1] (0.00ns)   --->   "%trunc_ln125_50 = trunc i28 %mul_ln126_50" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1059 'trunc' 'trunc_ln125_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1060 [1/1] (0.70ns)   --->   "%icmp_ln125_200 = icmp_ne  i8 %trunc_ln125_50, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1060 'icmp' 'icmp_ln125_200' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1061 [1/1] (0.00ns)   --->   "%sext_ln126_105 = sext i13 %query_27_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1061 'sext' 'sext_ln126_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1062 [1/1] (0.00ns)   --->   "%sext_ln126_106 = sext i13 %key_27_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1062 'sext' 'sext_ln126_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1063 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_51)   --->   "%sub_ln126_51 = sub i14 %sext_ln126_105, i14 %sext_ln126_106" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1063 'sub' 'sub_ln126_51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1064 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_51)   --->   "%sext_ln126_107 = sext i14 %sub_ln126_51" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1064 'sext' 'sext_ln126_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1065 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_51 = mul i28 %sext_ln126_107, i28 %sext_ln126_107" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1065 'mul' 'mul_ln126_51' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1066 [1/1] (0.00ns)   --->   "%trunc_ln125_51 = trunc i28 %mul_ln126_51" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1066 'trunc' 'trunc_ln125_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1067 [1/1] (0.70ns)   --->   "%icmp_ln125_204 = icmp_ne  i8 %trunc_ln125_51, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1067 'icmp' 'icmp_ln125_204' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node sum_127)   --->   "%sum_126 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_54, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1068 'partselect' 'sum_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node sum_127)   --->   "%tmp_587 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_54, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1069 'bitselect' 'tmp_587' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node sum_127)   --->   "%tmp_588 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_54, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1070 'bitselect' 'tmp_588' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_379)   --->   "%tmp_589 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_54, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1071 'bitselect' 'tmp_589' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node sum_127)   --->   "%or_ln125_162 = or i1 %tmp_587, i1 %icmp_ln125_216" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1072 'or' 'or_ln125_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node sum_127)   --->   "%and_ln125_378 = and i1 %or_ln125_162, i1 %tmp_588" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1073 'and' 'and_ln125_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node sum_127)   --->   "%zext_ln125_54 = zext i1 %and_ln125_378" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1074 'zext' 'zext_ln125_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1075 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_127 = add i13 %sum_126, i13 %zext_ln125_54" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1075 'add' 'sum_127' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1076 [1/1] (0.00ns)   --->   "%tmp_590 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_127, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1076 'bitselect' 'tmp_590' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_379)   --->   "%xor_ln125_216 = xor i1 %tmp_590, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1077 'xor' 'xor_ln125_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1078 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_379 = and i1 %tmp_589, i1 %xor_ln125_216" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1078 'and' 'and_ln125_379' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_382)   --->   "%select_ln125_216 = select i1 %and_ln125_379, i1 %icmp_ln125_218, i1 %icmp_ln125_219" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1079 'select' 'select_ln125_216' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_383)   --->   "%tmp_591 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_54, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1080 'bitselect' 'tmp_591' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_383)   --->   "%xor_ln125_438 = xor i1 %tmp_591, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1081 'xor' 'xor_ln125_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_383)   --->   "%and_ln125_380 = and i1 %icmp_ln125_217, i1 %xor_ln125_438" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1082 'and' 'and_ln125_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_383)   --->   "%select_ln125_217 = select i1 %and_ln125_379, i1 %and_ln125_380, i1 %icmp_ln125_218" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1083 'select' 'select_ln125_217' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_164)   --->   "%and_ln125_381 = and i1 %and_ln125_379, i1 %icmp_ln125_218" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1084 'and' 'and_ln125_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_382)   --->   "%xor_ln125_217 = xor i1 %select_ln125_216, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1085 'xor' 'xor_ln125_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_382)   --->   "%or_ln125_163 = or i1 %tmp_590, i1 %xor_ln125_217" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1086 'or' 'or_ln125_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_382)   --->   "%xor_ln125_218 = xor i1 %tmp_586, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1087 'xor' 'xor_ln125_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1088 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_382 = and i1 %or_ln125_163, i1 %xor_ln125_218" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1088 'and' 'and_ln125_382' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1089 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_383 = and i1 %tmp_590, i1 %select_ln125_217" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1089 'and' 'and_ln125_383' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_164)   --->   "%or_ln125_342 = or i1 %and_ln125_381, i1 %and_ln125_383" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1090 'or' 'or_ln125_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_164)   --->   "%xor_ln125_219 = xor i1 %or_ln125_342, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1091 'xor' 'xor_ln125_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_164)   --->   "%and_ln125_384 = and i1 %tmp_586, i1 %xor_ln125_219" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1092 'and' 'and_ln125_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1093 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_164 = or i1 %and_ln125_382, i1 %and_ln125_384" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1093 'or' 'or_ln125_164' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_99)   --->   "%select_ln125_218 = select i1 %and_ln125_382, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1094 'select' 'select_ln125_218' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_99)   --->   "%select_ln125_219 = select i1 %or_ln125_164, i13 %select_ln125_218, i13 %sum_127" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1095 'select' 'select_ln125_219' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_99)   --->   "%shl_ln125_44 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_219, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1096 'bitconcatenate' 'shl_ln125_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_99)   --->   "%sext_ln125_45 = sext i22 %shl_ln125_44" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1097 'sext' 'sext_ln125_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1098 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_99 = add i28 %sext_ln125_45, i28 %mul_ln126_55" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1098 'add' 'add_ln125_99' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1099 [1/1] (0.00ns)   --->   "%tmp_592 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_99, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1099 'bitselect' 'tmp_592' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node sum_129)   --->   "%sum_128 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_99, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1100 'partselect' 'sum_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node sum_129)   --->   "%tmp_593 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_99, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1101 'bitselect' 'tmp_593' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node sum_129)   --->   "%tmp_594 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_99, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1102 'bitselect' 'tmp_594' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_386)   --->   "%tmp_595 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_99, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1103 'bitselect' 'tmp_595' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node sum_129)   --->   "%or_ln125_165 = or i1 %tmp_593, i1 %icmp_ln125_220" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1104 'or' 'or_ln125_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node sum_129)   --->   "%and_ln125_385 = and i1 %or_ln125_165, i1 %tmp_594" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1105 'and' 'and_ln125_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node sum_129)   --->   "%zext_ln125_55 = zext i1 %and_ln125_385" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1106 'zext' 'zext_ln125_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1107 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_129 = add i13 %sum_128, i13 %zext_ln125_55" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1107 'add' 'sum_129' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1108 [1/1] (0.00ns)   --->   "%tmp_596 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_129, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1108 'bitselect' 'tmp_596' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_386)   --->   "%xor_ln125_220 = xor i1 %tmp_596, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1109 'xor' 'xor_ln125_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1110 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_386 = and i1 %tmp_595, i1 %xor_ln125_220" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1110 'and' 'and_ln125_386' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1111 [1/1] (0.00ns)   --->   "%tmp_199 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_99, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1111 'partselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1112 [1/1] (0.70ns)   --->   "%icmp_ln125_221 = icmp_eq  i5 %tmp_199, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1112 'icmp' 'icmp_ln125_221' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1113 [1/1] (0.00ns)   --->   "%tmp_201 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_99, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1113 'partselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1114 [1/1] (0.70ns)   --->   "%icmp_ln125_222 = icmp_eq  i6 %tmp_201, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1114 'icmp' 'icmp_ln125_222' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1115 [1/1] (0.70ns)   --->   "%icmp_ln125_223 = icmp_eq  i6 %tmp_201, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1115 'icmp' 'icmp_ln125_223' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_389)   --->   "%select_ln125_220 = select i1 %and_ln125_386, i1 %icmp_ln125_222, i1 %icmp_ln125_223" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1116 'select' 'select_ln125_220' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_390)   --->   "%tmp_597 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_99, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1117 'bitselect' 'tmp_597' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_390)   --->   "%xor_ln125_439 = xor i1 %tmp_597, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1118 'xor' 'xor_ln125_439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_390)   --->   "%and_ln125_387 = and i1 %icmp_ln125_221, i1 %xor_ln125_439" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1119 'and' 'and_ln125_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_390)   --->   "%select_ln125_221 = select i1 %and_ln125_386, i1 %and_ln125_387, i1 %icmp_ln125_222" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1120 'select' 'select_ln125_221' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_167)   --->   "%and_ln125_388 = and i1 %and_ln125_386, i1 %icmp_ln125_222" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1121 'and' 'and_ln125_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_389)   --->   "%xor_ln125_221 = xor i1 %select_ln125_220, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1122 'xor' 'xor_ln125_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_389)   --->   "%or_ln125_166 = or i1 %tmp_596, i1 %xor_ln125_221" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1123 'or' 'or_ln125_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_389)   --->   "%xor_ln125_222 = xor i1 %tmp_592, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1124 'xor' 'xor_ln125_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1125 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_389 = and i1 %or_ln125_166, i1 %xor_ln125_222" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1125 'and' 'and_ln125_389' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1126 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_390 = and i1 %tmp_596, i1 %select_ln125_221" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1126 'and' 'and_ln125_390' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_167)   --->   "%or_ln125_343 = or i1 %and_ln125_388, i1 %and_ln125_390" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1127 'or' 'or_ln125_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_167)   --->   "%xor_ln125_223 = xor i1 %or_ln125_343, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1128 'xor' 'xor_ln125_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_167)   --->   "%and_ln125_391 = and i1 %tmp_592, i1 %xor_ln125_223" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1129 'and' 'and_ln125_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1130 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_167 = or i1 %and_ln125_389, i1 %and_ln125_391" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1130 'or' 'or_ln125_167' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1131 [1/1] (0.00ns)   --->   "%sext_ln126_118 = sext i13 %key_32_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1131 'sext' 'sext_ln126_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1132 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_56)   --->   "%sub_ln126_56 = sub i14 %sext_ln126_102, i14 %sext_ln126_118" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1132 'sub' 'sub_ln126_56' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1133 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_56)   --->   "%sext_ln126_119 = sext i14 %sub_ln126_56" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1133 'sext' 'sext_ln126_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1134 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_56 = mul i28 %sext_ln126_119, i28 %sext_ln126_119" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1134 'mul' 'mul_ln126_56' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1135 [1/1] (0.00ns)   --->   "%trunc_ln125_56 = trunc i28 %mul_ln126_56" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1135 'trunc' 'trunc_ln125_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1136 [1/1] (0.70ns)   --->   "%icmp_ln125_224 = icmp_ne  i8 %trunc_ln125_56, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1136 'icmp' 'icmp_ln125_224' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1137 [1/1] (0.00ns)   --->   "%sext_ln126_120 = sext i13 %key_33_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1137 'sext' 'sext_ln126_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1138 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_57)   --->   "%sub_ln126_57 = sub i14 %sext_ln126_105, i14 %sext_ln126_120" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1138 'sub' 'sub_ln126_57' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1139 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_57)   --->   "%sext_ln126_121 = sext i14 %sub_ln126_57" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1139 'sext' 'sext_ln126_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1140 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_57 = mul i28 %sext_ln126_121, i28 %sext_ln126_121" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1140 'mul' 'mul_ln126_57' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1141 [1/1] (0.00ns)   --->   "%trunc_ln125_57 = trunc i28 %mul_ln126_57" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1141 'trunc' 'trunc_ln125_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1142 [1/1] (0.70ns)   --->   "%icmp_ln125_228 = icmp_ne  i8 %trunc_ln125_57, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1142 'icmp' 'icmp_ln125_228' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1143 [1/1] (0.00ns) (grouped into LUT with out node sum_141)   --->   "%sum_140 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_60, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1143 'partselect' 'sum_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node sum_141)   --->   "%tmp_629 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_60, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1144 'bitselect' 'tmp_629' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node sum_141)   --->   "%tmp_630 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_60, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1145 'bitselect' 'tmp_630' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_421)   --->   "%tmp_631 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_60, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1146 'bitselect' 'tmp_631' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node sum_141)   --->   "%or_ln125_180 = or i1 %tmp_629, i1 %icmp_ln125_240" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1147 'or' 'or_ln125_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node sum_141)   --->   "%and_ln125_420 = and i1 %or_ln125_180, i1 %tmp_630" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1148 'and' 'and_ln125_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node sum_141)   --->   "%zext_ln125_60 = zext i1 %and_ln125_420" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1149 'zext' 'zext_ln125_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1150 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_141 = add i13 %sum_140, i13 %zext_ln125_60" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1150 'add' 'sum_141' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1151 [1/1] (0.00ns)   --->   "%tmp_632 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_141, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1151 'bitselect' 'tmp_632' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_421)   --->   "%xor_ln125_240 = xor i1 %tmp_632, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1152 'xor' 'xor_ln125_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1153 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_421 = and i1 %tmp_631, i1 %xor_ln125_240" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1153 'and' 'and_ln125_421' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_424)   --->   "%select_ln125_240 = select i1 %and_ln125_421, i1 %icmp_ln125_242, i1 %icmp_ln125_243" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1154 'select' 'select_ln125_240' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_425)   --->   "%tmp_633 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_60, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1155 'bitselect' 'tmp_633' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_425)   --->   "%xor_ln125_444 = xor i1 %tmp_633, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1156 'xor' 'xor_ln125_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_425)   --->   "%and_ln125_422 = and i1 %icmp_ln125_241, i1 %xor_ln125_444" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1157 'and' 'and_ln125_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_425)   --->   "%select_ln125_241 = select i1 %and_ln125_421, i1 %and_ln125_422, i1 %icmp_ln125_242" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1158 'select' 'select_ln125_241' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_182)   --->   "%and_ln125_423 = and i1 %and_ln125_421, i1 %icmp_ln125_242" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1159 'and' 'and_ln125_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_424)   --->   "%xor_ln125_241 = xor i1 %select_ln125_240, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1160 'xor' 'xor_ln125_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_424)   --->   "%or_ln125_181 = or i1 %tmp_632, i1 %xor_ln125_241" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1161 'or' 'or_ln125_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_424)   --->   "%xor_ln125_242 = xor i1 %tmp_628, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1162 'xor' 'xor_ln125_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1163 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_424 = and i1 %or_ln125_181, i1 %xor_ln125_242" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1163 'and' 'and_ln125_424' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1164 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_425 = and i1 %tmp_632, i1 %select_ln125_241" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1164 'and' 'and_ln125_425' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_182)   --->   "%or_ln125_348 = or i1 %and_ln125_423, i1 %and_ln125_425" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1165 'or' 'or_ln125_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_182)   --->   "%xor_ln125_243 = xor i1 %or_ln125_348, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1166 'xor' 'xor_ln125_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_182)   --->   "%and_ln125_426 = and i1 %tmp_628, i1 %xor_ln125_243" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1167 'and' 'and_ln125_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1168 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_182 = or i1 %and_ln125_424, i1 %and_ln125_426" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1168 'or' 'or_ln125_182' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_110)   --->   "%select_ln125_242 = select i1 %and_ln125_424, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1169 'select' 'select_ln125_242' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1170 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_110)   --->   "%select_ln125_243 = select i1 %or_ln125_182, i13 %select_ln125_242, i13 %sum_141" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1170 'select' 'select_ln125_243' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_110)   --->   "%shl_ln125_49 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_243, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1171 'bitconcatenate' 'shl_ln125_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_110)   --->   "%sext_ln125_50 = sext i22 %shl_ln125_49" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1172 'sext' 'sext_ln125_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1173 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_110 = add i28 %sext_ln125_50, i28 %mul_ln126_61" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1173 'add' 'add_ln125_110' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1174 [1/1] (0.00ns)   --->   "%tmp_634 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_110, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1174 'bitselect' 'tmp_634' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node sum_143)   --->   "%sum_142 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_110, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1175 'partselect' 'sum_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node sum_143)   --->   "%tmp_635 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_110, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1176 'bitselect' 'tmp_635' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node sum_143)   --->   "%tmp_636 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_110, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1177 'bitselect' 'tmp_636' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_428)   --->   "%tmp_637 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_110, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1178 'bitselect' 'tmp_637' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1179 [1/1] (0.00ns) (grouped into LUT with out node sum_143)   --->   "%or_ln125_183 = or i1 %tmp_635, i1 %icmp_ln125_244" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1179 'or' 'or_ln125_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node sum_143)   --->   "%and_ln125_427 = and i1 %or_ln125_183, i1 %tmp_636" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1180 'and' 'and_ln125_427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node sum_143)   --->   "%zext_ln125_61 = zext i1 %and_ln125_427" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1181 'zext' 'zext_ln125_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1182 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_143 = add i13 %sum_142, i13 %zext_ln125_61" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1182 'add' 'sum_143' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1183 [1/1] (0.00ns)   --->   "%tmp_638 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_143, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1183 'bitselect' 'tmp_638' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_428)   --->   "%xor_ln125_244 = xor i1 %tmp_638, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1184 'xor' 'xor_ln125_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1185 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_428 = and i1 %tmp_637, i1 %xor_ln125_244" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1185 'and' 'and_ln125_428' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1186 [1/1] (0.00ns)   --->   "%tmp_221 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_110, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1186 'partselect' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1187 [1/1] (0.70ns)   --->   "%icmp_ln125_245 = icmp_eq  i5 %tmp_221, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1187 'icmp' 'icmp_ln125_245' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1188 [1/1] (0.00ns)   --->   "%tmp_223 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_110, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1188 'partselect' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1189 [1/1] (0.70ns)   --->   "%icmp_ln125_246 = icmp_eq  i6 %tmp_223, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1189 'icmp' 'icmp_ln125_246' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1190 [1/1] (0.70ns)   --->   "%icmp_ln125_247 = icmp_eq  i6 %tmp_223, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1190 'icmp' 'icmp_ln125_247' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1191 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_431)   --->   "%select_ln125_244 = select i1 %and_ln125_428, i1 %icmp_ln125_246, i1 %icmp_ln125_247" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1191 'select' 'select_ln125_244' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_432)   --->   "%tmp_639 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_110, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1192 'bitselect' 'tmp_639' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_432)   --->   "%xor_ln125_445 = xor i1 %tmp_639, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1193 'xor' 'xor_ln125_445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_432)   --->   "%and_ln125_429 = and i1 %icmp_ln125_245, i1 %xor_ln125_445" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1194 'and' 'and_ln125_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_432)   --->   "%select_ln125_245 = select i1 %and_ln125_428, i1 %and_ln125_429, i1 %icmp_ln125_246" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1195 'select' 'select_ln125_245' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_185)   --->   "%and_ln125_430 = and i1 %and_ln125_428, i1 %icmp_ln125_246" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1196 'and' 'and_ln125_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_431)   --->   "%xor_ln125_245 = xor i1 %select_ln125_244, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1197 'xor' 'xor_ln125_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_431)   --->   "%or_ln125_184 = or i1 %tmp_638, i1 %xor_ln125_245" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1198 'or' 'or_ln125_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_431)   --->   "%xor_ln125_246 = xor i1 %tmp_634, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1199 'xor' 'xor_ln125_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1200 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_431 = and i1 %or_ln125_184, i1 %xor_ln125_246" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1200 'and' 'and_ln125_431' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1201 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_432 = and i1 %tmp_638, i1 %select_ln125_245" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1201 'and' 'and_ln125_432' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_185)   --->   "%or_ln125_349 = or i1 %and_ln125_430, i1 %and_ln125_432" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1202 'or' 'or_ln125_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_185)   --->   "%xor_ln125_247 = xor i1 %or_ln125_349, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1203 'xor' 'xor_ln125_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1204 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_185)   --->   "%and_ln125_433 = and i1 %tmp_634, i1 %xor_ln125_247" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1204 'and' 'and_ln125_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1205 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_185 = or i1 %and_ln125_431, i1 %and_ln125_433" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1205 'or' 'or_ln125_185' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1206 [1/1] (0.00ns)   --->   "%sext_ln126_130 = sext i13 %query_32_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1206 'sext' 'sext_ln126_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1207 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_62)   --->   "%sub_ln126_62 = sub i14 %sext_ln126_130, i14 %sext_ln126_103" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1207 'sub' 'sub_ln126_62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1208 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_62)   --->   "%sext_ln126_131 = sext i14 %sub_ln126_62" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1208 'sext' 'sext_ln126_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1209 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_62 = mul i28 %sext_ln126_131, i28 %sext_ln126_131" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1209 'mul' 'mul_ln126_62' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1210 [1/1] (0.00ns)   --->   "%trunc_ln125_62 = trunc i28 %mul_ln126_62" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1210 'trunc' 'trunc_ln125_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1211 [1/1] (0.70ns)   --->   "%icmp_ln125_248 = icmp_ne  i8 %trunc_ln125_62, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1211 'icmp' 'icmp_ln125_248' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1212 [1/1] (0.00ns)   --->   "%sext_ln126_132 = sext i13 %query_33_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1212 'sext' 'sext_ln126_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1213 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_63)   --->   "%sub_ln126_63 = sub i14 %sext_ln126_132, i14 %sext_ln126_106" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1213 'sub' 'sub_ln126_63' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1214 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_63)   --->   "%sext_ln126_133 = sext i14 %sub_ln126_63" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1214 'sext' 'sext_ln126_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1215 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_63 = mul i28 %sext_ln126_133, i28 %sext_ln126_133" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1215 'mul' 'mul_ln126_63' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1216 [1/1] (0.00ns)   --->   "%trunc_ln125_63 = trunc i28 %mul_ln126_63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1216 'trunc' 'trunc_ln125_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1217 [1/1] (0.70ns)   --->   "%icmp_ln125_252 = icmp_ne  i8 %trunc_ln125_63, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1217 'icmp' 'icmp_ln125_252' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node sum_155)   --->   "%sum_154 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_66, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1218 'partselect' 'sum_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1219 [1/1] (0.00ns) (grouped into LUT with out node sum_155)   --->   "%tmp_671 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_66, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1219 'bitselect' 'tmp_671' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node sum_155)   --->   "%tmp_672 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_66, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1220 'bitselect' 'tmp_672' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_463)   --->   "%tmp_673 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_66, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1221 'bitselect' 'tmp_673' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node sum_155)   --->   "%or_ln125_198 = or i1 %tmp_671, i1 %icmp_ln125_264" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1222 'or' 'or_ln125_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node sum_155)   --->   "%and_ln125_462 = and i1 %or_ln125_198, i1 %tmp_672" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1223 'and' 'and_ln125_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node sum_155)   --->   "%zext_ln125_66 = zext i1 %and_ln125_462" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1224 'zext' 'zext_ln125_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1225 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_155 = add i13 %sum_154, i13 %zext_ln125_66" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1225 'add' 'sum_155' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1226 [1/1] (0.00ns)   --->   "%tmp_674 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_155, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1226 'bitselect' 'tmp_674' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_463)   --->   "%xor_ln125_264 = xor i1 %tmp_674, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1227 'xor' 'xor_ln125_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1228 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_463 = and i1 %tmp_673, i1 %xor_ln125_264" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1228 'and' 'and_ln125_463' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_466)   --->   "%select_ln125_264 = select i1 %and_ln125_463, i1 %icmp_ln125_266, i1 %icmp_ln125_267" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1229 'select' 'select_ln125_264' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_467)   --->   "%tmp_675 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_66, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1230 'bitselect' 'tmp_675' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_467)   --->   "%xor_ln125_450 = xor i1 %tmp_675, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1231 'xor' 'xor_ln125_450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_467)   --->   "%and_ln125_464 = and i1 %icmp_ln125_265, i1 %xor_ln125_450" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1232 'and' 'and_ln125_464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1233 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_467)   --->   "%select_ln125_265 = select i1 %and_ln125_463, i1 %and_ln125_464, i1 %icmp_ln125_266" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1233 'select' 'select_ln125_265' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_200)   --->   "%and_ln125_465 = and i1 %and_ln125_463, i1 %icmp_ln125_266" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1234 'and' 'and_ln125_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_466)   --->   "%xor_ln125_265 = xor i1 %select_ln125_264, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1235 'xor' 'xor_ln125_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_466)   --->   "%or_ln125_199 = or i1 %tmp_674, i1 %xor_ln125_265" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1236 'or' 'or_ln125_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_466)   --->   "%xor_ln125_266 = xor i1 %tmp_670, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1237 'xor' 'xor_ln125_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1238 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_466 = and i1 %or_ln125_199, i1 %xor_ln125_266" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1238 'and' 'and_ln125_466' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1239 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_467 = and i1 %tmp_674, i1 %select_ln125_265" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1239 'and' 'and_ln125_467' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_200)   --->   "%or_ln125_354 = or i1 %and_ln125_465, i1 %and_ln125_467" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1240 'or' 'or_ln125_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_200)   --->   "%xor_ln125_267 = xor i1 %or_ln125_354, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1241 'xor' 'xor_ln125_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_200)   --->   "%and_ln125_468 = and i1 %tmp_670, i1 %xor_ln125_267" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1242 'and' 'and_ln125_468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1243 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_200 = or i1 %and_ln125_466, i1 %and_ln125_468" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1243 'or' 'or_ln125_200' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_121)   --->   "%select_ln125_266 = select i1 %and_ln125_466, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1244 'select' 'select_ln125_266' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1245 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_121)   --->   "%select_ln125_267 = select i1 %or_ln125_200, i13 %select_ln125_266, i13 %sum_155" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1245 'select' 'select_ln125_267' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_121)   --->   "%shl_ln125_54 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_267, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1246 'bitconcatenate' 'shl_ln125_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1247 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_121)   --->   "%sext_ln125_55 = sext i22 %shl_ln125_54" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1247 'sext' 'sext_ln125_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1248 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_121 = add i28 %sext_ln125_55, i28 %mul_ln126_67" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1248 'add' 'add_ln125_121' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1249 [1/1] (0.00ns)   --->   "%tmp_676 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_121, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1249 'bitselect' 'tmp_676' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node sum_157)   --->   "%sum_156 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_121, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1250 'partselect' 'sum_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node sum_157)   --->   "%tmp_677 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_121, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1251 'bitselect' 'tmp_677' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node sum_157)   --->   "%tmp_678 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_121, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1252 'bitselect' 'tmp_678' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1253 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_470)   --->   "%tmp_679 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_121, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1253 'bitselect' 'tmp_679' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1254 [1/1] (0.00ns) (grouped into LUT with out node sum_157)   --->   "%or_ln125_201 = or i1 %tmp_677, i1 %icmp_ln125_268" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1254 'or' 'or_ln125_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1255 [1/1] (0.00ns) (grouped into LUT with out node sum_157)   --->   "%and_ln125_469 = and i1 %or_ln125_201, i1 %tmp_678" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1255 'and' 'and_ln125_469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1256 [1/1] (0.00ns) (grouped into LUT with out node sum_157)   --->   "%zext_ln125_67 = zext i1 %and_ln125_469" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1256 'zext' 'zext_ln125_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1257 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_157 = add i13 %sum_156, i13 %zext_ln125_67" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1257 'add' 'sum_157' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1258 [1/1] (0.00ns)   --->   "%tmp_680 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_157, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1258 'bitselect' 'tmp_680' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_470)   --->   "%xor_ln125_268 = xor i1 %tmp_680, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1259 'xor' 'xor_ln125_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1260 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_470 = and i1 %tmp_679, i1 %xor_ln125_268" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1260 'and' 'and_ln125_470' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1261 [1/1] (0.00ns)   --->   "%tmp_243 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_121, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1261 'partselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1262 [1/1] (0.70ns)   --->   "%icmp_ln125_269 = icmp_eq  i5 %tmp_243, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1262 'icmp' 'icmp_ln125_269' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1263 [1/1] (0.00ns)   --->   "%tmp_245 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_121, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1263 'partselect' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1264 [1/1] (0.70ns)   --->   "%icmp_ln125_270 = icmp_eq  i6 %tmp_245, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1264 'icmp' 'icmp_ln125_270' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1265 [1/1] (0.70ns)   --->   "%icmp_ln125_271 = icmp_eq  i6 %tmp_245, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1265 'icmp' 'icmp_ln125_271' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1266 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_473)   --->   "%select_ln125_268 = select i1 %and_ln125_470, i1 %icmp_ln125_270, i1 %icmp_ln125_271" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1266 'select' 'select_ln125_268' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_474)   --->   "%tmp_681 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_121, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1267 'bitselect' 'tmp_681' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_474)   --->   "%xor_ln125_451 = xor i1 %tmp_681, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1268 'xor' 'xor_ln125_451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1269 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_474)   --->   "%and_ln125_471 = and i1 %icmp_ln125_269, i1 %xor_ln125_451" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1269 'and' 'and_ln125_471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_474)   --->   "%select_ln125_269 = select i1 %and_ln125_470, i1 %and_ln125_471, i1 %icmp_ln125_270" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1270 'select' 'select_ln125_269' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1271 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_203)   --->   "%and_ln125_472 = and i1 %and_ln125_470, i1 %icmp_ln125_270" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1271 'and' 'and_ln125_472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_473)   --->   "%xor_ln125_269 = xor i1 %select_ln125_268, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1272 'xor' 'xor_ln125_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_473)   --->   "%or_ln125_202 = or i1 %tmp_680, i1 %xor_ln125_269" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1273 'or' 'or_ln125_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_473)   --->   "%xor_ln125_270 = xor i1 %tmp_676, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1274 'xor' 'xor_ln125_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1275 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_473 = and i1 %or_ln125_202, i1 %xor_ln125_270" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1275 'and' 'and_ln125_473' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1276 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_474 = and i1 %tmp_680, i1 %select_ln125_269" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1276 'and' 'and_ln125_474' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1277 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_203)   --->   "%or_ln125_355 = or i1 %and_ln125_472, i1 %and_ln125_474" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1277 'or' 'or_ln125_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_203)   --->   "%xor_ln125_271 = xor i1 %or_ln125_355, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1278 'xor' 'xor_ln125_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_203)   --->   "%and_ln125_475 = and i1 %tmp_676, i1 %xor_ln125_271" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1279 'and' 'and_ln125_475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1280 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_203 = or i1 %and_ln125_473, i1 %and_ln125_475" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1280 'or' 'or_ln125_203' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1281 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_68)   --->   "%sub_ln126_68 = sub i14 %sext_ln126_130, i14 %sext_ln126_118" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1281 'sub' 'sub_ln126_68' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1282 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_68)   --->   "%sext_ln126_140 = sext i14 %sub_ln126_68" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1282 'sext' 'sext_ln126_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1283 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_68 = mul i28 %sext_ln126_140, i28 %sext_ln126_140" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1283 'mul' 'mul_ln126_68' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1284 [1/1] (0.00ns)   --->   "%trunc_ln125_68 = trunc i28 %mul_ln126_68" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1284 'trunc' 'trunc_ln125_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1285 [1/1] (0.70ns)   --->   "%icmp_ln125_272 = icmp_ne  i8 %trunc_ln125_68, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1285 'icmp' 'icmp_ln125_272' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1286 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_69)   --->   "%sub_ln126_69 = sub i14 %sext_ln126_132, i14 %sext_ln126_120" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1286 'sub' 'sub_ln126_69' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1287 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_69)   --->   "%sext_ln126_141 = sext i14 %sub_ln126_69" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1287 'sext' 'sext_ln126_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1288 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_69 = mul i28 %sext_ln126_141, i28 %sext_ln126_141" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1288 'mul' 'mul_ln126_69' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1289 [1/1] (0.00ns)   --->   "%trunc_ln125_69 = trunc i28 %mul_ln126_69" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1289 'trunc' 'trunc_ln125_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1290 [1/1] (0.70ns)   --->   "%icmp_ln125_276 = icmp_ne  i8 %trunc_ln125_69, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1290 'icmp' 'icmp_ln125_276' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node sum_169)   --->   "%sum_168 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_72, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1291 'partselect' 'sum_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node sum_169)   --->   "%tmp_713 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_72, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1292 'bitselect' 'tmp_713' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node sum_169)   --->   "%tmp_714 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_72, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1293 'bitselect' 'tmp_714' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_505)   --->   "%tmp_715 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_72, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1294 'bitselect' 'tmp_715' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1295 [1/1] (0.00ns) (grouped into LUT with out node sum_169)   --->   "%or_ln125_216 = or i1 %tmp_713, i1 %icmp_ln125_288" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1295 'or' 'or_ln125_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node sum_169)   --->   "%and_ln125_504 = and i1 %or_ln125_216, i1 %tmp_714" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1296 'and' 'and_ln125_504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node sum_169)   --->   "%zext_ln125_72 = zext i1 %and_ln125_504" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1297 'zext' 'zext_ln125_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1298 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_169 = add i13 %sum_168, i13 %zext_ln125_72" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1298 'add' 'sum_169' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1299 [1/1] (0.00ns)   --->   "%tmp_716 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_169, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1299 'bitselect' 'tmp_716' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1300 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_505)   --->   "%xor_ln125_288 = xor i1 %tmp_716, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1300 'xor' 'xor_ln125_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1301 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_505 = and i1 %tmp_715, i1 %xor_ln125_288" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1301 'and' 'and_ln125_505' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_508)   --->   "%select_ln125_288 = select i1 %and_ln125_505, i1 %icmp_ln125_290, i1 %icmp_ln125_291" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1302 'select' 'select_ln125_288' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_509)   --->   "%tmp_717 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_72, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1303 'bitselect' 'tmp_717' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_509)   --->   "%xor_ln125_456 = xor i1 %tmp_717, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1304 'xor' 'xor_ln125_456' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_509)   --->   "%and_ln125_506 = and i1 %icmp_ln125_289, i1 %xor_ln125_456" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1305 'and' 'and_ln125_506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_509)   --->   "%select_ln125_289 = select i1 %and_ln125_505, i1 %and_ln125_506, i1 %icmp_ln125_290" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1306 'select' 'select_ln125_289' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1307 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_218)   --->   "%and_ln125_507 = and i1 %and_ln125_505, i1 %icmp_ln125_290" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1307 'and' 'and_ln125_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1308 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_508)   --->   "%xor_ln125_289 = xor i1 %select_ln125_288, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1308 'xor' 'xor_ln125_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_508)   --->   "%or_ln125_217 = or i1 %tmp_716, i1 %xor_ln125_289" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1309 'or' 'or_ln125_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_508)   --->   "%xor_ln125_290 = xor i1 %tmp_712, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1310 'xor' 'xor_ln125_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1311 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_508 = and i1 %or_ln125_217, i1 %xor_ln125_290" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1311 'and' 'and_ln125_508' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1312 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_509 = and i1 %tmp_716, i1 %select_ln125_289" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1312 'and' 'and_ln125_509' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_218)   --->   "%or_ln125_360 = or i1 %and_ln125_507, i1 %and_ln125_509" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1313 'or' 'or_ln125_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1314 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_218)   --->   "%xor_ln125_291 = xor i1 %or_ln125_360, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1314 'xor' 'xor_ln125_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_218)   --->   "%and_ln125_510 = and i1 %tmp_712, i1 %xor_ln125_291" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1315 'and' 'and_ln125_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1316 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_218 = or i1 %and_ln125_508, i1 %and_ln125_510" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1316 'or' 'or_ln125_218' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_132)   --->   "%select_ln125_290 = select i1 %and_ln125_508, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1317 'select' 'select_ln125_290' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_132)   --->   "%select_ln125_291 = select i1 %or_ln125_218, i13 %select_ln125_290, i13 %sum_169" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1318 'select' 'select_ln125_291' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_132)   --->   "%shl_ln125_59 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_291, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1319 'bitconcatenate' 'shl_ln125_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1320 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_132)   --->   "%sext_ln125_60 = sext i22 %shl_ln125_59" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1320 'sext' 'sext_ln125_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1321 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_132 = add i28 %sext_ln125_60, i28 %mul_ln126_73" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1321 'add' 'add_ln125_132' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1322 [1/1] (0.00ns)   --->   "%tmp_718 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_132, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1322 'bitselect' 'tmp_718' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1323 [1/1] (0.00ns) (grouped into LUT with out node sum_171)   --->   "%sum_170 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_132, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1323 'partselect' 'sum_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1324 [1/1] (0.00ns) (grouped into LUT with out node sum_171)   --->   "%tmp_719 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_132, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1324 'bitselect' 'tmp_719' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1325 [1/1] (0.00ns) (grouped into LUT with out node sum_171)   --->   "%tmp_720 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_132, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1325 'bitselect' 'tmp_720' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1326 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_512)   --->   "%tmp_721 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_132, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1326 'bitselect' 'tmp_721' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1327 [1/1] (0.00ns) (grouped into LUT with out node sum_171)   --->   "%or_ln125_219 = or i1 %tmp_719, i1 %icmp_ln125_292" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1327 'or' 'or_ln125_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node sum_171)   --->   "%and_ln125_511 = and i1 %or_ln125_219, i1 %tmp_720" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1328 'and' 'and_ln125_511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node sum_171)   --->   "%zext_ln125_73 = zext i1 %and_ln125_511" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1329 'zext' 'zext_ln125_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1330 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_171 = add i13 %sum_170, i13 %zext_ln125_73" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1330 'add' 'sum_171' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1331 [1/1] (0.00ns)   --->   "%tmp_722 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_171, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1331 'bitselect' 'tmp_722' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_512)   --->   "%xor_ln125_292 = xor i1 %tmp_722, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1332 'xor' 'xor_ln125_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1333 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_512 = and i1 %tmp_721, i1 %xor_ln125_292" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1333 'and' 'and_ln125_512' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1334 [1/1] (0.00ns)   --->   "%tmp_265 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_132, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1334 'partselect' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1335 [1/1] (0.70ns)   --->   "%icmp_ln125_293 = icmp_eq  i5 %tmp_265, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1335 'icmp' 'icmp_ln125_293' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1336 [1/1] (0.00ns)   --->   "%tmp_267 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_132, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1336 'partselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1337 [1/1] (0.70ns)   --->   "%icmp_ln125_294 = icmp_eq  i6 %tmp_267, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1337 'icmp' 'icmp_ln125_294' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1338 [1/1] (0.70ns)   --->   "%icmp_ln125_295 = icmp_eq  i6 %tmp_267, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1338 'icmp' 'icmp_ln125_295' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_515)   --->   "%select_ln125_292 = select i1 %and_ln125_512, i1 %icmp_ln125_294, i1 %icmp_ln125_295" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1339 'select' 'select_ln125_292' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_516)   --->   "%tmp_723 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_132, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1340 'bitselect' 'tmp_723' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_516)   --->   "%xor_ln125_457 = xor i1 %tmp_723, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1341 'xor' 'xor_ln125_457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_516)   --->   "%and_ln125_513 = and i1 %icmp_ln125_293, i1 %xor_ln125_457" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1342 'and' 'and_ln125_513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1343 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_516)   --->   "%select_ln125_293 = select i1 %and_ln125_512, i1 %and_ln125_513, i1 %icmp_ln125_294" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1343 'select' 'select_ln125_293' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1344 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_221)   --->   "%and_ln125_514 = and i1 %and_ln125_512, i1 %icmp_ln125_294" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1344 'and' 'and_ln125_514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_515)   --->   "%xor_ln125_293 = xor i1 %select_ln125_292, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1345 'xor' 'xor_ln125_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_515)   --->   "%or_ln125_220 = or i1 %tmp_722, i1 %xor_ln125_293" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1346 'or' 'or_ln125_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_515)   --->   "%xor_ln125_294 = xor i1 %tmp_718, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1347 'xor' 'xor_ln125_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1348 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_515 = and i1 %or_ln125_220, i1 %xor_ln125_294" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1348 'and' 'and_ln125_515' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1349 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_516 = and i1 %tmp_722, i1 %select_ln125_293" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1349 'and' 'and_ln125_516' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_221)   --->   "%or_ln125_361 = or i1 %and_ln125_514, i1 %and_ln125_516" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1350 'or' 'or_ln125_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1351 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_221)   --->   "%xor_ln125_295 = xor i1 %or_ln125_361, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1351 'xor' 'xor_ln125_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1352 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_221)   --->   "%and_ln125_517 = and i1 %tmp_718, i1 %xor_ln125_295" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1352 'and' 'and_ln125_517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1353 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_221 = or i1 %and_ln125_515, i1 %and_ln125_517" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1353 'or' 'or_ln125_221' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1354 [1/1] (0.00ns)   --->   "%sext_ln126_150 = sext i13 %query_38_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1354 'sext' 'sext_ln126_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1355 [1/1] (0.00ns)   --->   "%sext_ln126_151 = sext i13 %key_38_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1355 'sext' 'sext_ln126_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1356 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_74)   --->   "%sub_ln126_74 = sub i14 %sext_ln126_150, i14 %sext_ln126_151" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1356 'sub' 'sub_ln126_74' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1357 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_74)   --->   "%sext_ln126_152 = sext i14 %sub_ln126_74" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1357 'sext' 'sext_ln126_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1358 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_74 = mul i28 %sext_ln126_152, i28 %sext_ln126_152" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1358 'mul' 'mul_ln126_74' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1359 [1/1] (0.00ns)   --->   "%trunc_ln125_74 = trunc i28 %mul_ln126_74" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1359 'trunc' 'trunc_ln125_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1360 [1/1] (0.70ns)   --->   "%icmp_ln125_296 = icmp_ne  i8 %trunc_ln125_74, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1360 'icmp' 'icmp_ln125_296' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1361 [1/1] (0.00ns)   --->   "%sext_ln126_153 = sext i13 %query_39_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1361 'sext' 'sext_ln126_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1362 [1/1] (0.00ns)   --->   "%sext_ln126_154 = sext i13 %key_39_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1362 'sext' 'sext_ln126_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1363 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_75)   --->   "%sub_ln126_75 = sub i14 %sext_ln126_153, i14 %sext_ln126_154" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1363 'sub' 'sub_ln126_75' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1364 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_75)   --->   "%sext_ln126_155 = sext i14 %sub_ln126_75" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1364 'sext' 'sext_ln126_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1365 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_75 = mul i28 %sext_ln126_155, i28 %sext_ln126_155" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1365 'mul' 'mul_ln126_75' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1366 [1/1] (0.00ns)   --->   "%trunc_ln125_75 = trunc i28 %mul_ln126_75" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1366 'trunc' 'trunc_ln125_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1367 [1/1] (0.70ns)   --->   "%icmp_ln125_300 = icmp_ne  i8 %trunc_ln125_75, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1367 'icmp' 'icmp_ln125_300' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1368 [1/1] (0.00ns) (grouped into LUT with out node sum_183)   --->   "%sum_182 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_78, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1368 'partselect' 'sum_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1369 [1/1] (0.00ns) (grouped into LUT with out node sum_183)   --->   "%tmp_755 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_78, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1369 'bitselect' 'tmp_755' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1370 [1/1] (0.00ns) (grouped into LUT with out node sum_183)   --->   "%tmp_756 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_78, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1370 'bitselect' 'tmp_756' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1371 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_547)   --->   "%tmp_757 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_78, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1371 'bitselect' 'tmp_757' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1372 [1/1] (0.00ns) (grouped into LUT with out node sum_183)   --->   "%or_ln125_234 = or i1 %tmp_755, i1 %icmp_ln125_312" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1372 'or' 'or_ln125_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1373 [1/1] (0.00ns) (grouped into LUT with out node sum_183)   --->   "%and_ln125_546 = and i1 %or_ln125_234, i1 %tmp_756" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1373 'and' 'and_ln125_546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1374 [1/1] (0.00ns) (grouped into LUT with out node sum_183)   --->   "%zext_ln125_78 = zext i1 %and_ln125_546" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1374 'zext' 'zext_ln125_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1375 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_183 = add i13 %sum_182, i13 %zext_ln125_78" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1375 'add' 'sum_183' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1376 [1/1] (0.00ns)   --->   "%tmp_758 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_183, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1376 'bitselect' 'tmp_758' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1377 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_547)   --->   "%xor_ln125_312 = xor i1 %tmp_758, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1377 'xor' 'xor_ln125_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1378 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_547 = and i1 %tmp_757, i1 %xor_ln125_312" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1378 'and' 'and_ln125_547' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_550)   --->   "%select_ln125_312 = select i1 %and_ln125_547, i1 %icmp_ln125_314, i1 %icmp_ln125_315" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1379 'select' 'select_ln125_312' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_551)   --->   "%tmp_759 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_78, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1380 'bitselect' 'tmp_759' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_551)   --->   "%xor_ln125_462 = xor i1 %tmp_759, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1381 'xor' 'xor_ln125_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_551)   --->   "%and_ln125_548 = and i1 %icmp_ln125_313, i1 %xor_ln125_462" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1382 'and' 'and_ln125_548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_551)   --->   "%select_ln125_313 = select i1 %and_ln125_547, i1 %and_ln125_548, i1 %icmp_ln125_314" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1383 'select' 'select_ln125_313' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_236)   --->   "%and_ln125_549 = and i1 %and_ln125_547, i1 %icmp_ln125_314" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1384 'and' 'and_ln125_549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_550)   --->   "%xor_ln125_313 = xor i1 %select_ln125_312, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1385 'xor' 'xor_ln125_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_550)   --->   "%or_ln125_235 = or i1 %tmp_758, i1 %xor_ln125_313" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1386 'or' 'or_ln125_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_550)   --->   "%xor_ln125_314 = xor i1 %tmp_754, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1387 'xor' 'xor_ln125_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1388 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_550 = and i1 %or_ln125_235, i1 %xor_ln125_314" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1388 'and' 'and_ln125_550' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1389 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_551 = and i1 %tmp_758, i1 %select_ln125_313" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1389 'and' 'and_ln125_551' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_236)   --->   "%or_ln125_366 = or i1 %and_ln125_549, i1 %and_ln125_551" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1390 'or' 'or_ln125_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_236)   --->   "%xor_ln125_315 = xor i1 %or_ln125_366, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1391 'xor' 'xor_ln125_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_236)   --->   "%and_ln125_552 = and i1 %tmp_754, i1 %xor_ln125_315" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1392 'and' 'and_ln125_552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1393 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_236 = or i1 %and_ln125_550, i1 %and_ln125_552" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1393 'or' 'or_ln125_236' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1394 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_143)   --->   "%select_ln125_314 = select i1 %and_ln125_550, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1394 'select' 'select_ln125_314' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_143)   --->   "%select_ln125_315 = select i1 %or_ln125_236, i13 %select_ln125_314, i13 %sum_183" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1395 'select' 'select_ln125_315' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1396 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_143)   --->   "%shl_ln125_64 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_315, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1396 'bitconcatenate' 'shl_ln125_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_143)   --->   "%sext_ln125_65 = sext i22 %shl_ln125_64" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1397 'sext' 'sext_ln125_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1398 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_143 = add i28 %sext_ln125_65, i28 %mul_ln126_79" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1398 'add' 'add_ln125_143' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1399 [1/1] (0.00ns)   --->   "%tmp_760 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_143, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1399 'bitselect' 'tmp_760' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1400 [1/1] (0.00ns) (grouped into LUT with out node sum_185)   --->   "%sum_184 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_143, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1400 'partselect' 'sum_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1401 [1/1] (0.00ns) (grouped into LUT with out node sum_185)   --->   "%tmp_761 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_143, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1401 'bitselect' 'tmp_761' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node sum_185)   --->   "%tmp_762 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_143, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1402 'bitselect' 'tmp_762' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1403 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_554)   --->   "%tmp_763 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_143, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1403 'bitselect' 'tmp_763' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node sum_185)   --->   "%or_ln125_237 = or i1 %tmp_761, i1 %icmp_ln125_316" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1404 'or' 'or_ln125_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node sum_185)   --->   "%and_ln125_553 = and i1 %or_ln125_237, i1 %tmp_762" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1405 'and' 'and_ln125_553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node sum_185)   --->   "%zext_ln125_79 = zext i1 %and_ln125_553" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1406 'zext' 'zext_ln125_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1407 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_185 = add i13 %sum_184, i13 %zext_ln125_79" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1407 'add' 'sum_185' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1408 [1/1] (0.00ns)   --->   "%tmp_764 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_185, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1408 'bitselect' 'tmp_764' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1409 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_554)   --->   "%xor_ln125_316 = xor i1 %tmp_764, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1409 'xor' 'xor_ln125_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1410 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_554 = and i1 %tmp_763, i1 %xor_ln125_316" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1410 'and' 'and_ln125_554' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1411 [1/1] (0.00ns)   --->   "%tmp_287 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_143, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1411 'partselect' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1412 [1/1] (0.70ns)   --->   "%icmp_ln125_317 = icmp_eq  i5 %tmp_287, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1412 'icmp' 'icmp_ln125_317' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1413 [1/1] (0.00ns)   --->   "%tmp_289 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_143, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1413 'partselect' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1414 [1/1] (0.70ns)   --->   "%icmp_ln125_318 = icmp_eq  i6 %tmp_289, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1414 'icmp' 'icmp_ln125_318' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1415 [1/1] (0.70ns)   --->   "%icmp_ln125_319 = icmp_eq  i6 %tmp_289, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1415 'icmp' 'icmp_ln125_319' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_557)   --->   "%select_ln125_316 = select i1 %and_ln125_554, i1 %icmp_ln125_318, i1 %icmp_ln125_319" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1416 'select' 'select_ln125_316' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_558)   --->   "%tmp_765 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_143, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1417 'bitselect' 'tmp_765' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1418 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_558)   --->   "%xor_ln125_463 = xor i1 %tmp_765, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1418 'xor' 'xor_ln125_463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1419 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_558)   --->   "%and_ln125_555 = and i1 %icmp_ln125_317, i1 %xor_ln125_463" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1419 'and' 'and_ln125_555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_558)   --->   "%select_ln125_317 = select i1 %and_ln125_554, i1 %and_ln125_555, i1 %icmp_ln125_318" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1420 'select' 'select_ln125_317' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1421 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_239)   --->   "%and_ln125_556 = and i1 %and_ln125_554, i1 %icmp_ln125_318" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1421 'and' 'and_ln125_556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_557)   --->   "%xor_ln125_317 = xor i1 %select_ln125_316, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1422 'xor' 'xor_ln125_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_557)   --->   "%or_ln125_238 = or i1 %tmp_764, i1 %xor_ln125_317" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1423 'or' 'or_ln125_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_557)   --->   "%xor_ln125_318 = xor i1 %tmp_760, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1424 'xor' 'xor_ln125_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1425 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_557 = and i1 %or_ln125_238, i1 %xor_ln125_318" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1425 'and' 'and_ln125_557' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1426 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_558 = and i1 %tmp_764, i1 %select_ln125_317" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1426 'and' 'and_ln125_558' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1427 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_239)   --->   "%or_ln125_367 = or i1 %and_ln125_556, i1 %and_ln125_558" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1427 'or' 'or_ln125_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1428 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_239)   --->   "%xor_ln125_319 = xor i1 %or_ln125_367, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1428 'xor' 'xor_ln125_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1429 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_239)   --->   "%and_ln125_559 = and i1 %tmp_760, i1 %xor_ln125_319" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1429 'and' 'and_ln125_559' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1430 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_239 = or i1 %and_ln125_557, i1 %and_ln125_559" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1430 'or' 'or_ln125_239' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1431 [1/1] (0.00ns)   --->   "%sext_ln126_166 = sext i13 %key_44_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1431 'sext' 'sext_ln126_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1432 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_80)   --->   "%sub_ln126_80 = sub i14 %sext_ln126_150, i14 %sext_ln126_166" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1432 'sub' 'sub_ln126_80' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1433 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_80)   --->   "%sext_ln126_167 = sext i14 %sub_ln126_80" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1433 'sext' 'sext_ln126_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1434 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_80 = mul i28 %sext_ln126_167, i28 %sext_ln126_167" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1434 'mul' 'mul_ln126_80' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1435 [1/1] (0.00ns)   --->   "%trunc_ln125_80 = trunc i28 %mul_ln126_80" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1435 'trunc' 'trunc_ln125_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1436 [1/1] (0.70ns)   --->   "%icmp_ln125_320 = icmp_ne  i8 %trunc_ln125_80, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1436 'icmp' 'icmp_ln125_320' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1437 [1/1] (0.00ns)   --->   "%sext_ln126_168 = sext i13 %key_45_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1437 'sext' 'sext_ln126_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1438 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_81)   --->   "%sub_ln126_81 = sub i14 %sext_ln126_153, i14 %sext_ln126_168" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1438 'sub' 'sub_ln126_81' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1439 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_81)   --->   "%sext_ln126_169 = sext i14 %sub_ln126_81" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1439 'sext' 'sext_ln126_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1440 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_81 = mul i28 %sext_ln126_169, i28 %sext_ln126_169" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1440 'mul' 'mul_ln126_81' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1441 [1/1] (0.00ns)   --->   "%trunc_ln125_81 = trunc i28 %mul_ln126_81" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1441 'trunc' 'trunc_ln125_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1442 [1/1] (0.70ns)   --->   "%icmp_ln125_324 = icmp_ne  i8 %trunc_ln125_81, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1442 'icmp' 'icmp_ln125_324' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1443 [1/1] (0.00ns) (grouped into LUT with out node sum_197)   --->   "%sum_196 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_84, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1443 'partselect' 'sum_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1444 [1/1] (0.00ns) (grouped into LUT with out node sum_197)   --->   "%tmp_797 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_84, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1444 'bitselect' 'tmp_797' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1445 [1/1] (0.00ns) (grouped into LUT with out node sum_197)   --->   "%tmp_798 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_84, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1445 'bitselect' 'tmp_798' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1446 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_589)   --->   "%tmp_799 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_84, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1446 'bitselect' 'tmp_799' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node sum_197)   --->   "%or_ln125_252 = or i1 %tmp_797, i1 %icmp_ln125_336" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1447 'or' 'or_ln125_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node sum_197)   --->   "%and_ln125_588 = and i1 %or_ln125_252, i1 %tmp_798" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1448 'and' 'and_ln125_588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1449 [1/1] (0.00ns) (grouped into LUT with out node sum_197)   --->   "%zext_ln125_84 = zext i1 %and_ln125_588" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1449 'zext' 'zext_ln125_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1450 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_197 = add i13 %sum_196, i13 %zext_ln125_84" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1450 'add' 'sum_197' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1451 [1/1] (0.00ns)   --->   "%tmp_800 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_197, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1451 'bitselect' 'tmp_800' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_589)   --->   "%xor_ln125_336 = xor i1 %tmp_800, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1452 'xor' 'xor_ln125_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1453 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_589 = and i1 %tmp_799, i1 %xor_ln125_336" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1453 'and' 'and_ln125_589' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_592)   --->   "%select_ln125_336 = select i1 %and_ln125_589, i1 %icmp_ln125_338, i1 %icmp_ln125_339" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1454 'select' 'select_ln125_336' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1455 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_593)   --->   "%tmp_801 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_84, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1455 'bitselect' 'tmp_801' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_593)   --->   "%xor_ln125_468 = xor i1 %tmp_801, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1456 'xor' 'xor_ln125_468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_593)   --->   "%and_ln125_590 = and i1 %icmp_ln125_337, i1 %xor_ln125_468" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1457 'and' 'and_ln125_590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1458 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_593)   --->   "%select_ln125_337 = select i1 %and_ln125_589, i1 %and_ln125_590, i1 %icmp_ln125_338" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1458 'select' 'select_ln125_337' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1459 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_254)   --->   "%and_ln125_591 = and i1 %and_ln125_589, i1 %icmp_ln125_338" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1459 'and' 'and_ln125_591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1460 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_592)   --->   "%xor_ln125_337 = xor i1 %select_ln125_336, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1460 'xor' 'xor_ln125_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1461 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_592)   --->   "%or_ln125_253 = or i1 %tmp_800, i1 %xor_ln125_337" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1461 'or' 'or_ln125_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1462 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_592)   --->   "%xor_ln125_338 = xor i1 %tmp_796, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1462 'xor' 'xor_ln125_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1463 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_592 = and i1 %or_ln125_253, i1 %xor_ln125_338" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1463 'and' 'and_ln125_592' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1464 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_593 = and i1 %tmp_800, i1 %select_ln125_337" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1464 'and' 'and_ln125_593' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_254)   --->   "%or_ln125_372 = or i1 %and_ln125_591, i1 %and_ln125_593" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1465 'or' 'or_ln125_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_254)   --->   "%xor_ln125_339 = xor i1 %or_ln125_372, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1466 'xor' 'xor_ln125_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1467 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_254)   --->   "%and_ln125_594 = and i1 %tmp_796, i1 %xor_ln125_339" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1467 'and' 'and_ln125_594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1468 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_254 = or i1 %and_ln125_592, i1 %and_ln125_594" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1468 'or' 'or_ln125_254' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_154)   --->   "%select_ln125_338 = select i1 %and_ln125_592, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1469 'select' 'select_ln125_338' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_154)   --->   "%select_ln125_339 = select i1 %or_ln125_254, i13 %select_ln125_338, i13 %sum_197" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1470 'select' 'select_ln125_339' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_154)   --->   "%shl_ln125_69 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_339, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1471 'bitconcatenate' 'shl_ln125_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_154)   --->   "%sext_ln125_70 = sext i22 %shl_ln125_69" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1472 'sext' 'sext_ln125_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1473 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_154 = add i28 %sext_ln125_70, i28 %mul_ln126_85" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1473 'add' 'add_ln125_154' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1474 [1/1] (0.00ns)   --->   "%tmp_802 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_154, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1474 'bitselect' 'tmp_802' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node sum_199)   --->   "%sum_198 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_154, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1475 'partselect' 'sum_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node sum_199)   --->   "%tmp_803 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_154, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1476 'bitselect' 'tmp_803' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node sum_199)   --->   "%tmp_804 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_154, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1477 'bitselect' 'tmp_804' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_596)   --->   "%tmp_805 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_154, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1478 'bitselect' 'tmp_805' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1479 [1/1] (0.00ns) (grouped into LUT with out node sum_199)   --->   "%or_ln125_255 = or i1 %tmp_803, i1 %icmp_ln125_340" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1479 'or' 'or_ln125_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1480 [1/1] (0.00ns) (grouped into LUT with out node sum_199)   --->   "%and_ln125_595 = and i1 %or_ln125_255, i1 %tmp_804" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1480 'and' 'and_ln125_595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1481 [1/1] (0.00ns) (grouped into LUT with out node sum_199)   --->   "%zext_ln125_85 = zext i1 %and_ln125_595" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1481 'zext' 'zext_ln125_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1482 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_199 = add i13 %sum_198, i13 %zext_ln125_85" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1482 'add' 'sum_199' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1483 [1/1] (0.00ns)   --->   "%tmp_806 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_199, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1483 'bitselect' 'tmp_806' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1484 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_596)   --->   "%xor_ln125_340 = xor i1 %tmp_806, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1484 'xor' 'xor_ln125_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1485 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_596 = and i1 %tmp_805, i1 %xor_ln125_340" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1485 'and' 'and_ln125_596' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1486 [1/1] (0.00ns)   --->   "%tmp_309 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_154, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1486 'partselect' 'tmp_309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1487 [1/1] (0.70ns)   --->   "%icmp_ln125_341 = icmp_eq  i5 %tmp_309, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1487 'icmp' 'icmp_ln125_341' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1488 [1/1] (0.00ns)   --->   "%tmp_311 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_154, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1488 'partselect' 'tmp_311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1489 [1/1] (0.70ns)   --->   "%icmp_ln125_342 = icmp_eq  i6 %tmp_311, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1489 'icmp' 'icmp_ln125_342' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1490 [1/1] (0.70ns)   --->   "%icmp_ln125_343 = icmp_eq  i6 %tmp_311, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1490 'icmp' 'icmp_ln125_343' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1491 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_599)   --->   "%select_ln125_340 = select i1 %and_ln125_596, i1 %icmp_ln125_342, i1 %icmp_ln125_343" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1491 'select' 'select_ln125_340' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_600)   --->   "%tmp_807 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_154, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1492 'bitselect' 'tmp_807' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1493 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_600)   --->   "%xor_ln125_469 = xor i1 %tmp_807, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1493 'xor' 'xor_ln125_469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1494 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_600)   --->   "%and_ln125_597 = and i1 %icmp_ln125_341, i1 %xor_ln125_469" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1494 'and' 'and_ln125_597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_600)   --->   "%select_ln125_341 = select i1 %and_ln125_596, i1 %and_ln125_597, i1 %icmp_ln125_342" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1495 'select' 'select_ln125_341' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1496 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_257)   --->   "%and_ln125_598 = and i1 %and_ln125_596, i1 %icmp_ln125_342" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1496 'and' 'and_ln125_598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1497 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_599)   --->   "%xor_ln125_341 = xor i1 %select_ln125_340, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1497 'xor' 'xor_ln125_341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_599)   --->   "%or_ln125_256 = or i1 %tmp_806, i1 %xor_ln125_341" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1498 'or' 'or_ln125_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_599)   --->   "%xor_ln125_342 = xor i1 %tmp_802, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1499 'xor' 'xor_ln125_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1500 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_599 = and i1 %or_ln125_256, i1 %xor_ln125_342" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1500 'and' 'and_ln125_599' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1501 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_600 = and i1 %tmp_806, i1 %select_ln125_341" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1501 'and' 'and_ln125_600' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1502 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_257)   --->   "%or_ln125_373 = or i1 %and_ln125_598, i1 %and_ln125_600" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1502 'or' 'or_ln125_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1503 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_257)   --->   "%xor_ln125_343 = xor i1 %or_ln125_373, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1503 'xor' 'xor_ln125_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1504 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_257)   --->   "%and_ln125_601 = and i1 %tmp_802, i1 %xor_ln125_343" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1504 'and' 'and_ln125_601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1505 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_257 = or i1 %and_ln125_599, i1 %and_ln125_601" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1505 'or' 'or_ln125_257' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1506 [1/1] (0.00ns)   --->   "%sext_ln126_178 = sext i13 %query_44_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1506 'sext' 'sext_ln126_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1507 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_86)   --->   "%sub_ln126_86 = sub i14 %sext_ln126_178, i14 %sext_ln126_151" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1507 'sub' 'sub_ln126_86' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1508 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_86)   --->   "%sext_ln126_179 = sext i14 %sub_ln126_86" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1508 'sext' 'sext_ln126_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1509 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_86 = mul i28 %sext_ln126_179, i28 %sext_ln126_179" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1509 'mul' 'mul_ln126_86' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1510 [1/1] (0.00ns)   --->   "%trunc_ln125_86 = trunc i28 %mul_ln126_86" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1510 'trunc' 'trunc_ln125_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1511 [1/1] (0.70ns)   --->   "%icmp_ln125_344 = icmp_ne  i8 %trunc_ln125_86, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1511 'icmp' 'icmp_ln125_344' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1512 [1/1] (0.00ns)   --->   "%sext_ln126_180 = sext i13 %query_45_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1512 'sext' 'sext_ln126_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1513 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_87)   --->   "%sub_ln126_87 = sub i14 %sext_ln126_180, i14 %sext_ln126_154" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1513 'sub' 'sub_ln126_87' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1514 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_87)   --->   "%sext_ln126_181 = sext i14 %sub_ln126_87" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1514 'sext' 'sext_ln126_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1515 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_87 = mul i28 %sext_ln126_181, i28 %sext_ln126_181" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1515 'mul' 'mul_ln126_87' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1516 [1/1] (0.00ns)   --->   "%trunc_ln125_87 = trunc i28 %mul_ln126_87" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1516 'trunc' 'trunc_ln125_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1517 [1/1] (0.70ns)   --->   "%icmp_ln125_348 = icmp_ne  i8 %trunc_ln125_87, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1517 'icmp' 'icmp_ln125_348' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node sum_211)   --->   "%sum_210 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_90, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1518 'partselect' 'sum_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node sum_211)   --->   "%tmp_839 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_90, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1519 'bitselect' 'tmp_839' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node sum_211)   --->   "%tmp_840 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_90, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1520 'bitselect' 'tmp_840' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1521 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_631)   --->   "%tmp_841 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_90, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1521 'bitselect' 'tmp_841' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1522 [1/1] (0.00ns) (grouped into LUT with out node sum_211)   --->   "%or_ln125_270 = or i1 %tmp_839, i1 %icmp_ln125_360" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1522 'or' 'or_ln125_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1523 [1/1] (0.00ns) (grouped into LUT with out node sum_211)   --->   "%and_ln125_630 = and i1 %or_ln125_270, i1 %tmp_840" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1523 'and' 'and_ln125_630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1524 [1/1] (0.00ns) (grouped into LUT with out node sum_211)   --->   "%zext_ln125_90 = zext i1 %and_ln125_630" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1524 'zext' 'zext_ln125_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1525 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_211 = add i13 %sum_210, i13 %zext_ln125_90" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1525 'add' 'sum_211' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1526 [1/1] (0.00ns)   --->   "%tmp_842 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_211, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1526 'bitselect' 'tmp_842' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_631)   --->   "%xor_ln125_360 = xor i1 %tmp_842, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1527 'xor' 'xor_ln125_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1528 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_631 = and i1 %tmp_841, i1 %xor_ln125_360" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1528 'and' 'and_ln125_631' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_634)   --->   "%select_ln125_360 = select i1 %and_ln125_631, i1 %icmp_ln125_362, i1 %icmp_ln125_363" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1529 'select' 'select_ln125_360' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_635)   --->   "%tmp_843 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_90, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1530 'bitselect' 'tmp_843' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_635)   --->   "%xor_ln125_474 = xor i1 %tmp_843, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1531 'xor' 'xor_ln125_474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_635)   --->   "%and_ln125_632 = and i1 %icmp_ln125_361, i1 %xor_ln125_474" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1532 'and' 'and_ln125_632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_635)   --->   "%select_ln125_361 = select i1 %and_ln125_631, i1 %and_ln125_632, i1 %icmp_ln125_362" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1533 'select' 'select_ln125_361' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_272)   --->   "%and_ln125_633 = and i1 %and_ln125_631, i1 %icmp_ln125_362" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1534 'and' 'and_ln125_633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1535 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_634)   --->   "%xor_ln125_361 = xor i1 %select_ln125_360, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1535 'xor' 'xor_ln125_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1536 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_634)   --->   "%or_ln125_271 = or i1 %tmp_842, i1 %xor_ln125_361" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1536 'or' 'or_ln125_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_634)   --->   "%xor_ln125_362 = xor i1 %tmp_838, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1537 'xor' 'xor_ln125_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1538 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_634 = and i1 %or_ln125_271, i1 %xor_ln125_362" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1538 'and' 'and_ln125_634' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1539 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_635 = and i1 %tmp_842, i1 %select_ln125_361" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1539 'and' 'and_ln125_635' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_272)   --->   "%or_ln125_378 = or i1 %and_ln125_633, i1 %and_ln125_635" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1540 'or' 'or_ln125_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1541 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_272)   --->   "%xor_ln125_363 = xor i1 %or_ln125_378, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1541 'xor' 'xor_ln125_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1542 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_272)   --->   "%and_ln125_636 = and i1 %tmp_838, i1 %xor_ln125_363" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1542 'and' 'and_ln125_636' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1543 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_272 = or i1 %and_ln125_634, i1 %and_ln125_636" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1543 'or' 'or_ln125_272' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1544 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_165)   --->   "%select_ln125_362 = select i1 %and_ln125_634, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1544 'select' 'select_ln125_362' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1545 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_165)   --->   "%select_ln125_363 = select i1 %or_ln125_272, i13 %select_ln125_362, i13 %sum_211" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1545 'select' 'select_ln125_363' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1546 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_165)   --->   "%shl_ln125_74 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_363, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1546 'bitconcatenate' 'shl_ln125_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1547 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_165)   --->   "%sext_ln125_75 = sext i22 %shl_ln125_74" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1547 'sext' 'sext_ln125_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1548 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_165 = add i28 %sext_ln125_75, i28 %mul_ln126_91" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1548 'add' 'add_ln125_165' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1549 [1/1] (0.00ns)   --->   "%tmp_844 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_165, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1549 'bitselect' 'tmp_844' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1550 [1/1] (0.00ns) (grouped into LUT with out node sum_213)   --->   "%sum_212 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_165, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1550 'partselect' 'sum_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1551 [1/1] (0.00ns) (grouped into LUT with out node sum_213)   --->   "%tmp_845 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_165, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1551 'bitselect' 'tmp_845' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1552 [1/1] (0.00ns) (grouped into LUT with out node sum_213)   --->   "%tmp_846 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_165, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1552 'bitselect' 'tmp_846' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1553 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_638)   --->   "%tmp_847 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_165, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1553 'bitselect' 'tmp_847' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1554 [1/1] (0.00ns) (grouped into LUT with out node sum_213)   --->   "%or_ln125_273 = or i1 %tmp_845, i1 %icmp_ln125_364" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1554 'or' 'or_ln125_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1555 [1/1] (0.00ns) (grouped into LUT with out node sum_213)   --->   "%and_ln125_637 = and i1 %or_ln125_273, i1 %tmp_846" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1555 'and' 'and_ln125_637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1556 [1/1] (0.00ns) (grouped into LUT with out node sum_213)   --->   "%zext_ln125_91 = zext i1 %and_ln125_637" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1556 'zext' 'zext_ln125_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1557 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_213 = add i13 %sum_212, i13 %zext_ln125_91" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1557 'add' 'sum_213' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1558 [1/1] (0.00ns)   --->   "%tmp_848 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_213, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1558 'bitselect' 'tmp_848' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1559 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_638)   --->   "%xor_ln125_364 = xor i1 %tmp_848, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1559 'xor' 'xor_ln125_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1560 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_638 = and i1 %tmp_847, i1 %xor_ln125_364" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1560 'and' 'and_ln125_638' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1561 [1/1] (0.00ns)   --->   "%tmp_331 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_165, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1561 'partselect' 'tmp_331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1562 [1/1] (0.70ns)   --->   "%icmp_ln125_365 = icmp_eq  i5 %tmp_331, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1562 'icmp' 'icmp_ln125_365' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1563 [1/1] (0.00ns)   --->   "%tmp_333 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_165, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1563 'partselect' 'tmp_333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1564 [1/1] (0.70ns)   --->   "%icmp_ln125_366 = icmp_eq  i6 %tmp_333, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1564 'icmp' 'icmp_ln125_366' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1565 [1/1] (0.70ns)   --->   "%icmp_ln125_367 = icmp_eq  i6 %tmp_333, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1565 'icmp' 'icmp_ln125_367' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_641)   --->   "%select_ln125_364 = select i1 %and_ln125_638, i1 %icmp_ln125_366, i1 %icmp_ln125_367" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1566 'select' 'select_ln125_364' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_642)   --->   "%tmp_849 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_165, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1567 'bitselect' 'tmp_849' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1568 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_642)   --->   "%xor_ln125_475 = xor i1 %tmp_849, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1568 'xor' 'xor_ln125_475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1569 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_642)   --->   "%and_ln125_639 = and i1 %icmp_ln125_365, i1 %xor_ln125_475" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1569 'and' 'and_ln125_639' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_642)   --->   "%select_ln125_365 = select i1 %and_ln125_638, i1 %and_ln125_639, i1 %icmp_ln125_366" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1570 'select' 'select_ln125_365' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1571 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_275)   --->   "%and_ln125_640 = and i1 %and_ln125_638, i1 %icmp_ln125_366" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1571 'and' 'and_ln125_640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1572 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_641)   --->   "%xor_ln125_365 = xor i1 %select_ln125_364, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1572 'xor' 'xor_ln125_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1573 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_641)   --->   "%or_ln125_274 = or i1 %tmp_848, i1 %xor_ln125_365" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1573 'or' 'or_ln125_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1574 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_641)   --->   "%xor_ln125_366 = xor i1 %tmp_844, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1574 'xor' 'xor_ln125_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1575 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_641 = and i1 %or_ln125_274, i1 %xor_ln125_366" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1575 'and' 'and_ln125_641' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1576 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_642 = and i1 %tmp_848, i1 %select_ln125_365" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1576 'and' 'and_ln125_642' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1577 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_275)   --->   "%or_ln125_379 = or i1 %and_ln125_640, i1 %and_ln125_642" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1577 'or' 'or_ln125_379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1578 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_275)   --->   "%xor_ln125_367 = xor i1 %or_ln125_379, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1578 'xor' 'xor_ln125_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1579 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_275)   --->   "%and_ln125_643 = and i1 %tmp_844, i1 %xor_ln125_367" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1579 'and' 'and_ln125_643' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1580 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_275 = or i1 %and_ln125_641, i1 %and_ln125_643" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1580 'or' 'or_ln125_275' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1581 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_92)   --->   "%sub_ln126_92 = sub i14 %sext_ln126_178, i14 %sext_ln126_166" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1581 'sub' 'sub_ln126_92' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1582 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_92)   --->   "%sext_ln126_188 = sext i14 %sub_ln126_92" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1582 'sext' 'sext_ln126_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1583 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_92 = mul i28 %sext_ln126_188, i28 %sext_ln126_188" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1583 'mul' 'mul_ln126_92' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1584 [1/1] (0.00ns)   --->   "%trunc_ln125_92 = trunc i28 %mul_ln126_92" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1584 'trunc' 'trunc_ln125_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1585 [1/1] (0.70ns)   --->   "%icmp_ln125_368 = icmp_ne  i8 %trunc_ln125_92, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1585 'icmp' 'icmp_ln125_368' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1586 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_93)   --->   "%sub_ln126_93 = sub i14 %sext_ln126_180, i14 %sext_ln126_168" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1586 'sub' 'sub_ln126_93' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1587 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_93)   --->   "%sext_ln126_189 = sext i14 %sub_ln126_93" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1587 'sext' 'sext_ln126_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1588 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_93 = mul i28 %sext_ln126_189, i28 %sext_ln126_189" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1588 'mul' 'mul_ln126_93' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1589 [1/1] (0.00ns)   --->   "%trunc_ln125_93 = trunc i28 %mul_ln126_93" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1589 'trunc' 'trunc_ln125_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1590 [1/1] (0.70ns)   --->   "%icmp_ln125_372 = icmp_ne  i8 %trunc_ln125_93, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1590 'icmp' 'icmp_ln125_372' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.26>
ST_3 : Operation 1591 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_2)   --->   "%select_ln125_6 = select i1 %and_ln125_11, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1591 'select' 'select_ln125_6' <Predicate = (or_ln125_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_2)   --->   "%select_ln125_7 = select i1 %or_ln125_5, i13 %select_ln125_6, i13 %sum_3" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1592 'select' 'select_ln125_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1593 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_2)   --->   "%shl_ln125_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_7, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1593 'bitconcatenate' 'shl_ln125_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1594 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_2)   --->   "%sext_ln125_1 = sext i22 %shl_ln125_1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1594 'sext' 'sext_ln125_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1595 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_2 = add i28 %sext_ln125_1, i28 %mul_ln126_2" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1595 'add' 'add_ln125_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1596 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_2, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1596 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1597 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%sum_4 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_2, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1597 'partselect' 'sum_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1598 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_2, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1598 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_2, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1599 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_15)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_2, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1600 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1601 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%or_ln125_6 = or i1 %tmp_36, i1 %icmp_ln125_8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1601 'or' 'or_ln125_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1602 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%and_ln125_14 = and i1 %or_ln125_6, i1 %tmp_39" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1602 'and' 'and_ln125_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%zext_ln125_2 = zext i1 %and_ln125_14" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1603 'zext' 'zext_ln125_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1604 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_5 = add i13 %sum_4, i13 %zext_ln125_2" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1604 'add' 'sum_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1605 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_5, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1605 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1606 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_15)   --->   "%xor_ln125_8 = xor i1 %tmp_43, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1606 'xor' 'xor_ln125_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1607 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_15 = and i1 %tmp_40, i1 %xor_ln125_8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1607 'and' 'and_ln125_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1608 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_2, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1608 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1609 [1/1] (0.70ns)   --->   "%icmp_ln125_9 = icmp_eq  i5 %tmp_6, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1609 'icmp' 'icmp_ln125_9' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1610 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_2, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1610 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1611 [1/1] (0.70ns)   --->   "%icmp_ln125_10 = icmp_eq  i6 %tmp_7, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1611 'icmp' 'icmp_ln125_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1612 [1/1] (0.70ns)   --->   "%icmp_ln125_11 = icmp_eq  i6 %tmp_7, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1612 'icmp' 'icmp_ln125_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1613 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_18)   --->   "%select_ln125_8 = select i1 %and_ln125_15, i1 %icmp_ln125_10, i1 %icmp_ln125_11" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1613 'select' 'select_ln125_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1614 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_19)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_2, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1614 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1615 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_19)   --->   "%xor_ln125_386 = xor i1 %tmp_44, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1615 'xor' 'xor_ln125_386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1616 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_19)   --->   "%and_ln125_16 = and i1 %icmp_ln125_9, i1 %xor_ln125_386" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1616 'and' 'and_ln125_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_19)   --->   "%select_ln125_9 = select i1 %and_ln125_15, i1 %and_ln125_16, i1 %icmp_ln125_10" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1617 'select' 'select_ln125_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_8)   --->   "%and_ln125_17 = and i1 %and_ln125_15, i1 %icmp_ln125_10" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1618 'and' 'and_ln125_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_18)   --->   "%xor_ln125_9 = xor i1 %select_ln125_8, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1619 'xor' 'xor_ln125_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1620 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_18)   --->   "%or_ln125_7 = or i1 %tmp_43, i1 %xor_ln125_9" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1620 'or' 'or_ln125_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1621 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_18)   --->   "%xor_ln125_10 = xor i1 %tmp_33, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1621 'xor' 'xor_ln125_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1622 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_18 = and i1 %or_ln125_7, i1 %xor_ln125_10" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1622 'and' 'and_ln125_18' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1623 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_19 = and i1 %tmp_43, i1 %select_ln125_9" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1623 'and' 'and_ln125_19' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1624 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_8)   --->   "%or_ln125_290 = or i1 %and_ln125_17, i1 %and_ln125_19" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1624 'or' 'or_ln125_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1625 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_8)   --->   "%xor_ln125_11 = xor i1 %or_ln125_290, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1625 'xor' 'xor_ln125_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1626 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_8)   --->   "%and_ln125_20 = and i1 %tmp_33, i1 %xor_ln125_11" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1626 'and' 'and_ln125_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1627 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_8 = or i1 %and_ln125_18, i1 %and_ln125_20" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1627 'or' 'or_ln125_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_4)   --->   "%select_ln125_10 = select i1 %and_ln125_18, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1628 'select' 'select_ln125_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1629 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_4)   --->   "%select_ln125_11 = select i1 %or_ln125_8, i13 %select_ln125_10, i13 %sum_5" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1629 'select' 'select_ln125_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1630 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_4)   --->   "%shl_ln125_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_11, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1630 'bitconcatenate' 'shl_ln125_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1631 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_4)   --->   "%sext_ln125_2 = sext i22 %shl_ln125_2" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1631 'sext' 'sext_ln125_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1632 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_4 = add i28 %sext_ln125_2, i28 %mul_ln126_3" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1632 'add' 'add_ln125_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1633 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_4, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1633 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1634 [1/1] (0.00ns) (grouped into LUT with out node sum_7)   --->   "%sum_6 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_4, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1634 'partselect' 'sum_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1635 [1/1] (0.00ns) (grouped into LUT with out node sum_7)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_4, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1635 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1636 [1/1] (0.00ns) (grouped into LUT with out node sum_7)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_4, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1636 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1637 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_22)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_4, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1637 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node sum_7)   --->   "%or_ln125_9 = or i1 %tmp_49, i1 %icmp_ln125_12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1638 'or' 'or_ln125_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1639 [1/1] (0.00ns) (grouped into LUT with out node sum_7)   --->   "%and_ln125_21 = and i1 %or_ln125_9, i1 %tmp_52" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1639 'and' 'and_ln125_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1640 [1/1] (0.00ns) (grouped into LUT with out node sum_7)   --->   "%zext_ln125_3 = zext i1 %and_ln125_21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1640 'zext' 'zext_ln125_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1641 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_7 = add i13 %sum_6, i13 %zext_ln125_3" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1641 'add' 'sum_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1642 [1/1] (0.00ns)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_7, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1642 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1643 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_22)   --->   "%xor_ln125_12 = xor i1 %tmp_58, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1643 'xor' 'xor_ln125_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1644 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_22 = and i1 %tmp_55, i1 %xor_ln125_12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1644 'and' 'and_ln125_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1645 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_4, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1645 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1646 [1/1] (0.70ns)   --->   "%icmp_ln125_13 = icmp_eq  i5 %tmp_9, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1646 'icmp' 'icmp_ln125_13' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1647 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_4, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1647 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1648 [1/1] (0.70ns)   --->   "%icmp_ln125_14 = icmp_eq  i6 %tmp_s, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1648 'icmp' 'icmp_ln125_14' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1649 [1/1] (0.70ns)   --->   "%icmp_ln125_15 = icmp_eq  i6 %tmp_s, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1649 'icmp' 'icmp_ln125_15' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1650 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_25)   --->   "%select_ln125_12 = select i1 %and_ln125_22, i1 %icmp_ln125_14, i1 %icmp_ln125_15" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1650 'select' 'select_ln125_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1651 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_26)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_4, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1651 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1652 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_26)   --->   "%xor_ln125_387 = xor i1 %tmp_61, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1652 'xor' 'xor_ln125_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1653 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_26)   --->   "%and_ln125_23 = and i1 %icmp_ln125_13, i1 %xor_ln125_387" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1653 'and' 'and_ln125_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1654 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_26)   --->   "%select_ln125_13 = select i1 %and_ln125_22, i1 %and_ln125_23, i1 %icmp_ln125_14" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1654 'select' 'select_ln125_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1655 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_11)   --->   "%and_ln125_24 = and i1 %and_ln125_22, i1 %icmp_ln125_14" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1655 'and' 'and_ln125_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1656 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_25)   --->   "%xor_ln125_13 = xor i1 %select_ln125_12, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1656 'xor' 'xor_ln125_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1657 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_25)   --->   "%or_ln125_10 = or i1 %tmp_58, i1 %xor_ln125_13" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1657 'or' 'or_ln125_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1658 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_25)   --->   "%xor_ln125_14 = xor i1 %tmp_46, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1658 'xor' 'xor_ln125_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1659 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_25 = and i1 %or_ln125_10, i1 %xor_ln125_14" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1659 'and' 'and_ln125_25' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1660 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_26 = and i1 %tmp_58, i1 %select_ln125_13" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1660 'and' 'and_ln125_26' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1661 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_11)   --->   "%or_ln125_291 = or i1 %and_ln125_24, i1 %and_ln125_26" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1661 'or' 'or_ln125_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1662 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_11)   --->   "%xor_ln125_15 = xor i1 %or_ln125_291, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1662 'xor' 'xor_ln125_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1663 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_11)   --->   "%and_ln125_27 = and i1 %tmp_46, i1 %xor_ln125_15" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1663 'and' 'and_ln125_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1664 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_11 = or i1 %and_ln125_25, i1 %and_ln125_27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1664 'or' 'or_ln125_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1665 [1/1] (0.00ns)   --->   "%sext_ln126_12 = sext i13 %query_4_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1665 'sext' 'sext_ln126_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1666 [1/1] (0.00ns)   --->   "%sext_ln126_13 = sext i13 %key_4_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1666 'sext' 'sext_ln126_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1667 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_4)   --->   "%sub_ln126_4 = sub i14 %sext_ln126_12, i14 %sext_ln126_13" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1667 'sub' 'sub_ln126_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1668 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_4)   --->   "%sext_ln126_14 = sext i14 %sub_ln126_4" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1668 'sext' 'sext_ln126_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1669 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_4 = mul i28 %sext_ln126_14, i28 %sext_ln126_14" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1669 'mul' 'mul_ln126_4' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1670 [1/1] (0.00ns)   --->   "%trunc_ln125_4 = trunc i28 %mul_ln126_4" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1670 'trunc' 'trunc_ln125_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1671 [1/1] (0.70ns)   --->   "%icmp_ln125_16 = icmp_ne  i8 %trunc_ln125_4, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1671 'icmp' 'icmp_ln125_16' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1672 [1/1] (0.00ns)   --->   "%sext_ln126_15 = sext i13 %query_5_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1672 'sext' 'sext_ln126_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1673 [1/1] (0.00ns)   --->   "%sext_ln126_16 = sext i13 %key_5_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1673 'sext' 'sext_ln126_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1674 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_5)   --->   "%sub_ln126_5 = sub i14 %sext_ln126_15, i14 %sext_ln126_16" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1674 'sub' 'sub_ln126_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1675 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_5)   --->   "%sext_ln126_17 = sext i14 %sub_ln126_5" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1675 'sext' 'sext_ln126_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1676 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_5 = mul i28 %sext_ln126_17, i28 %sext_ln126_17" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1676 'mul' 'mul_ln126_5' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1677 [1/1] (0.00ns)   --->   "%trunc_ln125_5 = trunc i28 %mul_ln126_5" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1677 'trunc' 'trunc_ln125_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1678 [1/1] (0.70ns)   --->   "%icmp_ln125_20 = icmp_ne  i8 %trunc_ln125_5, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1678 'icmp' 'icmp_ln125_20' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1679 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_13)   --->   "%select_ln125_30 = select i1 %and_ln125_53, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1679 'select' 'select_ln125_30' <Predicate = (or_ln125_23)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1680 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_13)   --->   "%select_ln125_31 = select i1 %or_ln125_23, i13 %select_ln125_30, i13 %sum_17" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1680 'select' 'select_ln125_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1681 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_13)   --->   "%shl_ln125_6 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_31, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1681 'bitconcatenate' 'shl_ln125_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1682 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_13)   --->   "%sext_ln125_6 = sext i22 %shl_ln125_6" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1682 'sext' 'sext_ln125_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1683 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_13 = add i28 %sext_ln125_6, i28 %mul_ln126_8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1683 'add' 'add_ln125_13' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1684 [1/1] (0.00ns)   --->   "%tmp_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_13, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1684 'bitselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1685 [1/1] (0.00ns) (grouped into LUT with out node sum_19)   --->   "%sum_18 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_13, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1685 'partselect' 'sum_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1686 [1/1] (0.00ns) (grouped into LUT with out node sum_19)   --->   "%tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_13, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1686 'bitselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1687 [1/1] (0.00ns) (grouped into LUT with out node sum_19)   --->   "%tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_13, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1687 'bitselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1688 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_57)   --->   "%tmp_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_13, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1688 'bitselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1689 [1/1] (0.00ns) (grouped into LUT with out node sum_19)   --->   "%or_ln125_24 = or i1 %tmp_137, i1 %icmp_ln125_32" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1689 'or' 'or_ln125_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1690 [1/1] (0.00ns) (grouped into LUT with out node sum_19)   --->   "%and_ln125_56 = and i1 %or_ln125_24, i1 %tmp_140" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1690 'and' 'and_ln125_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1691 [1/1] (0.00ns) (grouped into LUT with out node sum_19)   --->   "%zext_ln125_8 = zext i1 %and_ln125_56" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1691 'zext' 'zext_ln125_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1692 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_19 = add i13 %sum_18, i13 %zext_ln125_8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1692 'add' 'sum_19' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1693 [1/1] (0.00ns)   --->   "%tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_19, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1693 'bitselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1694 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_57)   --->   "%xor_ln125_32 = xor i1 %tmp_146, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1694 'xor' 'xor_ln125_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1695 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_57 = and i1 %tmp_143, i1 %xor_ln125_32" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1695 'and' 'and_ln125_57' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1696 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_13, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1696 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1697 [1/1] (0.70ns)   --->   "%icmp_ln125_33 = icmp_eq  i5 %tmp_26, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1697 'icmp' 'icmp_ln125_33' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1698 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_13, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1698 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1699 [1/1] (0.70ns)   --->   "%icmp_ln125_34 = icmp_eq  i6 %tmp_28, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1699 'icmp' 'icmp_ln125_34' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1700 [1/1] (0.70ns)   --->   "%icmp_ln125_35 = icmp_eq  i6 %tmp_28, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1700 'icmp' 'icmp_ln125_35' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1701 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_60)   --->   "%select_ln125_32 = select i1 %and_ln125_57, i1 %icmp_ln125_34, i1 %icmp_ln125_35" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1701 'select' 'select_ln125_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1702 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_61)   --->   "%tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_13, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1702 'bitselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1703 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_61)   --->   "%xor_ln125_392 = xor i1 %tmp_149, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1703 'xor' 'xor_ln125_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1704 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_61)   --->   "%and_ln125_58 = and i1 %icmp_ln125_33, i1 %xor_ln125_392" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1704 'and' 'and_ln125_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1705 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_61)   --->   "%select_ln125_33 = select i1 %and_ln125_57, i1 %and_ln125_58, i1 %icmp_ln125_34" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1705 'select' 'select_ln125_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1706 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_26)   --->   "%and_ln125_59 = and i1 %and_ln125_57, i1 %icmp_ln125_34" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1706 'and' 'and_ln125_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1707 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_60)   --->   "%xor_ln125_33 = xor i1 %select_ln125_32, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1707 'xor' 'xor_ln125_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1708 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_60)   --->   "%or_ln125_25 = or i1 %tmp_146, i1 %xor_ln125_33" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1708 'or' 'or_ln125_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1709 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_60)   --->   "%xor_ln125_34 = xor i1 %tmp_134, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1709 'xor' 'xor_ln125_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1710 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_60 = and i1 %or_ln125_25, i1 %xor_ln125_34" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1710 'and' 'and_ln125_60' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1711 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_61 = and i1 %tmp_146, i1 %select_ln125_33" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1711 'and' 'and_ln125_61' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1712 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_26)   --->   "%or_ln125_296 = or i1 %and_ln125_59, i1 %and_ln125_61" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1712 'or' 'or_ln125_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1713 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_26)   --->   "%xor_ln125_35 = xor i1 %or_ln125_296, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1713 'xor' 'xor_ln125_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1714 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_26)   --->   "%and_ln125_62 = and i1 %tmp_134, i1 %xor_ln125_35" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1714 'and' 'and_ln125_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1715 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_26 = or i1 %and_ln125_60, i1 %and_ln125_62" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1715 'or' 'or_ln125_26' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1716 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_15)   --->   "%select_ln125_34 = select i1 %and_ln125_60, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1716 'select' 'select_ln125_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1717 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_15)   --->   "%select_ln125_35 = select i1 %or_ln125_26, i13 %select_ln125_34, i13 %sum_19" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1717 'select' 'select_ln125_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1718 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_15)   --->   "%shl_ln125_7 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_35, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1718 'bitconcatenate' 'shl_ln125_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1719 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_15)   --->   "%sext_ln125_7 = sext i22 %shl_ln125_7" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1719 'sext' 'sext_ln125_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1720 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_15 = add i28 %sext_ln125_7, i28 %mul_ln126_9" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1720 'add' 'add_ln125_15' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1721 [1/1] (0.00ns)   --->   "%tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_15, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1721 'bitselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1722 [1/1] (0.00ns) (grouped into LUT with out node sum_21)   --->   "%sum_20 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_15, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1722 'partselect' 'sum_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1723 [1/1] (0.00ns) (grouped into LUT with out node sum_21)   --->   "%tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_15, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1723 'bitselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1724 [1/1] (0.00ns) (grouped into LUT with out node sum_21)   --->   "%tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_15, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1724 'bitselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1725 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_64)   --->   "%tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_15, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1725 'bitselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node sum_21)   --->   "%or_ln125_27 = or i1 %tmp_153, i1 %icmp_ln125_36" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1726 'or' 'or_ln125_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1727 [1/1] (0.00ns) (grouped into LUT with out node sum_21)   --->   "%and_ln125_63 = and i1 %or_ln125_27, i1 %tmp_154" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1727 'and' 'and_ln125_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1728 [1/1] (0.00ns) (grouped into LUT with out node sum_21)   --->   "%zext_ln125_9 = zext i1 %and_ln125_63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1728 'zext' 'zext_ln125_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1729 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_21 = add i13 %sum_20, i13 %zext_ln125_9" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1729 'add' 'sum_21' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1730 [1/1] (0.00ns)   --->   "%tmp_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_21, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1730 'bitselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1731 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_64)   --->   "%xor_ln125_36 = xor i1 %tmp_159, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1731 'xor' 'xor_ln125_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1732 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_64 = and i1 %tmp_156, i1 %xor_ln125_36" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1732 'and' 'and_ln125_64' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1733 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_15, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1733 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1734 [1/1] (0.70ns)   --->   "%icmp_ln125_37 = icmp_eq  i5 %tmp_29, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1734 'icmp' 'icmp_ln125_37' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1735 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_15, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1735 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1736 [1/1] (0.70ns)   --->   "%icmp_ln125_38 = icmp_eq  i6 %tmp_31, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1736 'icmp' 'icmp_ln125_38' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1737 [1/1] (0.70ns)   --->   "%icmp_ln125_39 = icmp_eq  i6 %tmp_31, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1737 'icmp' 'icmp_ln125_39' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1738 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_67)   --->   "%select_ln125_36 = select i1 %and_ln125_64, i1 %icmp_ln125_38, i1 %icmp_ln125_39" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1738 'select' 'select_ln125_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1739 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_68)   --->   "%tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_15, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1739 'bitselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1740 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_68)   --->   "%xor_ln125_393 = xor i1 %tmp_162, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1740 'xor' 'xor_ln125_393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1741 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_68)   --->   "%and_ln125_65 = and i1 %icmp_ln125_37, i1 %xor_ln125_393" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1741 'and' 'and_ln125_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1742 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_68)   --->   "%select_ln125_37 = select i1 %and_ln125_64, i1 %and_ln125_65, i1 %icmp_ln125_38" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1742 'select' 'select_ln125_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1743 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_29)   --->   "%and_ln125_66 = and i1 %and_ln125_64, i1 %icmp_ln125_38" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1743 'and' 'and_ln125_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1744 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_67)   --->   "%xor_ln125_37 = xor i1 %select_ln125_36, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1744 'xor' 'xor_ln125_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1745 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_67)   --->   "%or_ln125_28 = or i1 %tmp_159, i1 %xor_ln125_37" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1745 'or' 'or_ln125_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1746 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_67)   --->   "%xor_ln125_38 = xor i1 %tmp_150, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1746 'xor' 'xor_ln125_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1747 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_67 = and i1 %or_ln125_28, i1 %xor_ln125_38" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1747 'and' 'and_ln125_67' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1748 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_68 = and i1 %tmp_159, i1 %select_ln125_37" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1748 'and' 'and_ln125_68' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1749 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_29)   --->   "%or_ln125_297 = or i1 %and_ln125_66, i1 %and_ln125_68" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1749 'or' 'or_ln125_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1750 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_29)   --->   "%xor_ln125_39 = xor i1 %or_ln125_297, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1750 'xor' 'xor_ln125_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1751 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_29)   --->   "%and_ln125_69 = and i1 %tmp_150, i1 %xor_ln125_39" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1751 'and' 'and_ln125_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1752 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_29 = or i1 %and_ln125_67, i1 %and_ln125_69" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1752 'or' 'or_ln125_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1753 [1/1] (0.00ns)   --->   "%sext_ln126_26 = sext i13 %key_10_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1753 'sext' 'sext_ln126_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1754 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_10)   --->   "%sub_ln126_10 = sub i14 %sext_ln126_12, i14 %sext_ln126_26" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1754 'sub' 'sub_ln126_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1755 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_10)   --->   "%sext_ln126_27 = sext i14 %sub_ln126_10" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1755 'sext' 'sext_ln126_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1756 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_10 = mul i28 %sext_ln126_27, i28 %sext_ln126_27" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1756 'mul' 'mul_ln126_10' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1757 [1/1] (0.00ns)   --->   "%trunc_ln125_10 = trunc i28 %mul_ln126_10" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1757 'trunc' 'trunc_ln125_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1758 [1/1] (0.70ns)   --->   "%icmp_ln125_40 = icmp_ne  i8 %trunc_ln125_10, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1758 'icmp' 'icmp_ln125_40' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1759 [1/1] (0.00ns)   --->   "%sext_ln126_28 = sext i13 %key_11_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1759 'sext' 'sext_ln126_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1760 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_11)   --->   "%sub_ln126_11 = sub i14 %sext_ln126_15, i14 %sext_ln126_28" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1760 'sub' 'sub_ln126_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1761 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_11)   --->   "%sext_ln126_29 = sext i14 %sub_ln126_11" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1761 'sext' 'sext_ln126_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1762 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_11 = mul i28 %sext_ln126_29, i28 %sext_ln126_29" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1762 'mul' 'mul_ln126_11' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1763 [1/1] (0.00ns)   --->   "%trunc_ln125_11 = trunc i28 %mul_ln126_11" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1763 'trunc' 'trunc_ln125_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1764 [1/1] (0.70ns)   --->   "%icmp_ln125_44 = icmp_ne  i8 %trunc_ln125_11, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1764 'icmp' 'icmp_ln125_44' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_24)   --->   "%select_ln125_54 = select i1 %and_ln125_95, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1765 'select' 'select_ln125_54' <Predicate = (or_ln125_41)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1766 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_24)   --->   "%select_ln125_55 = select i1 %or_ln125_41, i13 %select_ln125_54, i13 %sum_31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1766 'select' 'select_ln125_55' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1767 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_24)   --->   "%shl_ln125_10 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_55, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1767 'bitconcatenate' 'shl_ln125_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1768 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_24)   --->   "%sext_ln125_11 = sext i22 %shl_ln125_10" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1768 'sext' 'sext_ln125_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1769 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_24 = add i28 %sext_ln125_11, i28 %mul_ln126_14" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1769 'add' 'add_ln125_24' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1770 [1/1] (0.00ns)   --->   "%tmp_238 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_24, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1770 'bitselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1771 [1/1] (0.00ns) (grouped into LUT with out node sum_33)   --->   "%sum_32 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_24, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1771 'partselect' 'sum_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node sum_33)   --->   "%tmp_241 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_24, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1772 'bitselect' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1773 [1/1] (0.00ns) (grouped into LUT with out node sum_33)   --->   "%tmp_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_24, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1773 'bitselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1774 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_99)   --->   "%tmp_244 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_24, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1774 'bitselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1775 [1/1] (0.00ns) (grouped into LUT with out node sum_33)   --->   "%or_ln125_42 = or i1 %tmp_241, i1 %icmp_ln125_56" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1775 'or' 'or_ln125_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1776 [1/1] (0.00ns) (grouped into LUT with out node sum_33)   --->   "%and_ln125_98 = and i1 %or_ln125_42, i1 %tmp_242" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1776 'and' 'and_ln125_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1777 [1/1] (0.00ns) (grouped into LUT with out node sum_33)   --->   "%zext_ln125_14 = zext i1 %and_ln125_98" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1777 'zext' 'zext_ln125_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1778 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_33 = add i13 %sum_32, i13 %zext_ln125_14" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1778 'add' 'sum_33' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1779 [1/1] (0.00ns)   --->   "%tmp_247 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_33, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1779 'bitselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1780 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_99)   --->   "%xor_ln125_56 = xor i1 %tmp_247, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1780 'xor' 'xor_ln125_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1781 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_99 = and i1 %tmp_244, i1 %xor_ln125_56" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1781 'and' 'and_ln125_99' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1782 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_24, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1782 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1783 [1/1] (0.70ns)   --->   "%icmp_ln125_57 = icmp_eq  i5 %tmp_48, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1783 'icmp' 'icmp_ln125_57' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1784 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_24, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1784 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1785 [1/1] (0.70ns)   --->   "%icmp_ln125_58 = icmp_eq  i6 %tmp_50, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1785 'icmp' 'icmp_ln125_58' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1786 [1/1] (0.70ns)   --->   "%icmp_ln125_59 = icmp_eq  i6 %tmp_50, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1786 'icmp' 'icmp_ln125_59' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1787 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_102)   --->   "%select_ln125_56 = select i1 %and_ln125_99, i1 %icmp_ln125_58, i1 %icmp_ln125_59" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1787 'select' 'select_ln125_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1788 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_103)   --->   "%tmp_250 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_24, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1788 'bitselect' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1789 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_103)   --->   "%xor_ln125_398 = xor i1 %tmp_250, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1789 'xor' 'xor_ln125_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_103)   --->   "%and_ln125_100 = and i1 %icmp_ln125_57, i1 %xor_ln125_398" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1790 'and' 'and_ln125_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1791 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_103)   --->   "%select_ln125_57 = select i1 %and_ln125_99, i1 %and_ln125_100, i1 %icmp_ln125_58" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1791 'select' 'select_ln125_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_44)   --->   "%and_ln125_101 = and i1 %and_ln125_99, i1 %icmp_ln125_58" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1792 'and' 'and_ln125_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_102)   --->   "%xor_ln125_57 = xor i1 %select_ln125_56, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1793 'xor' 'xor_ln125_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1794 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_102)   --->   "%or_ln125_43 = or i1 %tmp_247, i1 %xor_ln125_57" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1794 'or' 'or_ln125_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1795 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_102)   --->   "%xor_ln125_58 = xor i1 %tmp_238, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1795 'xor' 'xor_ln125_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1796 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_102 = and i1 %or_ln125_43, i1 %xor_ln125_58" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1796 'and' 'and_ln125_102' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1797 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_103 = and i1 %tmp_247, i1 %select_ln125_57" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1797 'and' 'and_ln125_103' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_44)   --->   "%or_ln125_302 = or i1 %and_ln125_101, i1 %and_ln125_103" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1798 'or' 'or_ln125_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1799 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_44)   --->   "%xor_ln125_59 = xor i1 %or_ln125_302, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1799 'xor' 'xor_ln125_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1800 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_44)   --->   "%and_ln125_104 = and i1 %tmp_238, i1 %xor_ln125_59" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1800 'and' 'and_ln125_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1801 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_44 = or i1 %and_ln125_102, i1 %and_ln125_104" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1801 'or' 'or_ln125_44' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1802 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_26)   --->   "%select_ln125_58 = select i1 %and_ln125_102, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1802 'select' 'select_ln125_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1803 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_26)   --->   "%select_ln125_59 = select i1 %or_ln125_44, i13 %select_ln125_58, i13 %sum_33" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1803 'select' 'select_ln125_59' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1804 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_26)   --->   "%shl_ln125_11 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_59, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1804 'bitconcatenate' 'shl_ln125_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1805 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_26)   --->   "%sext_ln125_12 = sext i22 %shl_ln125_11" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1805 'sext' 'sext_ln125_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1806 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_26 = add i28 %sext_ln125_12, i28 %mul_ln126_15" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1806 'add' 'add_ln125_26' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1807 [1/1] (0.00ns)   --->   "%tmp_253 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_26, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1807 'bitselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1808 [1/1] (0.00ns) (grouped into LUT with out node sum_35)   --->   "%sum_34 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_26, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1808 'partselect' 'sum_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1809 [1/1] (0.00ns) (grouped into LUT with out node sum_35)   --->   "%tmp_256 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_26, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1809 'bitselect' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1810 [1/1] (0.00ns) (grouped into LUT with out node sum_35)   --->   "%tmp_259 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_26, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1810 'bitselect' 'tmp_259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1811 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_106)   --->   "%tmp_260 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_26, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1811 'bitselect' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1812 [1/1] (0.00ns) (grouped into LUT with out node sum_35)   --->   "%or_ln125_45 = or i1 %tmp_256, i1 %icmp_ln125_60" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1812 'or' 'or_ln125_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1813 [1/1] (0.00ns) (grouped into LUT with out node sum_35)   --->   "%and_ln125_105 = and i1 %or_ln125_45, i1 %tmp_259" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1813 'and' 'and_ln125_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node sum_35)   --->   "%zext_ln125_15 = zext i1 %and_ln125_105" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1814 'zext' 'zext_ln125_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1815 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_35 = add i13 %sum_34, i13 %zext_ln125_15" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1815 'add' 'sum_35' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1816 [1/1] (0.00ns)   --->   "%tmp_263 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_35, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1816 'bitselect' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1817 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_106)   --->   "%xor_ln125_60 = xor i1 %tmp_263, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1817 'xor' 'xor_ln125_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1818 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_106 = and i1 %tmp_260, i1 %xor_ln125_60" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1818 'and' 'and_ln125_106' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1819 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_26, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1819 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1820 [1/1] (0.70ns)   --->   "%icmp_ln125_61 = icmp_eq  i5 %tmp_51, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1820 'icmp' 'icmp_ln125_61' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1821 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_26, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1821 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1822 [1/1] (0.70ns)   --->   "%icmp_ln125_62 = icmp_eq  i6 %tmp_53, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1822 'icmp' 'icmp_ln125_62' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1823 [1/1] (0.70ns)   --->   "%icmp_ln125_63 = icmp_eq  i6 %tmp_53, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1823 'icmp' 'icmp_ln125_63' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1824 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_109)   --->   "%select_ln125_60 = select i1 %and_ln125_106, i1 %icmp_ln125_62, i1 %icmp_ln125_63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1824 'select' 'select_ln125_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1825 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_110)   --->   "%tmp_264 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_26, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1825 'bitselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1826 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_110)   --->   "%xor_ln125_399 = xor i1 %tmp_264, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1826 'xor' 'xor_ln125_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_110)   --->   "%and_ln125_107 = and i1 %icmp_ln125_61, i1 %xor_ln125_399" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1827 'and' 'and_ln125_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1828 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_110)   --->   "%select_ln125_61 = select i1 %and_ln125_106, i1 %and_ln125_107, i1 %icmp_ln125_62" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1828 'select' 'select_ln125_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1829 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_47)   --->   "%and_ln125_108 = and i1 %and_ln125_106, i1 %icmp_ln125_62" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1829 'and' 'and_ln125_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_109)   --->   "%xor_ln125_61 = xor i1 %select_ln125_60, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1830 'xor' 'xor_ln125_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_109)   --->   "%or_ln125_46 = or i1 %tmp_263, i1 %xor_ln125_61" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1831 'or' 'or_ln125_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_109)   --->   "%xor_ln125_62 = xor i1 %tmp_253, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1832 'xor' 'xor_ln125_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1833 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_109 = and i1 %or_ln125_46, i1 %xor_ln125_62" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1833 'and' 'and_ln125_109' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1834 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_110 = and i1 %tmp_263, i1 %select_ln125_61" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1834 'and' 'and_ln125_110' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1835 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_47)   --->   "%or_ln125_303 = or i1 %and_ln125_108, i1 %and_ln125_110" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1835 'or' 'or_ln125_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1836 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_47)   --->   "%xor_ln125_63 = xor i1 %or_ln125_303, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1836 'xor' 'xor_ln125_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1837 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_47)   --->   "%and_ln125_111 = and i1 %tmp_253, i1 %xor_ln125_63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1837 'and' 'and_ln125_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1838 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_47 = or i1 %and_ln125_109, i1 %and_ln125_111" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1838 'or' 'or_ln125_47' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1839 [1/1] (0.00ns)   --->   "%sext_ln126_38 = sext i13 %query_10_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1839 'sext' 'sext_ln126_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1840 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_16)   --->   "%sub_ln126_16 = sub i14 %sext_ln126_38, i14 %sext_ln126_13" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1840 'sub' 'sub_ln126_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1841 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_16)   --->   "%sext_ln126_39 = sext i14 %sub_ln126_16" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1841 'sext' 'sext_ln126_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1842 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_16 = mul i28 %sext_ln126_39, i28 %sext_ln126_39" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1842 'mul' 'mul_ln126_16' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1843 [1/1] (0.00ns)   --->   "%trunc_ln125_16 = trunc i28 %mul_ln126_16" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1843 'trunc' 'trunc_ln125_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1844 [1/1] (0.70ns)   --->   "%icmp_ln125_64 = icmp_ne  i8 %trunc_ln125_16, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1844 'icmp' 'icmp_ln125_64' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1845 [1/1] (0.00ns)   --->   "%sext_ln126_40 = sext i13 %query_11_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1845 'sext' 'sext_ln126_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1846 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_17)   --->   "%sub_ln126_17 = sub i14 %sext_ln126_40, i14 %sext_ln126_16" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1846 'sub' 'sub_ln126_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1847 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_17)   --->   "%sext_ln126_41 = sext i14 %sub_ln126_17" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1847 'sext' 'sext_ln126_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1848 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_17 = mul i28 %sext_ln126_41, i28 %sext_ln126_41" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1848 'mul' 'mul_ln126_17' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1849 [1/1] (0.00ns)   --->   "%trunc_ln125_17 = trunc i28 %mul_ln126_17" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1849 'trunc' 'trunc_ln125_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1850 [1/1] (0.70ns)   --->   "%icmp_ln125_68 = icmp_ne  i8 %trunc_ln125_17, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1850 'icmp' 'icmp_ln125_68' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1851 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_35)   --->   "%select_ln125_78 = select i1 %and_ln125_137, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1851 'select' 'select_ln125_78' <Predicate = (or_ln125_59)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1852 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_35)   --->   "%select_ln125_79 = select i1 %or_ln125_59, i13 %select_ln125_78, i13 %sum_45" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1852 'select' 'select_ln125_79' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1853 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_35)   --->   "%shl_ln125_15 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_79, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1853 'bitconcatenate' 'shl_ln125_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1854 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_35)   --->   "%sext_ln125_16 = sext i22 %shl_ln125_15" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1854 'sext' 'sext_ln125_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1855 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_35 = add i28 %sext_ln125_16, i28 %mul_ln126_20" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1855 'add' 'add_ln125_35' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1856 [1/1] (0.00ns)   --->   "%tmp_341 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_35, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1856 'bitselect' 'tmp_341' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1857 [1/1] (0.00ns) (grouped into LUT with out node sum_47)   --->   "%sum_46 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_35, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1857 'partselect' 'sum_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1858 [1/1] (0.00ns) (grouped into LUT with out node sum_47)   --->   "%tmp_344 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_35, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1858 'bitselect' 'tmp_344' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1859 [1/1] (0.00ns) (grouped into LUT with out node sum_47)   --->   "%tmp_347 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_35, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1859 'bitselect' 'tmp_347' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1860 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_141)   --->   "%tmp_348 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_35, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1860 'bitselect' 'tmp_348' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1861 [1/1] (0.00ns) (grouped into LUT with out node sum_47)   --->   "%or_ln125_60 = or i1 %tmp_344, i1 %icmp_ln125_80" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1861 'or' 'or_ln125_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1862 [1/1] (0.00ns) (grouped into LUT with out node sum_47)   --->   "%and_ln125_140 = and i1 %or_ln125_60, i1 %tmp_347" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1862 'and' 'and_ln125_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1863 [1/1] (0.00ns) (grouped into LUT with out node sum_47)   --->   "%zext_ln125_20 = zext i1 %and_ln125_140" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1863 'zext' 'zext_ln125_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1864 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_47 = add i13 %sum_46, i13 %zext_ln125_20" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1864 'add' 'sum_47' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1865 [1/1] (0.00ns)   --->   "%tmp_350 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_47, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1865 'bitselect' 'tmp_350' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1866 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_141)   --->   "%xor_ln125_80 = xor i1 %tmp_350, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1866 'xor' 'xor_ln125_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1867 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_141 = and i1 %tmp_348, i1 %xor_ln125_80" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1867 'and' 'and_ln125_141' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1868 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_35, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1868 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1869 [1/1] (0.70ns)   --->   "%icmp_ln125_81 = icmp_eq  i5 %tmp_70, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1869 'icmp' 'icmp_ln125_81' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1870 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_35, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1870 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1871 [1/1] (0.70ns)   --->   "%icmp_ln125_82 = icmp_eq  i6 %tmp_72, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1871 'icmp' 'icmp_ln125_82' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1872 [1/1] (0.70ns)   --->   "%icmp_ln125_83 = icmp_eq  i6 %tmp_72, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1872 'icmp' 'icmp_ln125_83' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1873 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_144)   --->   "%select_ln125_80 = select i1 %and_ln125_141, i1 %icmp_ln125_82, i1 %icmp_ln125_83" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1873 'select' 'select_ln125_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1874 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_145)   --->   "%tmp_351 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_35, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1874 'bitselect' 'tmp_351' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1875 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_145)   --->   "%xor_ln125_404 = xor i1 %tmp_351, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1875 'xor' 'xor_ln125_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1876 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_145)   --->   "%and_ln125_142 = and i1 %icmp_ln125_81, i1 %xor_ln125_404" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1876 'and' 'and_ln125_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1877 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_145)   --->   "%select_ln125_81 = select i1 %and_ln125_141, i1 %and_ln125_142, i1 %icmp_ln125_82" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1877 'select' 'select_ln125_81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1878 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_62)   --->   "%and_ln125_143 = and i1 %and_ln125_141, i1 %icmp_ln125_82" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1878 'and' 'and_ln125_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1879 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_144)   --->   "%xor_ln125_81 = xor i1 %select_ln125_80, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1879 'xor' 'xor_ln125_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1880 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_144)   --->   "%or_ln125_61 = or i1 %tmp_350, i1 %xor_ln125_81" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1880 'or' 'or_ln125_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1881 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_144)   --->   "%xor_ln125_82 = xor i1 %tmp_341, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1881 'xor' 'xor_ln125_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1882 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_144 = and i1 %or_ln125_61, i1 %xor_ln125_82" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1882 'and' 'and_ln125_144' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1883 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_145 = and i1 %tmp_350, i1 %select_ln125_81" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1883 'and' 'and_ln125_145' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1884 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_62)   --->   "%or_ln125_308 = or i1 %and_ln125_143, i1 %and_ln125_145" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1884 'or' 'or_ln125_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1885 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_62)   --->   "%xor_ln125_83 = xor i1 %or_ln125_308, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1885 'xor' 'xor_ln125_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1886 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_62)   --->   "%and_ln125_146 = and i1 %tmp_341, i1 %xor_ln125_83" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1886 'and' 'and_ln125_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1887 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_62 = or i1 %and_ln125_144, i1 %and_ln125_146" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1887 'or' 'or_ln125_62' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1888 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_37)   --->   "%select_ln125_82 = select i1 %and_ln125_144, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1888 'select' 'select_ln125_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1889 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_37)   --->   "%select_ln125_83 = select i1 %or_ln125_62, i13 %select_ln125_82, i13 %sum_47" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1889 'select' 'select_ln125_83' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1890 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_37)   --->   "%shl_ln125_16 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_83, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1890 'bitconcatenate' 'shl_ln125_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1891 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_37)   --->   "%sext_ln125_17 = sext i22 %shl_ln125_16" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1891 'sext' 'sext_ln125_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1892 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_37 = add i28 %sext_ln125_17, i28 %mul_ln126_21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1892 'add' 'add_ln125_37' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1893 [1/1] (0.00ns)   --->   "%tmp_352 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_37, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1893 'bitselect' 'tmp_352' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1894 [1/1] (0.00ns) (grouped into LUT with out node sum_49)   --->   "%sum_48 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_37, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1894 'partselect' 'sum_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node sum_49)   --->   "%tmp_353 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_37, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1895 'bitselect' 'tmp_353' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1896 [1/1] (0.00ns) (grouped into LUT with out node sum_49)   --->   "%tmp_354 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_37, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1896 'bitselect' 'tmp_354' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1897 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_148)   --->   "%tmp_355 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_37, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1897 'bitselect' 'tmp_355' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1898 [1/1] (0.00ns) (grouped into LUT with out node sum_49)   --->   "%or_ln125_63 = or i1 %tmp_353, i1 %icmp_ln125_84" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1898 'or' 'or_ln125_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1899 [1/1] (0.00ns) (grouped into LUT with out node sum_49)   --->   "%and_ln125_147 = and i1 %or_ln125_63, i1 %tmp_354" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1899 'and' 'and_ln125_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1900 [1/1] (0.00ns) (grouped into LUT with out node sum_49)   --->   "%zext_ln125_21 = zext i1 %and_ln125_147" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1900 'zext' 'zext_ln125_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1901 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_49 = add i13 %sum_48, i13 %zext_ln125_21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1901 'add' 'sum_49' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1902 [1/1] (0.00ns)   --->   "%tmp_356 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_49, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1902 'bitselect' 'tmp_356' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1903 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_148)   --->   "%xor_ln125_84 = xor i1 %tmp_356, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1903 'xor' 'xor_ln125_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1904 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_148 = and i1 %tmp_355, i1 %xor_ln125_84" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1904 'and' 'and_ln125_148' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1905 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_37, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1905 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1906 [1/1] (0.70ns)   --->   "%icmp_ln125_85 = icmp_eq  i5 %tmp_73, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1906 'icmp' 'icmp_ln125_85' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1907 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_37, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1907 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1908 [1/1] (0.70ns)   --->   "%icmp_ln125_86 = icmp_eq  i6 %tmp_75, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1908 'icmp' 'icmp_ln125_86' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1909 [1/1] (0.70ns)   --->   "%icmp_ln125_87 = icmp_eq  i6 %tmp_75, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1909 'icmp' 'icmp_ln125_87' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_151)   --->   "%select_ln125_84 = select i1 %and_ln125_148, i1 %icmp_ln125_86, i1 %icmp_ln125_87" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1910 'select' 'select_ln125_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1911 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_152)   --->   "%tmp_357 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_37, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1911 'bitselect' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1912 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_152)   --->   "%xor_ln125_405 = xor i1 %tmp_357, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1912 'xor' 'xor_ln125_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1913 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_152)   --->   "%and_ln125_149 = and i1 %icmp_ln125_85, i1 %xor_ln125_405" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1913 'and' 'and_ln125_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1914 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_152)   --->   "%select_ln125_85 = select i1 %and_ln125_148, i1 %and_ln125_149, i1 %icmp_ln125_86" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1914 'select' 'select_ln125_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1915 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_65)   --->   "%and_ln125_150 = and i1 %and_ln125_148, i1 %icmp_ln125_86" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1915 'and' 'and_ln125_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1916 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_151)   --->   "%xor_ln125_85 = xor i1 %select_ln125_84, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1916 'xor' 'xor_ln125_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_151)   --->   "%or_ln125_64 = or i1 %tmp_356, i1 %xor_ln125_85" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1917 'or' 'or_ln125_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1918 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_151)   --->   "%xor_ln125_86 = xor i1 %tmp_352, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1918 'xor' 'xor_ln125_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1919 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_151 = and i1 %or_ln125_64, i1 %xor_ln125_86" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1919 'and' 'and_ln125_151' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1920 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_152 = and i1 %tmp_356, i1 %select_ln125_85" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1920 'and' 'and_ln125_152' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1921 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_65)   --->   "%or_ln125_309 = or i1 %and_ln125_150, i1 %and_ln125_152" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1921 'or' 'or_ln125_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1922 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_65)   --->   "%xor_ln125_87 = xor i1 %or_ln125_309, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1922 'xor' 'xor_ln125_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1923 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_65)   --->   "%and_ln125_153 = and i1 %tmp_352, i1 %xor_ln125_87" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1923 'and' 'and_ln125_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1924 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_65 = or i1 %and_ln125_151, i1 %and_ln125_153" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1924 'or' 'or_ln125_65' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1925 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_22)   --->   "%sub_ln126_22 = sub i14 %sext_ln126_38, i14 %sext_ln126_26" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1925 'sub' 'sub_ln126_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1926 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_22)   --->   "%sext_ln126_46 = sext i14 %sub_ln126_22" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1926 'sext' 'sext_ln126_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1927 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_22 = mul i28 %sext_ln126_46, i28 %sext_ln126_46" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1927 'mul' 'mul_ln126_22' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1928 [1/1] (0.00ns)   --->   "%trunc_ln125_22 = trunc i28 %mul_ln126_22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1928 'trunc' 'trunc_ln125_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1929 [1/1] (0.70ns)   --->   "%icmp_ln125_88 = icmp_ne  i8 %trunc_ln125_22, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1929 'icmp' 'icmp_ln125_88' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1930 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_23)   --->   "%sub_ln126_23 = sub i14 %sext_ln126_40, i14 %sext_ln126_28" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1930 'sub' 'sub_ln126_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1931 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_23)   --->   "%sext_ln126_47 = sext i14 %sub_ln126_23" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1931 'sext' 'sext_ln126_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1932 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_23 = mul i28 %sext_ln126_47, i28 %sext_ln126_47" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1932 'mul' 'mul_ln126_23' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1933 [1/1] (0.00ns)   --->   "%trunc_ln125_23 = trunc i28 %mul_ln126_23" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1933 'trunc' 'trunc_ln125_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1934 [1/1] (0.70ns)   --->   "%icmp_ln125_92 = icmp_ne  i8 %trunc_ln125_23, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1934 'icmp' 'icmp_ln125_92' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1935 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_46)   --->   "%select_ln125_102 = select i1 %and_ln125_179, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1935 'select' 'select_ln125_102' <Predicate = (or_ln125_77)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1936 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_46)   --->   "%select_ln125_103 = select i1 %or_ln125_77, i13 %select_ln125_102, i13 %sum_59" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1936 'select' 'select_ln125_103' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_46)   --->   "%shl_ln125_20 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_103, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1937 'bitconcatenate' 'shl_ln125_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_46)   --->   "%sext_ln125_21 = sext i22 %shl_ln125_20" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1938 'sext' 'sext_ln125_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1939 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_46 = add i28 %sext_ln125_21, i28 %mul_ln126_26" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1939 'add' 'add_ln125_46' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1940 [1/1] (0.00ns)   --->   "%tmp_388 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_46, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1940 'bitselect' 'tmp_388' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1941 [1/1] (0.00ns) (grouped into LUT with out node sum_61)   --->   "%sum_60 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_46, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1941 'partselect' 'sum_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node sum_61)   --->   "%tmp_389 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_46, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1942 'bitselect' 'tmp_389' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1943 [1/1] (0.00ns) (grouped into LUT with out node sum_61)   --->   "%tmp_390 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_46, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1943 'bitselect' 'tmp_390' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_183)   --->   "%tmp_391 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_46, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1944 'bitselect' 'tmp_391' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node sum_61)   --->   "%or_ln125_78 = or i1 %tmp_389, i1 %icmp_ln125_104" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1945 'or' 'or_ln125_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1946 [1/1] (0.00ns) (grouped into LUT with out node sum_61)   --->   "%and_ln125_182 = and i1 %or_ln125_78, i1 %tmp_390" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1946 'and' 'and_ln125_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1947 [1/1] (0.00ns) (grouped into LUT with out node sum_61)   --->   "%zext_ln125_26 = zext i1 %and_ln125_182" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1947 'zext' 'zext_ln125_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1948 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_61 = add i13 %sum_60, i13 %zext_ln125_26" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1948 'add' 'sum_61' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1949 [1/1] (0.00ns)   --->   "%tmp_392 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_61, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1949 'bitselect' 'tmp_392' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_183)   --->   "%xor_ln125_104 = xor i1 %tmp_392, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1950 'xor' 'xor_ln125_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1951 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_183 = and i1 %tmp_391, i1 %xor_ln125_104" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1951 'and' 'and_ln125_183' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1952 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_46, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1952 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1953 [1/1] (0.70ns)   --->   "%icmp_ln125_105 = icmp_eq  i5 %tmp_92, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1953 'icmp' 'icmp_ln125_105' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1954 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_46, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1954 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1955 [1/1] (0.70ns)   --->   "%icmp_ln125_106 = icmp_eq  i6 %tmp_94, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1955 'icmp' 'icmp_ln125_106' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1956 [1/1] (0.70ns)   --->   "%icmp_ln125_107 = icmp_eq  i6 %tmp_94, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1956 'icmp' 'icmp_ln125_107' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1957 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_186)   --->   "%select_ln125_104 = select i1 %and_ln125_183, i1 %icmp_ln125_106, i1 %icmp_ln125_107" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1957 'select' 'select_ln125_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1958 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_187)   --->   "%tmp_393 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_46, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1958 'bitselect' 'tmp_393' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1959 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_187)   --->   "%xor_ln125_410 = xor i1 %tmp_393, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1959 'xor' 'xor_ln125_410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1960 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_187)   --->   "%and_ln125_184 = and i1 %icmp_ln125_105, i1 %xor_ln125_410" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1960 'and' 'and_ln125_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1961 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_187)   --->   "%select_ln125_105 = select i1 %and_ln125_183, i1 %and_ln125_184, i1 %icmp_ln125_106" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1961 'select' 'select_ln125_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1962 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_80)   --->   "%and_ln125_185 = and i1 %and_ln125_183, i1 %icmp_ln125_106" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1962 'and' 'and_ln125_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1963 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_186)   --->   "%xor_ln125_105 = xor i1 %select_ln125_104, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1963 'xor' 'xor_ln125_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1964 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_186)   --->   "%or_ln125_79 = or i1 %tmp_392, i1 %xor_ln125_105" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1964 'or' 'or_ln125_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1965 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_186)   --->   "%xor_ln125_106 = xor i1 %tmp_388, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1965 'xor' 'xor_ln125_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1966 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_186 = and i1 %or_ln125_79, i1 %xor_ln125_106" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1966 'and' 'and_ln125_186' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1967 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_187 = and i1 %tmp_392, i1 %select_ln125_105" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1967 'and' 'and_ln125_187' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1968 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_80)   --->   "%or_ln125_314 = or i1 %and_ln125_185, i1 %and_ln125_187" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1968 'or' 'or_ln125_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1969 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_80)   --->   "%xor_ln125_107 = xor i1 %or_ln125_314, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1969 'xor' 'xor_ln125_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1970 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_80)   --->   "%and_ln125_188 = and i1 %tmp_388, i1 %xor_ln125_107" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1970 'and' 'and_ln125_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1971 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_80 = or i1 %and_ln125_186, i1 %and_ln125_188" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1971 'or' 'or_ln125_80' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1972 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_48)   --->   "%select_ln125_106 = select i1 %and_ln125_186, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1972 'select' 'select_ln125_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1973 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_48)   --->   "%select_ln125_107 = select i1 %or_ln125_80, i13 %select_ln125_106, i13 %sum_61" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1973 'select' 'select_ln125_107' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1974 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_48)   --->   "%shl_ln125_21 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_107, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1974 'bitconcatenate' 'shl_ln125_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_48)   --->   "%sext_ln125_22 = sext i22 %shl_ln125_21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1975 'sext' 'sext_ln125_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1976 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_48 = add i28 %sext_ln125_22, i28 %mul_ln126_27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1976 'add' 'add_ln125_48' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1977 [1/1] (0.00ns)   --->   "%tmp_394 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_48, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1977 'bitselect' 'tmp_394' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1978 [1/1] (0.00ns) (grouped into LUT with out node sum_63)   --->   "%sum_62 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_48, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1978 'partselect' 'sum_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1979 [1/1] (0.00ns) (grouped into LUT with out node sum_63)   --->   "%tmp_395 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_48, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1979 'bitselect' 'tmp_395' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1980 [1/1] (0.00ns) (grouped into LUT with out node sum_63)   --->   "%tmp_396 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_48, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1980 'bitselect' 'tmp_396' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1981 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_190)   --->   "%tmp_397 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_48, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1981 'bitselect' 'tmp_397' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1982 [1/1] (0.00ns) (grouped into LUT with out node sum_63)   --->   "%or_ln125_81 = or i1 %tmp_395, i1 %icmp_ln125_108" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1982 'or' 'or_ln125_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1983 [1/1] (0.00ns) (grouped into LUT with out node sum_63)   --->   "%and_ln125_189 = and i1 %or_ln125_81, i1 %tmp_396" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1983 'and' 'and_ln125_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1984 [1/1] (0.00ns) (grouped into LUT with out node sum_63)   --->   "%zext_ln125_27 = zext i1 %and_ln125_189" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1984 'zext' 'zext_ln125_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1985 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_63 = add i13 %sum_62, i13 %zext_ln125_27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1985 'add' 'sum_63' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1986 [1/1] (0.00ns)   --->   "%tmp_398 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_63, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1986 'bitselect' 'tmp_398' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1987 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_190)   --->   "%xor_ln125_108 = xor i1 %tmp_398, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1987 'xor' 'xor_ln125_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1988 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_190 = and i1 %tmp_397, i1 %xor_ln125_108" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1988 'and' 'and_ln125_190' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1989 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_48, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1989 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1990 [1/1] (0.70ns)   --->   "%icmp_ln125_109 = icmp_eq  i5 %tmp_95, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1990 'icmp' 'icmp_ln125_109' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1991 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_48, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1991 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1992 [1/1] (0.70ns)   --->   "%icmp_ln125_110 = icmp_eq  i6 %tmp_97, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1992 'icmp' 'icmp_ln125_110' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1993 [1/1] (0.70ns)   --->   "%icmp_ln125_111 = icmp_eq  i6 %tmp_97, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1993 'icmp' 'icmp_ln125_111' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1994 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_193)   --->   "%select_ln125_108 = select i1 %and_ln125_190, i1 %icmp_ln125_110, i1 %icmp_ln125_111" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1994 'select' 'select_ln125_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1995 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_194)   --->   "%tmp_399 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_48, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1995 'bitselect' 'tmp_399' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1996 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_194)   --->   "%xor_ln125_411 = xor i1 %tmp_399, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1996 'xor' 'xor_ln125_411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1997 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_194)   --->   "%and_ln125_191 = and i1 %icmp_ln125_109, i1 %xor_ln125_411" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1997 'and' 'and_ln125_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1998 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_194)   --->   "%select_ln125_109 = select i1 %and_ln125_190, i1 %and_ln125_191, i1 %icmp_ln125_110" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1998 'select' 'select_ln125_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1999 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_83)   --->   "%and_ln125_192 = and i1 %and_ln125_190, i1 %icmp_ln125_110" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1999 'and' 'and_ln125_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2000 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_193)   --->   "%xor_ln125_109 = xor i1 %select_ln125_108, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2000 'xor' 'xor_ln125_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2001 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_193)   --->   "%or_ln125_82 = or i1 %tmp_398, i1 %xor_ln125_109" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2001 'or' 'or_ln125_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2002 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_193)   --->   "%xor_ln125_110 = xor i1 %tmp_394, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2002 'xor' 'xor_ln125_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2003 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_193 = and i1 %or_ln125_82, i1 %xor_ln125_110" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2003 'and' 'and_ln125_193' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2004 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_194 = and i1 %tmp_398, i1 %select_ln125_109" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2004 'and' 'and_ln125_194' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2005 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_83)   --->   "%or_ln125_315 = or i1 %and_ln125_192, i1 %and_ln125_194" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2005 'or' 'or_ln125_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2006 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_83)   --->   "%xor_ln125_111 = xor i1 %or_ln125_315, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2006 'xor' 'xor_ln125_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2007 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_83)   --->   "%and_ln125_195 = and i1 %tmp_394, i1 %xor_ln125_111" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2007 'and' 'and_ln125_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2008 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_83 = or i1 %and_ln125_193, i1 %and_ln125_195" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2008 'or' 'or_ln125_83' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2009 [1/1] (0.00ns)   --->   "%sext_ln126_60 = sext i13 %query_16_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2009 'sext' 'sext_ln126_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2010 [1/1] (0.00ns)   --->   "%sext_ln126_61 = sext i13 %key_16_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2010 'sext' 'sext_ln126_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2011 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_28)   --->   "%sub_ln126_28 = sub i14 %sext_ln126_60, i14 %sext_ln126_61" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2011 'sub' 'sub_ln126_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2012 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_28)   --->   "%sext_ln126_62 = sext i14 %sub_ln126_28" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2012 'sext' 'sext_ln126_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2013 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_28 = mul i28 %sext_ln126_62, i28 %sext_ln126_62" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2013 'mul' 'mul_ln126_28' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2014 [1/1] (0.00ns)   --->   "%trunc_ln125_28 = trunc i28 %mul_ln126_28" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2014 'trunc' 'trunc_ln125_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2015 [1/1] (0.70ns)   --->   "%icmp_ln125_112 = icmp_ne  i8 %trunc_ln125_28, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2015 'icmp' 'icmp_ln125_112' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2016 [1/1] (0.00ns)   --->   "%sext_ln126_63 = sext i13 %query_17_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2016 'sext' 'sext_ln126_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2017 [1/1] (0.00ns)   --->   "%sext_ln126_64 = sext i13 %key_17_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2017 'sext' 'sext_ln126_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2018 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_29)   --->   "%sub_ln126_29 = sub i14 %sext_ln126_63, i14 %sext_ln126_64" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2018 'sub' 'sub_ln126_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2019 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_29)   --->   "%sext_ln126_65 = sext i14 %sub_ln126_29" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2019 'sext' 'sext_ln126_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2020 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_29 = mul i28 %sext_ln126_65, i28 %sext_ln126_65" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2020 'mul' 'mul_ln126_29' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2021 [1/1] (0.00ns)   --->   "%trunc_ln125_29 = trunc i28 %mul_ln126_29" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2021 'trunc' 'trunc_ln125_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2022 [1/1] (0.70ns)   --->   "%icmp_ln125_116 = icmp_ne  i8 %trunc_ln125_29, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2022 'icmp' 'icmp_ln125_116' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2023 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_57)   --->   "%select_ln125_126 = select i1 %and_ln125_221, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2023 'select' 'select_ln125_126' <Predicate = (or_ln125_95)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2024 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_57)   --->   "%select_ln125_127 = select i1 %or_ln125_95, i13 %select_ln125_126, i13 %sum_73" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2024 'select' 'select_ln125_127' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2025 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_57)   --->   "%shl_ln125_25 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_127, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2025 'bitconcatenate' 'shl_ln125_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2026 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_57)   --->   "%sext_ln125_26 = sext i22 %shl_ln125_25" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2026 'sext' 'sext_ln125_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2027 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_57 = add i28 %sext_ln125_26, i28 %mul_ln126_32" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2027 'add' 'add_ln125_57' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2028 [1/1] (0.00ns)   --->   "%tmp_430 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_57, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2028 'bitselect' 'tmp_430' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2029 [1/1] (0.00ns) (grouped into LUT with out node sum_75)   --->   "%sum_74 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_57, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2029 'partselect' 'sum_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2030 [1/1] (0.00ns) (grouped into LUT with out node sum_75)   --->   "%tmp_431 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_57, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2030 'bitselect' 'tmp_431' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2031 [1/1] (0.00ns) (grouped into LUT with out node sum_75)   --->   "%tmp_432 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_57, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2031 'bitselect' 'tmp_432' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2032 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_225)   --->   "%tmp_433 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_57, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2032 'bitselect' 'tmp_433' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2033 [1/1] (0.00ns) (grouped into LUT with out node sum_75)   --->   "%or_ln125_96 = or i1 %tmp_431, i1 %icmp_ln125_128" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2033 'or' 'or_ln125_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2034 [1/1] (0.00ns) (grouped into LUT with out node sum_75)   --->   "%and_ln125_224 = and i1 %or_ln125_96, i1 %tmp_432" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2034 'and' 'and_ln125_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2035 [1/1] (0.00ns) (grouped into LUT with out node sum_75)   --->   "%zext_ln125_32 = zext i1 %and_ln125_224" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2035 'zext' 'zext_ln125_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2036 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_75 = add i13 %sum_74, i13 %zext_ln125_32" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2036 'add' 'sum_75' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2037 [1/1] (0.00ns)   --->   "%tmp_434 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_75, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2037 'bitselect' 'tmp_434' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2038 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_225)   --->   "%xor_ln125_128 = xor i1 %tmp_434, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2038 'xor' 'xor_ln125_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2039 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_225 = and i1 %tmp_433, i1 %xor_ln125_128" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2039 'and' 'and_ln125_225' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2040 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_57, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2040 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2041 [1/1] (0.70ns)   --->   "%icmp_ln125_129 = icmp_eq  i5 %tmp_114, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2041 'icmp' 'icmp_ln125_129' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2042 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_57, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2042 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2043 [1/1] (0.70ns)   --->   "%icmp_ln125_130 = icmp_eq  i6 %tmp_116, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2043 'icmp' 'icmp_ln125_130' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2044 [1/1] (0.70ns)   --->   "%icmp_ln125_131 = icmp_eq  i6 %tmp_116, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2044 'icmp' 'icmp_ln125_131' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_228)   --->   "%select_ln125_128 = select i1 %and_ln125_225, i1 %icmp_ln125_130, i1 %icmp_ln125_131" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2045 'select' 'select_ln125_128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2046 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_229)   --->   "%tmp_435 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_57, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2046 'bitselect' 'tmp_435' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2047 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_229)   --->   "%xor_ln125_416 = xor i1 %tmp_435, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2047 'xor' 'xor_ln125_416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2048 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_229)   --->   "%and_ln125_226 = and i1 %icmp_ln125_129, i1 %xor_ln125_416" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2048 'and' 'and_ln125_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2049 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_229)   --->   "%select_ln125_129 = select i1 %and_ln125_225, i1 %and_ln125_226, i1 %icmp_ln125_130" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2049 'select' 'select_ln125_129' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2050 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_98)   --->   "%and_ln125_227 = and i1 %and_ln125_225, i1 %icmp_ln125_130" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2050 'and' 'and_ln125_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2051 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_228)   --->   "%xor_ln125_129 = xor i1 %select_ln125_128, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2051 'xor' 'xor_ln125_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2052 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_228)   --->   "%or_ln125_97 = or i1 %tmp_434, i1 %xor_ln125_129" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2052 'or' 'or_ln125_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2053 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_228)   --->   "%xor_ln125_130 = xor i1 %tmp_430, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2053 'xor' 'xor_ln125_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2054 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_228 = and i1 %or_ln125_97, i1 %xor_ln125_130" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2054 'and' 'and_ln125_228' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2055 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_229 = and i1 %tmp_434, i1 %select_ln125_129" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2055 'and' 'and_ln125_229' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2056 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_98)   --->   "%or_ln125_320 = or i1 %and_ln125_227, i1 %and_ln125_229" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2056 'or' 'or_ln125_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2057 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_98)   --->   "%xor_ln125_131 = xor i1 %or_ln125_320, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2057 'xor' 'xor_ln125_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2058 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_98)   --->   "%and_ln125_230 = and i1 %tmp_430, i1 %xor_ln125_131" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2058 'and' 'and_ln125_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2059 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_98 = or i1 %and_ln125_228, i1 %and_ln125_230" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2059 'or' 'or_ln125_98' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2060 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_59)   --->   "%select_ln125_130 = select i1 %and_ln125_228, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2060 'select' 'select_ln125_130' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2061 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_59)   --->   "%select_ln125_131 = select i1 %or_ln125_98, i13 %select_ln125_130, i13 %sum_75" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2061 'select' 'select_ln125_131' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2062 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_59)   --->   "%shl_ln125_26 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_131, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2062 'bitconcatenate' 'shl_ln125_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2063 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_59)   --->   "%sext_ln125_27 = sext i22 %shl_ln125_26" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2063 'sext' 'sext_ln125_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2064 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_59 = add i28 %sext_ln125_27, i28 %mul_ln126_33" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2064 'add' 'add_ln125_59' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2065 [1/1] (0.00ns)   --->   "%tmp_436 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_59, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2065 'bitselect' 'tmp_436' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2066 [1/1] (0.00ns) (grouped into LUT with out node sum_77)   --->   "%sum_76 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_59, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2066 'partselect' 'sum_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node sum_77)   --->   "%tmp_437 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_59, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2067 'bitselect' 'tmp_437' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2068 [1/1] (0.00ns) (grouped into LUT with out node sum_77)   --->   "%tmp_438 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_59, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2068 'bitselect' 'tmp_438' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2069 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_232)   --->   "%tmp_439 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_59, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2069 'bitselect' 'tmp_439' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2070 [1/1] (0.00ns) (grouped into LUT with out node sum_77)   --->   "%or_ln125_99 = or i1 %tmp_437, i1 %icmp_ln125_132" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2070 'or' 'or_ln125_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2071 [1/1] (0.00ns) (grouped into LUT with out node sum_77)   --->   "%and_ln125_231 = and i1 %or_ln125_99, i1 %tmp_438" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2071 'and' 'and_ln125_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2072 [1/1] (0.00ns) (grouped into LUT with out node sum_77)   --->   "%zext_ln125_33 = zext i1 %and_ln125_231" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2072 'zext' 'zext_ln125_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2073 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_77 = add i13 %sum_76, i13 %zext_ln125_33" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2073 'add' 'sum_77' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2074 [1/1] (0.00ns)   --->   "%tmp_440 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_77, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2074 'bitselect' 'tmp_440' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2075 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_232)   --->   "%xor_ln125_132 = xor i1 %tmp_440, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2075 'xor' 'xor_ln125_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2076 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_232 = and i1 %tmp_439, i1 %xor_ln125_132" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2076 'and' 'and_ln125_232' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2077 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_59, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2077 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2078 [1/1] (0.70ns)   --->   "%icmp_ln125_133 = icmp_eq  i5 %tmp_117, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2078 'icmp' 'icmp_ln125_133' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2079 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_59, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2079 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2080 [1/1] (0.70ns)   --->   "%icmp_ln125_134 = icmp_eq  i6 %tmp_119, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2080 'icmp' 'icmp_ln125_134' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2081 [1/1] (0.70ns)   --->   "%icmp_ln125_135 = icmp_eq  i6 %tmp_119, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2081 'icmp' 'icmp_ln125_135' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2082 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_235)   --->   "%select_ln125_132 = select i1 %and_ln125_232, i1 %icmp_ln125_134, i1 %icmp_ln125_135" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2082 'select' 'select_ln125_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2083 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_236)   --->   "%tmp_441 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_59, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2083 'bitselect' 'tmp_441' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2084 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_236)   --->   "%xor_ln125_417 = xor i1 %tmp_441, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2084 'xor' 'xor_ln125_417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_236)   --->   "%and_ln125_233 = and i1 %icmp_ln125_133, i1 %xor_ln125_417" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2085 'and' 'and_ln125_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2086 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_236)   --->   "%select_ln125_133 = select i1 %and_ln125_232, i1 %and_ln125_233, i1 %icmp_ln125_134" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2086 'select' 'select_ln125_133' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2087 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_101)   --->   "%and_ln125_234 = and i1 %and_ln125_232, i1 %icmp_ln125_134" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2087 'and' 'and_ln125_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2088 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_235)   --->   "%xor_ln125_133 = xor i1 %select_ln125_132, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2088 'xor' 'xor_ln125_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_235)   --->   "%or_ln125_100 = or i1 %tmp_440, i1 %xor_ln125_133" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2089 'or' 'or_ln125_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_235)   --->   "%xor_ln125_134 = xor i1 %tmp_436, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2090 'xor' 'xor_ln125_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2091 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_235 = and i1 %or_ln125_100, i1 %xor_ln125_134" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2091 'and' 'and_ln125_235' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2092 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_236 = and i1 %tmp_440, i1 %select_ln125_133" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2092 'and' 'and_ln125_236' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_101)   --->   "%or_ln125_321 = or i1 %and_ln125_234, i1 %and_ln125_236" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2093 'or' 'or_ln125_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2094 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_101)   --->   "%xor_ln125_135 = xor i1 %or_ln125_321, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2094 'xor' 'xor_ln125_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_101)   --->   "%and_ln125_237 = and i1 %tmp_436, i1 %xor_ln125_135" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2095 'and' 'and_ln125_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2096 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_101 = or i1 %and_ln125_235, i1 %and_ln125_237" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2096 'or' 'or_ln125_101' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2097 [1/1] (0.00ns)   --->   "%sext_ln126_74 = sext i13 %key_22_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2097 'sext' 'sext_ln126_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2098 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_34)   --->   "%sub_ln126_34 = sub i14 %sext_ln126_60, i14 %sext_ln126_74" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2098 'sub' 'sub_ln126_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2099 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_34)   --->   "%sext_ln126_75 = sext i14 %sub_ln126_34" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2099 'sext' 'sext_ln126_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2100 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_34 = mul i28 %sext_ln126_75, i28 %sext_ln126_75" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2100 'mul' 'mul_ln126_34' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2101 [1/1] (0.00ns)   --->   "%trunc_ln125_34 = trunc i28 %mul_ln126_34" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2101 'trunc' 'trunc_ln125_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2102 [1/1] (0.70ns)   --->   "%icmp_ln125_136 = icmp_ne  i8 %trunc_ln125_34, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2102 'icmp' 'icmp_ln125_136' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2103 [1/1] (0.00ns)   --->   "%sext_ln126_76 = sext i13 %key_23_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2103 'sext' 'sext_ln126_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2104 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_35)   --->   "%sub_ln126_35 = sub i14 %sext_ln126_63, i14 %sext_ln126_76" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2104 'sub' 'sub_ln126_35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2105 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_35)   --->   "%sext_ln126_77 = sext i14 %sub_ln126_35" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2105 'sext' 'sext_ln126_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2106 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_35 = mul i28 %sext_ln126_77, i28 %sext_ln126_77" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2106 'mul' 'mul_ln126_35' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2107 [1/1] (0.00ns)   --->   "%trunc_ln125_35 = trunc i28 %mul_ln126_35" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2107 'trunc' 'trunc_ln125_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2108 [1/1] (0.70ns)   --->   "%icmp_ln125_140 = icmp_ne  i8 %trunc_ln125_35, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2108 'icmp' 'icmp_ln125_140' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2109 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_68)   --->   "%select_ln125_150 = select i1 %and_ln125_263, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2109 'select' 'select_ln125_150' <Predicate = (or_ln125_113)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_68)   --->   "%select_ln125_151 = select i1 %or_ln125_113, i13 %select_ln125_150, i13 %sum_87" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2110 'select' 'select_ln125_151' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2111 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_68)   --->   "%shl_ln125_30 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_151, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2111 'bitconcatenate' 'shl_ln125_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2112 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_68)   --->   "%sext_ln125_31 = sext i22 %shl_ln125_30" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2112 'sext' 'sext_ln125_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2113 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_68 = add i28 %sext_ln125_31, i28 %mul_ln126_38" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2113 'add' 'add_ln125_68' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2114 [1/1] (0.00ns)   --->   "%tmp_472 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_68, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2114 'bitselect' 'tmp_472' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2115 [1/1] (0.00ns) (grouped into LUT with out node sum_89)   --->   "%sum_88 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_68, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2115 'partselect' 'sum_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2116 [1/1] (0.00ns) (grouped into LUT with out node sum_89)   --->   "%tmp_473 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_68, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2116 'bitselect' 'tmp_473' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2117 [1/1] (0.00ns) (grouped into LUT with out node sum_89)   --->   "%tmp_474 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_68, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2117 'bitselect' 'tmp_474' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2118 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_267)   --->   "%tmp_475 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_68, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2118 'bitselect' 'tmp_475' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2119 [1/1] (0.00ns) (grouped into LUT with out node sum_89)   --->   "%or_ln125_114 = or i1 %tmp_473, i1 %icmp_ln125_152" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2119 'or' 'or_ln125_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2120 [1/1] (0.00ns) (grouped into LUT with out node sum_89)   --->   "%and_ln125_266 = and i1 %or_ln125_114, i1 %tmp_474" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2120 'and' 'and_ln125_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2121 [1/1] (0.00ns) (grouped into LUT with out node sum_89)   --->   "%zext_ln125_38 = zext i1 %and_ln125_266" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2121 'zext' 'zext_ln125_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2122 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_89 = add i13 %sum_88, i13 %zext_ln125_38" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2122 'add' 'sum_89' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2123 [1/1] (0.00ns)   --->   "%tmp_476 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_89, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2123 'bitselect' 'tmp_476' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2124 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_267)   --->   "%xor_ln125_152 = xor i1 %tmp_476, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2124 'xor' 'xor_ln125_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2125 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_267 = and i1 %tmp_475, i1 %xor_ln125_152" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2125 'and' 'and_ln125_267' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2126 [1/1] (0.00ns)   --->   "%tmp_136 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_68, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2126 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2127 [1/1] (0.70ns)   --->   "%icmp_ln125_153 = icmp_eq  i5 %tmp_136, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2127 'icmp' 'icmp_ln125_153' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2128 [1/1] (0.00ns)   --->   "%tmp_138 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_68, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2128 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2129 [1/1] (0.70ns)   --->   "%icmp_ln125_154 = icmp_eq  i6 %tmp_138, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2129 'icmp' 'icmp_ln125_154' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2130 [1/1] (0.70ns)   --->   "%icmp_ln125_155 = icmp_eq  i6 %tmp_138, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2130 'icmp' 'icmp_ln125_155' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2131 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_270)   --->   "%select_ln125_152 = select i1 %and_ln125_267, i1 %icmp_ln125_154, i1 %icmp_ln125_155" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2131 'select' 'select_ln125_152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2132 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_271)   --->   "%tmp_477 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_68, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2132 'bitselect' 'tmp_477' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2133 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_271)   --->   "%xor_ln125_422 = xor i1 %tmp_477, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2133 'xor' 'xor_ln125_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2134 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_271)   --->   "%and_ln125_268 = and i1 %icmp_ln125_153, i1 %xor_ln125_422" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2134 'and' 'and_ln125_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2135 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_271)   --->   "%select_ln125_153 = select i1 %and_ln125_267, i1 %and_ln125_268, i1 %icmp_ln125_154" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2135 'select' 'select_ln125_153' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2136 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_116)   --->   "%and_ln125_269 = and i1 %and_ln125_267, i1 %icmp_ln125_154" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2136 'and' 'and_ln125_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2137 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_270)   --->   "%xor_ln125_153 = xor i1 %select_ln125_152, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2137 'xor' 'xor_ln125_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2138 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_270)   --->   "%or_ln125_115 = or i1 %tmp_476, i1 %xor_ln125_153" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2138 'or' 'or_ln125_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2139 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_270)   --->   "%xor_ln125_154 = xor i1 %tmp_472, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2139 'xor' 'xor_ln125_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2140 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_270 = and i1 %or_ln125_115, i1 %xor_ln125_154" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2140 'and' 'and_ln125_270' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2141 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_271 = and i1 %tmp_476, i1 %select_ln125_153" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2141 'and' 'and_ln125_271' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2142 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_116)   --->   "%or_ln125_326 = or i1 %and_ln125_269, i1 %and_ln125_271" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2142 'or' 'or_ln125_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2143 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_116)   --->   "%xor_ln125_155 = xor i1 %or_ln125_326, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2143 'xor' 'xor_ln125_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2144 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_116)   --->   "%and_ln125_272 = and i1 %tmp_472, i1 %xor_ln125_155" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2144 'and' 'and_ln125_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2145 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_116 = or i1 %and_ln125_270, i1 %and_ln125_272" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2145 'or' 'or_ln125_116' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2146 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_70)   --->   "%select_ln125_154 = select i1 %and_ln125_270, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2146 'select' 'select_ln125_154' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2147 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_70)   --->   "%select_ln125_155 = select i1 %or_ln125_116, i13 %select_ln125_154, i13 %sum_89" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2147 'select' 'select_ln125_155' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2148 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_70)   --->   "%shl_ln125_31 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_155, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2148 'bitconcatenate' 'shl_ln125_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2149 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_70)   --->   "%sext_ln125_32 = sext i22 %shl_ln125_31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2149 'sext' 'sext_ln125_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2150 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_70 = add i28 %sext_ln125_32, i28 %mul_ln126_39" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2150 'add' 'add_ln125_70' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2151 [1/1] (0.00ns)   --->   "%tmp_478 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_70, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2151 'bitselect' 'tmp_478' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node sum_91)   --->   "%sum_90 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_70, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2152 'partselect' 'sum_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node sum_91)   --->   "%tmp_479 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_70, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2153 'bitselect' 'tmp_479' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2154 [1/1] (0.00ns) (grouped into LUT with out node sum_91)   --->   "%tmp_480 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_70, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2154 'bitselect' 'tmp_480' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_274)   --->   "%tmp_481 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_70, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2155 'bitselect' 'tmp_481' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2156 [1/1] (0.00ns) (grouped into LUT with out node sum_91)   --->   "%or_ln125_117 = or i1 %tmp_479, i1 %icmp_ln125_156" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2156 'or' 'or_ln125_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2157 [1/1] (0.00ns) (grouped into LUT with out node sum_91)   --->   "%and_ln125_273 = and i1 %or_ln125_117, i1 %tmp_480" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2157 'and' 'and_ln125_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2158 [1/1] (0.00ns) (grouped into LUT with out node sum_91)   --->   "%zext_ln125_39 = zext i1 %and_ln125_273" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2158 'zext' 'zext_ln125_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2159 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_91 = add i13 %sum_90, i13 %zext_ln125_39" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2159 'add' 'sum_91' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2160 [1/1] (0.00ns)   --->   "%tmp_482 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_91, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2160 'bitselect' 'tmp_482' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2161 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_274)   --->   "%xor_ln125_156 = xor i1 %tmp_482, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2161 'xor' 'xor_ln125_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2162 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_274 = and i1 %tmp_481, i1 %xor_ln125_156" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2162 'and' 'and_ln125_274' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2163 [1/1] (0.00ns)   --->   "%tmp_139 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_70, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2163 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2164 [1/1] (0.70ns)   --->   "%icmp_ln125_157 = icmp_eq  i5 %tmp_139, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2164 'icmp' 'icmp_ln125_157' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2165 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_70, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2165 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2166 [1/1] (0.70ns)   --->   "%icmp_ln125_158 = icmp_eq  i6 %tmp_141, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2166 'icmp' 'icmp_ln125_158' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2167 [1/1] (0.70ns)   --->   "%icmp_ln125_159 = icmp_eq  i6 %tmp_141, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2167 'icmp' 'icmp_ln125_159' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2168 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_277)   --->   "%select_ln125_156 = select i1 %and_ln125_274, i1 %icmp_ln125_158, i1 %icmp_ln125_159" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2168 'select' 'select_ln125_156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2169 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_278)   --->   "%tmp_483 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_70, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2169 'bitselect' 'tmp_483' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2170 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_278)   --->   "%xor_ln125_423 = xor i1 %tmp_483, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2170 'xor' 'xor_ln125_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2171 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_278)   --->   "%and_ln125_275 = and i1 %icmp_ln125_157, i1 %xor_ln125_423" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2171 'and' 'and_ln125_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2172 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_278)   --->   "%select_ln125_157 = select i1 %and_ln125_274, i1 %and_ln125_275, i1 %icmp_ln125_158" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2172 'select' 'select_ln125_157' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2173 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_119)   --->   "%and_ln125_276 = and i1 %and_ln125_274, i1 %icmp_ln125_158" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2173 'and' 'and_ln125_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2174 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_277)   --->   "%xor_ln125_157 = xor i1 %select_ln125_156, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2174 'xor' 'xor_ln125_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2175 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_277)   --->   "%or_ln125_118 = or i1 %tmp_482, i1 %xor_ln125_157" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2175 'or' 'or_ln125_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2176 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_277)   --->   "%xor_ln125_158 = xor i1 %tmp_478, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2176 'xor' 'xor_ln125_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2177 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_277 = and i1 %or_ln125_118, i1 %xor_ln125_158" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2177 'and' 'and_ln125_277' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2178 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_278 = and i1 %tmp_482, i1 %select_ln125_157" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2178 'and' 'and_ln125_278' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2179 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_119)   --->   "%or_ln125_327 = or i1 %and_ln125_276, i1 %and_ln125_278" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2179 'or' 'or_ln125_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2180 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_119)   --->   "%xor_ln125_159 = xor i1 %or_ln125_327, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2180 'xor' 'xor_ln125_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_119)   --->   "%and_ln125_279 = and i1 %tmp_478, i1 %xor_ln125_159" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2181 'and' 'and_ln125_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2182 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_119 = or i1 %and_ln125_277, i1 %and_ln125_279" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2182 'or' 'or_ln125_119' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2183 [1/1] (0.00ns)   --->   "%sext_ln126_86 = sext i13 %query_22_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2183 'sext' 'sext_ln126_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2184 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_40)   --->   "%sub_ln126_40 = sub i14 %sext_ln126_86, i14 %sext_ln126_61" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2184 'sub' 'sub_ln126_40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2185 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_40)   --->   "%sext_ln126_87 = sext i14 %sub_ln126_40" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2185 'sext' 'sext_ln126_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2186 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_40 = mul i28 %sext_ln126_87, i28 %sext_ln126_87" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2186 'mul' 'mul_ln126_40' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2187 [1/1] (0.00ns)   --->   "%trunc_ln125_40 = trunc i28 %mul_ln126_40" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2187 'trunc' 'trunc_ln125_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2188 [1/1] (0.70ns)   --->   "%icmp_ln125_160 = icmp_ne  i8 %trunc_ln125_40, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2188 'icmp' 'icmp_ln125_160' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2189 [1/1] (0.00ns)   --->   "%sext_ln126_88 = sext i13 %query_23_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2189 'sext' 'sext_ln126_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2190 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_41)   --->   "%sub_ln126_41 = sub i14 %sext_ln126_88, i14 %sext_ln126_64" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2190 'sub' 'sub_ln126_41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2191 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_41)   --->   "%sext_ln126_89 = sext i14 %sub_ln126_41" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2191 'sext' 'sext_ln126_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2192 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_41 = mul i28 %sext_ln126_89, i28 %sext_ln126_89" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2192 'mul' 'mul_ln126_41' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2193 [1/1] (0.00ns)   --->   "%trunc_ln125_41 = trunc i28 %mul_ln126_41" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2193 'trunc' 'trunc_ln125_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2194 [1/1] (0.70ns)   --->   "%icmp_ln125_164 = icmp_ne  i8 %trunc_ln125_41, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2194 'icmp' 'icmp_ln125_164' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2195 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_79)   --->   "%select_ln125_174 = select i1 %and_ln125_305, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2195 'select' 'select_ln125_174' <Predicate = (or_ln125_131)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2196 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_79)   --->   "%select_ln125_175 = select i1 %or_ln125_131, i13 %select_ln125_174, i13 %sum_101" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2196 'select' 'select_ln125_175' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2197 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_79)   --->   "%shl_ln125_35 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_175, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2197 'bitconcatenate' 'shl_ln125_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2198 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_79)   --->   "%sext_ln125_36 = sext i22 %shl_ln125_35" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2198 'sext' 'sext_ln125_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2199 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_79 = add i28 %sext_ln125_36, i28 %mul_ln126_44" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2199 'add' 'add_ln125_79' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2200 [1/1] (0.00ns)   --->   "%tmp_514 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_79, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2200 'bitselect' 'tmp_514' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2201 [1/1] (0.00ns) (grouped into LUT with out node sum_103)   --->   "%sum_102 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_79, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2201 'partselect' 'sum_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2202 [1/1] (0.00ns) (grouped into LUT with out node sum_103)   --->   "%tmp_515 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_79, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2202 'bitselect' 'tmp_515' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2203 [1/1] (0.00ns) (grouped into LUT with out node sum_103)   --->   "%tmp_516 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_79, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2203 'bitselect' 'tmp_516' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2204 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_309)   --->   "%tmp_517 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_79, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2204 'bitselect' 'tmp_517' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2205 [1/1] (0.00ns) (grouped into LUT with out node sum_103)   --->   "%or_ln125_132 = or i1 %tmp_515, i1 %icmp_ln125_176" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2205 'or' 'or_ln125_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2206 [1/1] (0.00ns) (grouped into LUT with out node sum_103)   --->   "%and_ln125_308 = and i1 %or_ln125_132, i1 %tmp_516" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2206 'and' 'and_ln125_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2207 [1/1] (0.00ns) (grouped into LUT with out node sum_103)   --->   "%zext_ln125_44 = zext i1 %and_ln125_308" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2207 'zext' 'zext_ln125_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2208 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_103 = add i13 %sum_102, i13 %zext_ln125_44" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2208 'add' 'sum_103' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2209 [1/1] (0.00ns)   --->   "%tmp_518 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_103, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2209 'bitselect' 'tmp_518' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2210 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_309)   --->   "%xor_ln125_176 = xor i1 %tmp_518, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2210 'xor' 'xor_ln125_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2211 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_309 = and i1 %tmp_517, i1 %xor_ln125_176" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2211 'and' 'and_ln125_309' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2212 [1/1] (0.00ns)   --->   "%tmp_158 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_79, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2212 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2213 [1/1] (0.70ns)   --->   "%icmp_ln125_177 = icmp_eq  i5 %tmp_158, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2213 'icmp' 'icmp_ln125_177' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2214 [1/1] (0.00ns)   --->   "%tmp_160 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_79, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2214 'partselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2215 [1/1] (0.70ns)   --->   "%icmp_ln125_178 = icmp_eq  i6 %tmp_160, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2215 'icmp' 'icmp_ln125_178' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2216 [1/1] (0.70ns)   --->   "%icmp_ln125_179 = icmp_eq  i6 %tmp_160, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2216 'icmp' 'icmp_ln125_179' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2217 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_312)   --->   "%select_ln125_176 = select i1 %and_ln125_309, i1 %icmp_ln125_178, i1 %icmp_ln125_179" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2217 'select' 'select_ln125_176' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2218 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_313)   --->   "%tmp_519 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_79, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2218 'bitselect' 'tmp_519' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2219 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_313)   --->   "%xor_ln125_428 = xor i1 %tmp_519, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2219 'xor' 'xor_ln125_428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2220 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_313)   --->   "%and_ln125_310 = and i1 %icmp_ln125_177, i1 %xor_ln125_428" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2220 'and' 'and_ln125_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2221 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_313)   --->   "%select_ln125_177 = select i1 %and_ln125_309, i1 %and_ln125_310, i1 %icmp_ln125_178" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2221 'select' 'select_ln125_177' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2222 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_134)   --->   "%and_ln125_311 = and i1 %and_ln125_309, i1 %icmp_ln125_178" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2222 'and' 'and_ln125_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2223 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_312)   --->   "%xor_ln125_177 = xor i1 %select_ln125_176, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2223 'xor' 'xor_ln125_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2224 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_312)   --->   "%or_ln125_133 = or i1 %tmp_518, i1 %xor_ln125_177" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2224 'or' 'or_ln125_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2225 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_312)   --->   "%xor_ln125_178 = xor i1 %tmp_514, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2225 'xor' 'xor_ln125_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2226 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_312 = and i1 %or_ln125_133, i1 %xor_ln125_178" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2226 'and' 'and_ln125_312' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2227 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_313 = and i1 %tmp_518, i1 %select_ln125_177" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2227 'and' 'and_ln125_313' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2228 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_134)   --->   "%or_ln125_332 = or i1 %and_ln125_311, i1 %and_ln125_313" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2228 'or' 'or_ln125_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2229 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_134)   --->   "%xor_ln125_179 = xor i1 %or_ln125_332, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2229 'xor' 'xor_ln125_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_134)   --->   "%and_ln125_314 = and i1 %tmp_514, i1 %xor_ln125_179" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2230 'and' 'and_ln125_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2231 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_134 = or i1 %and_ln125_312, i1 %and_ln125_314" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2231 'or' 'or_ln125_134' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2232 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_81)   --->   "%select_ln125_178 = select i1 %and_ln125_312, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2232 'select' 'select_ln125_178' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2233 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_81)   --->   "%select_ln125_179 = select i1 %or_ln125_134, i13 %select_ln125_178, i13 %sum_103" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2233 'select' 'select_ln125_179' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2234 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_81)   --->   "%shl_ln125_36 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_179, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2234 'bitconcatenate' 'shl_ln125_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2235 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_81)   --->   "%sext_ln125_37 = sext i22 %shl_ln125_36" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2235 'sext' 'sext_ln125_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2236 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_81 = add i28 %sext_ln125_37, i28 %mul_ln126_45" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2236 'add' 'add_ln125_81' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2237 [1/1] (0.00ns)   --->   "%tmp_520 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_81, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2237 'bitselect' 'tmp_520' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2238 [1/1] (0.00ns) (grouped into LUT with out node sum_105)   --->   "%sum_104 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_81, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2238 'partselect' 'sum_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2239 [1/1] (0.00ns) (grouped into LUT with out node sum_105)   --->   "%tmp_521 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_81, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2239 'bitselect' 'tmp_521' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2240 [1/1] (0.00ns) (grouped into LUT with out node sum_105)   --->   "%tmp_522 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_81, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2240 'bitselect' 'tmp_522' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2241 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_316)   --->   "%tmp_523 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_81, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2241 'bitselect' 'tmp_523' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2242 [1/1] (0.00ns) (grouped into LUT with out node sum_105)   --->   "%or_ln125_135 = or i1 %tmp_521, i1 %icmp_ln125_180" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2242 'or' 'or_ln125_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2243 [1/1] (0.00ns) (grouped into LUT with out node sum_105)   --->   "%and_ln125_315 = and i1 %or_ln125_135, i1 %tmp_522" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2243 'and' 'and_ln125_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2244 [1/1] (0.00ns) (grouped into LUT with out node sum_105)   --->   "%zext_ln125_45 = zext i1 %and_ln125_315" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2244 'zext' 'zext_ln125_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2245 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_105 = add i13 %sum_104, i13 %zext_ln125_45" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2245 'add' 'sum_105' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2246 [1/1] (0.00ns)   --->   "%tmp_524 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_105, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2246 'bitselect' 'tmp_524' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2247 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_316)   --->   "%xor_ln125_180 = xor i1 %tmp_524, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2247 'xor' 'xor_ln125_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2248 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_316 = and i1 %tmp_523, i1 %xor_ln125_180" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2248 'and' 'and_ln125_316' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2249 [1/1] (0.00ns)   --->   "%tmp_161 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_81, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2249 'partselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2250 [1/1] (0.70ns)   --->   "%icmp_ln125_181 = icmp_eq  i5 %tmp_161, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2250 'icmp' 'icmp_ln125_181' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2251 [1/1] (0.00ns)   --->   "%tmp_163 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_81, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2251 'partselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2252 [1/1] (0.70ns)   --->   "%icmp_ln125_182 = icmp_eq  i6 %tmp_163, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2252 'icmp' 'icmp_ln125_182' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2253 [1/1] (0.70ns)   --->   "%icmp_ln125_183 = icmp_eq  i6 %tmp_163, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2253 'icmp' 'icmp_ln125_183' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2254 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_319)   --->   "%select_ln125_180 = select i1 %and_ln125_316, i1 %icmp_ln125_182, i1 %icmp_ln125_183" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2254 'select' 'select_ln125_180' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2255 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_320)   --->   "%tmp_525 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_81, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2255 'bitselect' 'tmp_525' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2256 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_320)   --->   "%xor_ln125_429 = xor i1 %tmp_525, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2256 'xor' 'xor_ln125_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2257 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_320)   --->   "%and_ln125_317 = and i1 %icmp_ln125_181, i1 %xor_ln125_429" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2257 'and' 'and_ln125_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2258 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_320)   --->   "%select_ln125_181 = select i1 %and_ln125_316, i1 %and_ln125_317, i1 %icmp_ln125_182" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2258 'select' 'select_ln125_181' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2259 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_137)   --->   "%and_ln125_318 = and i1 %and_ln125_316, i1 %icmp_ln125_182" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2259 'and' 'and_ln125_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2260 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_319)   --->   "%xor_ln125_181 = xor i1 %select_ln125_180, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2260 'xor' 'xor_ln125_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2261 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_319)   --->   "%or_ln125_136 = or i1 %tmp_524, i1 %xor_ln125_181" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2261 'or' 'or_ln125_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2262 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_319)   --->   "%xor_ln125_182 = xor i1 %tmp_520, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2262 'xor' 'xor_ln125_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2263 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_319 = and i1 %or_ln125_136, i1 %xor_ln125_182" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2263 'and' 'and_ln125_319' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2264 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_320 = and i1 %tmp_524, i1 %select_ln125_181" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2264 'and' 'and_ln125_320' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2265 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_137)   --->   "%or_ln125_333 = or i1 %and_ln125_318, i1 %and_ln125_320" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2265 'or' 'or_ln125_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2266 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_137)   --->   "%xor_ln125_183 = xor i1 %or_ln125_333, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2266 'xor' 'xor_ln125_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2267 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_137)   --->   "%and_ln125_321 = and i1 %tmp_520, i1 %xor_ln125_183" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2267 'and' 'and_ln125_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2268 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_137 = or i1 %and_ln125_319, i1 %and_ln125_321" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2268 'or' 'or_ln125_137' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2269 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_46)   --->   "%sub_ln126_46 = sub i14 %sext_ln126_86, i14 %sext_ln126_74" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2269 'sub' 'sub_ln126_46' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2270 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_46)   --->   "%sext_ln126_94 = sext i14 %sub_ln126_46" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2270 'sext' 'sext_ln126_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2271 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_46 = mul i28 %sext_ln126_94, i28 %sext_ln126_94" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2271 'mul' 'mul_ln126_46' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2272 [1/1] (0.00ns)   --->   "%trunc_ln125_46 = trunc i28 %mul_ln126_46" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2272 'trunc' 'trunc_ln125_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2273 [1/1] (0.70ns)   --->   "%icmp_ln125_184 = icmp_ne  i8 %trunc_ln125_46, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2273 'icmp' 'icmp_ln125_184' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2274 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_47)   --->   "%sub_ln126_47 = sub i14 %sext_ln126_88, i14 %sext_ln126_76" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2274 'sub' 'sub_ln126_47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2275 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_47)   --->   "%sext_ln126_95 = sext i14 %sub_ln126_47" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2275 'sext' 'sext_ln126_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2276 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_47 = mul i28 %sext_ln126_95, i28 %sext_ln126_95" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2276 'mul' 'mul_ln126_47' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2277 [1/1] (0.00ns)   --->   "%trunc_ln125_47 = trunc i28 %mul_ln126_47" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2277 'trunc' 'trunc_ln125_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2278 [1/1] (0.70ns)   --->   "%icmp_ln125_188 = icmp_ne  i8 %trunc_ln125_47, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2278 'icmp' 'icmp_ln125_188' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_90)   --->   "%select_ln125_198 = select i1 %and_ln125_347, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2279 'select' 'select_ln125_198' <Predicate = (or_ln125_149)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2280 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_90)   --->   "%select_ln125_199 = select i1 %or_ln125_149, i13 %select_ln125_198, i13 %sum_115" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2280 'select' 'select_ln125_199' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2281 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_90)   --->   "%shl_ln125_40 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_199, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2281 'bitconcatenate' 'shl_ln125_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2282 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_90)   --->   "%sext_ln125_41 = sext i22 %shl_ln125_40" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2282 'sext' 'sext_ln125_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2283 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_90 = add i28 %sext_ln125_41, i28 %mul_ln126_50" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2283 'add' 'add_ln125_90' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2284 [1/1] (0.00ns)   --->   "%tmp_556 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_90, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2284 'bitselect' 'tmp_556' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2285 [1/1] (0.00ns) (grouped into LUT with out node sum_117)   --->   "%sum_116 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_90, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2285 'partselect' 'sum_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2286 [1/1] (0.00ns) (grouped into LUT with out node sum_117)   --->   "%tmp_557 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_90, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2286 'bitselect' 'tmp_557' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2287 [1/1] (0.00ns) (grouped into LUT with out node sum_117)   --->   "%tmp_558 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_90, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2287 'bitselect' 'tmp_558' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2288 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_351)   --->   "%tmp_559 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_90, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2288 'bitselect' 'tmp_559' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node sum_117)   --->   "%or_ln125_150 = or i1 %tmp_557, i1 %icmp_ln125_200" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2289 'or' 'or_ln125_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node sum_117)   --->   "%and_ln125_350 = and i1 %or_ln125_150, i1 %tmp_558" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2290 'and' 'and_ln125_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2291 [1/1] (0.00ns) (grouped into LUT with out node sum_117)   --->   "%zext_ln125_50 = zext i1 %and_ln125_350" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2291 'zext' 'zext_ln125_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2292 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_117 = add i13 %sum_116, i13 %zext_ln125_50" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2292 'add' 'sum_117' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2293 [1/1] (0.00ns)   --->   "%tmp_560 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_117, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2293 'bitselect' 'tmp_560' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2294 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_351)   --->   "%xor_ln125_200 = xor i1 %tmp_560, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2294 'xor' 'xor_ln125_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2295 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_351 = and i1 %tmp_559, i1 %xor_ln125_200" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2295 'and' 'and_ln125_351' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2296 [1/1] (0.00ns)   --->   "%tmp_180 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_90, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2296 'partselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2297 [1/1] (0.70ns)   --->   "%icmp_ln125_201 = icmp_eq  i5 %tmp_180, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2297 'icmp' 'icmp_ln125_201' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2298 [1/1] (0.00ns)   --->   "%tmp_182 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_90, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2298 'partselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2299 [1/1] (0.70ns)   --->   "%icmp_ln125_202 = icmp_eq  i6 %tmp_182, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2299 'icmp' 'icmp_ln125_202' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2300 [1/1] (0.70ns)   --->   "%icmp_ln125_203 = icmp_eq  i6 %tmp_182, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2300 'icmp' 'icmp_ln125_203' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2301 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_354)   --->   "%select_ln125_200 = select i1 %and_ln125_351, i1 %icmp_ln125_202, i1 %icmp_ln125_203" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2301 'select' 'select_ln125_200' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2302 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_355)   --->   "%tmp_561 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_90, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2302 'bitselect' 'tmp_561' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2303 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_355)   --->   "%xor_ln125_434 = xor i1 %tmp_561, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2303 'xor' 'xor_ln125_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2304 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_355)   --->   "%and_ln125_352 = and i1 %icmp_ln125_201, i1 %xor_ln125_434" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2304 'and' 'and_ln125_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2305 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_355)   --->   "%select_ln125_201 = select i1 %and_ln125_351, i1 %and_ln125_352, i1 %icmp_ln125_202" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2305 'select' 'select_ln125_201' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_152)   --->   "%and_ln125_353 = and i1 %and_ln125_351, i1 %icmp_ln125_202" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2306 'and' 'and_ln125_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2307 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_354)   --->   "%xor_ln125_201 = xor i1 %select_ln125_200, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2307 'xor' 'xor_ln125_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2308 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_354)   --->   "%or_ln125_151 = or i1 %tmp_560, i1 %xor_ln125_201" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2308 'or' 'or_ln125_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2309 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_354)   --->   "%xor_ln125_202 = xor i1 %tmp_556, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2309 'xor' 'xor_ln125_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2310 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_354 = and i1 %or_ln125_151, i1 %xor_ln125_202" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2310 'and' 'and_ln125_354' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2311 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_355 = and i1 %tmp_560, i1 %select_ln125_201" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2311 'and' 'and_ln125_355' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_152)   --->   "%or_ln125_338 = or i1 %and_ln125_353, i1 %and_ln125_355" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2312 'or' 'or_ln125_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2313 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_152)   --->   "%xor_ln125_203 = xor i1 %or_ln125_338, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2313 'xor' 'xor_ln125_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2314 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_152)   --->   "%and_ln125_356 = and i1 %tmp_556, i1 %xor_ln125_203" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2314 'and' 'and_ln125_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2315 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_152 = or i1 %and_ln125_354, i1 %and_ln125_356" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2315 'or' 'or_ln125_152' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2316 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_92)   --->   "%select_ln125_202 = select i1 %and_ln125_354, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2316 'select' 'select_ln125_202' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2317 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_92)   --->   "%select_ln125_203 = select i1 %or_ln125_152, i13 %select_ln125_202, i13 %sum_117" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2317 'select' 'select_ln125_203' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2318 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_92)   --->   "%shl_ln125_41 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_203, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2318 'bitconcatenate' 'shl_ln125_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2319 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_92)   --->   "%sext_ln125_42 = sext i22 %shl_ln125_41" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2319 'sext' 'sext_ln125_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2320 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_92 = add i28 %sext_ln125_42, i28 %mul_ln126_51" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2320 'add' 'add_ln125_92' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2321 [1/1] (0.00ns)   --->   "%tmp_562 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_92, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2321 'bitselect' 'tmp_562' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2322 [1/1] (0.00ns) (grouped into LUT with out node sum_119)   --->   "%sum_118 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_92, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2322 'partselect' 'sum_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2323 [1/1] (0.00ns) (grouped into LUT with out node sum_119)   --->   "%tmp_563 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_92, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2323 'bitselect' 'tmp_563' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2324 [1/1] (0.00ns) (grouped into LUT with out node sum_119)   --->   "%tmp_564 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_92, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2324 'bitselect' 'tmp_564' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2325 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_358)   --->   "%tmp_565 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_92, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2325 'bitselect' 'tmp_565' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2326 [1/1] (0.00ns) (grouped into LUT with out node sum_119)   --->   "%or_ln125_153 = or i1 %tmp_563, i1 %icmp_ln125_204" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2326 'or' 'or_ln125_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2327 [1/1] (0.00ns) (grouped into LUT with out node sum_119)   --->   "%and_ln125_357 = and i1 %or_ln125_153, i1 %tmp_564" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2327 'and' 'and_ln125_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2328 [1/1] (0.00ns) (grouped into LUT with out node sum_119)   --->   "%zext_ln125_51 = zext i1 %and_ln125_357" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2328 'zext' 'zext_ln125_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2329 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_119 = add i13 %sum_118, i13 %zext_ln125_51" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2329 'add' 'sum_119' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2330 [1/1] (0.00ns)   --->   "%tmp_566 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_119, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2330 'bitselect' 'tmp_566' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2331 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_358)   --->   "%xor_ln125_204 = xor i1 %tmp_566, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2331 'xor' 'xor_ln125_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2332 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_358 = and i1 %tmp_565, i1 %xor_ln125_204" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2332 'and' 'and_ln125_358' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2333 [1/1] (0.00ns)   --->   "%tmp_183 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_92, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2333 'partselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2334 [1/1] (0.70ns)   --->   "%icmp_ln125_205 = icmp_eq  i5 %tmp_183, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2334 'icmp' 'icmp_ln125_205' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2335 [1/1] (0.00ns)   --->   "%tmp_185 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_92, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2335 'partselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2336 [1/1] (0.70ns)   --->   "%icmp_ln125_206 = icmp_eq  i6 %tmp_185, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2336 'icmp' 'icmp_ln125_206' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2337 [1/1] (0.70ns)   --->   "%icmp_ln125_207 = icmp_eq  i6 %tmp_185, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2337 'icmp' 'icmp_ln125_207' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2338 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_361)   --->   "%select_ln125_204 = select i1 %and_ln125_358, i1 %icmp_ln125_206, i1 %icmp_ln125_207" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2338 'select' 'select_ln125_204' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2339 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_362)   --->   "%tmp_567 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_92, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2339 'bitselect' 'tmp_567' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2340 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_362)   --->   "%xor_ln125_435 = xor i1 %tmp_567, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2340 'xor' 'xor_ln125_435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_362)   --->   "%and_ln125_359 = and i1 %icmp_ln125_205, i1 %xor_ln125_435" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2341 'and' 'and_ln125_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_362)   --->   "%select_ln125_205 = select i1 %and_ln125_358, i1 %and_ln125_359, i1 %icmp_ln125_206" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2342 'select' 'select_ln125_205' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2343 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_155)   --->   "%and_ln125_360 = and i1 %and_ln125_358, i1 %icmp_ln125_206" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2343 'and' 'and_ln125_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2344 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_361)   --->   "%xor_ln125_205 = xor i1 %select_ln125_204, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2344 'xor' 'xor_ln125_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2345 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_361)   --->   "%or_ln125_154 = or i1 %tmp_566, i1 %xor_ln125_205" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2345 'or' 'or_ln125_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2346 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_361)   --->   "%xor_ln125_206 = xor i1 %tmp_562, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2346 'xor' 'xor_ln125_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2347 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_361 = and i1 %or_ln125_154, i1 %xor_ln125_206" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2347 'and' 'and_ln125_361' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2348 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_362 = and i1 %tmp_566, i1 %select_ln125_205" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2348 'and' 'and_ln125_362' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2349 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_155)   --->   "%or_ln125_339 = or i1 %and_ln125_360, i1 %and_ln125_362" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2349 'or' 'or_ln125_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2350 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_155)   --->   "%xor_ln125_207 = xor i1 %or_ln125_339, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2350 'xor' 'xor_ln125_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2351 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_155)   --->   "%and_ln125_363 = and i1 %tmp_562, i1 %xor_ln125_207" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2351 'and' 'and_ln125_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2352 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_155 = or i1 %and_ln125_361, i1 %and_ln125_363" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2352 'or' 'or_ln125_155' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2353 [1/1] (0.00ns)   --->   "%sext_ln126_108 = sext i13 %query_28_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2353 'sext' 'sext_ln126_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2354 [1/1] (0.00ns)   --->   "%sext_ln126_109 = sext i13 %key_28_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2354 'sext' 'sext_ln126_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2355 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_52)   --->   "%sub_ln126_52 = sub i14 %sext_ln126_108, i14 %sext_ln126_109" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2355 'sub' 'sub_ln126_52' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2356 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_52)   --->   "%sext_ln126_110 = sext i14 %sub_ln126_52" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2356 'sext' 'sext_ln126_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2357 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_52 = mul i28 %sext_ln126_110, i28 %sext_ln126_110" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2357 'mul' 'mul_ln126_52' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2358 [1/1] (0.00ns)   --->   "%trunc_ln125_52 = trunc i28 %mul_ln126_52" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2358 'trunc' 'trunc_ln125_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2359 [1/1] (0.70ns)   --->   "%icmp_ln125_208 = icmp_ne  i8 %trunc_ln125_52, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2359 'icmp' 'icmp_ln125_208' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2360 [1/1] (0.00ns)   --->   "%sext_ln126_111 = sext i13 %query_29_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2360 'sext' 'sext_ln126_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2361 [1/1] (0.00ns)   --->   "%sext_ln126_112 = sext i13 %key_29_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2361 'sext' 'sext_ln126_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2362 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_53)   --->   "%sub_ln126_53 = sub i14 %sext_ln126_111, i14 %sext_ln126_112" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2362 'sub' 'sub_ln126_53' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2363 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_53)   --->   "%sext_ln126_113 = sext i14 %sub_ln126_53" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2363 'sext' 'sext_ln126_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2364 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_53 = mul i28 %sext_ln126_113, i28 %sext_ln126_113" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2364 'mul' 'mul_ln126_53' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2365 [1/1] (0.00ns)   --->   "%trunc_ln125_53 = trunc i28 %mul_ln126_53" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2365 'trunc' 'trunc_ln125_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2366 [1/1] (0.70ns)   --->   "%icmp_ln125_212 = icmp_ne  i8 %trunc_ln125_53, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2366 'icmp' 'icmp_ln125_212' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2367 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_101)   --->   "%select_ln125_222 = select i1 %and_ln125_389, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2367 'select' 'select_ln125_222' <Predicate = (or_ln125_167)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_101)   --->   "%select_ln125_223 = select i1 %or_ln125_167, i13 %select_ln125_222, i13 %sum_129" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2368 'select' 'select_ln125_223' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2369 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_101)   --->   "%shl_ln125_45 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_223, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2369 'bitconcatenate' 'shl_ln125_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2370 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_101)   --->   "%sext_ln125_46 = sext i22 %shl_ln125_45" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2370 'sext' 'sext_ln125_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2371 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_101 = add i28 %sext_ln125_46, i28 %mul_ln126_56" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2371 'add' 'add_ln125_101' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2372 [1/1] (0.00ns)   --->   "%tmp_598 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_101, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2372 'bitselect' 'tmp_598' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2373 [1/1] (0.00ns) (grouped into LUT with out node sum_131)   --->   "%sum_130 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_101, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2373 'partselect' 'sum_130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2374 [1/1] (0.00ns) (grouped into LUT with out node sum_131)   --->   "%tmp_599 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_101, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2374 'bitselect' 'tmp_599' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2375 [1/1] (0.00ns) (grouped into LUT with out node sum_131)   --->   "%tmp_600 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_101, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2375 'bitselect' 'tmp_600' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2376 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_393)   --->   "%tmp_601 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_101, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2376 'bitselect' 'tmp_601' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2377 [1/1] (0.00ns) (grouped into LUT with out node sum_131)   --->   "%or_ln125_168 = or i1 %tmp_599, i1 %icmp_ln125_224" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2377 'or' 'or_ln125_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2378 [1/1] (0.00ns) (grouped into LUT with out node sum_131)   --->   "%and_ln125_392 = and i1 %or_ln125_168, i1 %tmp_600" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2378 'and' 'and_ln125_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2379 [1/1] (0.00ns) (grouped into LUT with out node sum_131)   --->   "%zext_ln125_56 = zext i1 %and_ln125_392" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2379 'zext' 'zext_ln125_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2380 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_131 = add i13 %sum_130, i13 %zext_ln125_56" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2380 'add' 'sum_131' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2381 [1/1] (0.00ns)   --->   "%tmp_602 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_131, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2381 'bitselect' 'tmp_602' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2382 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_393)   --->   "%xor_ln125_224 = xor i1 %tmp_602, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2382 'xor' 'xor_ln125_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2383 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_393 = and i1 %tmp_601, i1 %xor_ln125_224" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2383 'and' 'and_ln125_393' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2384 [1/1] (0.00ns)   --->   "%tmp_202 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_101, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2384 'partselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2385 [1/1] (0.70ns)   --->   "%icmp_ln125_225 = icmp_eq  i5 %tmp_202, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2385 'icmp' 'icmp_ln125_225' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2386 [1/1] (0.00ns)   --->   "%tmp_204 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_101, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2386 'partselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2387 [1/1] (0.70ns)   --->   "%icmp_ln125_226 = icmp_eq  i6 %tmp_204, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2387 'icmp' 'icmp_ln125_226' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2388 [1/1] (0.70ns)   --->   "%icmp_ln125_227 = icmp_eq  i6 %tmp_204, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2388 'icmp' 'icmp_ln125_227' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2389 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_396)   --->   "%select_ln125_224 = select i1 %and_ln125_393, i1 %icmp_ln125_226, i1 %icmp_ln125_227" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2389 'select' 'select_ln125_224' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2390 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_397)   --->   "%tmp_603 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_101, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2390 'bitselect' 'tmp_603' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2391 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_397)   --->   "%xor_ln125_440 = xor i1 %tmp_603, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2391 'xor' 'xor_ln125_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2392 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_397)   --->   "%and_ln125_394 = and i1 %icmp_ln125_225, i1 %xor_ln125_440" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2392 'and' 'and_ln125_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2393 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_397)   --->   "%select_ln125_225 = select i1 %and_ln125_393, i1 %and_ln125_394, i1 %icmp_ln125_226" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2393 'select' 'select_ln125_225' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2394 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_170)   --->   "%and_ln125_395 = and i1 %and_ln125_393, i1 %icmp_ln125_226" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2394 'and' 'and_ln125_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2395 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_396)   --->   "%xor_ln125_225 = xor i1 %select_ln125_224, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2395 'xor' 'xor_ln125_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2396 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_396)   --->   "%or_ln125_169 = or i1 %tmp_602, i1 %xor_ln125_225" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2396 'or' 'or_ln125_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2397 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_396)   --->   "%xor_ln125_226 = xor i1 %tmp_598, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2397 'xor' 'xor_ln125_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2398 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_396 = and i1 %or_ln125_169, i1 %xor_ln125_226" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2398 'and' 'and_ln125_396' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2399 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_397 = and i1 %tmp_602, i1 %select_ln125_225" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2399 'and' 'and_ln125_397' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2400 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_170)   --->   "%or_ln125_344 = or i1 %and_ln125_395, i1 %and_ln125_397" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2400 'or' 'or_ln125_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2401 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_170)   --->   "%xor_ln125_227 = xor i1 %or_ln125_344, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2401 'xor' 'xor_ln125_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2402 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_170)   --->   "%and_ln125_398 = and i1 %tmp_598, i1 %xor_ln125_227" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2402 'and' 'and_ln125_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2403 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_170 = or i1 %and_ln125_396, i1 %and_ln125_398" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2403 'or' 'or_ln125_170' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2404 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_103)   --->   "%select_ln125_226 = select i1 %and_ln125_396, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2404 'select' 'select_ln125_226' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2405 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_103)   --->   "%select_ln125_227 = select i1 %or_ln125_170, i13 %select_ln125_226, i13 %sum_131" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2405 'select' 'select_ln125_227' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2406 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_103)   --->   "%shl_ln125_46 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_227, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2406 'bitconcatenate' 'shl_ln125_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2407 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_103)   --->   "%sext_ln125_47 = sext i22 %shl_ln125_46" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2407 'sext' 'sext_ln125_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2408 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_103 = add i28 %sext_ln125_47, i28 %mul_ln126_57" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2408 'add' 'add_ln125_103' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2409 [1/1] (0.00ns)   --->   "%tmp_604 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_103, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2409 'bitselect' 'tmp_604' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2410 [1/1] (0.00ns) (grouped into LUT with out node sum_133)   --->   "%sum_132 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_103, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2410 'partselect' 'sum_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2411 [1/1] (0.00ns) (grouped into LUT with out node sum_133)   --->   "%tmp_605 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_103, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2411 'bitselect' 'tmp_605' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2412 [1/1] (0.00ns) (grouped into LUT with out node sum_133)   --->   "%tmp_606 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_103, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2412 'bitselect' 'tmp_606' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2413 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_400)   --->   "%tmp_607 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_103, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2413 'bitselect' 'tmp_607' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2414 [1/1] (0.00ns) (grouped into LUT with out node sum_133)   --->   "%or_ln125_171 = or i1 %tmp_605, i1 %icmp_ln125_228" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2414 'or' 'or_ln125_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2415 [1/1] (0.00ns) (grouped into LUT with out node sum_133)   --->   "%and_ln125_399 = and i1 %or_ln125_171, i1 %tmp_606" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2415 'and' 'and_ln125_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2416 [1/1] (0.00ns) (grouped into LUT with out node sum_133)   --->   "%zext_ln125_57 = zext i1 %and_ln125_399" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2416 'zext' 'zext_ln125_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2417 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_133 = add i13 %sum_132, i13 %zext_ln125_57" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2417 'add' 'sum_133' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2418 [1/1] (0.00ns)   --->   "%tmp_608 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_133, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2418 'bitselect' 'tmp_608' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2419 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_400)   --->   "%xor_ln125_228 = xor i1 %tmp_608, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2419 'xor' 'xor_ln125_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2420 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_400 = and i1 %tmp_607, i1 %xor_ln125_228" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2420 'and' 'and_ln125_400' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2421 [1/1] (0.00ns)   --->   "%tmp_205 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_103, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2421 'partselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2422 [1/1] (0.70ns)   --->   "%icmp_ln125_229 = icmp_eq  i5 %tmp_205, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2422 'icmp' 'icmp_ln125_229' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2423 [1/1] (0.00ns)   --->   "%tmp_207 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_103, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2423 'partselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2424 [1/1] (0.70ns)   --->   "%icmp_ln125_230 = icmp_eq  i6 %tmp_207, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2424 'icmp' 'icmp_ln125_230' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2425 [1/1] (0.70ns)   --->   "%icmp_ln125_231 = icmp_eq  i6 %tmp_207, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2425 'icmp' 'icmp_ln125_231' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2426 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_403)   --->   "%select_ln125_228 = select i1 %and_ln125_400, i1 %icmp_ln125_230, i1 %icmp_ln125_231" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2426 'select' 'select_ln125_228' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2427 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_404)   --->   "%tmp_609 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_103, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2427 'bitselect' 'tmp_609' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2428 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_404)   --->   "%xor_ln125_441 = xor i1 %tmp_609, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2428 'xor' 'xor_ln125_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2429 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_404)   --->   "%and_ln125_401 = and i1 %icmp_ln125_229, i1 %xor_ln125_441" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2429 'and' 'and_ln125_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2430 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_404)   --->   "%select_ln125_229 = select i1 %and_ln125_400, i1 %and_ln125_401, i1 %icmp_ln125_230" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2430 'select' 'select_ln125_229' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2431 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_173)   --->   "%and_ln125_402 = and i1 %and_ln125_400, i1 %icmp_ln125_230" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2431 'and' 'and_ln125_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2432 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_403)   --->   "%xor_ln125_229 = xor i1 %select_ln125_228, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2432 'xor' 'xor_ln125_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2433 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_403)   --->   "%or_ln125_172 = or i1 %tmp_608, i1 %xor_ln125_229" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2433 'or' 'or_ln125_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2434 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_403)   --->   "%xor_ln125_230 = xor i1 %tmp_604, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2434 'xor' 'xor_ln125_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2435 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_403 = and i1 %or_ln125_172, i1 %xor_ln125_230" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2435 'and' 'and_ln125_403' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2436 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_404 = and i1 %tmp_608, i1 %select_ln125_229" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2436 'and' 'and_ln125_404' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2437 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_173)   --->   "%or_ln125_345 = or i1 %and_ln125_402, i1 %and_ln125_404" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2437 'or' 'or_ln125_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2438 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_173)   --->   "%xor_ln125_231 = xor i1 %or_ln125_345, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2438 'xor' 'xor_ln125_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2439 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_173)   --->   "%and_ln125_405 = and i1 %tmp_604, i1 %xor_ln125_231" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2439 'and' 'and_ln125_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2440 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_173 = or i1 %and_ln125_403, i1 %and_ln125_405" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2440 'or' 'or_ln125_173' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2441 [1/1] (0.00ns)   --->   "%sext_ln126_122 = sext i13 %key_34_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2441 'sext' 'sext_ln126_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2442 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_58)   --->   "%sub_ln126_58 = sub i14 %sext_ln126_108, i14 %sext_ln126_122" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2442 'sub' 'sub_ln126_58' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2443 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_58)   --->   "%sext_ln126_123 = sext i14 %sub_ln126_58" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2443 'sext' 'sext_ln126_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2444 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_58 = mul i28 %sext_ln126_123, i28 %sext_ln126_123" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2444 'mul' 'mul_ln126_58' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2445 [1/1] (0.00ns)   --->   "%trunc_ln125_58 = trunc i28 %mul_ln126_58" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2445 'trunc' 'trunc_ln125_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2446 [1/1] (0.70ns)   --->   "%icmp_ln125_232 = icmp_ne  i8 %trunc_ln125_58, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2446 'icmp' 'icmp_ln125_232' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2447 [1/1] (0.00ns)   --->   "%sext_ln126_124 = sext i13 %key_35_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2447 'sext' 'sext_ln126_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2448 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_59)   --->   "%sub_ln126_59 = sub i14 %sext_ln126_111, i14 %sext_ln126_124" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2448 'sub' 'sub_ln126_59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2449 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_59)   --->   "%sext_ln126_125 = sext i14 %sub_ln126_59" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2449 'sext' 'sext_ln126_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2450 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_59 = mul i28 %sext_ln126_125, i28 %sext_ln126_125" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2450 'mul' 'mul_ln126_59' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2451 [1/1] (0.00ns)   --->   "%trunc_ln125_59 = trunc i28 %mul_ln126_59" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2451 'trunc' 'trunc_ln125_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2452 [1/1] (0.70ns)   --->   "%icmp_ln125_236 = icmp_ne  i8 %trunc_ln125_59, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2452 'icmp' 'icmp_ln125_236' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2453 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_112)   --->   "%select_ln125_246 = select i1 %and_ln125_431, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2453 'select' 'select_ln125_246' <Predicate = (or_ln125_185)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2454 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_112)   --->   "%select_ln125_247 = select i1 %or_ln125_185, i13 %select_ln125_246, i13 %sum_143" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2454 'select' 'select_ln125_247' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2455 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_112)   --->   "%shl_ln125_50 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_247, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2455 'bitconcatenate' 'shl_ln125_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2456 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_112)   --->   "%sext_ln125_51 = sext i22 %shl_ln125_50" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2456 'sext' 'sext_ln125_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2457 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_112 = add i28 %sext_ln125_51, i28 %mul_ln126_62" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2457 'add' 'add_ln125_112' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2458 [1/1] (0.00ns)   --->   "%tmp_640 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_112, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2458 'bitselect' 'tmp_640' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2459 [1/1] (0.00ns) (grouped into LUT with out node sum_145)   --->   "%sum_144 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_112, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2459 'partselect' 'sum_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2460 [1/1] (0.00ns) (grouped into LUT with out node sum_145)   --->   "%tmp_641 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_112, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2460 'bitselect' 'tmp_641' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2461 [1/1] (0.00ns) (grouped into LUT with out node sum_145)   --->   "%tmp_642 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_112, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2461 'bitselect' 'tmp_642' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2462 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_435)   --->   "%tmp_643 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_112, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2462 'bitselect' 'tmp_643' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2463 [1/1] (0.00ns) (grouped into LUT with out node sum_145)   --->   "%or_ln125_186 = or i1 %tmp_641, i1 %icmp_ln125_248" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2463 'or' 'or_ln125_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2464 [1/1] (0.00ns) (grouped into LUT with out node sum_145)   --->   "%and_ln125_434 = and i1 %or_ln125_186, i1 %tmp_642" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2464 'and' 'and_ln125_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2465 [1/1] (0.00ns) (grouped into LUT with out node sum_145)   --->   "%zext_ln125_62 = zext i1 %and_ln125_434" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2465 'zext' 'zext_ln125_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2466 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_145 = add i13 %sum_144, i13 %zext_ln125_62" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2466 'add' 'sum_145' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2467 [1/1] (0.00ns)   --->   "%tmp_644 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_145, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2467 'bitselect' 'tmp_644' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2468 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_435)   --->   "%xor_ln125_248 = xor i1 %tmp_644, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2468 'xor' 'xor_ln125_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2469 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_435 = and i1 %tmp_643, i1 %xor_ln125_248" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2469 'and' 'and_ln125_435' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2470 [1/1] (0.00ns)   --->   "%tmp_224 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_112, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2470 'partselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2471 [1/1] (0.70ns)   --->   "%icmp_ln125_249 = icmp_eq  i5 %tmp_224, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2471 'icmp' 'icmp_ln125_249' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2472 [1/1] (0.00ns)   --->   "%tmp_226 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_112, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2472 'partselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2473 [1/1] (0.70ns)   --->   "%icmp_ln125_250 = icmp_eq  i6 %tmp_226, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2473 'icmp' 'icmp_ln125_250' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2474 [1/1] (0.70ns)   --->   "%icmp_ln125_251 = icmp_eq  i6 %tmp_226, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2474 'icmp' 'icmp_ln125_251' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2475 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_438)   --->   "%select_ln125_248 = select i1 %and_ln125_435, i1 %icmp_ln125_250, i1 %icmp_ln125_251" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2475 'select' 'select_ln125_248' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2476 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_439)   --->   "%tmp_645 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_112, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2476 'bitselect' 'tmp_645' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2477 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_439)   --->   "%xor_ln125_446 = xor i1 %tmp_645, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2477 'xor' 'xor_ln125_446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2478 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_439)   --->   "%and_ln125_436 = and i1 %icmp_ln125_249, i1 %xor_ln125_446" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2478 'and' 'and_ln125_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2479 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_439)   --->   "%select_ln125_249 = select i1 %and_ln125_435, i1 %and_ln125_436, i1 %icmp_ln125_250" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2479 'select' 'select_ln125_249' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2480 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_188)   --->   "%and_ln125_437 = and i1 %and_ln125_435, i1 %icmp_ln125_250" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2480 'and' 'and_ln125_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2481 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_438)   --->   "%xor_ln125_249 = xor i1 %select_ln125_248, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2481 'xor' 'xor_ln125_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2482 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_438)   --->   "%or_ln125_187 = or i1 %tmp_644, i1 %xor_ln125_249" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2482 'or' 'or_ln125_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2483 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_438)   --->   "%xor_ln125_250 = xor i1 %tmp_640, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2483 'xor' 'xor_ln125_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2484 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_438 = and i1 %or_ln125_187, i1 %xor_ln125_250" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2484 'and' 'and_ln125_438' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2485 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_439 = and i1 %tmp_644, i1 %select_ln125_249" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2485 'and' 'and_ln125_439' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2486 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_188)   --->   "%or_ln125_350 = or i1 %and_ln125_437, i1 %and_ln125_439" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2486 'or' 'or_ln125_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2487 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_188)   --->   "%xor_ln125_251 = xor i1 %or_ln125_350, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2487 'xor' 'xor_ln125_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2488 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_188)   --->   "%and_ln125_440 = and i1 %tmp_640, i1 %xor_ln125_251" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2488 'and' 'and_ln125_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2489 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_188 = or i1 %and_ln125_438, i1 %and_ln125_440" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2489 'or' 'or_ln125_188' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2490 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_114)   --->   "%select_ln125_250 = select i1 %and_ln125_438, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2490 'select' 'select_ln125_250' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2491 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_114)   --->   "%select_ln125_251 = select i1 %or_ln125_188, i13 %select_ln125_250, i13 %sum_145" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2491 'select' 'select_ln125_251' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2492 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_114)   --->   "%shl_ln125_51 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_251, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2492 'bitconcatenate' 'shl_ln125_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2493 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_114)   --->   "%sext_ln125_52 = sext i22 %shl_ln125_51" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2493 'sext' 'sext_ln125_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2494 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_114 = add i28 %sext_ln125_52, i28 %mul_ln126_63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2494 'add' 'add_ln125_114' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2495 [1/1] (0.00ns)   --->   "%tmp_646 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_114, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2495 'bitselect' 'tmp_646' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2496 [1/1] (0.00ns) (grouped into LUT with out node sum_147)   --->   "%sum_146 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_114, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2496 'partselect' 'sum_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2497 [1/1] (0.00ns) (grouped into LUT with out node sum_147)   --->   "%tmp_647 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_114, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2497 'bitselect' 'tmp_647' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2498 [1/1] (0.00ns) (grouped into LUT with out node sum_147)   --->   "%tmp_648 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_114, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2498 'bitselect' 'tmp_648' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2499 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_442)   --->   "%tmp_649 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_114, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2499 'bitselect' 'tmp_649' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2500 [1/1] (0.00ns) (grouped into LUT with out node sum_147)   --->   "%or_ln125_189 = or i1 %tmp_647, i1 %icmp_ln125_252" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2500 'or' 'or_ln125_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2501 [1/1] (0.00ns) (grouped into LUT with out node sum_147)   --->   "%and_ln125_441 = and i1 %or_ln125_189, i1 %tmp_648" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2501 'and' 'and_ln125_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2502 [1/1] (0.00ns) (grouped into LUT with out node sum_147)   --->   "%zext_ln125_63 = zext i1 %and_ln125_441" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2502 'zext' 'zext_ln125_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2503 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_147 = add i13 %sum_146, i13 %zext_ln125_63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2503 'add' 'sum_147' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2504 [1/1] (0.00ns)   --->   "%tmp_650 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_147, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2504 'bitselect' 'tmp_650' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2505 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_442)   --->   "%xor_ln125_252 = xor i1 %tmp_650, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2505 'xor' 'xor_ln125_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2506 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_442 = and i1 %tmp_649, i1 %xor_ln125_252" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2506 'and' 'and_ln125_442' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2507 [1/1] (0.00ns)   --->   "%tmp_227 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_114, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2507 'partselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2508 [1/1] (0.70ns)   --->   "%icmp_ln125_253 = icmp_eq  i5 %tmp_227, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2508 'icmp' 'icmp_ln125_253' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2509 [1/1] (0.00ns)   --->   "%tmp_229 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_114, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2509 'partselect' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2510 [1/1] (0.70ns)   --->   "%icmp_ln125_254 = icmp_eq  i6 %tmp_229, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2510 'icmp' 'icmp_ln125_254' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2511 [1/1] (0.70ns)   --->   "%icmp_ln125_255 = icmp_eq  i6 %tmp_229, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2511 'icmp' 'icmp_ln125_255' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2512 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_445)   --->   "%select_ln125_252 = select i1 %and_ln125_442, i1 %icmp_ln125_254, i1 %icmp_ln125_255" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2512 'select' 'select_ln125_252' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2513 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_446)   --->   "%tmp_651 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_114, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2513 'bitselect' 'tmp_651' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2514 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_446)   --->   "%xor_ln125_447 = xor i1 %tmp_651, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2514 'xor' 'xor_ln125_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2515 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_446)   --->   "%and_ln125_443 = and i1 %icmp_ln125_253, i1 %xor_ln125_447" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2515 'and' 'and_ln125_443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2516 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_446)   --->   "%select_ln125_253 = select i1 %and_ln125_442, i1 %and_ln125_443, i1 %icmp_ln125_254" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2516 'select' 'select_ln125_253' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2517 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_191)   --->   "%and_ln125_444 = and i1 %and_ln125_442, i1 %icmp_ln125_254" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2517 'and' 'and_ln125_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2518 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_445)   --->   "%xor_ln125_253 = xor i1 %select_ln125_252, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2518 'xor' 'xor_ln125_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2519 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_445)   --->   "%or_ln125_190 = or i1 %tmp_650, i1 %xor_ln125_253" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2519 'or' 'or_ln125_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2520 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_445)   --->   "%xor_ln125_254 = xor i1 %tmp_646, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2520 'xor' 'xor_ln125_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2521 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_445 = and i1 %or_ln125_190, i1 %xor_ln125_254" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2521 'and' 'and_ln125_445' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2522 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_446 = and i1 %tmp_650, i1 %select_ln125_253" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2522 'and' 'and_ln125_446' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2523 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_191)   --->   "%or_ln125_351 = or i1 %and_ln125_444, i1 %and_ln125_446" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2523 'or' 'or_ln125_351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2524 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_191)   --->   "%xor_ln125_255 = xor i1 %or_ln125_351, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2524 'xor' 'xor_ln125_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2525 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_191)   --->   "%and_ln125_447 = and i1 %tmp_646, i1 %xor_ln125_255" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2525 'and' 'and_ln125_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2526 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_191 = or i1 %and_ln125_445, i1 %and_ln125_447" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2526 'or' 'or_ln125_191' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2527 [1/1] (0.00ns)   --->   "%sext_ln126_134 = sext i13 %query_34_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2527 'sext' 'sext_ln126_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2528 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_64)   --->   "%sub_ln126_64 = sub i14 %sext_ln126_134, i14 %sext_ln126_109" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2528 'sub' 'sub_ln126_64' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2529 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_64)   --->   "%sext_ln126_135 = sext i14 %sub_ln126_64" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2529 'sext' 'sext_ln126_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2530 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_64 = mul i28 %sext_ln126_135, i28 %sext_ln126_135" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2530 'mul' 'mul_ln126_64' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2531 [1/1] (0.00ns)   --->   "%trunc_ln125_64 = trunc i28 %mul_ln126_64" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2531 'trunc' 'trunc_ln125_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2532 [1/1] (0.70ns)   --->   "%icmp_ln125_256 = icmp_ne  i8 %trunc_ln125_64, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2532 'icmp' 'icmp_ln125_256' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2533 [1/1] (0.00ns)   --->   "%sext_ln126_136 = sext i13 %query_35_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2533 'sext' 'sext_ln126_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2534 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_65)   --->   "%sub_ln126_65 = sub i14 %sext_ln126_136, i14 %sext_ln126_112" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2534 'sub' 'sub_ln126_65' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2535 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_65)   --->   "%sext_ln126_137 = sext i14 %sub_ln126_65" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2535 'sext' 'sext_ln126_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2536 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_65 = mul i28 %sext_ln126_137, i28 %sext_ln126_137" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2536 'mul' 'mul_ln126_65' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2537 [1/1] (0.00ns)   --->   "%trunc_ln125_65 = trunc i28 %mul_ln126_65" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2537 'trunc' 'trunc_ln125_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2538 [1/1] (0.70ns)   --->   "%icmp_ln125_260 = icmp_ne  i8 %trunc_ln125_65, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2538 'icmp' 'icmp_ln125_260' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2539 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_123)   --->   "%select_ln125_270 = select i1 %and_ln125_473, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2539 'select' 'select_ln125_270' <Predicate = (or_ln125_203)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2540 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_123)   --->   "%select_ln125_271 = select i1 %or_ln125_203, i13 %select_ln125_270, i13 %sum_157" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2540 'select' 'select_ln125_271' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2541 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_123)   --->   "%shl_ln125_55 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_271, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2541 'bitconcatenate' 'shl_ln125_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2542 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_123)   --->   "%sext_ln125_56 = sext i22 %shl_ln125_55" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2542 'sext' 'sext_ln125_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2543 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_123 = add i28 %sext_ln125_56, i28 %mul_ln126_68" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2543 'add' 'add_ln125_123' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2544 [1/1] (0.00ns)   --->   "%tmp_682 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_123, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2544 'bitselect' 'tmp_682' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2545 [1/1] (0.00ns) (grouped into LUT with out node sum_159)   --->   "%sum_158 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_123, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2545 'partselect' 'sum_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2546 [1/1] (0.00ns) (grouped into LUT with out node sum_159)   --->   "%tmp_683 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_123, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2546 'bitselect' 'tmp_683' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2547 [1/1] (0.00ns) (grouped into LUT with out node sum_159)   --->   "%tmp_684 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_123, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2547 'bitselect' 'tmp_684' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2548 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_477)   --->   "%tmp_685 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_123, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2548 'bitselect' 'tmp_685' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2549 [1/1] (0.00ns) (grouped into LUT with out node sum_159)   --->   "%or_ln125_204 = or i1 %tmp_683, i1 %icmp_ln125_272" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2549 'or' 'or_ln125_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2550 [1/1] (0.00ns) (grouped into LUT with out node sum_159)   --->   "%and_ln125_476 = and i1 %or_ln125_204, i1 %tmp_684" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2550 'and' 'and_ln125_476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2551 [1/1] (0.00ns) (grouped into LUT with out node sum_159)   --->   "%zext_ln125_68 = zext i1 %and_ln125_476" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2551 'zext' 'zext_ln125_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2552 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_159 = add i13 %sum_158, i13 %zext_ln125_68" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2552 'add' 'sum_159' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2553 [1/1] (0.00ns)   --->   "%tmp_686 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_159, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2553 'bitselect' 'tmp_686' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2554 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_477)   --->   "%xor_ln125_272 = xor i1 %tmp_686, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2554 'xor' 'xor_ln125_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2555 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_477 = and i1 %tmp_685, i1 %xor_ln125_272" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2555 'and' 'and_ln125_477' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2556 [1/1] (0.00ns)   --->   "%tmp_246 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_123, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2556 'partselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2557 [1/1] (0.70ns)   --->   "%icmp_ln125_273 = icmp_eq  i5 %tmp_246, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2557 'icmp' 'icmp_ln125_273' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2558 [1/1] (0.00ns)   --->   "%tmp_248 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_123, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2558 'partselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2559 [1/1] (0.70ns)   --->   "%icmp_ln125_274 = icmp_eq  i6 %tmp_248, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2559 'icmp' 'icmp_ln125_274' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2560 [1/1] (0.70ns)   --->   "%icmp_ln125_275 = icmp_eq  i6 %tmp_248, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2560 'icmp' 'icmp_ln125_275' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2561 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_480)   --->   "%select_ln125_272 = select i1 %and_ln125_477, i1 %icmp_ln125_274, i1 %icmp_ln125_275" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2561 'select' 'select_ln125_272' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2562 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_481)   --->   "%tmp_687 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_123, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2562 'bitselect' 'tmp_687' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2563 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_481)   --->   "%xor_ln125_452 = xor i1 %tmp_687, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2563 'xor' 'xor_ln125_452' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2564 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_481)   --->   "%and_ln125_478 = and i1 %icmp_ln125_273, i1 %xor_ln125_452" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2564 'and' 'and_ln125_478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2565 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_481)   --->   "%select_ln125_273 = select i1 %and_ln125_477, i1 %and_ln125_478, i1 %icmp_ln125_274" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2565 'select' 'select_ln125_273' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2566 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_206)   --->   "%and_ln125_479 = and i1 %and_ln125_477, i1 %icmp_ln125_274" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2566 'and' 'and_ln125_479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2567 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_480)   --->   "%xor_ln125_273 = xor i1 %select_ln125_272, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2567 'xor' 'xor_ln125_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2568 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_480)   --->   "%or_ln125_205 = or i1 %tmp_686, i1 %xor_ln125_273" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2568 'or' 'or_ln125_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2569 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_480)   --->   "%xor_ln125_274 = xor i1 %tmp_682, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2569 'xor' 'xor_ln125_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2570 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_480 = and i1 %or_ln125_205, i1 %xor_ln125_274" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2570 'and' 'and_ln125_480' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2571 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_481 = and i1 %tmp_686, i1 %select_ln125_273" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2571 'and' 'and_ln125_481' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2572 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_206)   --->   "%or_ln125_356 = or i1 %and_ln125_479, i1 %and_ln125_481" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2572 'or' 'or_ln125_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2573 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_206)   --->   "%xor_ln125_275 = xor i1 %or_ln125_356, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2573 'xor' 'xor_ln125_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2574 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_206)   --->   "%and_ln125_482 = and i1 %tmp_682, i1 %xor_ln125_275" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2574 'and' 'and_ln125_482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2575 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_206 = or i1 %and_ln125_480, i1 %and_ln125_482" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2575 'or' 'or_ln125_206' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2576 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_125)   --->   "%select_ln125_274 = select i1 %and_ln125_480, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2576 'select' 'select_ln125_274' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2577 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_125)   --->   "%select_ln125_275 = select i1 %or_ln125_206, i13 %select_ln125_274, i13 %sum_159" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2577 'select' 'select_ln125_275' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2578 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_125)   --->   "%shl_ln125_56 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_275, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2578 'bitconcatenate' 'shl_ln125_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2579 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_125)   --->   "%sext_ln125_57 = sext i22 %shl_ln125_56" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2579 'sext' 'sext_ln125_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2580 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_125 = add i28 %sext_ln125_57, i28 %mul_ln126_69" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2580 'add' 'add_ln125_125' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2581 [1/1] (0.00ns)   --->   "%tmp_688 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_125, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2581 'bitselect' 'tmp_688' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2582 [1/1] (0.00ns) (grouped into LUT with out node sum_161)   --->   "%sum_160 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_125, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2582 'partselect' 'sum_160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2583 [1/1] (0.00ns) (grouped into LUT with out node sum_161)   --->   "%tmp_689 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_125, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2583 'bitselect' 'tmp_689' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2584 [1/1] (0.00ns) (grouped into LUT with out node sum_161)   --->   "%tmp_690 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_125, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2584 'bitselect' 'tmp_690' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2585 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_484)   --->   "%tmp_691 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_125, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2585 'bitselect' 'tmp_691' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2586 [1/1] (0.00ns) (grouped into LUT with out node sum_161)   --->   "%or_ln125_207 = or i1 %tmp_689, i1 %icmp_ln125_276" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2586 'or' 'or_ln125_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2587 [1/1] (0.00ns) (grouped into LUT with out node sum_161)   --->   "%and_ln125_483 = and i1 %or_ln125_207, i1 %tmp_690" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2587 'and' 'and_ln125_483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2588 [1/1] (0.00ns) (grouped into LUT with out node sum_161)   --->   "%zext_ln125_69 = zext i1 %and_ln125_483" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2588 'zext' 'zext_ln125_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2589 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_161 = add i13 %sum_160, i13 %zext_ln125_69" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2589 'add' 'sum_161' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2590 [1/1] (0.00ns)   --->   "%tmp_692 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_161, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2590 'bitselect' 'tmp_692' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2591 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_484)   --->   "%xor_ln125_276 = xor i1 %tmp_692, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2591 'xor' 'xor_ln125_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2592 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_484 = and i1 %tmp_691, i1 %xor_ln125_276" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2592 'and' 'and_ln125_484' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2593 [1/1] (0.00ns)   --->   "%tmp_249 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_125, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2593 'partselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2594 [1/1] (0.70ns)   --->   "%icmp_ln125_277 = icmp_eq  i5 %tmp_249, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2594 'icmp' 'icmp_ln125_277' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2595 [1/1] (0.00ns)   --->   "%tmp_251 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_125, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2595 'partselect' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2596 [1/1] (0.70ns)   --->   "%icmp_ln125_278 = icmp_eq  i6 %tmp_251, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2596 'icmp' 'icmp_ln125_278' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2597 [1/1] (0.70ns)   --->   "%icmp_ln125_279 = icmp_eq  i6 %tmp_251, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2597 'icmp' 'icmp_ln125_279' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2598 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_487)   --->   "%select_ln125_276 = select i1 %and_ln125_484, i1 %icmp_ln125_278, i1 %icmp_ln125_279" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2598 'select' 'select_ln125_276' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2599 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_488)   --->   "%tmp_693 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_125, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2599 'bitselect' 'tmp_693' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2600 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_488)   --->   "%xor_ln125_453 = xor i1 %tmp_693, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2600 'xor' 'xor_ln125_453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2601 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_488)   --->   "%and_ln125_485 = and i1 %icmp_ln125_277, i1 %xor_ln125_453" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2601 'and' 'and_ln125_485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2602 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_488)   --->   "%select_ln125_277 = select i1 %and_ln125_484, i1 %and_ln125_485, i1 %icmp_ln125_278" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2602 'select' 'select_ln125_277' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2603 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_209)   --->   "%and_ln125_486 = and i1 %and_ln125_484, i1 %icmp_ln125_278" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2603 'and' 'and_ln125_486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2604 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_487)   --->   "%xor_ln125_277 = xor i1 %select_ln125_276, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2604 'xor' 'xor_ln125_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2605 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_487)   --->   "%or_ln125_208 = or i1 %tmp_692, i1 %xor_ln125_277" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2605 'or' 'or_ln125_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2606 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_487)   --->   "%xor_ln125_278 = xor i1 %tmp_688, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2606 'xor' 'xor_ln125_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2607 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_487 = and i1 %or_ln125_208, i1 %xor_ln125_278" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2607 'and' 'and_ln125_487' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2608 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_488 = and i1 %tmp_692, i1 %select_ln125_277" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2608 'and' 'and_ln125_488' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2609 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_209)   --->   "%or_ln125_357 = or i1 %and_ln125_486, i1 %and_ln125_488" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2609 'or' 'or_ln125_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2610 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_209)   --->   "%xor_ln125_279 = xor i1 %or_ln125_357, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2610 'xor' 'xor_ln125_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2611 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_209)   --->   "%and_ln125_489 = and i1 %tmp_688, i1 %xor_ln125_279" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2611 'and' 'and_ln125_489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2612 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_209 = or i1 %and_ln125_487, i1 %and_ln125_489" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2612 'or' 'or_ln125_209' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2613 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_70)   --->   "%sub_ln126_70 = sub i14 %sext_ln126_134, i14 %sext_ln126_122" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2613 'sub' 'sub_ln126_70' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2614 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_70)   --->   "%sext_ln126_142 = sext i14 %sub_ln126_70" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2614 'sext' 'sext_ln126_142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2615 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_70 = mul i28 %sext_ln126_142, i28 %sext_ln126_142" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2615 'mul' 'mul_ln126_70' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2616 [1/1] (0.00ns)   --->   "%trunc_ln125_70 = trunc i28 %mul_ln126_70" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2616 'trunc' 'trunc_ln125_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2617 [1/1] (0.70ns)   --->   "%icmp_ln125_280 = icmp_ne  i8 %trunc_ln125_70, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2617 'icmp' 'icmp_ln125_280' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2618 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_71)   --->   "%sub_ln126_71 = sub i14 %sext_ln126_136, i14 %sext_ln126_124" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2618 'sub' 'sub_ln126_71' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2619 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_71)   --->   "%sext_ln126_143 = sext i14 %sub_ln126_71" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2619 'sext' 'sext_ln126_143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2620 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_71 = mul i28 %sext_ln126_143, i28 %sext_ln126_143" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2620 'mul' 'mul_ln126_71' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2621 [1/1] (0.00ns)   --->   "%trunc_ln125_71 = trunc i28 %mul_ln126_71" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2621 'trunc' 'trunc_ln125_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2622 [1/1] (0.70ns)   --->   "%icmp_ln125_284 = icmp_ne  i8 %trunc_ln125_71, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2622 'icmp' 'icmp_ln125_284' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2623 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_134)   --->   "%select_ln125_294 = select i1 %and_ln125_515, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2623 'select' 'select_ln125_294' <Predicate = (or_ln125_221)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2624 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_134)   --->   "%select_ln125_295 = select i1 %or_ln125_221, i13 %select_ln125_294, i13 %sum_171" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2624 'select' 'select_ln125_295' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2625 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_134)   --->   "%shl_ln125_60 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_295, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2625 'bitconcatenate' 'shl_ln125_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2626 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_134)   --->   "%sext_ln125_61 = sext i22 %shl_ln125_60" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2626 'sext' 'sext_ln125_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2627 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_134 = add i28 %sext_ln125_61, i28 %mul_ln126_74" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2627 'add' 'add_ln125_134' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2628 [1/1] (0.00ns)   --->   "%tmp_724 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_134, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2628 'bitselect' 'tmp_724' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2629 [1/1] (0.00ns) (grouped into LUT with out node sum_173)   --->   "%sum_172 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_134, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2629 'partselect' 'sum_172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2630 [1/1] (0.00ns) (grouped into LUT with out node sum_173)   --->   "%tmp_725 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_134, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2630 'bitselect' 'tmp_725' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2631 [1/1] (0.00ns) (grouped into LUT with out node sum_173)   --->   "%tmp_726 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_134, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2631 'bitselect' 'tmp_726' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2632 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_519)   --->   "%tmp_727 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_134, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2632 'bitselect' 'tmp_727' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2633 [1/1] (0.00ns) (grouped into LUT with out node sum_173)   --->   "%or_ln125_222 = or i1 %tmp_725, i1 %icmp_ln125_296" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2633 'or' 'or_ln125_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2634 [1/1] (0.00ns) (grouped into LUT with out node sum_173)   --->   "%and_ln125_518 = and i1 %or_ln125_222, i1 %tmp_726" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2634 'and' 'and_ln125_518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2635 [1/1] (0.00ns) (grouped into LUT with out node sum_173)   --->   "%zext_ln125_74 = zext i1 %and_ln125_518" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2635 'zext' 'zext_ln125_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2636 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_173 = add i13 %sum_172, i13 %zext_ln125_74" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2636 'add' 'sum_173' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2637 [1/1] (0.00ns)   --->   "%tmp_728 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_173, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2637 'bitselect' 'tmp_728' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2638 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_519)   --->   "%xor_ln125_296 = xor i1 %tmp_728, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2638 'xor' 'xor_ln125_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2639 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_519 = and i1 %tmp_727, i1 %xor_ln125_296" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2639 'and' 'and_ln125_519' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2640 [1/1] (0.00ns)   --->   "%tmp_268 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_134, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2640 'partselect' 'tmp_268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2641 [1/1] (0.70ns)   --->   "%icmp_ln125_297 = icmp_eq  i5 %tmp_268, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2641 'icmp' 'icmp_ln125_297' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2642 [1/1] (0.00ns)   --->   "%tmp_270 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_134, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2642 'partselect' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2643 [1/1] (0.70ns)   --->   "%icmp_ln125_298 = icmp_eq  i6 %tmp_270, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2643 'icmp' 'icmp_ln125_298' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2644 [1/1] (0.70ns)   --->   "%icmp_ln125_299 = icmp_eq  i6 %tmp_270, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2644 'icmp' 'icmp_ln125_299' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2645 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_522)   --->   "%select_ln125_296 = select i1 %and_ln125_519, i1 %icmp_ln125_298, i1 %icmp_ln125_299" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2645 'select' 'select_ln125_296' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2646 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_523)   --->   "%tmp_729 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_134, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2646 'bitselect' 'tmp_729' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2647 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_523)   --->   "%xor_ln125_458 = xor i1 %tmp_729, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2647 'xor' 'xor_ln125_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2648 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_523)   --->   "%and_ln125_520 = and i1 %icmp_ln125_297, i1 %xor_ln125_458" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2648 'and' 'and_ln125_520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2649 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_523)   --->   "%select_ln125_297 = select i1 %and_ln125_519, i1 %and_ln125_520, i1 %icmp_ln125_298" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2649 'select' 'select_ln125_297' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2650 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_224)   --->   "%and_ln125_521 = and i1 %and_ln125_519, i1 %icmp_ln125_298" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2650 'and' 'and_ln125_521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2651 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_522)   --->   "%xor_ln125_297 = xor i1 %select_ln125_296, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2651 'xor' 'xor_ln125_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2652 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_522)   --->   "%or_ln125_223 = or i1 %tmp_728, i1 %xor_ln125_297" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2652 'or' 'or_ln125_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2653 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_522)   --->   "%xor_ln125_298 = xor i1 %tmp_724, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2653 'xor' 'xor_ln125_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2654 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_522 = and i1 %or_ln125_223, i1 %xor_ln125_298" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2654 'and' 'and_ln125_522' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2655 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_523 = and i1 %tmp_728, i1 %select_ln125_297" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2655 'and' 'and_ln125_523' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2656 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_224)   --->   "%or_ln125_362 = or i1 %and_ln125_521, i1 %and_ln125_523" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2656 'or' 'or_ln125_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2657 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_224)   --->   "%xor_ln125_299 = xor i1 %or_ln125_362, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2657 'xor' 'xor_ln125_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2658 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_224)   --->   "%and_ln125_524 = and i1 %tmp_724, i1 %xor_ln125_299" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2658 'and' 'and_ln125_524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2659 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_224 = or i1 %and_ln125_522, i1 %and_ln125_524" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2659 'or' 'or_ln125_224' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2660 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_136)   --->   "%select_ln125_298 = select i1 %and_ln125_522, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2660 'select' 'select_ln125_298' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2661 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_136)   --->   "%select_ln125_299 = select i1 %or_ln125_224, i13 %select_ln125_298, i13 %sum_173" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2661 'select' 'select_ln125_299' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2662 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_136)   --->   "%shl_ln125_61 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_299, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2662 'bitconcatenate' 'shl_ln125_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2663 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_136)   --->   "%sext_ln125_62 = sext i22 %shl_ln125_61" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2663 'sext' 'sext_ln125_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2664 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_136 = add i28 %sext_ln125_62, i28 %mul_ln126_75" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2664 'add' 'add_ln125_136' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2665 [1/1] (0.00ns)   --->   "%tmp_730 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_136, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2665 'bitselect' 'tmp_730' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2666 [1/1] (0.00ns) (grouped into LUT with out node sum_175)   --->   "%sum_174 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_136, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2666 'partselect' 'sum_174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2667 [1/1] (0.00ns) (grouped into LUT with out node sum_175)   --->   "%tmp_731 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_136, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2667 'bitselect' 'tmp_731' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2668 [1/1] (0.00ns) (grouped into LUT with out node sum_175)   --->   "%tmp_732 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_136, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2668 'bitselect' 'tmp_732' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2669 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_526)   --->   "%tmp_733 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_136, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2669 'bitselect' 'tmp_733' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2670 [1/1] (0.00ns) (grouped into LUT with out node sum_175)   --->   "%or_ln125_225 = or i1 %tmp_731, i1 %icmp_ln125_300" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2670 'or' 'or_ln125_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2671 [1/1] (0.00ns) (grouped into LUT with out node sum_175)   --->   "%and_ln125_525 = and i1 %or_ln125_225, i1 %tmp_732" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2671 'and' 'and_ln125_525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2672 [1/1] (0.00ns) (grouped into LUT with out node sum_175)   --->   "%zext_ln125_75 = zext i1 %and_ln125_525" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2672 'zext' 'zext_ln125_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2673 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_175 = add i13 %sum_174, i13 %zext_ln125_75" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2673 'add' 'sum_175' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2674 [1/1] (0.00ns)   --->   "%tmp_734 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_175, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2674 'bitselect' 'tmp_734' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2675 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_526)   --->   "%xor_ln125_300 = xor i1 %tmp_734, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2675 'xor' 'xor_ln125_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2676 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_526 = and i1 %tmp_733, i1 %xor_ln125_300" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2676 'and' 'and_ln125_526' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2677 [1/1] (0.00ns)   --->   "%tmp_271 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_136, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2677 'partselect' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2678 [1/1] (0.70ns)   --->   "%icmp_ln125_301 = icmp_eq  i5 %tmp_271, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2678 'icmp' 'icmp_ln125_301' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2679 [1/1] (0.00ns)   --->   "%tmp_273 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_136, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2679 'partselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2680 [1/1] (0.70ns)   --->   "%icmp_ln125_302 = icmp_eq  i6 %tmp_273, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2680 'icmp' 'icmp_ln125_302' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2681 [1/1] (0.70ns)   --->   "%icmp_ln125_303 = icmp_eq  i6 %tmp_273, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2681 'icmp' 'icmp_ln125_303' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2682 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_529)   --->   "%select_ln125_300 = select i1 %and_ln125_526, i1 %icmp_ln125_302, i1 %icmp_ln125_303" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2682 'select' 'select_ln125_300' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2683 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_530)   --->   "%tmp_735 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_136, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2683 'bitselect' 'tmp_735' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2684 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_530)   --->   "%xor_ln125_459 = xor i1 %tmp_735, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2684 'xor' 'xor_ln125_459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2685 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_530)   --->   "%and_ln125_527 = and i1 %icmp_ln125_301, i1 %xor_ln125_459" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2685 'and' 'and_ln125_527' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2686 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_530)   --->   "%select_ln125_301 = select i1 %and_ln125_526, i1 %and_ln125_527, i1 %icmp_ln125_302" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2686 'select' 'select_ln125_301' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2687 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_227)   --->   "%and_ln125_528 = and i1 %and_ln125_526, i1 %icmp_ln125_302" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2687 'and' 'and_ln125_528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2688 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_529)   --->   "%xor_ln125_301 = xor i1 %select_ln125_300, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2688 'xor' 'xor_ln125_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2689 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_529)   --->   "%or_ln125_226 = or i1 %tmp_734, i1 %xor_ln125_301" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2689 'or' 'or_ln125_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2690 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_529)   --->   "%xor_ln125_302 = xor i1 %tmp_730, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2690 'xor' 'xor_ln125_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2691 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_529 = and i1 %or_ln125_226, i1 %xor_ln125_302" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2691 'and' 'and_ln125_529' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2692 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_530 = and i1 %tmp_734, i1 %select_ln125_301" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2692 'and' 'and_ln125_530' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2693 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_227)   --->   "%or_ln125_363 = or i1 %and_ln125_528, i1 %and_ln125_530" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2693 'or' 'or_ln125_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2694 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_227)   --->   "%xor_ln125_303 = xor i1 %or_ln125_363, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2694 'xor' 'xor_ln125_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2695 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_227)   --->   "%and_ln125_531 = and i1 %tmp_730, i1 %xor_ln125_303" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2695 'and' 'and_ln125_531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2696 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_227 = or i1 %and_ln125_529, i1 %and_ln125_531" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2696 'or' 'or_ln125_227' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2697 [1/1] (0.00ns)   --->   "%sext_ln126_156 = sext i13 %query_40_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2697 'sext' 'sext_ln126_156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2698 [1/1] (0.00ns)   --->   "%sext_ln126_157 = sext i13 %key_40_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2698 'sext' 'sext_ln126_157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2699 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_76)   --->   "%sub_ln126_76 = sub i14 %sext_ln126_156, i14 %sext_ln126_157" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2699 'sub' 'sub_ln126_76' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2700 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_76)   --->   "%sext_ln126_158 = sext i14 %sub_ln126_76" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2700 'sext' 'sext_ln126_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2701 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_76 = mul i28 %sext_ln126_158, i28 %sext_ln126_158" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2701 'mul' 'mul_ln126_76' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2702 [1/1] (0.00ns)   --->   "%trunc_ln125_76 = trunc i28 %mul_ln126_76" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2702 'trunc' 'trunc_ln125_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2703 [1/1] (0.70ns)   --->   "%icmp_ln125_304 = icmp_ne  i8 %trunc_ln125_76, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2703 'icmp' 'icmp_ln125_304' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2704 [1/1] (0.00ns)   --->   "%sext_ln126_159 = sext i13 %query_41_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2704 'sext' 'sext_ln126_159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2705 [1/1] (0.00ns)   --->   "%sext_ln126_160 = sext i13 %key_41_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2705 'sext' 'sext_ln126_160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2706 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_77)   --->   "%sub_ln126_77 = sub i14 %sext_ln126_159, i14 %sext_ln126_160" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2706 'sub' 'sub_ln126_77' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2707 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_77)   --->   "%sext_ln126_161 = sext i14 %sub_ln126_77" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2707 'sext' 'sext_ln126_161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2708 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_77 = mul i28 %sext_ln126_161, i28 %sext_ln126_161" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2708 'mul' 'mul_ln126_77' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2709 [1/1] (0.00ns)   --->   "%trunc_ln125_77 = trunc i28 %mul_ln126_77" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2709 'trunc' 'trunc_ln125_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2710 [1/1] (0.70ns)   --->   "%icmp_ln125_308 = icmp_ne  i8 %trunc_ln125_77, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2710 'icmp' 'icmp_ln125_308' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2711 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_145)   --->   "%select_ln125_318 = select i1 %and_ln125_557, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2711 'select' 'select_ln125_318' <Predicate = (or_ln125_239)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2712 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_145)   --->   "%select_ln125_319 = select i1 %or_ln125_239, i13 %select_ln125_318, i13 %sum_185" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2712 'select' 'select_ln125_319' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2713 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_145)   --->   "%shl_ln125_65 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_319, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2713 'bitconcatenate' 'shl_ln125_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2714 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_145)   --->   "%sext_ln125_66 = sext i22 %shl_ln125_65" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2714 'sext' 'sext_ln125_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2715 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_145 = add i28 %sext_ln125_66, i28 %mul_ln126_80" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2715 'add' 'add_ln125_145' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2716 [1/1] (0.00ns)   --->   "%tmp_766 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_145, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2716 'bitselect' 'tmp_766' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2717 [1/1] (0.00ns) (grouped into LUT with out node sum_187)   --->   "%sum_186 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_145, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2717 'partselect' 'sum_186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2718 [1/1] (0.00ns) (grouped into LUT with out node sum_187)   --->   "%tmp_767 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_145, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2718 'bitselect' 'tmp_767' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2719 [1/1] (0.00ns) (grouped into LUT with out node sum_187)   --->   "%tmp_768 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_145, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2719 'bitselect' 'tmp_768' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2720 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_561)   --->   "%tmp_769 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_145, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2720 'bitselect' 'tmp_769' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2721 [1/1] (0.00ns) (grouped into LUT with out node sum_187)   --->   "%or_ln125_240 = or i1 %tmp_767, i1 %icmp_ln125_320" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2721 'or' 'or_ln125_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2722 [1/1] (0.00ns) (grouped into LUT with out node sum_187)   --->   "%and_ln125_560 = and i1 %or_ln125_240, i1 %tmp_768" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2722 'and' 'and_ln125_560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2723 [1/1] (0.00ns) (grouped into LUT with out node sum_187)   --->   "%zext_ln125_80 = zext i1 %and_ln125_560" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2723 'zext' 'zext_ln125_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2724 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_187 = add i13 %sum_186, i13 %zext_ln125_80" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2724 'add' 'sum_187' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2725 [1/1] (0.00ns)   --->   "%tmp_770 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_187, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2725 'bitselect' 'tmp_770' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2726 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_561)   --->   "%xor_ln125_320 = xor i1 %tmp_770, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2726 'xor' 'xor_ln125_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2727 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_561 = and i1 %tmp_769, i1 %xor_ln125_320" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2727 'and' 'and_ln125_561' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2728 [1/1] (0.00ns)   --->   "%tmp_290 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_145, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2728 'partselect' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2729 [1/1] (0.70ns)   --->   "%icmp_ln125_321 = icmp_eq  i5 %tmp_290, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2729 'icmp' 'icmp_ln125_321' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2730 [1/1] (0.00ns)   --->   "%tmp_292 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_145, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2730 'partselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2731 [1/1] (0.70ns)   --->   "%icmp_ln125_322 = icmp_eq  i6 %tmp_292, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2731 'icmp' 'icmp_ln125_322' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2732 [1/1] (0.70ns)   --->   "%icmp_ln125_323 = icmp_eq  i6 %tmp_292, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2732 'icmp' 'icmp_ln125_323' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2733 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_564)   --->   "%select_ln125_320 = select i1 %and_ln125_561, i1 %icmp_ln125_322, i1 %icmp_ln125_323" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2733 'select' 'select_ln125_320' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2734 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_565)   --->   "%tmp_771 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_145, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2734 'bitselect' 'tmp_771' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2735 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_565)   --->   "%xor_ln125_464 = xor i1 %tmp_771, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2735 'xor' 'xor_ln125_464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2736 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_565)   --->   "%and_ln125_562 = and i1 %icmp_ln125_321, i1 %xor_ln125_464" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2736 'and' 'and_ln125_562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2737 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_565)   --->   "%select_ln125_321 = select i1 %and_ln125_561, i1 %and_ln125_562, i1 %icmp_ln125_322" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2737 'select' 'select_ln125_321' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2738 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_242)   --->   "%and_ln125_563 = and i1 %and_ln125_561, i1 %icmp_ln125_322" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2738 'and' 'and_ln125_563' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2739 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_564)   --->   "%xor_ln125_321 = xor i1 %select_ln125_320, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2739 'xor' 'xor_ln125_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2740 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_564)   --->   "%or_ln125_241 = or i1 %tmp_770, i1 %xor_ln125_321" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2740 'or' 'or_ln125_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2741 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_564)   --->   "%xor_ln125_322 = xor i1 %tmp_766, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2741 'xor' 'xor_ln125_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2742 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_564 = and i1 %or_ln125_241, i1 %xor_ln125_322" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2742 'and' 'and_ln125_564' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2743 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_565 = and i1 %tmp_770, i1 %select_ln125_321" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2743 'and' 'and_ln125_565' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2744 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_242)   --->   "%or_ln125_368 = or i1 %and_ln125_563, i1 %and_ln125_565" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2744 'or' 'or_ln125_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2745 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_242)   --->   "%xor_ln125_323 = xor i1 %or_ln125_368, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2745 'xor' 'xor_ln125_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2746 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_242)   --->   "%and_ln125_566 = and i1 %tmp_766, i1 %xor_ln125_323" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2746 'and' 'and_ln125_566' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2747 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_242 = or i1 %and_ln125_564, i1 %and_ln125_566" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2747 'or' 'or_ln125_242' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2748 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_147)   --->   "%select_ln125_322 = select i1 %and_ln125_564, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2748 'select' 'select_ln125_322' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2749 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_147)   --->   "%select_ln125_323 = select i1 %or_ln125_242, i13 %select_ln125_322, i13 %sum_187" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2749 'select' 'select_ln125_323' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2750 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_147)   --->   "%shl_ln125_66 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_323, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2750 'bitconcatenate' 'shl_ln125_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2751 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_147)   --->   "%sext_ln125_67 = sext i22 %shl_ln125_66" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2751 'sext' 'sext_ln125_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2752 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_147 = add i28 %sext_ln125_67, i28 %mul_ln126_81" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2752 'add' 'add_ln125_147' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2753 [1/1] (0.00ns)   --->   "%tmp_772 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_147, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2753 'bitselect' 'tmp_772' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2754 [1/1] (0.00ns) (grouped into LUT with out node sum_189)   --->   "%sum_188 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_147, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2754 'partselect' 'sum_188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2755 [1/1] (0.00ns) (grouped into LUT with out node sum_189)   --->   "%tmp_773 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_147, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2755 'bitselect' 'tmp_773' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2756 [1/1] (0.00ns) (grouped into LUT with out node sum_189)   --->   "%tmp_774 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_147, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2756 'bitselect' 'tmp_774' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2757 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_568)   --->   "%tmp_775 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_147, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2757 'bitselect' 'tmp_775' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2758 [1/1] (0.00ns) (grouped into LUT with out node sum_189)   --->   "%or_ln125_243 = or i1 %tmp_773, i1 %icmp_ln125_324" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2758 'or' 'or_ln125_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2759 [1/1] (0.00ns) (grouped into LUT with out node sum_189)   --->   "%and_ln125_567 = and i1 %or_ln125_243, i1 %tmp_774" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2759 'and' 'and_ln125_567' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2760 [1/1] (0.00ns) (grouped into LUT with out node sum_189)   --->   "%zext_ln125_81 = zext i1 %and_ln125_567" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2760 'zext' 'zext_ln125_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2761 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_189 = add i13 %sum_188, i13 %zext_ln125_81" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2761 'add' 'sum_189' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2762 [1/1] (0.00ns)   --->   "%tmp_776 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_189, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2762 'bitselect' 'tmp_776' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2763 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_568)   --->   "%xor_ln125_324 = xor i1 %tmp_776, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2763 'xor' 'xor_ln125_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2764 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_568 = and i1 %tmp_775, i1 %xor_ln125_324" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2764 'and' 'and_ln125_568' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2765 [1/1] (0.00ns)   --->   "%tmp_293 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_147, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2765 'partselect' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2766 [1/1] (0.70ns)   --->   "%icmp_ln125_325 = icmp_eq  i5 %tmp_293, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2766 'icmp' 'icmp_ln125_325' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2767 [1/1] (0.00ns)   --->   "%tmp_295 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_147, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2767 'partselect' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2768 [1/1] (0.70ns)   --->   "%icmp_ln125_326 = icmp_eq  i6 %tmp_295, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2768 'icmp' 'icmp_ln125_326' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2769 [1/1] (0.70ns)   --->   "%icmp_ln125_327 = icmp_eq  i6 %tmp_295, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2769 'icmp' 'icmp_ln125_327' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2770 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_571)   --->   "%select_ln125_324 = select i1 %and_ln125_568, i1 %icmp_ln125_326, i1 %icmp_ln125_327" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2770 'select' 'select_ln125_324' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2771 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_572)   --->   "%tmp_777 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_147, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2771 'bitselect' 'tmp_777' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2772 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_572)   --->   "%xor_ln125_465 = xor i1 %tmp_777, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2772 'xor' 'xor_ln125_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2773 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_572)   --->   "%and_ln125_569 = and i1 %icmp_ln125_325, i1 %xor_ln125_465" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2773 'and' 'and_ln125_569' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2774 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_572)   --->   "%select_ln125_325 = select i1 %and_ln125_568, i1 %and_ln125_569, i1 %icmp_ln125_326" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2774 'select' 'select_ln125_325' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2775 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_245)   --->   "%and_ln125_570 = and i1 %and_ln125_568, i1 %icmp_ln125_326" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2775 'and' 'and_ln125_570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2776 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_571)   --->   "%xor_ln125_325 = xor i1 %select_ln125_324, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2776 'xor' 'xor_ln125_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2777 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_571)   --->   "%or_ln125_244 = or i1 %tmp_776, i1 %xor_ln125_325" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2777 'or' 'or_ln125_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2778 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_571)   --->   "%xor_ln125_326 = xor i1 %tmp_772, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2778 'xor' 'xor_ln125_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2779 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_571 = and i1 %or_ln125_244, i1 %xor_ln125_326" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2779 'and' 'and_ln125_571' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2780 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_572 = and i1 %tmp_776, i1 %select_ln125_325" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2780 'and' 'and_ln125_572' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2781 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_245)   --->   "%or_ln125_369 = or i1 %and_ln125_570, i1 %and_ln125_572" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2781 'or' 'or_ln125_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2782 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_245)   --->   "%xor_ln125_327 = xor i1 %or_ln125_369, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2782 'xor' 'xor_ln125_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2783 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_245)   --->   "%and_ln125_573 = and i1 %tmp_772, i1 %xor_ln125_327" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2783 'and' 'and_ln125_573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2784 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_245 = or i1 %and_ln125_571, i1 %and_ln125_573" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2784 'or' 'or_ln125_245' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2785 [1/1] (0.00ns)   --->   "%sext_ln126_170 = sext i13 %key_46_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2785 'sext' 'sext_ln126_170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2786 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_82)   --->   "%sub_ln126_82 = sub i14 %sext_ln126_156, i14 %sext_ln126_170" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2786 'sub' 'sub_ln126_82' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2787 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_82)   --->   "%sext_ln126_171 = sext i14 %sub_ln126_82" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2787 'sext' 'sext_ln126_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2788 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_82 = mul i28 %sext_ln126_171, i28 %sext_ln126_171" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2788 'mul' 'mul_ln126_82' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2789 [1/1] (0.00ns)   --->   "%trunc_ln125_82 = trunc i28 %mul_ln126_82" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2789 'trunc' 'trunc_ln125_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2790 [1/1] (0.70ns)   --->   "%icmp_ln125_328 = icmp_ne  i8 %trunc_ln125_82, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2790 'icmp' 'icmp_ln125_328' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2791 [1/1] (0.00ns)   --->   "%sext_ln126_172 = sext i13 %key_47_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2791 'sext' 'sext_ln126_172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2792 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_83)   --->   "%sub_ln126_83 = sub i14 %sext_ln126_159, i14 %sext_ln126_172" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2792 'sub' 'sub_ln126_83' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2793 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_83)   --->   "%sext_ln126_173 = sext i14 %sub_ln126_83" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2793 'sext' 'sext_ln126_173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2794 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_83 = mul i28 %sext_ln126_173, i28 %sext_ln126_173" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2794 'mul' 'mul_ln126_83' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2795 [1/1] (0.00ns)   --->   "%trunc_ln125_83 = trunc i28 %mul_ln126_83" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2795 'trunc' 'trunc_ln125_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2796 [1/1] (0.70ns)   --->   "%icmp_ln125_332 = icmp_ne  i8 %trunc_ln125_83, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2796 'icmp' 'icmp_ln125_332' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2797 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_156)   --->   "%select_ln125_342 = select i1 %and_ln125_599, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2797 'select' 'select_ln125_342' <Predicate = (or_ln125_257)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2798 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_156)   --->   "%select_ln125_343 = select i1 %or_ln125_257, i13 %select_ln125_342, i13 %sum_199" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2798 'select' 'select_ln125_343' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2799 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_156)   --->   "%shl_ln125_70 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_343, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2799 'bitconcatenate' 'shl_ln125_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2800 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_156)   --->   "%sext_ln125_71 = sext i22 %shl_ln125_70" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2800 'sext' 'sext_ln125_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2801 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_156 = add i28 %sext_ln125_71, i28 %mul_ln126_86" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2801 'add' 'add_ln125_156' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2802 [1/1] (0.00ns)   --->   "%tmp_808 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_156, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2802 'bitselect' 'tmp_808' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2803 [1/1] (0.00ns) (grouped into LUT with out node sum_201)   --->   "%sum_200 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_156, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2803 'partselect' 'sum_200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2804 [1/1] (0.00ns) (grouped into LUT with out node sum_201)   --->   "%tmp_809 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_156, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2804 'bitselect' 'tmp_809' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2805 [1/1] (0.00ns) (grouped into LUT with out node sum_201)   --->   "%tmp_810 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_156, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2805 'bitselect' 'tmp_810' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2806 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_603)   --->   "%tmp_811 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_156, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2806 'bitselect' 'tmp_811' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2807 [1/1] (0.00ns) (grouped into LUT with out node sum_201)   --->   "%or_ln125_258 = or i1 %tmp_809, i1 %icmp_ln125_344" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2807 'or' 'or_ln125_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2808 [1/1] (0.00ns) (grouped into LUT with out node sum_201)   --->   "%and_ln125_602 = and i1 %or_ln125_258, i1 %tmp_810" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2808 'and' 'and_ln125_602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2809 [1/1] (0.00ns) (grouped into LUT with out node sum_201)   --->   "%zext_ln125_86 = zext i1 %and_ln125_602" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2809 'zext' 'zext_ln125_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2810 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_201 = add i13 %sum_200, i13 %zext_ln125_86" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2810 'add' 'sum_201' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2811 [1/1] (0.00ns)   --->   "%tmp_812 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_201, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2811 'bitselect' 'tmp_812' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2812 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_603)   --->   "%xor_ln125_344 = xor i1 %tmp_812, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2812 'xor' 'xor_ln125_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2813 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_603 = and i1 %tmp_811, i1 %xor_ln125_344" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2813 'and' 'and_ln125_603' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2814 [1/1] (0.00ns)   --->   "%tmp_312 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_156, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2814 'partselect' 'tmp_312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2815 [1/1] (0.70ns)   --->   "%icmp_ln125_345 = icmp_eq  i5 %tmp_312, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2815 'icmp' 'icmp_ln125_345' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2816 [1/1] (0.00ns)   --->   "%tmp_314 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_156, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2816 'partselect' 'tmp_314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2817 [1/1] (0.70ns)   --->   "%icmp_ln125_346 = icmp_eq  i6 %tmp_314, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2817 'icmp' 'icmp_ln125_346' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2818 [1/1] (0.70ns)   --->   "%icmp_ln125_347 = icmp_eq  i6 %tmp_314, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2818 'icmp' 'icmp_ln125_347' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2819 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_606)   --->   "%select_ln125_344 = select i1 %and_ln125_603, i1 %icmp_ln125_346, i1 %icmp_ln125_347" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2819 'select' 'select_ln125_344' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2820 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_607)   --->   "%tmp_813 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_156, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2820 'bitselect' 'tmp_813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2821 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_607)   --->   "%xor_ln125_470 = xor i1 %tmp_813, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2821 'xor' 'xor_ln125_470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2822 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_607)   --->   "%and_ln125_604 = and i1 %icmp_ln125_345, i1 %xor_ln125_470" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2822 'and' 'and_ln125_604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2823 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_607)   --->   "%select_ln125_345 = select i1 %and_ln125_603, i1 %and_ln125_604, i1 %icmp_ln125_346" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2823 'select' 'select_ln125_345' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2824 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_260)   --->   "%and_ln125_605 = and i1 %and_ln125_603, i1 %icmp_ln125_346" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2824 'and' 'and_ln125_605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2825 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_606)   --->   "%xor_ln125_345 = xor i1 %select_ln125_344, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2825 'xor' 'xor_ln125_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2826 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_606)   --->   "%or_ln125_259 = or i1 %tmp_812, i1 %xor_ln125_345" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2826 'or' 'or_ln125_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2827 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_606)   --->   "%xor_ln125_346 = xor i1 %tmp_808, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2827 'xor' 'xor_ln125_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2828 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_606 = and i1 %or_ln125_259, i1 %xor_ln125_346" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2828 'and' 'and_ln125_606' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2829 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_607 = and i1 %tmp_812, i1 %select_ln125_345" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2829 'and' 'and_ln125_607' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2830 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_260)   --->   "%or_ln125_374 = or i1 %and_ln125_605, i1 %and_ln125_607" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2830 'or' 'or_ln125_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2831 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_260)   --->   "%xor_ln125_347 = xor i1 %or_ln125_374, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2831 'xor' 'xor_ln125_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2832 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_260)   --->   "%and_ln125_608 = and i1 %tmp_808, i1 %xor_ln125_347" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2832 'and' 'and_ln125_608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2833 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_260 = or i1 %and_ln125_606, i1 %and_ln125_608" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2833 'or' 'or_ln125_260' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2834 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_158)   --->   "%select_ln125_346 = select i1 %and_ln125_606, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2834 'select' 'select_ln125_346' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2835 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_158)   --->   "%select_ln125_347 = select i1 %or_ln125_260, i13 %select_ln125_346, i13 %sum_201" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2835 'select' 'select_ln125_347' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2836 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_158)   --->   "%shl_ln125_71 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_347, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2836 'bitconcatenate' 'shl_ln125_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2837 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_158)   --->   "%sext_ln125_72 = sext i22 %shl_ln125_71" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2837 'sext' 'sext_ln125_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2838 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_158 = add i28 %sext_ln125_72, i28 %mul_ln126_87" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2838 'add' 'add_ln125_158' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2839 [1/1] (0.00ns)   --->   "%tmp_814 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_158, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2839 'bitselect' 'tmp_814' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2840 [1/1] (0.00ns) (grouped into LUT with out node sum_203)   --->   "%sum_202 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_158, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2840 'partselect' 'sum_202' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2841 [1/1] (0.00ns) (grouped into LUT with out node sum_203)   --->   "%tmp_815 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_158, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2841 'bitselect' 'tmp_815' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2842 [1/1] (0.00ns) (grouped into LUT with out node sum_203)   --->   "%tmp_816 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_158, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2842 'bitselect' 'tmp_816' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2843 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_610)   --->   "%tmp_817 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_158, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2843 'bitselect' 'tmp_817' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2844 [1/1] (0.00ns) (grouped into LUT with out node sum_203)   --->   "%or_ln125_261 = or i1 %tmp_815, i1 %icmp_ln125_348" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2844 'or' 'or_ln125_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2845 [1/1] (0.00ns) (grouped into LUT with out node sum_203)   --->   "%and_ln125_609 = and i1 %or_ln125_261, i1 %tmp_816" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2845 'and' 'and_ln125_609' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2846 [1/1] (0.00ns) (grouped into LUT with out node sum_203)   --->   "%zext_ln125_87 = zext i1 %and_ln125_609" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2846 'zext' 'zext_ln125_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2847 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_203 = add i13 %sum_202, i13 %zext_ln125_87" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2847 'add' 'sum_203' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2848 [1/1] (0.00ns)   --->   "%tmp_818 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_203, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2848 'bitselect' 'tmp_818' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2849 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_610)   --->   "%xor_ln125_348 = xor i1 %tmp_818, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2849 'xor' 'xor_ln125_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2850 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_610 = and i1 %tmp_817, i1 %xor_ln125_348" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2850 'and' 'and_ln125_610' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2851 [1/1] (0.00ns)   --->   "%tmp_315 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_158, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2851 'partselect' 'tmp_315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2852 [1/1] (0.70ns)   --->   "%icmp_ln125_349 = icmp_eq  i5 %tmp_315, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2852 'icmp' 'icmp_ln125_349' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2853 [1/1] (0.00ns)   --->   "%tmp_317 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_158, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2853 'partselect' 'tmp_317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2854 [1/1] (0.70ns)   --->   "%icmp_ln125_350 = icmp_eq  i6 %tmp_317, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2854 'icmp' 'icmp_ln125_350' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2855 [1/1] (0.70ns)   --->   "%icmp_ln125_351 = icmp_eq  i6 %tmp_317, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2855 'icmp' 'icmp_ln125_351' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2856 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_613)   --->   "%select_ln125_348 = select i1 %and_ln125_610, i1 %icmp_ln125_350, i1 %icmp_ln125_351" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2856 'select' 'select_ln125_348' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2857 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_614)   --->   "%tmp_819 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_158, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2857 'bitselect' 'tmp_819' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2858 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_614)   --->   "%xor_ln125_471 = xor i1 %tmp_819, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2858 'xor' 'xor_ln125_471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2859 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_614)   --->   "%and_ln125_611 = and i1 %icmp_ln125_349, i1 %xor_ln125_471" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2859 'and' 'and_ln125_611' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2860 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_614)   --->   "%select_ln125_349 = select i1 %and_ln125_610, i1 %and_ln125_611, i1 %icmp_ln125_350" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2860 'select' 'select_ln125_349' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2861 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_263)   --->   "%and_ln125_612 = and i1 %and_ln125_610, i1 %icmp_ln125_350" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2861 'and' 'and_ln125_612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2862 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_613)   --->   "%xor_ln125_349 = xor i1 %select_ln125_348, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2862 'xor' 'xor_ln125_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2863 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_613)   --->   "%or_ln125_262 = or i1 %tmp_818, i1 %xor_ln125_349" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2863 'or' 'or_ln125_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2864 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_613)   --->   "%xor_ln125_350 = xor i1 %tmp_814, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2864 'xor' 'xor_ln125_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2865 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_613 = and i1 %or_ln125_262, i1 %xor_ln125_350" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2865 'and' 'and_ln125_613' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2866 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_614 = and i1 %tmp_818, i1 %select_ln125_349" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2866 'and' 'and_ln125_614' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2867 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_263)   --->   "%or_ln125_375 = or i1 %and_ln125_612, i1 %and_ln125_614" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2867 'or' 'or_ln125_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2868 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_263)   --->   "%xor_ln125_351 = xor i1 %or_ln125_375, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2868 'xor' 'xor_ln125_351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2869 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_263)   --->   "%and_ln125_615 = and i1 %tmp_814, i1 %xor_ln125_351" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2869 'and' 'and_ln125_615' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2870 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_263 = or i1 %and_ln125_613, i1 %and_ln125_615" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2870 'or' 'or_ln125_263' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2871 [1/1] (0.00ns)   --->   "%sext_ln126_182 = sext i13 %query_46_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2871 'sext' 'sext_ln126_182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2872 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_88)   --->   "%sub_ln126_88 = sub i14 %sext_ln126_182, i14 %sext_ln126_157" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2872 'sub' 'sub_ln126_88' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2873 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_88)   --->   "%sext_ln126_183 = sext i14 %sub_ln126_88" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2873 'sext' 'sext_ln126_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2874 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_88 = mul i28 %sext_ln126_183, i28 %sext_ln126_183" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2874 'mul' 'mul_ln126_88' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2875 [1/1] (0.00ns)   --->   "%trunc_ln125_88 = trunc i28 %mul_ln126_88" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2875 'trunc' 'trunc_ln125_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2876 [1/1] (0.70ns)   --->   "%icmp_ln125_352 = icmp_ne  i8 %trunc_ln125_88, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2876 'icmp' 'icmp_ln125_352' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2877 [1/1] (0.00ns)   --->   "%sext_ln126_184 = sext i13 %query_47_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2877 'sext' 'sext_ln126_184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2878 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_89)   --->   "%sub_ln126_89 = sub i14 %sext_ln126_184, i14 %sext_ln126_160" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2878 'sub' 'sub_ln126_89' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2879 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_89)   --->   "%sext_ln126_185 = sext i14 %sub_ln126_89" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2879 'sext' 'sext_ln126_185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2880 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_89 = mul i28 %sext_ln126_185, i28 %sext_ln126_185" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2880 'mul' 'mul_ln126_89' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2881 [1/1] (0.00ns)   --->   "%trunc_ln125_89 = trunc i28 %mul_ln126_89" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2881 'trunc' 'trunc_ln125_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2882 [1/1] (0.70ns)   --->   "%icmp_ln125_356 = icmp_ne  i8 %trunc_ln125_89, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2882 'icmp' 'icmp_ln125_356' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2883 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_167)   --->   "%select_ln125_366 = select i1 %and_ln125_641, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2883 'select' 'select_ln125_366' <Predicate = (or_ln125_275)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2884 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_167)   --->   "%select_ln125_367 = select i1 %or_ln125_275, i13 %select_ln125_366, i13 %sum_213" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2884 'select' 'select_ln125_367' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2885 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_167)   --->   "%shl_ln125_75 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_367, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2885 'bitconcatenate' 'shl_ln125_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2886 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_167)   --->   "%sext_ln125_76 = sext i22 %shl_ln125_75" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2886 'sext' 'sext_ln125_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2887 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_167 = add i28 %sext_ln125_76, i28 %mul_ln126_92" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2887 'add' 'add_ln125_167' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2888 [1/1] (0.00ns)   --->   "%tmp_850 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_167, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2888 'bitselect' 'tmp_850' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2889 [1/1] (0.00ns) (grouped into LUT with out node sum_215)   --->   "%sum_214 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_167, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2889 'partselect' 'sum_214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2890 [1/1] (0.00ns) (grouped into LUT with out node sum_215)   --->   "%tmp_851 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_167, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2890 'bitselect' 'tmp_851' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2891 [1/1] (0.00ns) (grouped into LUT with out node sum_215)   --->   "%tmp_852 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_167, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2891 'bitselect' 'tmp_852' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2892 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_645)   --->   "%tmp_853 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_167, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2892 'bitselect' 'tmp_853' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2893 [1/1] (0.00ns) (grouped into LUT with out node sum_215)   --->   "%or_ln125_276 = or i1 %tmp_851, i1 %icmp_ln125_368" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2893 'or' 'or_ln125_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2894 [1/1] (0.00ns) (grouped into LUT with out node sum_215)   --->   "%and_ln125_644 = and i1 %or_ln125_276, i1 %tmp_852" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2894 'and' 'and_ln125_644' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2895 [1/1] (0.00ns) (grouped into LUT with out node sum_215)   --->   "%zext_ln125_92 = zext i1 %and_ln125_644" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2895 'zext' 'zext_ln125_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2896 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_215 = add i13 %sum_214, i13 %zext_ln125_92" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2896 'add' 'sum_215' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2897 [1/1] (0.00ns)   --->   "%tmp_854 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_215, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2897 'bitselect' 'tmp_854' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2898 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_645)   --->   "%xor_ln125_368 = xor i1 %tmp_854, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2898 'xor' 'xor_ln125_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2899 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_645 = and i1 %tmp_853, i1 %xor_ln125_368" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2899 'and' 'and_ln125_645' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2900 [1/1] (0.00ns)   --->   "%tmp_334 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_167, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2900 'partselect' 'tmp_334' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2901 [1/1] (0.70ns)   --->   "%icmp_ln125_369 = icmp_eq  i5 %tmp_334, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2901 'icmp' 'icmp_ln125_369' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2902 [1/1] (0.00ns)   --->   "%tmp_336 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_167, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2902 'partselect' 'tmp_336' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2903 [1/1] (0.70ns)   --->   "%icmp_ln125_370 = icmp_eq  i6 %tmp_336, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2903 'icmp' 'icmp_ln125_370' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2904 [1/1] (0.70ns)   --->   "%icmp_ln125_371 = icmp_eq  i6 %tmp_336, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2904 'icmp' 'icmp_ln125_371' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2905 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_648)   --->   "%select_ln125_368 = select i1 %and_ln125_645, i1 %icmp_ln125_370, i1 %icmp_ln125_371" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2905 'select' 'select_ln125_368' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2906 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_649)   --->   "%tmp_855 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_167, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2906 'bitselect' 'tmp_855' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2907 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_649)   --->   "%xor_ln125_476 = xor i1 %tmp_855, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2907 'xor' 'xor_ln125_476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2908 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_649)   --->   "%and_ln125_646 = and i1 %icmp_ln125_369, i1 %xor_ln125_476" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2908 'and' 'and_ln125_646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2909 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_649)   --->   "%select_ln125_369 = select i1 %and_ln125_645, i1 %and_ln125_646, i1 %icmp_ln125_370" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2909 'select' 'select_ln125_369' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2910 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_278)   --->   "%and_ln125_647 = and i1 %and_ln125_645, i1 %icmp_ln125_370" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2910 'and' 'and_ln125_647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2911 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_648)   --->   "%xor_ln125_369 = xor i1 %select_ln125_368, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2911 'xor' 'xor_ln125_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2912 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_648)   --->   "%or_ln125_277 = or i1 %tmp_854, i1 %xor_ln125_369" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2912 'or' 'or_ln125_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2913 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_648)   --->   "%xor_ln125_370 = xor i1 %tmp_850, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2913 'xor' 'xor_ln125_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2914 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_648 = and i1 %or_ln125_277, i1 %xor_ln125_370" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2914 'and' 'and_ln125_648' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2915 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_649 = and i1 %tmp_854, i1 %select_ln125_369" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2915 'and' 'and_ln125_649' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2916 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_278)   --->   "%or_ln125_380 = or i1 %and_ln125_647, i1 %and_ln125_649" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2916 'or' 'or_ln125_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2917 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_278)   --->   "%xor_ln125_371 = xor i1 %or_ln125_380, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2917 'xor' 'xor_ln125_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2918 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_278)   --->   "%and_ln125_650 = and i1 %tmp_850, i1 %xor_ln125_371" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2918 'and' 'and_ln125_650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2919 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_278 = or i1 %and_ln125_648, i1 %and_ln125_650" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2919 'or' 'or_ln125_278' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2920 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_169)   --->   "%select_ln125_370 = select i1 %and_ln125_648, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2920 'select' 'select_ln125_370' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2921 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_169)   --->   "%select_ln125_371 = select i1 %or_ln125_278, i13 %select_ln125_370, i13 %sum_215" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2921 'select' 'select_ln125_371' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2922 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_169)   --->   "%shl_ln125_76 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_371, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2922 'bitconcatenate' 'shl_ln125_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2923 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_169)   --->   "%sext_ln125_77 = sext i22 %shl_ln125_76" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2923 'sext' 'sext_ln125_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2924 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_169 = add i28 %sext_ln125_77, i28 %mul_ln126_93" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2924 'add' 'add_ln125_169' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2925 [1/1] (0.00ns)   --->   "%tmp_856 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_169, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2925 'bitselect' 'tmp_856' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2926 [1/1] (0.00ns) (grouped into LUT with out node sum_217)   --->   "%sum_216 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_169, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2926 'partselect' 'sum_216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2927 [1/1] (0.00ns) (grouped into LUT with out node sum_217)   --->   "%tmp_857 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_169, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2927 'bitselect' 'tmp_857' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2928 [1/1] (0.00ns) (grouped into LUT with out node sum_217)   --->   "%tmp_858 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_169, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2928 'bitselect' 'tmp_858' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2929 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_652)   --->   "%tmp_859 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_169, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2929 'bitselect' 'tmp_859' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2930 [1/1] (0.00ns) (grouped into LUT with out node sum_217)   --->   "%or_ln125_279 = or i1 %tmp_857, i1 %icmp_ln125_372" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2930 'or' 'or_ln125_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2931 [1/1] (0.00ns) (grouped into LUT with out node sum_217)   --->   "%and_ln125_651 = and i1 %or_ln125_279, i1 %tmp_858" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2931 'and' 'and_ln125_651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2932 [1/1] (0.00ns) (grouped into LUT with out node sum_217)   --->   "%zext_ln125_93 = zext i1 %and_ln125_651" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2932 'zext' 'zext_ln125_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2933 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_217 = add i13 %sum_216, i13 %zext_ln125_93" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2933 'add' 'sum_217' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2934 [1/1] (0.00ns)   --->   "%tmp_860 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_217, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2934 'bitselect' 'tmp_860' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2935 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_652)   --->   "%xor_ln125_372 = xor i1 %tmp_860, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2935 'xor' 'xor_ln125_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2936 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_652 = and i1 %tmp_859, i1 %xor_ln125_372" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2936 'and' 'and_ln125_652' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2937 [1/1] (0.00ns)   --->   "%tmp_337 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_169, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2937 'partselect' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2938 [1/1] (0.70ns)   --->   "%icmp_ln125_373 = icmp_eq  i5 %tmp_337, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2938 'icmp' 'icmp_ln125_373' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2939 [1/1] (0.00ns)   --->   "%tmp_339 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_169, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2939 'partselect' 'tmp_339' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2940 [1/1] (0.70ns)   --->   "%icmp_ln125_374 = icmp_eq  i6 %tmp_339, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2940 'icmp' 'icmp_ln125_374' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2941 [1/1] (0.70ns)   --->   "%icmp_ln125_375 = icmp_eq  i6 %tmp_339, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2941 'icmp' 'icmp_ln125_375' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2942 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_655)   --->   "%select_ln125_372 = select i1 %and_ln125_652, i1 %icmp_ln125_374, i1 %icmp_ln125_375" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2942 'select' 'select_ln125_372' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2943 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_656)   --->   "%tmp_861 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_169, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2943 'bitselect' 'tmp_861' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2944 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_656)   --->   "%xor_ln125_477 = xor i1 %tmp_861, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2944 'xor' 'xor_ln125_477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2945 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_656)   --->   "%and_ln125_653 = and i1 %icmp_ln125_373, i1 %xor_ln125_477" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2945 'and' 'and_ln125_653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2946 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_656)   --->   "%select_ln125_373 = select i1 %and_ln125_652, i1 %and_ln125_653, i1 %icmp_ln125_374" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2946 'select' 'select_ln125_373' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2947 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_281)   --->   "%and_ln125_654 = and i1 %and_ln125_652, i1 %icmp_ln125_374" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2947 'and' 'and_ln125_654' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2948 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_655)   --->   "%xor_ln125_373 = xor i1 %select_ln125_372, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2948 'xor' 'xor_ln125_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2949 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_655)   --->   "%or_ln125_280 = or i1 %tmp_860, i1 %xor_ln125_373" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2949 'or' 'or_ln125_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2950 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_655)   --->   "%xor_ln125_374 = xor i1 %tmp_856, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2950 'xor' 'xor_ln125_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2951 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_655 = and i1 %or_ln125_280, i1 %xor_ln125_374" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2951 'and' 'and_ln125_655' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2952 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_656 = and i1 %tmp_860, i1 %select_ln125_373" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2952 'and' 'and_ln125_656' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2953 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_281)   --->   "%or_ln125_381 = or i1 %and_ln125_654, i1 %and_ln125_656" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2953 'or' 'or_ln125_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2954 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_281)   --->   "%xor_ln125_375 = xor i1 %or_ln125_381, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2954 'xor' 'xor_ln125_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2955 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_281)   --->   "%and_ln125_657 = and i1 %tmp_856, i1 %xor_ln125_375" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2955 'and' 'and_ln125_657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2956 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_281 = or i1 %and_ln125_655, i1 %and_ln125_657" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2956 'or' 'or_ln125_281' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2957 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_94)   --->   "%sub_ln126_94 = sub i14 %sext_ln126_182, i14 %sext_ln126_170" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2957 'sub' 'sub_ln126_94' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2958 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_94)   --->   "%sext_ln126_190 = sext i14 %sub_ln126_94" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2958 'sext' 'sext_ln126_190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2959 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_94 = mul i28 %sext_ln126_190, i28 %sext_ln126_190" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2959 'mul' 'mul_ln126_94' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2960 [1/1] (0.00ns)   --->   "%trunc_ln125_94 = trunc i28 %mul_ln126_94" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2960 'trunc' 'trunc_ln125_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2961 [1/1] (0.70ns)   --->   "%icmp_ln125_376 = icmp_ne  i8 %trunc_ln125_94, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2961 'icmp' 'icmp_ln125_376' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2962 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_95)   --->   "%sub_ln126_95 = sub i14 %sext_ln126_184, i14 %sext_ln126_172" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2962 'sub' 'sub_ln126_95' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2963 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_95)   --->   "%sext_ln126_191 = sext i14 %sub_ln126_95" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2963 'sext' 'sext_ln126_191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2964 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_95 = mul i28 %sext_ln126_191, i28 %sext_ln126_191" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2964 'mul' 'mul_ln126_95' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2965 [1/1] (0.00ns)   --->   "%trunc_ln125_95 = trunc i28 %mul_ln126_95" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2965 'trunc' 'trunc_ln125_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2966 [1/1] (0.70ns)   --->   "%icmp_ln125_380 = icmp_ne  i8 %trunc_ln125_95, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2966 'icmp' 'icmp_ln125_380' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.26>
ST_4 : Operation 2967 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_6)   --->   "%select_ln125_14 = select i1 %and_ln125_25, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2967 'select' 'select_ln125_14' <Predicate = (or_ln125_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2968 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_6)   --->   "%select_ln125_15 = select i1 %or_ln125_11, i13 %select_ln125_14, i13 %sum_7" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2968 'select' 'select_ln125_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2969 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_6)   --->   "%shl_ln125_3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_15, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2969 'bitconcatenate' 'shl_ln125_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2970 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_6)   --->   "%sext_ln125_3 = sext i22 %shl_ln125_3" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2970 'sext' 'sext_ln125_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2971 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_6 = add i28 %sext_ln125_3, i28 %mul_ln126_4" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2971 'add' 'add_ln125_6' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2972 [1/1] (0.00ns)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_6, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2972 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2973 [1/1] (0.00ns) (grouped into LUT with out node sum_9)   --->   "%sum_8 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_6, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2973 'partselect' 'sum_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2974 [1/1] (0.00ns) (grouped into LUT with out node sum_9)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_6, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2974 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2975 [1/1] (0.00ns) (grouped into LUT with out node sum_9)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_6, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2975 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2976 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_29)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_6, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2976 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2977 [1/1] (0.00ns) (grouped into LUT with out node sum_9)   --->   "%or_ln125_12 = or i1 %tmp_65, i1 %icmp_ln125_16" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2977 'or' 'or_ln125_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2978 [1/1] (0.00ns) (grouped into LUT with out node sum_9)   --->   "%and_ln125_28 = and i1 %or_ln125_12, i1 %tmp_66" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2978 'and' 'and_ln125_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2979 [1/1] (0.00ns) (grouped into LUT with out node sum_9)   --->   "%zext_ln125_4 = zext i1 %and_ln125_28" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2979 'zext' 'zext_ln125_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2980 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_9 = add i13 %sum_8, i13 %zext_ln125_4" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2980 'add' 'sum_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2981 [1/1] (0.00ns)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_9, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2981 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2982 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_29)   --->   "%xor_ln125_16 = xor i1 %tmp_71, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2982 'xor' 'xor_ln125_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2983 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_29 = and i1 %tmp_68, i1 %xor_ln125_16" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2983 'and' 'and_ln125_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2984 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_6, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2984 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2985 [1/1] (0.70ns)   --->   "%icmp_ln125_17 = icmp_eq  i5 %tmp_10, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2985 'icmp' 'icmp_ln125_17' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2986 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_6, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2986 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2987 [1/1] (0.70ns)   --->   "%icmp_ln125_18 = icmp_eq  i6 %tmp_12, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2987 'icmp' 'icmp_ln125_18' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2988 [1/1] (0.70ns)   --->   "%icmp_ln125_19 = icmp_eq  i6 %tmp_12, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2988 'icmp' 'icmp_ln125_19' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2989 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_32)   --->   "%select_ln125_16 = select i1 %and_ln125_29, i1 %icmp_ln125_18, i1 %icmp_ln125_19" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2989 'select' 'select_ln125_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2990 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_33)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_6, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2990 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2991 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_33)   --->   "%xor_ln125_388 = xor i1 %tmp_74, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2991 'xor' 'xor_ln125_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2992 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_33)   --->   "%and_ln125_30 = and i1 %icmp_ln125_17, i1 %xor_ln125_388" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2992 'and' 'and_ln125_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2993 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_33)   --->   "%select_ln125_17 = select i1 %and_ln125_29, i1 %and_ln125_30, i1 %icmp_ln125_18" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2993 'select' 'select_ln125_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2994 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_14)   --->   "%and_ln125_31 = and i1 %and_ln125_29, i1 %icmp_ln125_18" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2994 'and' 'and_ln125_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2995 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_32)   --->   "%xor_ln125_17 = xor i1 %select_ln125_16, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2995 'xor' 'xor_ln125_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2996 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_32)   --->   "%or_ln125_13 = or i1 %tmp_71, i1 %xor_ln125_17" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2996 'or' 'or_ln125_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2997 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_32)   --->   "%xor_ln125_18 = xor i1 %tmp_62, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2997 'xor' 'xor_ln125_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2998 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_32 = and i1 %or_ln125_13, i1 %xor_ln125_18" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2998 'and' 'and_ln125_32' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2999 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_33 = and i1 %tmp_71, i1 %select_ln125_17" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2999 'and' 'and_ln125_33' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3000 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_14)   --->   "%or_ln125_292 = or i1 %and_ln125_31, i1 %and_ln125_33" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3000 'or' 'or_ln125_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3001 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_14)   --->   "%xor_ln125_19 = xor i1 %or_ln125_292, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3001 'xor' 'xor_ln125_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3002 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_14)   --->   "%and_ln125_34 = and i1 %tmp_62, i1 %xor_ln125_19" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3002 'and' 'and_ln125_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3003 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_14 = or i1 %and_ln125_32, i1 %and_ln125_34" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3003 'or' 'or_ln125_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3004 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_8)   --->   "%select_ln125_18 = select i1 %and_ln125_32, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3004 'select' 'select_ln125_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3005 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_8)   --->   "%select_ln125_19 = select i1 %or_ln125_14, i13 %select_ln125_18, i13 %sum_9" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3005 'select' 'select_ln125_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3006 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_8)   --->   "%shl_ln125_4 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_19, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3006 'bitconcatenate' 'shl_ln125_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3007 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_8)   --->   "%sext_ln125_4 = sext i22 %shl_ln125_4" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3007 'sext' 'sext_ln125_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3008 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_8 = add i28 %sext_ln125_4, i28 %mul_ln126_5" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3008 'add' 'add_ln125_8' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3009 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_8, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3009 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3010 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%sum_10 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_8, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3010 'partselect' 'sum_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3011 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_8, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3011 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3012 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_8, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3012 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3013 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_36)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_8, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3013 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3014 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%or_ln125_15 = or i1 %tmp_80, i1 %icmp_ln125_20" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3014 'or' 'or_ln125_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3015 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%and_ln125_35 = and i1 %or_ln125_15, i1 %tmp_83" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3015 'and' 'and_ln125_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3016 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%zext_ln125_5 = zext i1 %and_ln125_35" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3016 'zext' 'zext_ln125_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3017 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_11 = add i13 %sum_10, i13 %zext_ln125_5" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3017 'add' 'sum_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3018 [1/1] (0.00ns)   --->   "%tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_11, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3018 'bitselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3019 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_36)   --->   "%xor_ln125_20 = xor i1 %tmp_87, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3019 'xor' 'xor_ln125_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3020 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_36 = and i1 %tmp_84, i1 %xor_ln125_20" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3020 'and' 'and_ln125_36' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3021 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_8, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3021 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3022 [1/1] (0.70ns)   --->   "%icmp_ln125_21 = icmp_eq  i5 %tmp_13, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3022 'icmp' 'icmp_ln125_21' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3023 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_8, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3023 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3024 [1/1] (0.70ns)   --->   "%icmp_ln125_22 = icmp_eq  i6 %tmp_15, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3024 'icmp' 'icmp_ln125_22' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3025 [1/1] (0.70ns)   --->   "%icmp_ln125_23 = icmp_eq  i6 %tmp_15, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3025 'icmp' 'icmp_ln125_23' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3026 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_39)   --->   "%select_ln125_20 = select i1 %and_ln125_36, i1 %icmp_ln125_22, i1 %icmp_ln125_23" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3026 'select' 'select_ln125_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3027 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_40)   --->   "%tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_8, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3027 'bitselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3028 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_40)   --->   "%xor_ln125_389 = xor i1 %tmp_88, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3028 'xor' 'xor_ln125_389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3029 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_40)   --->   "%and_ln125_37 = and i1 %icmp_ln125_21, i1 %xor_ln125_389" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3029 'and' 'and_ln125_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3030 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_40)   --->   "%select_ln125_21 = select i1 %and_ln125_36, i1 %and_ln125_37, i1 %icmp_ln125_22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3030 'select' 'select_ln125_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3031 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_17)   --->   "%and_ln125_38 = and i1 %and_ln125_36, i1 %icmp_ln125_22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3031 'and' 'and_ln125_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3032 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_39)   --->   "%xor_ln125_21 = xor i1 %select_ln125_20, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3032 'xor' 'xor_ln125_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3033 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_39)   --->   "%or_ln125_16 = or i1 %tmp_87, i1 %xor_ln125_21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3033 'or' 'or_ln125_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3034 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_39)   --->   "%xor_ln125_22 = xor i1 %tmp_77, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3034 'xor' 'xor_ln125_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3035 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_39 = and i1 %or_ln125_16, i1 %xor_ln125_22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3035 'and' 'and_ln125_39' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3036 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_40 = and i1 %tmp_87, i1 %select_ln125_21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3036 'and' 'and_ln125_40' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3037 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_17)   --->   "%or_ln125_293 = or i1 %and_ln125_38, i1 %and_ln125_40" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3037 'or' 'or_ln125_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3038 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_17)   --->   "%xor_ln125_23 = xor i1 %or_ln125_293, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3038 'xor' 'xor_ln125_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3039 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_17)   --->   "%and_ln125_41 = and i1 %tmp_77, i1 %xor_ln125_23" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3039 'and' 'and_ln125_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3040 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_17 = or i1 %and_ln125_39, i1 %and_ln125_41" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3040 'or' 'or_ln125_17' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3041 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_17)   --->   "%select_ln125_38 = select i1 %and_ln125_67, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3041 'select' 'select_ln125_38' <Predicate = (or_ln125_29)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3042 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_17)   --->   "%select_ln125_39 = select i1 %or_ln125_29, i13 %select_ln125_38, i13 %sum_21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3042 'select' 'select_ln125_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3043 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_17)   --->   "%shl_ln125_8 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_39, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3043 'bitconcatenate' 'shl_ln125_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3044 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_17)   --->   "%sext_ln125_8 = sext i22 %shl_ln125_8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3044 'sext' 'sext_ln125_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3045 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_17 = add i28 %sext_ln125_8, i28 %mul_ln126_10" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3045 'add' 'add_ln125_17' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3046 [1/1] (0.00ns)   --->   "%tmp_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_17, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3046 'bitselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3047 [1/1] (0.00ns) (grouped into LUT with out node sum_23)   --->   "%sum_22 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_17, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3047 'partselect' 'sum_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3048 [1/1] (0.00ns) (grouped into LUT with out node sum_23)   --->   "%tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_17, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3048 'bitselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3049 [1/1] (0.00ns) (grouped into LUT with out node sum_23)   --->   "%tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_17, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3049 'bitselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3050 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_71)   --->   "%tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_17, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3050 'bitselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3051 [1/1] (0.00ns) (grouped into LUT with out node sum_23)   --->   "%or_ln125_30 = or i1 %tmp_168, i1 %icmp_ln125_40" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3051 'or' 'or_ln125_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3052 [1/1] (0.00ns) (grouped into LUT with out node sum_23)   --->   "%and_ln125_70 = and i1 %or_ln125_30, i1 %tmp_171" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3052 'and' 'and_ln125_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3053 [1/1] (0.00ns) (grouped into LUT with out node sum_23)   --->   "%zext_ln125_10 = zext i1 %and_ln125_70" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3053 'zext' 'zext_ln125_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3054 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_23 = add i13 %sum_22, i13 %zext_ln125_10" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3054 'add' 'sum_23' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3055 [1/1] (0.00ns)   --->   "%tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_23, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3055 'bitselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3056 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_71)   --->   "%xor_ln125_40 = xor i1 %tmp_175, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3056 'xor' 'xor_ln125_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3057 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_71 = and i1 %tmp_172, i1 %xor_ln125_40" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3057 'and' 'and_ln125_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3058 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_17, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3058 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3059 [1/1] (0.70ns)   --->   "%icmp_ln125_41 = icmp_eq  i5 %tmp_32, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3059 'icmp' 'icmp_ln125_41' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3060 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_17, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3060 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3061 [1/1] (0.70ns)   --->   "%icmp_ln125_42 = icmp_eq  i6 %tmp_34, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3061 'icmp' 'icmp_ln125_42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3062 [1/1] (0.70ns)   --->   "%icmp_ln125_43 = icmp_eq  i6 %tmp_34, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3062 'icmp' 'icmp_ln125_43' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3063 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_74)   --->   "%select_ln125_40 = select i1 %and_ln125_71, i1 %icmp_ln125_42, i1 %icmp_ln125_43" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3063 'select' 'select_ln125_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3064 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_75)   --->   "%tmp_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_17, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3064 'bitselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3065 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_75)   --->   "%xor_ln125_394 = xor i1 %tmp_176, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3065 'xor' 'xor_ln125_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3066 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_75)   --->   "%and_ln125_72 = and i1 %icmp_ln125_41, i1 %xor_ln125_394" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3066 'and' 'and_ln125_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3067 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_75)   --->   "%select_ln125_41 = select i1 %and_ln125_71, i1 %and_ln125_72, i1 %icmp_ln125_42" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3067 'select' 'select_ln125_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3068 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_32)   --->   "%and_ln125_73 = and i1 %and_ln125_71, i1 %icmp_ln125_42" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3068 'and' 'and_ln125_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3069 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_74)   --->   "%xor_ln125_41 = xor i1 %select_ln125_40, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3069 'xor' 'xor_ln125_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3070 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_74)   --->   "%or_ln125_31 = or i1 %tmp_175, i1 %xor_ln125_41" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3070 'or' 'or_ln125_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3071 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_74)   --->   "%xor_ln125_42 = xor i1 %tmp_165, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3071 'xor' 'xor_ln125_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3072 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_74 = and i1 %or_ln125_31, i1 %xor_ln125_42" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3072 'and' 'and_ln125_74' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3073 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_75 = and i1 %tmp_175, i1 %select_ln125_41" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3073 'and' 'and_ln125_75' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3074 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_32)   --->   "%or_ln125_298 = or i1 %and_ln125_73, i1 %and_ln125_75" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3074 'or' 'or_ln125_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3075 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_32)   --->   "%xor_ln125_43 = xor i1 %or_ln125_298, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3075 'xor' 'xor_ln125_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3076 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_32)   --->   "%and_ln125_76 = and i1 %tmp_165, i1 %xor_ln125_43" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3076 'and' 'and_ln125_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3077 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_32 = or i1 %and_ln125_74, i1 %and_ln125_76" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3077 'or' 'or_ln125_32' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3078 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_19)   --->   "%select_ln125_42 = select i1 %and_ln125_74, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3078 'select' 'select_ln125_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3079 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_19)   --->   "%select_ln125_43 = select i1 %or_ln125_32, i13 %select_ln125_42, i13 %sum_23" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3079 'select' 'select_ln125_43' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3080 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_19)   --->   "%shl_ln125_9 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_43, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3080 'bitconcatenate' 'shl_ln125_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3081 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_19)   --->   "%sext_ln125_9 = sext i22 %shl_ln125_9" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3081 'sext' 'sext_ln125_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3082 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_19 = add i28 %sext_ln125_9, i28 %mul_ln126_11" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3082 'add' 'add_ln125_19' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3083 [1/1] (0.00ns)   --->   "%tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_19, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3083 'bitselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3084 [1/1] (0.00ns) (grouped into LUT with out node sum_25)   --->   "%sum_24 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_19, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3084 'partselect' 'sum_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3085 [1/1] (0.00ns) (grouped into LUT with out node sum_25)   --->   "%tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_19, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3085 'bitselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3086 [1/1] (0.00ns) (grouped into LUT with out node sum_25)   --->   "%tmp_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_19, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3086 'bitselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3087 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_78)   --->   "%tmp_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_19, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3087 'bitselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3088 [1/1] (0.00ns) (grouped into LUT with out node sum_25)   --->   "%or_ln125_33 = or i1 %tmp_181, i1 %icmp_ln125_44" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3088 'or' 'or_ln125_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3089 [1/1] (0.00ns) (grouped into LUT with out node sum_25)   --->   "%and_ln125_77 = and i1 %or_ln125_33, i1 %tmp_184" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3089 'and' 'and_ln125_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3090 [1/1] (0.00ns) (grouped into LUT with out node sum_25)   --->   "%zext_ln125_11 = zext i1 %and_ln125_77" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3090 'zext' 'zext_ln125_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3091 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_25 = add i13 %sum_24, i13 %zext_ln125_11" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3091 'add' 'sum_25' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3092 [1/1] (0.00ns)   --->   "%tmp_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_25, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3092 'bitselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3093 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_78)   --->   "%xor_ln125_44 = xor i1 %tmp_190, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3093 'xor' 'xor_ln125_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3094 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_78 = and i1 %tmp_187, i1 %xor_ln125_44" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3094 'and' 'and_ln125_78' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3095 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_19, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3095 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3096 [1/1] (0.70ns)   --->   "%icmp_ln125_45 = icmp_eq  i5 %tmp_35, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3096 'icmp' 'icmp_ln125_45' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3097 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_19, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3097 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3098 [1/1] (0.70ns)   --->   "%icmp_ln125_46 = icmp_eq  i6 %tmp_37, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3098 'icmp' 'icmp_ln125_46' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3099 [1/1] (0.70ns)   --->   "%icmp_ln125_47 = icmp_eq  i6 %tmp_37, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3099 'icmp' 'icmp_ln125_47' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3100 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_81)   --->   "%select_ln125_44 = select i1 %and_ln125_78, i1 %icmp_ln125_46, i1 %icmp_ln125_47" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3100 'select' 'select_ln125_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3101 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_82)   --->   "%tmp_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_19, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3101 'bitselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3102 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_82)   --->   "%xor_ln125_395 = xor i1 %tmp_193, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3102 'xor' 'xor_ln125_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3103 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_82)   --->   "%and_ln125_79 = and i1 %icmp_ln125_45, i1 %xor_ln125_395" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3103 'and' 'and_ln125_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3104 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_82)   --->   "%select_ln125_45 = select i1 %and_ln125_78, i1 %and_ln125_79, i1 %icmp_ln125_46" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3104 'select' 'select_ln125_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3105 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_35)   --->   "%and_ln125_80 = and i1 %and_ln125_78, i1 %icmp_ln125_46" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3105 'and' 'and_ln125_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3106 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_81)   --->   "%xor_ln125_45 = xor i1 %select_ln125_44, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3106 'xor' 'xor_ln125_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3107 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_81)   --->   "%or_ln125_34 = or i1 %tmp_190, i1 %xor_ln125_45" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3107 'or' 'or_ln125_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3108 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_81)   --->   "%xor_ln125_46 = xor i1 %tmp_178, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3108 'xor' 'xor_ln125_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3109 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_81 = and i1 %or_ln125_34, i1 %xor_ln125_46" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3109 'and' 'and_ln125_81' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3110 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_82 = and i1 %tmp_190, i1 %select_ln125_45" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3110 'and' 'and_ln125_82' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3111 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_35)   --->   "%or_ln125_299 = or i1 %and_ln125_80, i1 %and_ln125_82" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3111 'or' 'or_ln125_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3112 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_35)   --->   "%xor_ln125_47 = xor i1 %or_ln125_299, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3112 'xor' 'xor_ln125_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3113 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_35)   --->   "%and_ln125_83 = and i1 %tmp_178, i1 %xor_ln125_47" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3113 'and' 'and_ln125_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3114 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_35 = or i1 %and_ln125_81, i1 %and_ln125_83" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3114 'or' 'or_ln125_35' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3115 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_28)   --->   "%select_ln125_62 = select i1 %and_ln125_109, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3115 'select' 'select_ln125_62' <Predicate = (or_ln125_47)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3116 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_28)   --->   "%select_ln125_63 = select i1 %or_ln125_47, i13 %select_ln125_62, i13 %sum_35" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3116 'select' 'select_ln125_63' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3117 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_28)   --->   "%shl_ln125_12 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_63, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3117 'bitconcatenate' 'shl_ln125_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3118 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_28)   --->   "%sext_ln125_13 = sext i22 %shl_ln125_12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3118 'sext' 'sext_ln125_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3119 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_28 = add i28 %sext_ln125_13, i28 %mul_ln126_16" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3119 'add' 'add_ln125_28' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3120 [1/1] (0.00ns)   --->   "%tmp_266 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_28, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3120 'bitselect' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3121 [1/1] (0.00ns) (grouped into LUT with out node sum_37)   --->   "%sum_36 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_28, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3121 'partselect' 'sum_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3122 [1/1] (0.00ns) (grouped into LUT with out node sum_37)   --->   "%tmp_269 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_28, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3122 'bitselect' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3123 [1/1] (0.00ns) (grouped into LUT with out node sum_37)   --->   "%tmp_272 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_28, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3123 'bitselect' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3124 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_113)   --->   "%tmp_275 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_28, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3124 'bitselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3125 [1/1] (0.00ns) (grouped into LUT with out node sum_37)   --->   "%or_ln125_48 = or i1 %tmp_269, i1 %icmp_ln125_64" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3125 'or' 'or_ln125_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3126 [1/1] (0.00ns) (grouped into LUT with out node sum_37)   --->   "%and_ln125_112 = and i1 %or_ln125_48, i1 %tmp_272" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3126 'and' 'and_ln125_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3127 [1/1] (0.00ns) (grouped into LUT with out node sum_37)   --->   "%zext_ln125_16 = zext i1 %and_ln125_112" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3127 'zext' 'zext_ln125_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3128 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_37 = add i13 %sum_36, i13 %zext_ln125_16" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3128 'add' 'sum_37' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3129 [1/1] (0.00ns)   --->   "%tmp_278 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_37, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3129 'bitselect' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3130 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_113)   --->   "%xor_ln125_64 = xor i1 %tmp_278, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3130 'xor' 'xor_ln125_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3131 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_113 = and i1 %tmp_275, i1 %xor_ln125_64" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3131 'and' 'and_ln125_113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3132 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_28, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3132 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3133 [1/1] (0.70ns)   --->   "%icmp_ln125_65 = icmp_eq  i5 %tmp_54, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3133 'icmp' 'icmp_ln125_65' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3134 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_28, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3134 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3135 [1/1] (0.70ns)   --->   "%icmp_ln125_66 = icmp_eq  i6 %tmp_56, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3135 'icmp' 'icmp_ln125_66' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3136 [1/1] (0.70ns)   --->   "%icmp_ln125_67 = icmp_eq  i6 %tmp_56, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3136 'icmp' 'icmp_ln125_67' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3137 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_116)   --->   "%select_ln125_64 = select i1 %and_ln125_113, i1 %icmp_ln125_66, i1 %icmp_ln125_67" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3137 'select' 'select_ln125_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3138 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_117)   --->   "%tmp_281 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_28, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3138 'bitselect' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3139 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_117)   --->   "%xor_ln125_400 = xor i1 %tmp_281, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3139 'xor' 'xor_ln125_400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3140 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_117)   --->   "%and_ln125_114 = and i1 %icmp_ln125_65, i1 %xor_ln125_400" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3140 'and' 'and_ln125_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3141 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_117)   --->   "%select_ln125_65 = select i1 %and_ln125_113, i1 %and_ln125_114, i1 %icmp_ln125_66" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3141 'select' 'select_ln125_65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3142 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_50)   --->   "%and_ln125_115 = and i1 %and_ln125_113, i1 %icmp_ln125_66" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3142 'and' 'and_ln125_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3143 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_116)   --->   "%xor_ln125_65 = xor i1 %select_ln125_64, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3143 'xor' 'xor_ln125_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3144 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_116)   --->   "%or_ln125_49 = or i1 %tmp_278, i1 %xor_ln125_65" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3144 'or' 'or_ln125_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3145 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_116)   --->   "%xor_ln125_66 = xor i1 %tmp_266, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3145 'xor' 'xor_ln125_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3146 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_116 = and i1 %or_ln125_49, i1 %xor_ln125_66" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3146 'and' 'and_ln125_116' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3147 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_117 = and i1 %tmp_278, i1 %select_ln125_65" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3147 'and' 'and_ln125_117' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3148 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_50)   --->   "%or_ln125_304 = or i1 %and_ln125_115, i1 %and_ln125_117" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3148 'or' 'or_ln125_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3149 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_50)   --->   "%xor_ln125_67 = xor i1 %or_ln125_304, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3149 'xor' 'xor_ln125_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3150 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_50)   --->   "%and_ln125_118 = and i1 %tmp_266, i1 %xor_ln125_67" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3150 'and' 'and_ln125_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3151 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_50 = or i1 %and_ln125_116, i1 %and_ln125_118" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3151 'or' 'or_ln125_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3152 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_30)   --->   "%select_ln125_66 = select i1 %and_ln125_116, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3152 'select' 'select_ln125_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3153 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_30)   --->   "%select_ln125_67 = select i1 %or_ln125_50, i13 %select_ln125_66, i13 %sum_37" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3153 'select' 'select_ln125_67' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3154 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_30)   --->   "%shl_ln125_13 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_67, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3154 'bitconcatenate' 'shl_ln125_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3155 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_30)   --->   "%sext_ln125_14 = sext i22 %shl_ln125_13" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3155 'sext' 'sext_ln125_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3156 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_30 = add i28 %sext_ln125_14, i28 %mul_ln126_17" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3156 'add' 'add_ln125_30' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3157 [1/1] (0.00ns)   --->   "%tmp_282 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_30, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3157 'bitselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3158 [1/1] (0.00ns) (grouped into LUT with out node sum_39)   --->   "%sum_38 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_30, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3158 'partselect' 'sum_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3159 [1/1] (0.00ns) (grouped into LUT with out node sum_39)   --->   "%tmp_285 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_30, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3159 'bitselect' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3160 [1/1] (0.00ns) (grouped into LUT with out node sum_39)   --->   "%tmp_286 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_30, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3160 'bitselect' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3161 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_120)   --->   "%tmp_288 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_30, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3161 'bitselect' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3162 [1/1] (0.00ns) (grouped into LUT with out node sum_39)   --->   "%or_ln125_51 = or i1 %tmp_285, i1 %icmp_ln125_68" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3162 'or' 'or_ln125_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3163 [1/1] (0.00ns) (grouped into LUT with out node sum_39)   --->   "%and_ln125_119 = and i1 %or_ln125_51, i1 %tmp_286" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3163 'and' 'and_ln125_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3164 [1/1] (0.00ns) (grouped into LUT with out node sum_39)   --->   "%zext_ln125_17 = zext i1 %and_ln125_119" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3164 'zext' 'zext_ln125_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3165 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_39 = add i13 %sum_38, i13 %zext_ln125_17" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3165 'add' 'sum_39' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3166 [1/1] (0.00ns)   --->   "%tmp_291 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_39, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3166 'bitselect' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3167 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_120)   --->   "%xor_ln125_68 = xor i1 %tmp_291, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3167 'xor' 'xor_ln125_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3168 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_120 = and i1 %tmp_288, i1 %xor_ln125_68" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3168 'and' 'and_ln125_120' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3169 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_30, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3169 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3170 [1/1] (0.70ns)   --->   "%icmp_ln125_69 = icmp_eq  i5 %tmp_57, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3170 'icmp' 'icmp_ln125_69' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3171 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_30, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3171 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3172 [1/1] (0.70ns)   --->   "%icmp_ln125_70 = icmp_eq  i6 %tmp_59, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3172 'icmp' 'icmp_ln125_70' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3173 [1/1] (0.70ns)   --->   "%icmp_ln125_71 = icmp_eq  i6 %tmp_59, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3173 'icmp' 'icmp_ln125_71' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3174 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_123)   --->   "%select_ln125_68 = select i1 %and_ln125_120, i1 %icmp_ln125_70, i1 %icmp_ln125_71" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3174 'select' 'select_ln125_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3175 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_124)   --->   "%tmp_294 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_30, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3175 'bitselect' 'tmp_294' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3176 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_124)   --->   "%xor_ln125_401 = xor i1 %tmp_294, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3176 'xor' 'xor_ln125_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3177 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_124)   --->   "%and_ln125_121 = and i1 %icmp_ln125_69, i1 %xor_ln125_401" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3177 'and' 'and_ln125_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3178 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_124)   --->   "%select_ln125_69 = select i1 %and_ln125_120, i1 %and_ln125_121, i1 %icmp_ln125_70" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3178 'select' 'select_ln125_69' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3179 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_53)   --->   "%and_ln125_122 = and i1 %and_ln125_120, i1 %icmp_ln125_70" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3179 'and' 'and_ln125_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3180 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_123)   --->   "%xor_ln125_69 = xor i1 %select_ln125_68, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3180 'xor' 'xor_ln125_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3181 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_123)   --->   "%or_ln125_52 = or i1 %tmp_291, i1 %xor_ln125_69" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3181 'or' 'or_ln125_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3182 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_123)   --->   "%xor_ln125_70 = xor i1 %tmp_282, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3182 'xor' 'xor_ln125_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3183 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_123 = and i1 %or_ln125_52, i1 %xor_ln125_70" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3183 'and' 'and_ln125_123' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3184 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_124 = and i1 %tmp_291, i1 %select_ln125_69" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3184 'and' 'and_ln125_124' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3185 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_53)   --->   "%or_ln125_305 = or i1 %and_ln125_122, i1 %and_ln125_124" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3185 'or' 'or_ln125_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3186 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_53)   --->   "%xor_ln125_71 = xor i1 %or_ln125_305, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3186 'xor' 'xor_ln125_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3187 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_53)   --->   "%and_ln125_125 = and i1 %tmp_282, i1 %xor_ln125_71" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3187 'and' 'and_ln125_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3188 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_53 = or i1 %and_ln125_123, i1 %and_ln125_125" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3188 'or' 'or_ln125_53' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3189 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_39)   --->   "%select_ln125_86 = select i1 %and_ln125_151, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3189 'select' 'select_ln125_86' <Predicate = (or_ln125_65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3190 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_39)   --->   "%select_ln125_87 = select i1 %or_ln125_65, i13 %select_ln125_86, i13 %sum_49" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3190 'select' 'select_ln125_87' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3191 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_39)   --->   "%shl_ln125_17 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_87, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3191 'bitconcatenate' 'shl_ln125_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3192 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_39)   --->   "%sext_ln125_18 = sext i22 %shl_ln125_17" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3192 'sext' 'sext_ln125_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3193 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_39 = add i28 %sext_ln125_18, i28 %mul_ln126_22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3193 'add' 'add_ln125_39' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3194 [1/1] (0.00ns)   --->   "%tmp_358 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_39, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3194 'bitselect' 'tmp_358' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3195 [1/1] (0.00ns) (grouped into LUT with out node sum_51)   --->   "%sum_50 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_39, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3195 'partselect' 'sum_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3196 [1/1] (0.00ns) (grouped into LUT with out node sum_51)   --->   "%tmp_359 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_39, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3196 'bitselect' 'tmp_359' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3197 [1/1] (0.00ns) (grouped into LUT with out node sum_51)   --->   "%tmp_360 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_39, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3197 'bitselect' 'tmp_360' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3198 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_155)   --->   "%tmp_361 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_39, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3198 'bitselect' 'tmp_361' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3199 [1/1] (0.00ns) (grouped into LUT with out node sum_51)   --->   "%or_ln125_66 = or i1 %tmp_359, i1 %icmp_ln125_88" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3199 'or' 'or_ln125_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3200 [1/1] (0.00ns) (grouped into LUT with out node sum_51)   --->   "%and_ln125_154 = and i1 %or_ln125_66, i1 %tmp_360" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3200 'and' 'and_ln125_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3201 [1/1] (0.00ns) (grouped into LUT with out node sum_51)   --->   "%zext_ln125_22 = zext i1 %and_ln125_154" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3201 'zext' 'zext_ln125_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3202 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_51 = add i13 %sum_50, i13 %zext_ln125_22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3202 'add' 'sum_51' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3203 [1/1] (0.00ns)   --->   "%tmp_362 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_51, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3203 'bitselect' 'tmp_362' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3204 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_155)   --->   "%xor_ln125_88 = xor i1 %tmp_362, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3204 'xor' 'xor_ln125_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3205 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_155 = and i1 %tmp_361, i1 %xor_ln125_88" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3205 'and' 'and_ln125_155' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3206 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_39, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3206 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3207 [1/1] (0.70ns)   --->   "%icmp_ln125_89 = icmp_eq  i5 %tmp_76, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3207 'icmp' 'icmp_ln125_89' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3208 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_39, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3208 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3209 [1/1] (0.70ns)   --->   "%icmp_ln125_90 = icmp_eq  i6 %tmp_78, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3209 'icmp' 'icmp_ln125_90' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3210 [1/1] (0.70ns)   --->   "%icmp_ln125_91 = icmp_eq  i6 %tmp_78, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3210 'icmp' 'icmp_ln125_91' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3211 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_158)   --->   "%select_ln125_88 = select i1 %and_ln125_155, i1 %icmp_ln125_90, i1 %icmp_ln125_91" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3211 'select' 'select_ln125_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3212 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_159)   --->   "%tmp_363 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_39, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3212 'bitselect' 'tmp_363' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3213 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_159)   --->   "%xor_ln125_406 = xor i1 %tmp_363, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3213 'xor' 'xor_ln125_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3214 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_159)   --->   "%and_ln125_156 = and i1 %icmp_ln125_89, i1 %xor_ln125_406" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3214 'and' 'and_ln125_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3215 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_159)   --->   "%select_ln125_89 = select i1 %and_ln125_155, i1 %and_ln125_156, i1 %icmp_ln125_90" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3215 'select' 'select_ln125_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3216 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_68)   --->   "%and_ln125_157 = and i1 %and_ln125_155, i1 %icmp_ln125_90" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3216 'and' 'and_ln125_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3217 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_158)   --->   "%xor_ln125_89 = xor i1 %select_ln125_88, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3217 'xor' 'xor_ln125_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3218 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_158)   --->   "%or_ln125_67 = or i1 %tmp_362, i1 %xor_ln125_89" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3218 'or' 'or_ln125_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3219 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_158)   --->   "%xor_ln125_90 = xor i1 %tmp_358, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3219 'xor' 'xor_ln125_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3220 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_158 = and i1 %or_ln125_67, i1 %xor_ln125_90" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3220 'and' 'and_ln125_158' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3221 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_159 = and i1 %tmp_362, i1 %select_ln125_89" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3221 'and' 'and_ln125_159' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3222 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_68)   --->   "%or_ln125_310 = or i1 %and_ln125_157, i1 %and_ln125_159" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3222 'or' 'or_ln125_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3223 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_68)   --->   "%xor_ln125_91 = xor i1 %or_ln125_310, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3223 'xor' 'xor_ln125_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3224 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_68)   --->   "%and_ln125_160 = and i1 %tmp_358, i1 %xor_ln125_91" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3224 'and' 'and_ln125_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3225 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_68 = or i1 %and_ln125_158, i1 %and_ln125_160" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3225 'or' 'or_ln125_68' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3226 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_41)   --->   "%select_ln125_90 = select i1 %and_ln125_158, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3226 'select' 'select_ln125_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3227 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_41)   --->   "%select_ln125_91 = select i1 %or_ln125_68, i13 %select_ln125_90, i13 %sum_51" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3227 'select' 'select_ln125_91' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3228 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_41)   --->   "%shl_ln125_18 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_91, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3228 'bitconcatenate' 'shl_ln125_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3229 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_41)   --->   "%sext_ln125_19 = sext i22 %shl_ln125_18" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3229 'sext' 'sext_ln125_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3230 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_41 = add i28 %sext_ln125_19, i28 %mul_ln126_23" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3230 'add' 'add_ln125_41' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3231 [1/1] (0.00ns)   --->   "%tmp_364 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_41, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3231 'bitselect' 'tmp_364' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3232 [1/1] (0.00ns) (grouped into LUT with out node sum_53)   --->   "%sum_52 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_41, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3232 'partselect' 'sum_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3233 [1/1] (0.00ns) (grouped into LUT with out node sum_53)   --->   "%tmp_365 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_41, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3233 'bitselect' 'tmp_365' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3234 [1/1] (0.00ns) (grouped into LUT with out node sum_53)   --->   "%tmp_366 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_41, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3234 'bitselect' 'tmp_366' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3235 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_162)   --->   "%tmp_367 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_41, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3235 'bitselect' 'tmp_367' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3236 [1/1] (0.00ns) (grouped into LUT with out node sum_53)   --->   "%or_ln125_69 = or i1 %tmp_365, i1 %icmp_ln125_92" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3236 'or' 'or_ln125_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3237 [1/1] (0.00ns) (grouped into LUT with out node sum_53)   --->   "%and_ln125_161 = and i1 %or_ln125_69, i1 %tmp_366" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3237 'and' 'and_ln125_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3238 [1/1] (0.00ns) (grouped into LUT with out node sum_53)   --->   "%zext_ln125_23 = zext i1 %and_ln125_161" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3238 'zext' 'zext_ln125_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3239 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_53 = add i13 %sum_52, i13 %zext_ln125_23" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3239 'add' 'sum_53' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3240 [1/1] (0.00ns)   --->   "%tmp_368 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_53, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3240 'bitselect' 'tmp_368' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3241 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_162)   --->   "%xor_ln125_92 = xor i1 %tmp_368, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3241 'xor' 'xor_ln125_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3242 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_162 = and i1 %tmp_367, i1 %xor_ln125_92" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3242 'and' 'and_ln125_162' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3243 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_41, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3243 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3244 [1/1] (0.70ns)   --->   "%icmp_ln125_93 = icmp_eq  i5 %tmp_79, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3244 'icmp' 'icmp_ln125_93' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3245 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_41, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3245 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3246 [1/1] (0.70ns)   --->   "%icmp_ln125_94 = icmp_eq  i6 %tmp_81, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3246 'icmp' 'icmp_ln125_94' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3247 [1/1] (0.70ns)   --->   "%icmp_ln125_95 = icmp_eq  i6 %tmp_81, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3247 'icmp' 'icmp_ln125_95' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3248 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_165)   --->   "%select_ln125_92 = select i1 %and_ln125_162, i1 %icmp_ln125_94, i1 %icmp_ln125_95" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3248 'select' 'select_ln125_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3249 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_166)   --->   "%tmp_369 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_41, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3249 'bitselect' 'tmp_369' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3250 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_166)   --->   "%xor_ln125_407 = xor i1 %tmp_369, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3250 'xor' 'xor_ln125_407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3251 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_166)   --->   "%and_ln125_163 = and i1 %icmp_ln125_93, i1 %xor_ln125_407" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3251 'and' 'and_ln125_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3252 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_166)   --->   "%select_ln125_93 = select i1 %and_ln125_162, i1 %and_ln125_163, i1 %icmp_ln125_94" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3252 'select' 'select_ln125_93' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3253 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_71)   --->   "%and_ln125_164 = and i1 %and_ln125_162, i1 %icmp_ln125_94" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3253 'and' 'and_ln125_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3254 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_165)   --->   "%xor_ln125_93 = xor i1 %select_ln125_92, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3254 'xor' 'xor_ln125_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3255 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_165)   --->   "%or_ln125_70 = or i1 %tmp_368, i1 %xor_ln125_93" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3255 'or' 'or_ln125_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3256 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_165)   --->   "%xor_ln125_94 = xor i1 %tmp_364, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3256 'xor' 'xor_ln125_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3257 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_165 = and i1 %or_ln125_70, i1 %xor_ln125_94" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3257 'and' 'and_ln125_165' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3258 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_166 = and i1 %tmp_368, i1 %select_ln125_93" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3258 'and' 'and_ln125_166' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3259 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_71)   --->   "%or_ln125_311 = or i1 %and_ln125_164, i1 %and_ln125_166" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3259 'or' 'or_ln125_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3260 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_71)   --->   "%xor_ln125_95 = xor i1 %or_ln125_311, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3260 'xor' 'xor_ln125_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3261 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_71)   --->   "%and_ln125_167 = and i1 %tmp_364, i1 %xor_ln125_95" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3261 'and' 'and_ln125_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3262 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_71 = or i1 %and_ln125_165, i1 %and_ln125_167" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3262 'or' 'or_ln125_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3263 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_50)   --->   "%select_ln125_110 = select i1 %and_ln125_193, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3263 'select' 'select_ln125_110' <Predicate = (or_ln125_83)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3264 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_50)   --->   "%select_ln125_111 = select i1 %or_ln125_83, i13 %select_ln125_110, i13 %sum_63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3264 'select' 'select_ln125_111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3265 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_50)   --->   "%shl_ln125_22 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_111, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3265 'bitconcatenate' 'shl_ln125_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3266 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_50)   --->   "%sext_ln125_23 = sext i22 %shl_ln125_22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3266 'sext' 'sext_ln125_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3267 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_50 = add i28 %sext_ln125_23, i28 %mul_ln126_28" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3267 'add' 'add_ln125_50' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3268 [1/1] (0.00ns)   --->   "%tmp_400 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_50, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3268 'bitselect' 'tmp_400' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3269 [1/1] (0.00ns) (grouped into LUT with out node sum_65)   --->   "%sum_64 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_50, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3269 'partselect' 'sum_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3270 [1/1] (0.00ns) (grouped into LUT with out node sum_65)   --->   "%tmp_401 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_50, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3270 'bitselect' 'tmp_401' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3271 [1/1] (0.00ns) (grouped into LUT with out node sum_65)   --->   "%tmp_402 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_50, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3271 'bitselect' 'tmp_402' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3272 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_197)   --->   "%tmp_403 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_50, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3272 'bitselect' 'tmp_403' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3273 [1/1] (0.00ns) (grouped into LUT with out node sum_65)   --->   "%or_ln125_84 = or i1 %tmp_401, i1 %icmp_ln125_112" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3273 'or' 'or_ln125_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3274 [1/1] (0.00ns) (grouped into LUT with out node sum_65)   --->   "%and_ln125_196 = and i1 %or_ln125_84, i1 %tmp_402" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3274 'and' 'and_ln125_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3275 [1/1] (0.00ns) (grouped into LUT with out node sum_65)   --->   "%zext_ln125_28 = zext i1 %and_ln125_196" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3275 'zext' 'zext_ln125_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3276 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_65 = add i13 %sum_64, i13 %zext_ln125_28" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3276 'add' 'sum_65' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3277 [1/1] (0.00ns)   --->   "%tmp_404 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_65, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3277 'bitselect' 'tmp_404' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3278 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_197)   --->   "%xor_ln125_112 = xor i1 %tmp_404, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3278 'xor' 'xor_ln125_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3279 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_197 = and i1 %tmp_403, i1 %xor_ln125_112" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3279 'and' 'and_ln125_197' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3280 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_50, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3280 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3281 [1/1] (0.70ns)   --->   "%icmp_ln125_113 = icmp_eq  i5 %tmp_98, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3281 'icmp' 'icmp_ln125_113' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3282 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_50, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3282 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3283 [1/1] (0.70ns)   --->   "%icmp_ln125_114 = icmp_eq  i6 %tmp_100, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3283 'icmp' 'icmp_ln125_114' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3284 [1/1] (0.70ns)   --->   "%icmp_ln125_115 = icmp_eq  i6 %tmp_100, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3284 'icmp' 'icmp_ln125_115' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3285 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_200)   --->   "%select_ln125_112 = select i1 %and_ln125_197, i1 %icmp_ln125_114, i1 %icmp_ln125_115" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3285 'select' 'select_ln125_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3286 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_201)   --->   "%tmp_405 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_50, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3286 'bitselect' 'tmp_405' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3287 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_201)   --->   "%xor_ln125_412 = xor i1 %tmp_405, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3287 'xor' 'xor_ln125_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3288 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_201)   --->   "%and_ln125_198 = and i1 %icmp_ln125_113, i1 %xor_ln125_412" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3288 'and' 'and_ln125_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3289 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_201)   --->   "%select_ln125_113 = select i1 %and_ln125_197, i1 %and_ln125_198, i1 %icmp_ln125_114" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3289 'select' 'select_ln125_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3290 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_86)   --->   "%and_ln125_199 = and i1 %and_ln125_197, i1 %icmp_ln125_114" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3290 'and' 'and_ln125_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3291 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_200)   --->   "%xor_ln125_113 = xor i1 %select_ln125_112, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3291 'xor' 'xor_ln125_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3292 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_200)   --->   "%or_ln125_85 = or i1 %tmp_404, i1 %xor_ln125_113" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3292 'or' 'or_ln125_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3293 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_200)   --->   "%xor_ln125_114 = xor i1 %tmp_400, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3293 'xor' 'xor_ln125_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3294 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_200 = and i1 %or_ln125_85, i1 %xor_ln125_114" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3294 'and' 'and_ln125_200' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3295 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_201 = and i1 %tmp_404, i1 %select_ln125_113" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3295 'and' 'and_ln125_201' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3296 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_86)   --->   "%or_ln125_316 = or i1 %and_ln125_199, i1 %and_ln125_201" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3296 'or' 'or_ln125_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3297 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_86)   --->   "%xor_ln125_115 = xor i1 %or_ln125_316, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3297 'xor' 'xor_ln125_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3298 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_86)   --->   "%and_ln125_202 = and i1 %tmp_400, i1 %xor_ln125_115" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3298 'and' 'and_ln125_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3299 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_86 = or i1 %and_ln125_200, i1 %and_ln125_202" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3299 'or' 'or_ln125_86' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3300 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_52)   --->   "%select_ln125_114 = select i1 %and_ln125_200, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3300 'select' 'select_ln125_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3301 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_52)   --->   "%select_ln125_115 = select i1 %or_ln125_86, i13 %select_ln125_114, i13 %sum_65" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3301 'select' 'select_ln125_115' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3302 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_52)   --->   "%shl_ln125_23 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_115, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3302 'bitconcatenate' 'shl_ln125_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3303 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_52)   --->   "%sext_ln125_24 = sext i22 %shl_ln125_23" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3303 'sext' 'sext_ln125_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3304 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_52 = add i28 %sext_ln125_24, i28 %mul_ln126_29" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3304 'add' 'add_ln125_52' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3305 [1/1] (0.00ns)   --->   "%tmp_406 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_52, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3305 'bitselect' 'tmp_406' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3306 [1/1] (0.00ns) (grouped into LUT with out node sum_67)   --->   "%sum_66 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_52, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3306 'partselect' 'sum_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3307 [1/1] (0.00ns) (grouped into LUT with out node sum_67)   --->   "%tmp_407 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_52, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3307 'bitselect' 'tmp_407' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3308 [1/1] (0.00ns) (grouped into LUT with out node sum_67)   --->   "%tmp_408 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_52, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3308 'bitselect' 'tmp_408' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3309 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_204)   --->   "%tmp_409 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_52, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3309 'bitselect' 'tmp_409' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3310 [1/1] (0.00ns) (grouped into LUT with out node sum_67)   --->   "%or_ln125_87 = or i1 %tmp_407, i1 %icmp_ln125_116" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3310 'or' 'or_ln125_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3311 [1/1] (0.00ns) (grouped into LUT with out node sum_67)   --->   "%and_ln125_203 = and i1 %or_ln125_87, i1 %tmp_408" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3311 'and' 'and_ln125_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3312 [1/1] (0.00ns) (grouped into LUT with out node sum_67)   --->   "%zext_ln125_29 = zext i1 %and_ln125_203" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3312 'zext' 'zext_ln125_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3313 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_67 = add i13 %sum_66, i13 %zext_ln125_29" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3313 'add' 'sum_67' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3314 [1/1] (0.00ns)   --->   "%tmp_410 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_67, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3314 'bitselect' 'tmp_410' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3315 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_204)   --->   "%xor_ln125_116 = xor i1 %tmp_410, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3315 'xor' 'xor_ln125_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3316 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_204 = and i1 %tmp_409, i1 %xor_ln125_116" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3316 'and' 'and_ln125_204' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3317 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_52, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3317 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3318 [1/1] (0.70ns)   --->   "%icmp_ln125_117 = icmp_eq  i5 %tmp_101, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3318 'icmp' 'icmp_ln125_117' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3319 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_52, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3319 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3320 [1/1] (0.70ns)   --->   "%icmp_ln125_118 = icmp_eq  i6 %tmp_103, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3320 'icmp' 'icmp_ln125_118' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3321 [1/1] (0.70ns)   --->   "%icmp_ln125_119 = icmp_eq  i6 %tmp_103, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3321 'icmp' 'icmp_ln125_119' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3322 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_207)   --->   "%select_ln125_116 = select i1 %and_ln125_204, i1 %icmp_ln125_118, i1 %icmp_ln125_119" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3322 'select' 'select_ln125_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3323 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_208)   --->   "%tmp_411 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_52, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3323 'bitselect' 'tmp_411' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3324 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_208)   --->   "%xor_ln125_413 = xor i1 %tmp_411, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3324 'xor' 'xor_ln125_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3325 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_208)   --->   "%and_ln125_205 = and i1 %icmp_ln125_117, i1 %xor_ln125_413" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3325 'and' 'and_ln125_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3326 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_208)   --->   "%select_ln125_117 = select i1 %and_ln125_204, i1 %and_ln125_205, i1 %icmp_ln125_118" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3326 'select' 'select_ln125_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3327 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_89)   --->   "%and_ln125_206 = and i1 %and_ln125_204, i1 %icmp_ln125_118" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3327 'and' 'and_ln125_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3328 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_207)   --->   "%xor_ln125_117 = xor i1 %select_ln125_116, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3328 'xor' 'xor_ln125_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3329 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_207)   --->   "%or_ln125_88 = or i1 %tmp_410, i1 %xor_ln125_117" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3329 'or' 'or_ln125_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3330 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_207)   --->   "%xor_ln125_118 = xor i1 %tmp_406, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3330 'xor' 'xor_ln125_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3331 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_207 = and i1 %or_ln125_88, i1 %xor_ln125_118" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3331 'and' 'and_ln125_207' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3332 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_208 = and i1 %tmp_410, i1 %select_ln125_117" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3332 'and' 'and_ln125_208' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3333 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_89)   --->   "%or_ln125_317 = or i1 %and_ln125_206, i1 %and_ln125_208" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3333 'or' 'or_ln125_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3334 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_89)   --->   "%xor_ln125_119 = xor i1 %or_ln125_317, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3334 'xor' 'xor_ln125_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3335 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_89)   --->   "%and_ln125_209 = and i1 %tmp_406, i1 %xor_ln125_119" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3335 'and' 'and_ln125_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3336 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_89 = or i1 %and_ln125_207, i1 %and_ln125_209" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3336 'or' 'or_ln125_89' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3337 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_61)   --->   "%select_ln125_134 = select i1 %and_ln125_235, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3337 'select' 'select_ln125_134' <Predicate = (or_ln125_101)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3338 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_61)   --->   "%select_ln125_135 = select i1 %or_ln125_101, i13 %select_ln125_134, i13 %sum_77" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3338 'select' 'select_ln125_135' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3339 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_61)   --->   "%shl_ln125_27 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_135, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3339 'bitconcatenate' 'shl_ln125_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3340 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_61)   --->   "%sext_ln125_28 = sext i22 %shl_ln125_27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3340 'sext' 'sext_ln125_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3341 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_61 = add i28 %sext_ln125_28, i28 %mul_ln126_34" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3341 'add' 'add_ln125_61' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3342 [1/1] (0.00ns)   --->   "%tmp_442 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_61, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3342 'bitselect' 'tmp_442' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3343 [1/1] (0.00ns) (grouped into LUT with out node sum_79)   --->   "%sum_78 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_61, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3343 'partselect' 'sum_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3344 [1/1] (0.00ns) (grouped into LUT with out node sum_79)   --->   "%tmp_443 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_61, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3344 'bitselect' 'tmp_443' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3345 [1/1] (0.00ns) (grouped into LUT with out node sum_79)   --->   "%tmp_444 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_61, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3345 'bitselect' 'tmp_444' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3346 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_239)   --->   "%tmp_445 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_61, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3346 'bitselect' 'tmp_445' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3347 [1/1] (0.00ns) (grouped into LUT with out node sum_79)   --->   "%or_ln125_102 = or i1 %tmp_443, i1 %icmp_ln125_136" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3347 'or' 'or_ln125_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3348 [1/1] (0.00ns) (grouped into LUT with out node sum_79)   --->   "%and_ln125_238 = and i1 %or_ln125_102, i1 %tmp_444" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3348 'and' 'and_ln125_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3349 [1/1] (0.00ns) (grouped into LUT with out node sum_79)   --->   "%zext_ln125_34 = zext i1 %and_ln125_238" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3349 'zext' 'zext_ln125_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3350 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_79 = add i13 %sum_78, i13 %zext_ln125_34" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3350 'add' 'sum_79' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3351 [1/1] (0.00ns)   --->   "%tmp_446 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_79, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3351 'bitselect' 'tmp_446' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3352 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_239)   --->   "%xor_ln125_136 = xor i1 %tmp_446, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3352 'xor' 'xor_ln125_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3353 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_239 = and i1 %tmp_445, i1 %xor_ln125_136" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3353 'and' 'and_ln125_239' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3354 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_61, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3354 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3355 [1/1] (0.70ns)   --->   "%icmp_ln125_137 = icmp_eq  i5 %tmp_120, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3355 'icmp' 'icmp_ln125_137' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3356 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_61, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3356 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3357 [1/1] (0.70ns)   --->   "%icmp_ln125_138 = icmp_eq  i6 %tmp_122, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3357 'icmp' 'icmp_ln125_138' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3358 [1/1] (0.70ns)   --->   "%icmp_ln125_139 = icmp_eq  i6 %tmp_122, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3358 'icmp' 'icmp_ln125_139' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3359 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_242)   --->   "%select_ln125_136 = select i1 %and_ln125_239, i1 %icmp_ln125_138, i1 %icmp_ln125_139" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3359 'select' 'select_ln125_136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3360 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_243)   --->   "%tmp_447 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_61, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3360 'bitselect' 'tmp_447' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3361 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_243)   --->   "%xor_ln125_418 = xor i1 %tmp_447, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3361 'xor' 'xor_ln125_418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3362 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_243)   --->   "%and_ln125_240 = and i1 %icmp_ln125_137, i1 %xor_ln125_418" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3362 'and' 'and_ln125_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3363 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_243)   --->   "%select_ln125_137 = select i1 %and_ln125_239, i1 %and_ln125_240, i1 %icmp_ln125_138" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3363 'select' 'select_ln125_137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3364 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_104)   --->   "%and_ln125_241 = and i1 %and_ln125_239, i1 %icmp_ln125_138" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3364 'and' 'and_ln125_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3365 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_242)   --->   "%xor_ln125_137 = xor i1 %select_ln125_136, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3365 'xor' 'xor_ln125_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3366 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_242)   --->   "%or_ln125_103 = or i1 %tmp_446, i1 %xor_ln125_137" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3366 'or' 'or_ln125_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3367 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_242)   --->   "%xor_ln125_138 = xor i1 %tmp_442, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3367 'xor' 'xor_ln125_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3368 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_242 = and i1 %or_ln125_103, i1 %xor_ln125_138" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3368 'and' 'and_ln125_242' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3369 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_243 = and i1 %tmp_446, i1 %select_ln125_137" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3369 'and' 'and_ln125_243' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3370 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_104)   --->   "%or_ln125_322 = or i1 %and_ln125_241, i1 %and_ln125_243" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3370 'or' 'or_ln125_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3371 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_104)   --->   "%xor_ln125_139 = xor i1 %or_ln125_322, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3371 'xor' 'xor_ln125_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3372 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_104)   --->   "%and_ln125_244 = and i1 %tmp_442, i1 %xor_ln125_139" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3372 'and' 'and_ln125_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3373 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_104 = or i1 %and_ln125_242, i1 %and_ln125_244" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3373 'or' 'or_ln125_104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3374 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_63)   --->   "%select_ln125_138 = select i1 %and_ln125_242, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3374 'select' 'select_ln125_138' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3375 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_63)   --->   "%select_ln125_139 = select i1 %or_ln125_104, i13 %select_ln125_138, i13 %sum_79" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3375 'select' 'select_ln125_139' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3376 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_63)   --->   "%shl_ln125_28 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_139, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3376 'bitconcatenate' 'shl_ln125_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3377 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_63)   --->   "%sext_ln125_29 = sext i22 %shl_ln125_28" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3377 'sext' 'sext_ln125_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3378 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_63 = add i28 %sext_ln125_29, i28 %mul_ln126_35" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3378 'add' 'add_ln125_63' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3379 [1/1] (0.00ns)   --->   "%tmp_448 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_63, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3379 'bitselect' 'tmp_448' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3380 [1/1] (0.00ns) (grouped into LUT with out node sum_81)   --->   "%sum_80 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_63, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3380 'partselect' 'sum_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3381 [1/1] (0.00ns) (grouped into LUT with out node sum_81)   --->   "%tmp_449 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_63, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3381 'bitselect' 'tmp_449' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3382 [1/1] (0.00ns) (grouped into LUT with out node sum_81)   --->   "%tmp_450 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_63, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3382 'bitselect' 'tmp_450' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3383 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_246)   --->   "%tmp_451 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_63, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3383 'bitselect' 'tmp_451' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3384 [1/1] (0.00ns) (grouped into LUT with out node sum_81)   --->   "%or_ln125_105 = or i1 %tmp_449, i1 %icmp_ln125_140" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3384 'or' 'or_ln125_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3385 [1/1] (0.00ns) (grouped into LUT with out node sum_81)   --->   "%and_ln125_245 = and i1 %or_ln125_105, i1 %tmp_450" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3385 'and' 'and_ln125_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3386 [1/1] (0.00ns) (grouped into LUT with out node sum_81)   --->   "%zext_ln125_35 = zext i1 %and_ln125_245" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3386 'zext' 'zext_ln125_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3387 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_81 = add i13 %sum_80, i13 %zext_ln125_35" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3387 'add' 'sum_81' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3388 [1/1] (0.00ns)   --->   "%tmp_452 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_81, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3388 'bitselect' 'tmp_452' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3389 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_246)   --->   "%xor_ln125_140 = xor i1 %tmp_452, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3389 'xor' 'xor_ln125_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3390 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_246 = and i1 %tmp_451, i1 %xor_ln125_140" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3390 'and' 'and_ln125_246' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3391 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_63, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3391 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3392 [1/1] (0.70ns)   --->   "%icmp_ln125_141 = icmp_eq  i5 %tmp_123, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3392 'icmp' 'icmp_ln125_141' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3393 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_63, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3393 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3394 [1/1] (0.70ns)   --->   "%icmp_ln125_142 = icmp_eq  i6 %tmp_125, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3394 'icmp' 'icmp_ln125_142' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3395 [1/1] (0.70ns)   --->   "%icmp_ln125_143 = icmp_eq  i6 %tmp_125, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3395 'icmp' 'icmp_ln125_143' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3396 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_249)   --->   "%select_ln125_140 = select i1 %and_ln125_246, i1 %icmp_ln125_142, i1 %icmp_ln125_143" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3396 'select' 'select_ln125_140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3397 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_250)   --->   "%tmp_453 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_63, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3397 'bitselect' 'tmp_453' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3398 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_250)   --->   "%xor_ln125_419 = xor i1 %tmp_453, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3398 'xor' 'xor_ln125_419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3399 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_250)   --->   "%and_ln125_247 = and i1 %icmp_ln125_141, i1 %xor_ln125_419" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3399 'and' 'and_ln125_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3400 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_250)   --->   "%select_ln125_141 = select i1 %and_ln125_246, i1 %and_ln125_247, i1 %icmp_ln125_142" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3400 'select' 'select_ln125_141' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3401 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_107)   --->   "%and_ln125_248 = and i1 %and_ln125_246, i1 %icmp_ln125_142" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3401 'and' 'and_ln125_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3402 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_249)   --->   "%xor_ln125_141 = xor i1 %select_ln125_140, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3402 'xor' 'xor_ln125_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3403 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_249)   --->   "%or_ln125_106 = or i1 %tmp_452, i1 %xor_ln125_141" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3403 'or' 'or_ln125_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3404 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_249)   --->   "%xor_ln125_142 = xor i1 %tmp_448, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3404 'xor' 'xor_ln125_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3405 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_249 = and i1 %or_ln125_106, i1 %xor_ln125_142" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3405 'and' 'and_ln125_249' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3406 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_250 = and i1 %tmp_452, i1 %select_ln125_141" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3406 'and' 'and_ln125_250' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3407 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_107)   --->   "%or_ln125_323 = or i1 %and_ln125_248, i1 %and_ln125_250" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3407 'or' 'or_ln125_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3408 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_107)   --->   "%xor_ln125_143 = xor i1 %or_ln125_323, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3408 'xor' 'xor_ln125_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3409 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_107)   --->   "%and_ln125_251 = and i1 %tmp_448, i1 %xor_ln125_143" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3409 'and' 'and_ln125_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3410 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_107 = or i1 %and_ln125_249, i1 %and_ln125_251" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3410 'or' 'or_ln125_107' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3411 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_72)   --->   "%select_ln125_158 = select i1 %and_ln125_277, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3411 'select' 'select_ln125_158' <Predicate = (or_ln125_119)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3412 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_72)   --->   "%select_ln125_159 = select i1 %or_ln125_119, i13 %select_ln125_158, i13 %sum_91" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3412 'select' 'select_ln125_159' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3413 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_72)   --->   "%shl_ln125_32 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_159, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3413 'bitconcatenate' 'shl_ln125_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3414 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_72)   --->   "%sext_ln125_33 = sext i22 %shl_ln125_32" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3414 'sext' 'sext_ln125_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3415 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_72 = add i28 %sext_ln125_33, i28 %mul_ln126_40" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3415 'add' 'add_ln125_72' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3416 [1/1] (0.00ns)   --->   "%tmp_484 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_72, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3416 'bitselect' 'tmp_484' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3417 [1/1] (0.00ns) (grouped into LUT with out node sum_93)   --->   "%sum_92 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_72, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3417 'partselect' 'sum_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3418 [1/1] (0.00ns) (grouped into LUT with out node sum_93)   --->   "%tmp_485 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_72, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3418 'bitselect' 'tmp_485' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3419 [1/1] (0.00ns) (grouped into LUT with out node sum_93)   --->   "%tmp_486 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_72, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3419 'bitselect' 'tmp_486' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3420 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_281)   --->   "%tmp_487 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_72, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3420 'bitselect' 'tmp_487' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3421 [1/1] (0.00ns) (grouped into LUT with out node sum_93)   --->   "%or_ln125_120 = or i1 %tmp_485, i1 %icmp_ln125_160" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3421 'or' 'or_ln125_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3422 [1/1] (0.00ns) (grouped into LUT with out node sum_93)   --->   "%and_ln125_280 = and i1 %or_ln125_120, i1 %tmp_486" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3422 'and' 'and_ln125_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3423 [1/1] (0.00ns) (grouped into LUT with out node sum_93)   --->   "%zext_ln125_40 = zext i1 %and_ln125_280" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3423 'zext' 'zext_ln125_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3424 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_93 = add i13 %sum_92, i13 %zext_ln125_40" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3424 'add' 'sum_93' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3425 [1/1] (0.00ns)   --->   "%tmp_488 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_93, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3425 'bitselect' 'tmp_488' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3426 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_281)   --->   "%xor_ln125_160 = xor i1 %tmp_488, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3426 'xor' 'xor_ln125_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3427 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_281 = and i1 %tmp_487, i1 %xor_ln125_160" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3427 'and' 'and_ln125_281' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3428 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_72, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3428 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3429 [1/1] (0.70ns)   --->   "%icmp_ln125_161 = icmp_eq  i5 %tmp_142, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3429 'icmp' 'icmp_ln125_161' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3430 [1/1] (0.00ns)   --->   "%tmp_144 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_72, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3430 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3431 [1/1] (0.70ns)   --->   "%icmp_ln125_162 = icmp_eq  i6 %tmp_144, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3431 'icmp' 'icmp_ln125_162' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3432 [1/1] (0.70ns)   --->   "%icmp_ln125_163 = icmp_eq  i6 %tmp_144, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3432 'icmp' 'icmp_ln125_163' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3433 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_284)   --->   "%select_ln125_160 = select i1 %and_ln125_281, i1 %icmp_ln125_162, i1 %icmp_ln125_163" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3433 'select' 'select_ln125_160' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3434 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_285)   --->   "%tmp_489 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_72, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3434 'bitselect' 'tmp_489' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3435 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_285)   --->   "%xor_ln125_424 = xor i1 %tmp_489, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3435 'xor' 'xor_ln125_424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3436 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_285)   --->   "%and_ln125_282 = and i1 %icmp_ln125_161, i1 %xor_ln125_424" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3436 'and' 'and_ln125_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3437 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_285)   --->   "%select_ln125_161 = select i1 %and_ln125_281, i1 %and_ln125_282, i1 %icmp_ln125_162" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3437 'select' 'select_ln125_161' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3438 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_122)   --->   "%and_ln125_283 = and i1 %and_ln125_281, i1 %icmp_ln125_162" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3438 'and' 'and_ln125_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3439 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_284)   --->   "%xor_ln125_161 = xor i1 %select_ln125_160, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3439 'xor' 'xor_ln125_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3440 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_284)   --->   "%or_ln125_121 = or i1 %tmp_488, i1 %xor_ln125_161" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3440 'or' 'or_ln125_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3441 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_284)   --->   "%xor_ln125_162 = xor i1 %tmp_484, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3441 'xor' 'xor_ln125_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3442 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_284 = and i1 %or_ln125_121, i1 %xor_ln125_162" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3442 'and' 'and_ln125_284' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3443 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_285 = and i1 %tmp_488, i1 %select_ln125_161" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3443 'and' 'and_ln125_285' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3444 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_122)   --->   "%or_ln125_328 = or i1 %and_ln125_283, i1 %and_ln125_285" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3444 'or' 'or_ln125_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3445 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_122)   --->   "%xor_ln125_163 = xor i1 %or_ln125_328, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3445 'xor' 'xor_ln125_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3446 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_122)   --->   "%and_ln125_286 = and i1 %tmp_484, i1 %xor_ln125_163" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3446 'and' 'and_ln125_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3447 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_122 = or i1 %and_ln125_284, i1 %and_ln125_286" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3447 'or' 'or_ln125_122' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3448 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_74)   --->   "%select_ln125_162 = select i1 %and_ln125_284, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3448 'select' 'select_ln125_162' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3449 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_74)   --->   "%select_ln125_163 = select i1 %or_ln125_122, i13 %select_ln125_162, i13 %sum_93" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3449 'select' 'select_ln125_163' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3450 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_74)   --->   "%shl_ln125_33 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_163, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3450 'bitconcatenate' 'shl_ln125_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3451 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_74)   --->   "%sext_ln125_34 = sext i22 %shl_ln125_33" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3451 'sext' 'sext_ln125_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3452 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_74 = add i28 %sext_ln125_34, i28 %mul_ln126_41" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3452 'add' 'add_ln125_74' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3453 [1/1] (0.00ns)   --->   "%tmp_490 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_74, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3453 'bitselect' 'tmp_490' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3454 [1/1] (0.00ns) (grouped into LUT with out node sum_95)   --->   "%sum_94 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_74, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3454 'partselect' 'sum_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3455 [1/1] (0.00ns) (grouped into LUT with out node sum_95)   --->   "%tmp_491 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_74, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3455 'bitselect' 'tmp_491' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3456 [1/1] (0.00ns) (grouped into LUT with out node sum_95)   --->   "%tmp_492 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_74, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3456 'bitselect' 'tmp_492' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3457 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_288)   --->   "%tmp_493 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_74, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3457 'bitselect' 'tmp_493' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3458 [1/1] (0.00ns) (grouped into LUT with out node sum_95)   --->   "%or_ln125_123 = or i1 %tmp_491, i1 %icmp_ln125_164" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3458 'or' 'or_ln125_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3459 [1/1] (0.00ns) (grouped into LUT with out node sum_95)   --->   "%and_ln125_287 = and i1 %or_ln125_123, i1 %tmp_492" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3459 'and' 'and_ln125_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3460 [1/1] (0.00ns) (grouped into LUT with out node sum_95)   --->   "%zext_ln125_41 = zext i1 %and_ln125_287" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3460 'zext' 'zext_ln125_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3461 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_95 = add i13 %sum_94, i13 %zext_ln125_41" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3461 'add' 'sum_95' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3462 [1/1] (0.00ns)   --->   "%tmp_494 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_95, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3462 'bitselect' 'tmp_494' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3463 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_288)   --->   "%xor_ln125_164 = xor i1 %tmp_494, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3463 'xor' 'xor_ln125_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3464 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_288 = and i1 %tmp_493, i1 %xor_ln125_164" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3464 'and' 'and_ln125_288' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3465 [1/1] (0.00ns)   --->   "%tmp_145 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_74, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3465 'partselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3466 [1/1] (0.70ns)   --->   "%icmp_ln125_165 = icmp_eq  i5 %tmp_145, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3466 'icmp' 'icmp_ln125_165' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3467 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_74, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3467 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3468 [1/1] (0.70ns)   --->   "%icmp_ln125_166 = icmp_eq  i6 %tmp_147, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3468 'icmp' 'icmp_ln125_166' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3469 [1/1] (0.70ns)   --->   "%icmp_ln125_167 = icmp_eq  i6 %tmp_147, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3469 'icmp' 'icmp_ln125_167' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3470 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_291)   --->   "%select_ln125_164 = select i1 %and_ln125_288, i1 %icmp_ln125_166, i1 %icmp_ln125_167" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3470 'select' 'select_ln125_164' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3471 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_292)   --->   "%tmp_495 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_74, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3471 'bitselect' 'tmp_495' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3472 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_292)   --->   "%xor_ln125_425 = xor i1 %tmp_495, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3472 'xor' 'xor_ln125_425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3473 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_292)   --->   "%and_ln125_289 = and i1 %icmp_ln125_165, i1 %xor_ln125_425" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3473 'and' 'and_ln125_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3474 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_292)   --->   "%select_ln125_165 = select i1 %and_ln125_288, i1 %and_ln125_289, i1 %icmp_ln125_166" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3474 'select' 'select_ln125_165' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3475 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_125)   --->   "%and_ln125_290 = and i1 %and_ln125_288, i1 %icmp_ln125_166" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3475 'and' 'and_ln125_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3476 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_291)   --->   "%xor_ln125_165 = xor i1 %select_ln125_164, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3476 'xor' 'xor_ln125_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3477 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_291)   --->   "%or_ln125_124 = or i1 %tmp_494, i1 %xor_ln125_165" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3477 'or' 'or_ln125_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3478 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_291)   --->   "%xor_ln125_166 = xor i1 %tmp_490, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3478 'xor' 'xor_ln125_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3479 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_291 = and i1 %or_ln125_124, i1 %xor_ln125_166" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3479 'and' 'and_ln125_291' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3480 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_292 = and i1 %tmp_494, i1 %select_ln125_165" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3480 'and' 'and_ln125_292' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3481 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_125)   --->   "%or_ln125_329 = or i1 %and_ln125_290, i1 %and_ln125_292" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3481 'or' 'or_ln125_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3482 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_125)   --->   "%xor_ln125_167 = xor i1 %or_ln125_329, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3482 'xor' 'xor_ln125_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3483 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_125)   --->   "%and_ln125_293 = and i1 %tmp_490, i1 %xor_ln125_167" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3483 'and' 'and_ln125_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3484 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_125 = or i1 %and_ln125_291, i1 %and_ln125_293" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3484 'or' 'or_ln125_125' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3485 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_83)   --->   "%select_ln125_182 = select i1 %and_ln125_319, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3485 'select' 'select_ln125_182' <Predicate = (or_ln125_137)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3486 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_83)   --->   "%select_ln125_183 = select i1 %or_ln125_137, i13 %select_ln125_182, i13 %sum_105" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3486 'select' 'select_ln125_183' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3487 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_83)   --->   "%shl_ln125_37 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_183, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3487 'bitconcatenate' 'shl_ln125_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3488 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_83)   --->   "%sext_ln125_38 = sext i22 %shl_ln125_37" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3488 'sext' 'sext_ln125_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3489 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_83 = add i28 %sext_ln125_38, i28 %mul_ln126_46" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3489 'add' 'add_ln125_83' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3490 [1/1] (0.00ns)   --->   "%tmp_526 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_83, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3490 'bitselect' 'tmp_526' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3491 [1/1] (0.00ns) (grouped into LUT with out node sum_107)   --->   "%sum_106 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_83, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3491 'partselect' 'sum_106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3492 [1/1] (0.00ns) (grouped into LUT with out node sum_107)   --->   "%tmp_527 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_83, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3492 'bitselect' 'tmp_527' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3493 [1/1] (0.00ns) (grouped into LUT with out node sum_107)   --->   "%tmp_528 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_83, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3493 'bitselect' 'tmp_528' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3494 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_323)   --->   "%tmp_529 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_83, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3494 'bitselect' 'tmp_529' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3495 [1/1] (0.00ns) (grouped into LUT with out node sum_107)   --->   "%or_ln125_138 = or i1 %tmp_527, i1 %icmp_ln125_184" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3495 'or' 'or_ln125_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3496 [1/1] (0.00ns) (grouped into LUT with out node sum_107)   --->   "%and_ln125_322 = and i1 %or_ln125_138, i1 %tmp_528" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3496 'and' 'and_ln125_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3497 [1/1] (0.00ns) (grouped into LUT with out node sum_107)   --->   "%zext_ln125_46 = zext i1 %and_ln125_322" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3497 'zext' 'zext_ln125_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3498 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_107 = add i13 %sum_106, i13 %zext_ln125_46" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3498 'add' 'sum_107' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3499 [1/1] (0.00ns)   --->   "%tmp_530 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_107, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3499 'bitselect' 'tmp_530' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3500 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_323)   --->   "%xor_ln125_184 = xor i1 %tmp_530, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3500 'xor' 'xor_ln125_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3501 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_323 = and i1 %tmp_529, i1 %xor_ln125_184" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3501 'and' 'and_ln125_323' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3502 [1/1] (0.00ns)   --->   "%tmp_164 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_83, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3502 'partselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3503 [1/1] (0.70ns)   --->   "%icmp_ln125_185 = icmp_eq  i5 %tmp_164, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3503 'icmp' 'icmp_ln125_185' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3504 [1/1] (0.00ns)   --->   "%tmp_166 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_83, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3504 'partselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3505 [1/1] (0.70ns)   --->   "%icmp_ln125_186 = icmp_eq  i6 %tmp_166, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3505 'icmp' 'icmp_ln125_186' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3506 [1/1] (0.70ns)   --->   "%icmp_ln125_187 = icmp_eq  i6 %tmp_166, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3506 'icmp' 'icmp_ln125_187' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3507 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_326)   --->   "%select_ln125_184 = select i1 %and_ln125_323, i1 %icmp_ln125_186, i1 %icmp_ln125_187" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3507 'select' 'select_ln125_184' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3508 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_327)   --->   "%tmp_531 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_83, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3508 'bitselect' 'tmp_531' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3509 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_327)   --->   "%xor_ln125_430 = xor i1 %tmp_531, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3509 'xor' 'xor_ln125_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3510 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_327)   --->   "%and_ln125_324 = and i1 %icmp_ln125_185, i1 %xor_ln125_430" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3510 'and' 'and_ln125_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3511 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_327)   --->   "%select_ln125_185 = select i1 %and_ln125_323, i1 %and_ln125_324, i1 %icmp_ln125_186" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3511 'select' 'select_ln125_185' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3512 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_140)   --->   "%and_ln125_325 = and i1 %and_ln125_323, i1 %icmp_ln125_186" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3512 'and' 'and_ln125_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3513 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_326)   --->   "%xor_ln125_185 = xor i1 %select_ln125_184, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3513 'xor' 'xor_ln125_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3514 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_326)   --->   "%or_ln125_139 = or i1 %tmp_530, i1 %xor_ln125_185" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3514 'or' 'or_ln125_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3515 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_326)   --->   "%xor_ln125_186 = xor i1 %tmp_526, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3515 'xor' 'xor_ln125_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3516 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_326 = and i1 %or_ln125_139, i1 %xor_ln125_186" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3516 'and' 'and_ln125_326' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3517 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_327 = and i1 %tmp_530, i1 %select_ln125_185" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3517 'and' 'and_ln125_327' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3518 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_140)   --->   "%or_ln125_334 = or i1 %and_ln125_325, i1 %and_ln125_327" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3518 'or' 'or_ln125_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3519 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_140)   --->   "%xor_ln125_187 = xor i1 %or_ln125_334, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3519 'xor' 'xor_ln125_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3520 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_140)   --->   "%and_ln125_328 = and i1 %tmp_526, i1 %xor_ln125_187" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3520 'and' 'and_ln125_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3521 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_140 = or i1 %and_ln125_326, i1 %and_ln125_328" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3521 'or' 'or_ln125_140' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3522 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_85)   --->   "%select_ln125_186 = select i1 %and_ln125_326, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3522 'select' 'select_ln125_186' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3523 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_85)   --->   "%select_ln125_187 = select i1 %or_ln125_140, i13 %select_ln125_186, i13 %sum_107" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3523 'select' 'select_ln125_187' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3524 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_85)   --->   "%shl_ln125_38 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_187, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3524 'bitconcatenate' 'shl_ln125_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3525 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_85)   --->   "%sext_ln125_39 = sext i22 %shl_ln125_38" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3525 'sext' 'sext_ln125_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3526 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_85 = add i28 %sext_ln125_39, i28 %mul_ln126_47" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3526 'add' 'add_ln125_85' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3527 [1/1] (0.00ns)   --->   "%tmp_532 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_85, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3527 'bitselect' 'tmp_532' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3528 [1/1] (0.00ns) (grouped into LUT with out node sum_109)   --->   "%sum_108 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_85, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3528 'partselect' 'sum_108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3529 [1/1] (0.00ns) (grouped into LUT with out node sum_109)   --->   "%tmp_533 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_85, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3529 'bitselect' 'tmp_533' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3530 [1/1] (0.00ns) (grouped into LUT with out node sum_109)   --->   "%tmp_534 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_85, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3530 'bitselect' 'tmp_534' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3531 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_330)   --->   "%tmp_535 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_85, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3531 'bitselect' 'tmp_535' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3532 [1/1] (0.00ns) (grouped into LUT with out node sum_109)   --->   "%or_ln125_141 = or i1 %tmp_533, i1 %icmp_ln125_188" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3532 'or' 'or_ln125_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3533 [1/1] (0.00ns) (grouped into LUT with out node sum_109)   --->   "%and_ln125_329 = and i1 %or_ln125_141, i1 %tmp_534" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3533 'and' 'and_ln125_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3534 [1/1] (0.00ns) (grouped into LUT with out node sum_109)   --->   "%zext_ln125_47 = zext i1 %and_ln125_329" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3534 'zext' 'zext_ln125_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3535 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_109 = add i13 %sum_108, i13 %zext_ln125_47" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3535 'add' 'sum_109' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3536 [1/1] (0.00ns)   --->   "%tmp_536 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_109, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3536 'bitselect' 'tmp_536' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3537 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_330)   --->   "%xor_ln125_188 = xor i1 %tmp_536, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3537 'xor' 'xor_ln125_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3538 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_330 = and i1 %tmp_535, i1 %xor_ln125_188" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3538 'and' 'and_ln125_330' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3539 [1/1] (0.00ns)   --->   "%tmp_167 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_85, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3539 'partselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3540 [1/1] (0.70ns)   --->   "%icmp_ln125_189 = icmp_eq  i5 %tmp_167, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3540 'icmp' 'icmp_ln125_189' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3541 [1/1] (0.00ns)   --->   "%tmp_169 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_85, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3541 'partselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3542 [1/1] (0.70ns)   --->   "%icmp_ln125_190 = icmp_eq  i6 %tmp_169, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3542 'icmp' 'icmp_ln125_190' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3543 [1/1] (0.70ns)   --->   "%icmp_ln125_191 = icmp_eq  i6 %tmp_169, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3543 'icmp' 'icmp_ln125_191' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3544 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_333)   --->   "%select_ln125_188 = select i1 %and_ln125_330, i1 %icmp_ln125_190, i1 %icmp_ln125_191" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3544 'select' 'select_ln125_188' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3545 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_334)   --->   "%tmp_537 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_85, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3545 'bitselect' 'tmp_537' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3546 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_334)   --->   "%xor_ln125_431 = xor i1 %tmp_537, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3546 'xor' 'xor_ln125_431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3547 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_334)   --->   "%and_ln125_331 = and i1 %icmp_ln125_189, i1 %xor_ln125_431" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3547 'and' 'and_ln125_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3548 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_334)   --->   "%select_ln125_189 = select i1 %and_ln125_330, i1 %and_ln125_331, i1 %icmp_ln125_190" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3548 'select' 'select_ln125_189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3549 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_143)   --->   "%and_ln125_332 = and i1 %and_ln125_330, i1 %icmp_ln125_190" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3549 'and' 'and_ln125_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3550 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_333)   --->   "%xor_ln125_189 = xor i1 %select_ln125_188, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3550 'xor' 'xor_ln125_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3551 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_333)   --->   "%or_ln125_142 = or i1 %tmp_536, i1 %xor_ln125_189" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3551 'or' 'or_ln125_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3552 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_333)   --->   "%xor_ln125_190 = xor i1 %tmp_532, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3552 'xor' 'xor_ln125_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3553 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_333 = and i1 %or_ln125_142, i1 %xor_ln125_190" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3553 'and' 'and_ln125_333' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3554 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_334 = and i1 %tmp_536, i1 %select_ln125_189" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3554 'and' 'and_ln125_334' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3555 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_143)   --->   "%or_ln125_335 = or i1 %and_ln125_332, i1 %and_ln125_334" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3555 'or' 'or_ln125_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3556 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_143)   --->   "%xor_ln125_191 = xor i1 %or_ln125_335, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3556 'xor' 'xor_ln125_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3557 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_143)   --->   "%and_ln125_335 = and i1 %tmp_532, i1 %xor_ln125_191" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3557 'and' 'and_ln125_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3558 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_143 = or i1 %and_ln125_333, i1 %and_ln125_335" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3558 'or' 'or_ln125_143' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3559 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_94)   --->   "%select_ln125_206 = select i1 %and_ln125_361, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3559 'select' 'select_ln125_206' <Predicate = (or_ln125_155)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3560 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_94)   --->   "%select_ln125_207 = select i1 %or_ln125_155, i13 %select_ln125_206, i13 %sum_119" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3560 'select' 'select_ln125_207' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3561 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_94)   --->   "%shl_ln125_42 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_207, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3561 'bitconcatenate' 'shl_ln125_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3562 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_94)   --->   "%sext_ln125_43 = sext i22 %shl_ln125_42" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3562 'sext' 'sext_ln125_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3563 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_94 = add i28 %sext_ln125_43, i28 %mul_ln126_52" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3563 'add' 'add_ln125_94' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3564 [1/1] (0.00ns)   --->   "%tmp_568 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_94, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3564 'bitselect' 'tmp_568' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3565 [1/1] (0.00ns) (grouped into LUT with out node sum_121)   --->   "%sum_120 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_94, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3565 'partselect' 'sum_120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3566 [1/1] (0.00ns) (grouped into LUT with out node sum_121)   --->   "%tmp_569 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_94, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3566 'bitselect' 'tmp_569' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3567 [1/1] (0.00ns) (grouped into LUT with out node sum_121)   --->   "%tmp_570 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_94, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3567 'bitselect' 'tmp_570' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3568 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_365)   --->   "%tmp_571 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_94, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3568 'bitselect' 'tmp_571' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3569 [1/1] (0.00ns) (grouped into LUT with out node sum_121)   --->   "%or_ln125_156 = or i1 %tmp_569, i1 %icmp_ln125_208" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3569 'or' 'or_ln125_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3570 [1/1] (0.00ns) (grouped into LUT with out node sum_121)   --->   "%and_ln125_364 = and i1 %or_ln125_156, i1 %tmp_570" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3570 'and' 'and_ln125_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3571 [1/1] (0.00ns) (grouped into LUT with out node sum_121)   --->   "%zext_ln125_52 = zext i1 %and_ln125_364" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3571 'zext' 'zext_ln125_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3572 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_121 = add i13 %sum_120, i13 %zext_ln125_52" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3572 'add' 'sum_121' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3573 [1/1] (0.00ns)   --->   "%tmp_572 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_121, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3573 'bitselect' 'tmp_572' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3574 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_365)   --->   "%xor_ln125_208 = xor i1 %tmp_572, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3574 'xor' 'xor_ln125_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3575 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_365 = and i1 %tmp_571, i1 %xor_ln125_208" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3575 'and' 'and_ln125_365' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3576 [1/1] (0.00ns)   --->   "%tmp_186 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_94, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3576 'partselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3577 [1/1] (0.70ns)   --->   "%icmp_ln125_209 = icmp_eq  i5 %tmp_186, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3577 'icmp' 'icmp_ln125_209' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3578 [1/1] (0.00ns)   --->   "%tmp_188 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_94, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3578 'partselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3579 [1/1] (0.70ns)   --->   "%icmp_ln125_210 = icmp_eq  i6 %tmp_188, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3579 'icmp' 'icmp_ln125_210' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3580 [1/1] (0.70ns)   --->   "%icmp_ln125_211 = icmp_eq  i6 %tmp_188, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3580 'icmp' 'icmp_ln125_211' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3581 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_368)   --->   "%select_ln125_208 = select i1 %and_ln125_365, i1 %icmp_ln125_210, i1 %icmp_ln125_211" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3581 'select' 'select_ln125_208' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3582 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_369)   --->   "%tmp_573 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_94, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3582 'bitselect' 'tmp_573' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3583 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_369)   --->   "%xor_ln125_436 = xor i1 %tmp_573, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3583 'xor' 'xor_ln125_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3584 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_369)   --->   "%and_ln125_366 = and i1 %icmp_ln125_209, i1 %xor_ln125_436" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3584 'and' 'and_ln125_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3585 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_369)   --->   "%select_ln125_209 = select i1 %and_ln125_365, i1 %and_ln125_366, i1 %icmp_ln125_210" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3585 'select' 'select_ln125_209' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3586 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_158)   --->   "%and_ln125_367 = and i1 %and_ln125_365, i1 %icmp_ln125_210" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3586 'and' 'and_ln125_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3587 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_368)   --->   "%xor_ln125_209 = xor i1 %select_ln125_208, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3587 'xor' 'xor_ln125_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3588 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_368)   --->   "%or_ln125_157 = or i1 %tmp_572, i1 %xor_ln125_209" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3588 'or' 'or_ln125_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3589 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_368)   --->   "%xor_ln125_210 = xor i1 %tmp_568, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3589 'xor' 'xor_ln125_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3590 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_368 = and i1 %or_ln125_157, i1 %xor_ln125_210" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3590 'and' 'and_ln125_368' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3591 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_369 = and i1 %tmp_572, i1 %select_ln125_209" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3591 'and' 'and_ln125_369' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3592 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_158)   --->   "%or_ln125_340 = or i1 %and_ln125_367, i1 %and_ln125_369" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3592 'or' 'or_ln125_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3593 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_158)   --->   "%xor_ln125_211 = xor i1 %or_ln125_340, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3593 'xor' 'xor_ln125_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3594 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_158)   --->   "%and_ln125_370 = and i1 %tmp_568, i1 %xor_ln125_211" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3594 'and' 'and_ln125_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3595 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_158 = or i1 %and_ln125_368, i1 %and_ln125_370" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3595 'or' 'or_ln125_158' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3596 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_96)   --->   "%select_ln125_210 = select i1 %and_ln125_368, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3596 'select' 'select_ln125_210' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3597 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_96)   --->   "%select_ln125_211 = select i1 %or_ln125_158, i13 %select_ln125_210, i13 %sum_121" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3597 'select' 'select_ln125_211' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3598 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_96)   --->   "%shl_ln125_43 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_211, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3598 'bitconcatenate' 'shl_ln125_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3599 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_96)   --->   "%sext_ln125_44 = sext i22 %shl_ln125_43" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3599 'sext' 'sext_ln125_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3600 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_96 = add i28 %sext_ln125_44, i28 %mul_ln126_53" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3600 'add' 'add_ln125_96' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3601 [1/1] (0.00ns)   --->   "%tmp_574 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_96, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3601 'bitselect' 'tmp_574' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3602 [1/1] (0.00ns) (grouped into LUT with out node sum_123)   --->   "%sum_122 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_96, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3602 'partselect' 'sum_122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3603 [1/1] (0.00ns) (grouped into LUT with out node sum_123)   --->   "%tmp_575 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_96, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3603 'bitselect' 'tmp_575' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3604 [1/1] (0.00ns) (grouped into LUT with out node sum_123)   --->   "%tmp_576 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_96, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3604 'bitselect' 'tmp_576' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3605 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_372)   --->   "%tmp_577 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_96, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3605 'bitselect' 'tmp_577' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3606 [1/1] (0.00ns) (grouped into LUT with out node sum_123)   --->   "%or_ln125_159 = or i1 %tmp_575, i1 %icmp_ln125_212" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3606 'or' 'or_ln125_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3607 [1/1] (0.00ns) (grouped into LUT with out node sum_123)   --->   "%and_ln125_371 = and i1 %or_ln125_159, i1 %tmp_576" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3607 'and' 'and_ln125_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3608 [1/1] (0.00ns) (grouped into LUT with out node sum_123)   --->   "%zext_ln125_53 = zext i1 %and_ln125_371" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3608 'zext' 'zext_ln125_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3609 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_123 = add i13 %sum_122, i13 %zext_ln125_53" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3609 'add' 'sum_123' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3610 [1/1] (0.00ns)   --->   "%tmp_578 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_123, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3610 'bitselect' 'tmp_578' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3611 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_372)   --->   "%xor_ln125_212 = xor i1 %tmp_578, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3611 'xor' 'xor_ln125_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3612 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_372 = and i1 %tmp_577, i1 %xor_ln125_212" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3612 'and' 'and_ln125_372' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3613 [1/1] (0.00ns)   --->   "%tmp_189 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_96, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3613 'partselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3614 [1/1] (0.70ns)   --->   "%icmp_ln125_213 = icmp_eq  i5 %tmp_189, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3614 'icmp' 'icmp_ln125_213' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3615 [1/1] (0.00ns)   --->   "%tmp_191 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_96, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3615 'partselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3616 [1/1] (0.70ns)   --->   "%icmp_ln125_214 = icmp_eq  i6 %tmp_191, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3616 'icmp' 'icmp_ln125_214' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3617 [1/1] (0.70ns)   --->   "%icmp_ln125_215 = icmp_eq  i6 %tmp_191, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3617 'icmp' 'icmp_ln125_215' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3618 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_375)   --->   "%select_ln125_212 = select i1 %and_ln125_372, i1 %icmp_ln125_214, i1 %icmp_ln125_215" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3618 'select' 'select_ln125_212' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3619 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_376)   --->   "%tmp_579 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_96, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3619 'bitselect' 'tmp_579' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3620 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_376)   --->   "%xor_ln125_437 = xor i1 %tmp_579, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3620 'xor' 'xor_ln125_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3621 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_376)   --->   "%and_ln125_373 = and i1 %icmp_ln125_213, i1 %xor_ln125_437" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3621 'and' 'and_ln125_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3622 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_376)   --->   "%select_ln125_213 = select i1 %and_ln125_372, i1 %and_ln125_373, i1 %icmp_ln125_214" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3622 'select' 'select_ln125_213' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3623 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_161)   --->   "%and_ln125_374 = and i1 %and_ln125_372, i1 %icmp_ln125_214" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3623 'and' 'and_ln125_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3624 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_375)   --->   "%xor_ln125_213 = xor i1 %select_ln125_212, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3624 'xor' 'xor_ln125_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3625 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_375)   --->   "%or_ln125_160 = or i1 %tmp_578, i1 %xor_ln125_213" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3625 'or' 'or_ln125_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3626 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_375)   --->   "%xor_ln125_214 = xor i1 %tmp_574, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3626 'xor' 'xor_ln125_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3627 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_375 = and i1 %or_ln125_160, i1 %xor_ln125_214" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3627 'and' 'and_ln125_375' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3628 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_376 = and i1 %tmp_578, i1 %select_ln125_213" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3628 'and' 'and_ln125_376' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3629 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_161)   --->   "%or_ln125_341 = or i1 %and_ln125_374, i1 %and_ln125_376" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3629 'or' 'or_ln125_341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3630 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_161)   --->   "%xor_ln125_215 = xor i1 %or_ln125_341, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3630 'xor' 'xor_ln125_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3631 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_161)   --->   "%and_ln125_377 = and i1 %tmp_574, i1 %xor_ln125_215" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3631 'and' 'and_ln125_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3632 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_161 = or i1 %and_ln125_375, i1 %and_ln125_377" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3632 'or' 'or_ln125_161' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3633 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_105)   --->   "%select_ln125_230 = select i1 %and_ln125_403, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3633 'select' 'select_ln125_230' <Predicate = (or_ln125_173)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3634 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_105)   --->   "%select_ln125_231 = select i1 %or_ln125_173, i13 %select_ln125_230, i13 %sum_133" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3634 'select' 'select_ln125_231' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3635 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_105)   --->   "%shl_ln125_47 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_231, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3635 'bitconcatenate' 'shl_ln125_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3636 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_105)   --->   "%sext_ln125_48 = sext i22 %shl_ln125_47" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3636 'sext' 'sext_ln125_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3637 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_105 = add i28 %sext_ln125_48, i28 %mul_ln126_58" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3637 'add' 'add_ln125_105' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3638 [1/1] (0.00ns)   --->   "%tmp_610 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_105, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3638 'bitselect' 'tmp_610' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3639 [1/1] (0.00ns) (grouped into LUT with out node sum_135)   --->   "%sum_134 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_105, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3639 'partselect' 'sum_134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3640 [1/1] (0.00ns) (grouped into LUT with out node sum_135)   --->   "%tmp_611 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_105, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3640 'bitselect' 'tmp_611' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3641 [1/1] (0.00ns) (grouped into LUT with out node sum_135)   --->   "%tmp_612 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_105, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3641 'bitselect' 'tmp_612' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3642 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_407)   --->   "%tmp_613 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_105, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3642 'bitselect' 'tmp_613' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3643 [1/1] (0.00ns) (grouped into LUT with out node sum_135)   --->   "%or_ln125_174 = or i1 %tmp_611, i1 %icmp_ln125_232" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3643 'or' 'or_ln125_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3644 [1/1] (0.00ns) (grouped into LUT with out node sum_135)   --->   "%and_ln125_406 = and i1 %or_ln125_174, i1 %tmp_612" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3644 'and' 'and_ln125_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3645 [1/1] (0.00ns) (grouped into LUT with out node sum_135)   --->   "%zext_ln125_58 = zext i1 %and_ln125_406" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3645 'zext' 'zext_ln125_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3646 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_135 = add i13 %sum_134, i13 %zext_ln125_58" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3646 'add' 'sum_135' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3647 [1/1] (0.00ns)   --->   "%tmp_614 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_135, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3647 'bitselect' 'tmp_614' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3648 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_407)   --->   "%xor_ln125_232 = xor i1 %tmp_614, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3648 'xor' 'xor_ln125_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3649 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_407 = and i1 %tmp_613, i1 %xor_ln125_232" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3649 'and' 'and_ln125_407' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3650 [1/1] (0.00ns)   --->   "%tmp_208 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_105, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3650 'partselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3651 [1/1] (0.70ns)   --->   "%icmp_ln125_233 = icmp_eq  i5 %tmp_208, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3651 'icmp' 'icmp_ln125_233' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3652 [1/1] (0.00ns)   --->   "%tmp_210 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_105, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3652 'partselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3653 [1/1] (0.70ns)   --->   "%icmp_ln125_234 = icmp_eq  i6 %tmp_210, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3653 'icmp' 'icmp_ln125_234' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3654 [1/1] (0.70ns)   --->   "%icmp_ln125_235 = icmp_eq  i6 %tmp_210, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3654 'icmp' 'icmp_ln125_235' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3655 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_410)   --->   "%select_ln125_232 = select i1 %and_ln125_407, i1 %icmp_ln125_234, i1 %icmp_ln125_235" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3655 'select' 'select_ln125_232' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3656 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_411)   --->   "%tmp_615 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_105, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3656 'bitselect' 'tmp_615' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3657 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_411)   --->   "%xor_ln125_442 = xor i1 %tmp_615, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3657 'xor' 'xor_ln125_442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3658 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_411)   --->   "%and_ln125_408 = and i1 %icmp_ln125_233, i1 %xor_ln125_442" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3658 'and' 'and_ln125_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3659 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_411)   --->   "%select_ln125_233 = select i1 %and_ln125_407, i1 %and_ln125_408, i1 %icmp_ln125_234" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3659 'select' 'select_ln125_233' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3660 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_176)   --->   "%and_ln125_409 = and i1 %and_ln125_407, i1 %icmp_ln125_234" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3660 'and' 'and_ln125_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3661 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_410)   --->   "%xor_ln125_233 = xor i1 %select_ln125_232, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3661 'xor' 'xor_ln125_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3662 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_410)   --->   "%or_ln125_175 = or i1 %tmp_614, i1 %xor_ln125_233" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3662 'or' 'or_ln125_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3663 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_410)   --->   "%xor_ln125_234 = xor i1 %tmp_610, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3663 'xor' 'xor_ln125_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3664 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_410 = and i1 %or_ln125_175, i1 %xor_ln125_234" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3664 'and' 'and_ln125_410' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3665 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_411 = and i1 %tmp_614, i1 %select_ln125_233" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3665 'and' 'and_ln125_411' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3666 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_176)   --->   "%or_ln125_346 = or i1 %and_ln125_409, i1 %and_ln125_411" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3666 'or' 'or_ln125_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3667 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_176)   --->   "%xor_ln125_235 = xor i1 %or_ln125_346, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3667 'xor' 'xor_ln125_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3668 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_176)   --->   "%and_ln125_412 = and i1 %tmp_610, i1 %xor_ln125_235" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3668 'and' 'and_ln125_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3669 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_176 = or i1 %and_ln125_410, i1 %and_ln125_412" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3669 'or' 'or_ln125_176' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3670 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_107)   --->   "%select_ln125_234 = select i1 %and_ln125_410, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3670 'select' 'select_ln125_234' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3671 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_107)   --->   "%select_ln125_235 = select i1 %or_ln125_176, i13 %select_ln125_234, i13 %sum_135" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3671 'select' 'select_ln125_235' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3672 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_107)   --->   "%shl_ln125_48 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_235, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3672 'bitconcatenate' 'shl_ln125_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3673 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_107)   --->   "%sext_ln125_49 = sext i22 %shl_ln125_48" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3673 'sext' 'sext_ln125_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3674 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_107 = add i28 %sext_ln125_49, i28 %mul_ln126_59" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3674 'add' 'add_ln125_107' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3675 [1/1] (0.00ns)   --->   "%tmp_616 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_107, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3675 'bitselect' 'tmp_616' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3676 [1/1] (0.00ns) (grouped into LUT with out node sum_137)   --->   "%sum_136 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_107, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3676 'partselect' 'sum_136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3677 [1/1] (0.00ns) (grouped into LUT with out node sum_137)   --->   "%tmp_617 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_107, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3677 'bitselect' 'tmp_617' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3678 [1/1] (0.00ns) (grouped into LUT with out node sum_137)   --->   "%tmp_618 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_107, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3678 'bitselect' 'tmp_618' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3679 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_414)   --->   "%tmp_619 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_107, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3679 'bitselect' 'tmp_619' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3680 [1/1] (0.00ns) (grouped into LUT with out node sum_137)   --->   "%or_ln125_177 = or i1 %tmp_617, i1 %icmp_ln125_236" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3680 'or' 'or_ln125_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3681 [1/1] (0.00ns) (grouped into LUT with out node sum_137)   --->   "%and_ln125_413 = and i1 %or_ln125_177, i1 %tmp_618" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3681 'and' 'and_ln125_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3682 [1/1] (0.00ns) (grouped into LUT with out node sum_137)   --->   "%zext_ln125_59 = zext i1 %and_ln125_413" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3682 'zext' 'zext_ln125_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3683 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_137 = add i13 %sum_136, i13 %zext_ln125_59" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3683 'add' 'sum_137' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3684 [1/1] (0.00ns)   --->   "%tmp_620 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_137, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3684 'bitselect' 'tmp_620' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3685 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_414)   --->   "%xor_ln125_236 = xor i1 %tmp_620, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3685 'xor' 'xor_ln125_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3686 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_414 = and i1 %tmp_619, i1 %xor_ln125_236" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3686 'and' 'and_ln125_414' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3687 [1/1] (0.00ns)   --->   "%tmp_211 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_107, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3687 'partselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3688 [1/1] (0.70ns)   --->   "%icmp_ln125_237 = icmp_eq  i5 %tmp_211, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3688 'icmp' 'icmp_ln125_237' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3689 [1/1] (0.00ns)   --->   "%tmp_213 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_107, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3689 'partselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3690 [1/1] (0.70ns)   --->   "%icmp_ln125_238 = icmp_eq  i6 %tmp_213, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3690 'icmp' 'icmp_ln125_238' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3691 [1/1] (0.70ns)   --->   "%icmp_ln125_239 = icmp_eq  i6 %tmp_213, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3691 'icmp' 'icmp_ln125_239' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3692 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_417)   --->   "%select_ln125_236 = select i1 %and_ln125_414, i1 %icmp_ln125_238, i1 %icmp_ln125_239" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3692 'select' 'select_ln125_236' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3693 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_418)   --->   "%tmp_621 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_107, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3693 'bitselect' 'tmp_621' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3694 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_418)   --->   "%xor_ln125_443 = xor i1 %tmp_621, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3694 'xor' 'xor_ln125_443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3695 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_418)   --->   "%and_ln125_415 = and i1 %icmp_ln125_237, i1 %xor_ln125_443" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3695 'and' 'and_ln125_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3696 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_418)   --->   "%select_ln125_237 = select i1 %and_ln125_414, i1 %and_ln125_415, i1 %icmp_ln125_238" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3696 'select' 'select_ln125_237' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3697 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_179)   --->   "%and_ln125_416 = and i1 %and_ln125_414, i1 %icmp_ln125_238" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3697 'and' 'and_ln125_416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3698 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_417)   --->   "%xor_ln125_237 = xor i1 %select_ln125_236, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3698 'xor' 'xor_ln125_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3699 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_417)   --->   "%or_ln125_178 = or i1 %tmp_620, i1 %xor_ln125_237" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3699 'or' 'or_ln125_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3700 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_417)   --->   "%xor_ln125_238 = xor i1 %tmp_616, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3700 'xor' 'xor_ln125_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3701 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_417 = and i1 %or_ln125_178, i1 %xor_ln125_238" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3701 'and' 'and_ln125_417' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3702 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_418 = and i1 %tmp_620, i1 %select_ln125_237" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3702 'and' 'and_ln125_418' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3703 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_179)   --->   "%or_ln125_347 = or i1 %and_ln125_416, i1 %and_ln125_418" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3703 'or' 'or_ln125_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3704 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_179)   --->   "%xor_ln125_239 = xor i1 %or_ln125_347, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3704 'xor' 'xor_ln125_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3705 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_179)   --->   "%and_ln125_419 = and i1 %tmp_616, i1 %xor_ln125_239" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3705 'and' 'and_ln125_419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3706 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_179 = or i1 %and_ln125_417, i1 %and_ln125_419" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3706 'or' 'or_ln125_179' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3707 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_116)   --->   "%select_ln125_254 = select i1 %and_ln125_445, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3707 'select' 'select_ln125_254' <Predicate = (or_ln125_191)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3708 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_116)   --->   "%select_ln125_255 = select i1 %or_ln125_191, i13 %select_ln125_254, i13 %sum_147" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3708 'select' 'select_ln125_255' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3709 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_116)   --->   "%shl_ln125_52 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_255, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3709 'bitconcatenate' 'shl_ln125_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3710 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_116)   --->   "%sext_ln125_53 = sext i22 %shl_ln125_52" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3710 'sext' 'sext_ln125_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3711 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_116 = add i28 %sext_ln125_53, i28 %mul_ln126_64" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3711 'add' 'add_ln125_116' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3712 [1/1] (0.00ns)   --->   "%tmp_652 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_116, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3712 'bitselect' 'tmp_652' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3713 [1/1] (0.00ns) (grouped into LUT with out node sum_149)   --->   "%sum_148 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_116, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3713 'partselect' 'sum_148' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3714 [1/1] (0.00ns) (grouped into LUT with out node sum_149)   --->   "%tmp_653 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_116, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3714 'bitselect' 'tmp_653' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3715 [1/1] (0.00ns) (grouped into LUT with out node sum_149)   --->   "%tmp_654 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_116, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3715 'bitselect' 'tmp_654' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3716 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_449)   --->   "%tmp_655 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_116, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3716 'bitselect' 'tmp_655' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3717 [1/1] (0.00ns) (grouped into LUT with out node sum_149)   --->   "%or_ln125_192 = or i1 %tmp_653, i1 %icmp_ln125_256" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3717 'or' 'or_ln125_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3718 [1/1] (0.00ns) (grouped into LUT with out node sum_149)   --->   "%and_ln125_448 = and i1 %or_ln125_192, i1 %tmp_654" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3718 'and' 'and_ln125_448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3719 [1/1] (0.00ns) (grouped into LUT with out node sum_149)   --->   "%zext_ln125_64 = zext i1 %and_ln125_448" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3719 'zext' 'zext_ln125_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3720 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_149 = add i13 %sum_148, i13 %zext_ln125_64" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3720 'add' 'sum_149' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3721 [1/1] (0.00ns)   --->   "%tmp_656 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_149, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3721 'bitselect' 'tmp_656' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3722 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_449)   --->   "%xor_ln125_256 = xor i1 %tmp_656, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3722 'xor' 'xor_ln125_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3723 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_449 = and i1 %tmp_655, i1 %xor_ln125_256" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3723 'and' 'and_ln125_449' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3724 [1/1] (0.00ns)   --->   "%tmp_230 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_116, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3724 'partselect' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3725 [1/1] (0.70ns)   --->   "%icmp_ln125_257 = icmp_eq  i5 %tmp_230, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3725 'icmp' 'icmp_ln125_257' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3726 [1/1] (0.00ns)   --->   "%tmp_232 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_116, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3726 'partselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3727 [1/1] (0.70ns)   --->   "%icmp_ln125_258 = icmp_eq  i6 %tmp_232, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3727 'icmp' 'icmp_ln125_258' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3728 [1/1] (0.70ns)   --->   "%icmp_ln125_259 = icmp_eq  i6 %tmp_232, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3728 'icmp' 'icmp_ln125_259' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3729 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_452)   --->   "%select_ln125_256 = select i1 %and_ln125_449, i1 %icmp_ln125_258, i1 %icmp_ln125_259" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3729 'select' 'select_ln125_256' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3730 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_453)   --->   "%tmp_657 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_116, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3730 'bitselect' 'tmp_657' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3731 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_453)   --->   "%xor_ln125_448 = xor i1 %tmp_657, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3731 'xor' 'xor_ln125_448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3732 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_453)   --->   "%and_ln125_450 = and i1 %icmp_ln125_257, i1 %xor_ln125_448" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3732 'and' 'and_ln125_450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3733 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_453)   --->   "%select_ln125_257 = select i1 %and_ln125_449, i1 %and_ln125_450, i1 %icmp_ln125_258" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3733 'select' 'select_ln125_257' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3734 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_194)   --->   "%and_ln125_451 = and i1 %and_ln125_449, i1 %icmp_ln125_258" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3734 'and' 'and_ln125_451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3735 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_452)   --->   "%xor_ln125_257 = xor i1 %select_ln125_256, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3735 'xor' 'xor_ln125_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3736 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_452)   --->   "%or_ln125_193 = or i1 %tmp_656, i1 %xor_ln125_257" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3736 'or' 'or_ln125_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3737 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_452)   --->   "%xor_ln125_258 = xor i1 %tmp_652, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3737 'xor' 'xor_ln125_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3738 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_452 = and i1 %or_ln125_193, i1 %xor_ln125_258" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3738 'and' 'and_ln125_452' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3739 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_453 = and i1 %tmp_656, i1 %select_ln125_257" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3739 'and' 'and_ln125_453' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3740 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_194)   --->   "%or_ln125_352 = or i1 %and_ln125_451, i1 %and_ln125_453" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3740 'or' 'or_ln125_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3741 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_194)   --->   "%xor_ln125_259 = xor i1 %or_ln125_352, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3741 'xor' 'xor_ln125_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3742 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_194)   --->   "%and_ln125_454 = and i1 %tmp_652, i1 %xor_ln125_259" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3742 'and' 'and_ln125_454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3743 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_194 = or i1 %and_ln125_452, i1 %and_ln125_454" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3743 'or' 'or_ln125_194' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3744 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_118)   --->   "%select_ln125_258 = select i1 %and_ln125_452, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3744 'select' 'select_ln125_258' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3745 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_118)   --->   "%select_ln125_259 = select i1 %or_ln125_194, i13 %select_ln125_258, i13 %sum_149" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3745 'select' 'select_ln125_259' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3746 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_118)   --->   "%shl_ln125_53 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_259, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3746 'bitconcatenate' 'shl_ln125_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3747 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_118)   --->   "%sext_ln125_54 = sext i22 %shl_ln125_53" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3747 'sext' 'sext_ln125_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3748 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_118 = add i28 %sext_ln125_54, i28 %mul_ln126_65" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3748 'add' 'add_ln125_118' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3749 [1/1] (0.00ns)   --->   "%tmp_658 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_118, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3749 'bitselect' 'tmp_658' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3750 [1/1] (0.00ns) (grouped into LUT with out node sum_151)   --->   "%sum_150 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_118, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3750 'partselect' 'sum_150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3751 [1/1] (0.00ns) (grouped into LUT with out node sum_151)   --->   "%tmp_659 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_118, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3751 'bitselect' 'tmp_659' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3752 [1/1] (0.00ns) (grouped into LUT with out node sum_151)   --->   "%tmp_660 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_118, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3752 'bitselect' 'tmp_660' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3753 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_456)   --->   "%tmp_661 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_118, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3753 'bitselect' 'tmp_661' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3754 [1/1] (0.00ns) (grouped into LUT with out node sum_151)   --->   "%or_ln125_195 = or i1 %tmp_659, i1 %icmp_ln125_260" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3754 'or' 'or_ln125_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3755 [1/1] (0.00ns) (grouped into LUT with out node sum_151)   --->   "%and_ln125_455 = and i1 %or_ln125_195, i1 %tmp_660" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3755 'and' 'and_ln125_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3756 [1/1] (0.00ns) (grouped into LUT with out node sum_151)   --->   "%zext_ln125_65 = zext i1 %and_ln125_455" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3756 'zext' 'zext_ln125_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3757 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_151 = add i13 %sum_150, i13 %zext_ln125_65" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3757 'add' 'sum_151' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3758 [1/1] (0.00ns)   --->   "%tmp_662 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_151, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3758 'bitselect' 'tmp_662' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3759 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_456)   --->   "%xor_ln125_260 = xor i1 %tmp_662, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3759 'xor' 'xor_ln125_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3760 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_456 = and i1 %tmp_661, i1 %xor_ln125_260" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3760 'and' 'and_ln125_456' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3761 [1/1] (0.00ns)   --->   "%tmp_233 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_118, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3761 'partselect' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3762 [1/1] (0.70ns)   --->   "%icmp_ln125_261 = icmp_eq  i5 %tmp_233, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3762 'icmp' 'icmp_ln125_261' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3763 [1/1] (0.00ns)   --->   "%tmp_235 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_118, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3763 'partselect' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3764 [1/1] (0.70ns)   --->   "%icmp_ln125_262 = icmp_eq  i6 %tmp_235, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3764 'icmp' 'icmp_ln125_262' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3765 [1/1] (0.70ns)   --->   "%icmp_ln125_263 = icmp_eq  i6 %tmp_235, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3765 'icmp' 'icmp_ln125_263' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3766 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_459)   --->   "%select_ln125_260 = select i1 %and_ln125_456, i1 %icmp_ln125_262, i1 %icmp_ln125_263" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3766 'select' 'select_ln125_260' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3767 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_460)   --->   "%tmp_663 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_118, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3767 'bitselect' 'tmp_663' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3768 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_460)   --->   "%xor_ln125_449 = xor i1 %tmp_663, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3768 'xor' 'xor_ln125_449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3769 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_460)   --->   "%and_ln125_457 = and i1 %icmp_ln125_261, i1 %xor_ln125_449" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3769 'and' 'and_ln125_457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3770 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_460)   --->   "%select_ln125_261 = select i1 %and_ln125_456, i1 %and_ln125_457, i1 %icmp_ln125_262" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3770 'select' 'select_ln125_261' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3771 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_197)   --->   "%and_ln125_458 = and i1 %and_ln125_456, i1 %icmp_ln125_262" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3771 'and' 'and_ln125_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3772 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_459)   --->   "%xor_ln125_261 = xor i1 %select_ln125_260, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3772 'xor' 'xor_ln125_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3773 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_459)   --->   "%or_ln125_196 = or i1 %tmp_662, i1 %xor_ln125_261" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3773 'or' 'or_ln125_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3774 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_459)   --->   "%xor_ln125_262 = xor i1 %tmp_658, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3774 'xor' 'xor_ln125_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3775 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_459 = and i1 %or_ln125_196, i1 %xor_ln125_262" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3775 'and' 'and_ln125_459' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3776 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_460 = and i1 %tmp_662, i1 %select_ln125_261" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3776 'and' 'and_ln125_460' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3777 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_197)   --->   "%or_ln125_353 = or i1 %and_ln125_458, i1 %and_ln125_460" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3777 'or' 'or_ln125_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3778 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_197)   --->   "%xor_ln125_263 = xor i1 %or_ln125_353, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3778 'xor' 'xor_ln125_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3779 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_197)   --->   "%and_ln125_461 = and i1 %tmp_658, i1 %xor_ln125_263" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3779 'and' 'and_ln125_461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3780 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_197 = or i1 %and_ln125_459, i1 %and_ln125_461" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3780 'or' 'or_ln125_197' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3781 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_127)   --->   "%select_ln125_278 = select i1 %and_ln125_487, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3781 'select' 'select_ln125_278' <Predicate = (or_ln125_209)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3782 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_127)   --->   "%select_ln125_279 = select i1 %or_ln125_209, i13 %select_ln125_278, i13 %sum_161" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3782 'select' 'select_ln125_279' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3783 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_127)   --->   "%shl_ln125_57 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_279, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3783 'bitconcatenate' 'shl_ln125_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3784 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_127)   --->   "%sext_ln125_58 = sext i22 %shl_ln125_57" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3784 'sext' 'sext_ln125_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3785 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_127 = add i28 %sext_ln125_58, i28 %mul_ln126_70" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3785 'add' 'add_ln125_127' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3786 [1/1] (0.00ns)   --->   "%tmp_694 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_127, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3786 'bitselect' 'tmp_694' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3787 [1/1] (0.00ns) (grouped into LUT with out node sum_163)   --->   "%sum_162 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_127, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3787 'partselect' 'sum_162' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3788 [1/1] (0.00ns) (grouped into LUT with out node sum_163)   --->   "%tmp_695 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_127, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3788 'bitselect' 'tmp_695' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3789 [1/1] (0.00ns) (grouped into LUT with out node sum_163)   --->   "%tmp_696 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_127, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3789 'bitselect' 'tmp_696' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3790 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_491)   --->   "%tmp_697 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_127, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3790 'bitselect' 'tmp_697' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3791 [1/1] (0.00ns) (grouped into LUT with out node sum_163)   --->   "%or_ln125_210 = or i1 %tmp_695, i1 %icmp_ln125_280" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3791 'or' 'or_ln125_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3792 [1/1] (0.00ns) (grouped into LUT with out node sum_163)   --->   "%and_ln125_490 = and i1 %or_ln125_210, i1 %tmp_696" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3792 'and' 'and_ln125_490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3793 [1/1] (0.00ns) (grouped into LUT with out node sum_163)   --->   "%zext_ln125_70 = zext i1 %and_ln125_490" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3793 'zext' 'zext_ln125_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3794 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_163 = add i13 %sum_162, i13 %zext_ln125_70" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3794 'add' 'sum_163' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3795 [1/1] (0.00ns)   --->   "%tmp_698 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_163, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3795 'bitselect' 'tmp_698' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3796 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_491)   --->   "%xor_ln125_280 = xor i1 %tmp_698, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3796 'xor' 'xor_ln125_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3797 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_491 = and i1 %tmp_697, i1 %xor_ln125_280" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3797 'and' 'and_ln125_491' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3798 [1/1] (0.00ns)   --->   "%tmp_252 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_127, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3798 'partselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3799 [1/1] (0.70ns)   --->   "%icmp_ln125_281 = icmp_eq  i5 %tmp_252, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3799 'icmp' 'icmp_ln125_281' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3800 [1/1] (0.00ns)   --->   "%tmp_254 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_127, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3800 'partselect' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3801 [1/1] (0.70ns)   --->   "%icmp_ln125_282 = icmp_eq  i6 %tmp_254, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3801 'icmp' 'icmp_ln125_282' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3802 [1/1] (0.70ns)   --->   "%icmp_ln125_283 = icmp_eq  i6 %tmp_254, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3802 'icmp' 'icmp_ln125_283' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3803 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_494)   --->   "%select_ln125_280 = select i1 %and_ln125_491, i1 %icmp_ln125_282, i1 %icmp_ln125_283" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3803 'select' 'select_ln125_280' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3804 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_495)   --->   "%tmp_699 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_127, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3804 'bitselect' 'tmp_699' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3805 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_495)   --->   "%xor_ln125_454 = xor i1 %tmp_699, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3805 'xor' 'xor_ln125_454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3806 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_495)   --->   "%and_ln125_492 = and i1 %icmp_ln125_281, i1 %xor_ln125_454" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3806 'and' 'and_ln125_492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3807 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_495)   --->   "%select_ln125_281 = select i1 %and_ln125_491, i1 %and_ln125_492, i1 %icmp_ln125_282" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3807 'select' 'select_ln125_281' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3808 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_212)   --->   "%and_ln125_493 = and i1 %and_ln125_491, i1 %icmp_ln125_282" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3808 'and' 'and_ln125_493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3809 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_494)   --->   "%xor_ln125_281 = xor i1 %select_ln125_280, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3809 'xor' 'xor_ln125_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3810 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_494)   --->   "%or_ln125_211 = or i1 %tmp_698, i1 %xor_ln125_281" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3810 'or' 'or_ln125_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3811 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_494)   --->   "%xor_ln125_282 = xor i1 %tmp_694, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3811 'xor' 'xor_ln125_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3812 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_494 = and i1 %or_ln125_211, i1 %xor_ln125_282" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3812 'and' 'and_ln125_494' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3813 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_495 = and i1 %tmp_698, i1 %select_ln125_281" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3813 'and' 'and_ln125_495' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3814 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_212)   --->   "%or_ln125_358 = or i1 %and_ln125_493, i1 %and_ln125_495" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3814 'or' 'or_ln125_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3815 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_212)   --->   "%xor_ln125_283 = xor i1 %or_ln125_358, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3815 'xor' 'xor_ln125_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3816 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_212)   --->   "%and_ln125_496 = and i1 %tmp_694, i1 %xor_ln125_283" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3816 'and' 'and_ln125_496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3817 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_212 = or i1 %and_ln125_494, i1 %and_ln125_496" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3817 'or' 'or_ln125_212' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3818 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_129)   --->   "%select_ln125_282 = select i1 %and_ln125_494, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3818 'select' 'select_ln125_282' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3819 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_129)   --->   "%select_ln125_283 = select i1 %or_ln125_212, i13 %select_ln125_282, i13 %sum_163" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3819 'select' 'select_ln125_283' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3820 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_129)   --->   "%shl_ln125_58 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_283, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3820 'bitconcatenate' 'shl_ln125_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3821 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_129)   --->   "%sext_ln125_59 = sext i22 %shl_ln125_58" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3821 'sext' 'sext_ln125_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3822 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_129 = add i28 %sext_ln125_59, i28 %mul_ln126_71" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3822 'add' 'add_ln125_129' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3823 [1/1] (0.00ns)   --->   "%tmp_700 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_129, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3823 'bitselect' 'tmp_700' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3824 [1/1] (0.00ns) (grouped into LUT with out node sum_165)   --->   "%sum_164 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_129, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3824 'partselect' 'sum_164' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3825 [1/1] (0.00ns) (grouped into LUT with out node sum_165)   --->   "%tmp_701 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_129, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3825 'bitselect' 'tmp_701' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3826 [1/1] (0.00ns) (grouped into LUT with out node sum_165)   --->   "%tmp_702 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_129, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3826 'bitselect' 'tmp_702' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3827 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_498)   --->   "%tmp_703 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_129, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3827 'bitselect' 'tmp_703' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3828 [1/1] (0.00ns) (grouped into LUT with out node sum_165)   --->   "%or_ln125_213 = or i1 %tmp_701, i1 %icmp_ln125_284" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3828 'or' 'or_ln125_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3829 [1/1] (0.00ns) (grouped into LUT with out node sum_165)   --->   "%and_ln125_497 = and i1 %or_ln125_213, i1 %tmp_702" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3829 'and' 'and_ln125_497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3830 [1/1] (0.00ns) (grouped into LUT with out node sum_165)   --->   "%zext_ln125_71 = zext i1 %and_ln125_497" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3830 'zext' 'zext_ln125_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3831 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_165 = add i13 %sum_164, i13 %zext_ln125_71" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3831 'add' 'sum_165' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3832 [1/1] (0.00ns)   --->   "%tmp_704 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_165, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3832 'bitselect' 'tmp_704' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3833 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_498)   --->   "%xor_ln125_284 = xor i1 %tmp_704, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3833 'xor' 'xor_ln125_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3834 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_498 = and i1 %tmp_703, i1 %xor_ln125_284" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3834 'and' 'and_ln125_498' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3835 [1/1] (0.00ns)   --->   "%tmp_255 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_129, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3835 'partselect' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3836 [1/1] (0.70ns)   --->   "%icmp_ln125_285 = icmp_eq  i5 %tmp_255, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3836 'icmp' 'icmp_ln125_285' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3837 [1/1] (0.00ns)   --->   "%tmp_257 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_129, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3837 'partselect' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3838 [1/1] (0.70ns)   --->   "%icmp_ln125_286 = icmp_eq  i6 %tmp_257, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3838 'icmp' 'icmp_ln125_286' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3839 [1/1] (0.70ns)   --->   "%icmp_ln125_287 = icmp_eq  i6 %tmp_257, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3839 'icmp' 'icmp_ln125_287' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3840 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_501)   --->   "%select_ln125_284 = select i1 %and_ln125_498, i1 %icmp_ln125_286, i1 %icmp_ln125_287" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3840 'select' 'select_ln125_284' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3841 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_502)   --->   "%tmp_705 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_129, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3841 'bitselect' 'tmp_705' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3842 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_502)   --->   "%xor_ln125_455 = xor i1 %tmp_705, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3842 'xor' 'xor_ln125_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3843 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_502)   --->   "%and_ln125_499 = and i1 %icmp_ln125_285, i1 %xor_ln125_455" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3843 'and' 'and_ln125_499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3844 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_502)   --->   "%select_ln125_285 = select i1 %and_ln125_498, i1 %and_ln125_499, i1 %icmp_ln125_286" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3844 'select' 'select_ln125_285' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3845 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_215)   --->   "%and_ln125_500 = and i1 %and_ln125_498, i1 %icmp_ln125_286" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3845 'and' 'and_ln125_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3846 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_501)   --->   "%xor_ln125_285 = xor i1 %select_ln125_284, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3846 'xor' 'xor_ln125_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3847 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_501)   --->   "%or_ln125_214 = or i1 %tmp_704, i1 %xor_ln125_285" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3847 'or' 'or_ln125_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3848 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_501)   --->   "%xor_ln125_286 = xor i1 %tmp_700, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3848 'xor' 'xor_ln125_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3849 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_501 = and i1 %or_ln125_214, i1 %xor_ln125_286" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3849 'and' 'and_ln125_501' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3850 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_502 = and i1 %tmp_704, i1 %select_ln125_285" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3850 'and' 'and_ln125_502' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3851 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_215)   --->   "%or_ln125_359 = or i1 %and_ln125_500, i1 %and_ln125_502" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3851 'or' 'or_ln125_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3852 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_215)   --->   "%xor_ln125_287 = xor i1 %or_ln125_359, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3852 'xor' 'xor_ln125_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3853 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_215)   --->   "%and_ln125_503 = and i1 %tmp_700, i1 %xor_ln125_287" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3853 'and' 'and_ln125_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3854 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_215 = or i1 %and_ln125_501, i1 %and_ln125_503" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3854 'or' 'or_ln125_215' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3855 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_138)   --->   "%select_ln125_302 = select i1 %and_ln125_529, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3855 'select' 'select_ln125_302' <Predicate = (or_ln125_227)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3856 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_138)   --->   "%select_ln125_303 = select i1 %or_ln125_227, i13 %select_ln125_302, i13 %sum_175" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3856 'select' 'select_ln125_303' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3857 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_138)   --->   "%shl_ln125_62 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_303, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3857 'bitconcatenate' 'shl_ln125_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3858 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_138)   --->   "%sext_ln125_63 = sext i22 %shl_ln125_62" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3858 'sext' 'sext_ln125_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3859 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_138 = add i28 %sext_ln125_63, i28 %mul_ln126_76" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3859 'add' 'add_ln125_138' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3860 [1/1] (0.00ns)   --->   "%tmp_736 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_138, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3860 'bitselect' 'tmp_736' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3861 [1/1] (0.00ns) (grouped into LUT with out node sum_177)   --->   "%sum_176 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_138, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3861 'partselect' 'sum_176' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3862 [1/1] (0.00ns) (grouped into LUT with out node sum_177)   --->   "%tmp_737 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_138, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3862 'bitselect' 'tmp_737' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3863 [1/1] (0.00ns) (grouped into LUT with out node sum_177)   --->   "%tmp_738 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_138, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3863 'bitselect' 'tmp_738' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3864 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_533)   --->   "%tmp_739 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_138, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3864 'bitselect' 'tmp_739' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3865 [1/1] (0.00ns) (grouped into LUT with out node sum_177)   --->   "%or_ln125_228 = or i1 %tmp_737, i1 %icmp_ln125_304" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3865 'or' 'or_ln125_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3866 [1/1] (0.00ns) (grouped into LUT with out node sum_177)   --->   "%and_ln125_532 = and i1 %or_ln125_228, i1 %tmp_738" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3866 'and' 'and_ln125_532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3867 [1/1] (0.00ns) (grouped into LUT with out node sum_177)   --->   "%zext_ln125_76 = zext i1 %and_ln125_532" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3867 'zext' 'zext_ln125_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3868 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_177 = add i13 %sum_176, i13 %zext_ln125_76" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3868 'add' 'sum_177' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3869 [1/1] (0.00ns)   --->   "%tmp_740 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_177, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3869 'bitselect' 'tmp_740' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3870 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_533)   --->   "%xor_ln125_304 = xor i1 %tmp_740, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3870 'xor' 'xor_ln125_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3871 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_533 = and i1 %tmp_739, i1 %xor_ln125_304" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3871 'and' 'and_ln125_533' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3872 [1/1] (0.00ns)   --->   "%tmp_274 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_138, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3872 'partselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3873 [1/1] (0.70ns)   --->   "%icmp_ln125_305 = icmp_eq  i5 %tmp_274, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3873 'icmp' 'icmp_ln125_305' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3874 [1/1] (0.00ns)   --->   "%tmp_276 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_138, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3874 'partselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3875 [1/1] (0.70ns)   --->   "%icmp_ln125_306 = icmp_eq  i6 %tmp_276, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3875 'icmp' 'icmp_ln125_306' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3876 [1/1] (0.70ns)   --->   "%icmp_ln125_307 = icmp_eq  i6 %tmp_276, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3876 'icmp' 'icmp_ln125_307' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3877 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_536)   --->   "%select_ln125_304 = select i1 %and_ln125_533, i1 %icmp_ln125_306, i1 %icmp_ln125_307" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3877 'select' 'select_ln125_304' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3878 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_537)   --->   "%tmp_741 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_138, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3878 'bitselect' 'tmp_741' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3879 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_537)   --->   "%xor_ln125_460 = xor i1 %tmp_741, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3879 'xor' 'xor_ln125_460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3880 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_537)   --->   "%and_ln125_534 = and i1 %icmp_ln125_305, i1 %xor_ln125_460" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3880 'and' 'and_ln125_534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3881 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_537)   --->   "%select_ln125_305 = select i1 %and_ln125_533, i1 %and_ln125_534, i1 %icmp_ln125_306" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3881 'select' 'select_ln125_305' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3882 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_230)   --->   "%and_ln125_535 = and i1 %and_ln125_533, i1 %icmp_ln125_306" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3882 'and' 'and_ln125_535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3883 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_536)   --->   "%xor_ln125_305 = xor i1 %select_ln125_304, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3883 'xor' 'xor_ln125_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3884 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_536)   --->   "%or_ln125_229 = or i1 %tmp_740, i1 %xor_ln125_305" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3884 'or' 'or_ln125_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3885 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_536)   --->   "%xor_ln125_306 = xor i1 %tmp_736, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3885 'xor' 'xor_ln125_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3886 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_536 = and i1 %or_ln125_229, i1 %xor_ln125_306" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3886 'and' 'and_ln125_536' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3887 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_537 = and i1 %tmp_740, i1 %select_ln125_305" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3887 'and' 'and_ln125_537' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3888 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_230)   --->   "%or_ln125_364 = or i1 %and_ln125_535, i1 %and_ln125_537" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3888 'or' 'or_ln125_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3889 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_230)   --->   "%xor_ln125_307 = xor i1 %or_ln125_364, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3889 'xor' 'xor_ln125_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3890 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_230)   --->   "%and_ln125_538 = and i1 %tmp_736, i1 %xor_ln125_307" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3890 'and' 'and_ln125_538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3891 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_230 = or i1 %and_ln125_536, i1 %and_ln125_538" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3891 'or' 'or_ln125_230' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3892 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_140)   --->   "%select_ln125_306 = select i1 %and_ln125_536, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3892 'select' 'select_ln125_306' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3893 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_140)   --->   "%select_ln125_307 = select i1 %or_ln125_230, i13 %select_ln125_306, i13 %sum_177" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3893 'select' 'select_ln125_307' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3894 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_140)   --->   "%shl_ln125_63 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_307, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3894 'bitconcatenate' 'shl_ln125_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3895 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_140)   --->   "%sext_ln125_64 = sext i22 %shl_ln125_63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3895 'sext' 'sext_ln125_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3896 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_140 = add i28 %sext_ln125_64, i28 %mul_ln126_77" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3896 'add' 'add_ln125_140' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3897 [1/1] (0.00ns)   --->   "%tmp_742 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_140, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3897 'bitselect' 'tmp_742' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3898 [1/1] (0.00ns) (grouped into LUT with out node sum_179)   --->   "%sum_178 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_140, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3898 'partselect' 'sum_178' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3899 [1/1] (0.00ns) (grouped into LUT with out node sum_179)   --->   "%tmp_743 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_140, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3899 'bitselect' 'tmp_743' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3900 [1/1] (0.00ns) (grouped into LUT with out node sum_179)   --->   "%tmp_744 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_140, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3900 'bitselect' 'tmp_744' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3901 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_540)   --->   "%tmp_745 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_140, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3901 'bitselect' 'tmp_745' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3902 [1/1] (0.00ns) (grouped into LUT with out node sum_179)   --->   "%or_ln125_231 = or i1 %tmp_743, i1 %icmp_ln125_308" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3902 'or' 'or_ln125_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3903 [1/1] (0.00ns) (grouped into LUT with out node sum_179)   --->   "%and_ln125_539 = and i1 %or_ln125_231, i1 %tmp_744" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3903 'and' 'and_ln125_539' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3904 [1/1] (0.00ns) (grouped into LUT with out node sum_179)   --->   "%zext_ln125_77 = zext i1 %and_ln125_539" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3904 'zext' 'zext_ln125_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3905 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_179 = add i13 %sum_178, i13 %zext_ln125_77" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3905 'add' 'sum_179' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3906 [1/1] (0.00ns)   --->   "%tmp_746 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_179, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3906 'bitselect' 'tmp_746' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3907 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_540)   --->   "%xor_ln125_308 = xor i1 %tmp_746, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3907 'xor' 'xor_ln125_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3908 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_540 = and i1 %tmp_745, i1 %xor_ln125_308" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3908 'and' 'and_ln125_540' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3909 [1/1] (0.00ns)   --->   "%tmp_277 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_140, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3909 'partselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3910 [1/1] (0.70ns)   --->   "%icmp_ln125_309 = icmp_eq  i5 %tmp_277, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3910 'icmp' 'icmp_ln125_309' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3911 [1/1] (0.00ns)   --->   "%tmp_279 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_140, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3911 'partselect' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3912 [1/1] (0.70ns)   --->   "%icmp_ln125_310 = icmp_eq  i6 %tmp_279, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3912 'icmp' 'icmp_ln125_310' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3913 [1/1] (0.70ns)   --->   "%icmp_ln125_311 = icmp_eq  i6 %tmp_279, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3913 'icmp' 'icmp_ln125_311' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3914 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_543)   --->   "%select_ln125_308 = select i1 %and_ln125_540, i1 %icmp_ln125_310, i1 %icmp_ln125_311" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3914 'select' 'select_ln125_308' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3915 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_544)   --->   "%tmp_747 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_140, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3915 'bitselect' 'tmp_747' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3916 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_544)   --->   "%xor_ln125_461 = xor i1 %tmp_747, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3916 'xor' 'xor_ln125_461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3917 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_544)   --->   "%and_ln125_541 = and i1 %icmp_ln125_309, i1 %xor_ln125_461" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3917 'and' 'and_ln125_541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3918 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_544)   --->   "%select_ln125_309 = select i1 %and_ln125_540, i1 %and_ln125_541, i1 %icmp_ln125_310" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3918 'select' 'select_ln125_309' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3919 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_233)   --->   "%and_ln125_542 = and i1 %and_ln125_540, i1 %icmp_ln125_310" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3919 'and' 'and_ln125_542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3920 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_543)   --->   "%xor_ln125_309 = xor i1 %select_ln125_308, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3920 'xor' 'xor_ln125_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3921 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_543)   --->   "%or_ln125_232 = or i1 %tmp_746, i1 %xor_ln125_309" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3921 'or' 'or_ln125_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3922 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_543)   --->   "%xor_ln125_310 = xor i1 %tmp_742, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3922 'xor' 'xor_ln125_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3923 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_543 = and i1 %or_ln125_232, i1 %xor_ln125_310" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3923 'and' 'and_ln125_543' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3924 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_544 = and i1 %tmp_746, i1 %select_ln125_309" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3924 'and' 'and_ln125_544' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3925 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_233)   --->   "%or_ln125_365 = or i1 %and_ln125_542, i1 %and_ln125_544" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3925 'or' 'or_ln125_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3926 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_233)   --->   "%xor_ln125_311 = xor i1 %or_ln125_365, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3926 'xor' 'xor_ln125_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3927 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_233)   --->   "%and_ln125_545 = and i1 %tmp_742, i1 %xor_ln125_311" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3927 'and' 'and_ln125_545' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3928 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_233 = or i1 %and_ln125_543, i1 %and_ln125_545" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3928 'or' 'or_ln125_233' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3929 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_149)   --->   "%select_ln125_326 = select i1 %and_ln125_571, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3929 'select' 'select_ln125_326' <Predicate = (or_ln125_245)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3930 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_149)   --->   "%select_ln125_327 = select i1 %or_ln125_245, i13 %select_ln125_326, i13 %sum_189" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3930 'select' 'select_ln125_327' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3931 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_149)   --->   "%shl_ln125_67 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_327, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3931 'bitconcatenate' 'shl_ln125_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3932 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_149)   --->   "%sext_ln125_68 = sext i22 %shl_ln125_67" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3932 'sext' 'sext_ln125_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3933 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_149 = add i28 %sext_ln125_68, i28 %mul_ln126_82" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3933 'add' 'add_ln125_149' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3934 [1/1] (0.00ns)   --->   "%tmp_778 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_149, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3934 'bitselect' 'tmp_778' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3935 [1/1] (0.00ns) (grouped into LUT with out node sum_191)   --->   "%sum_190 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_149, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3935 'partselect' 'sum_190' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3936 [1/1] (0.00ns) (grouped into LUT with out node sum_191)   --->   "%tmp_779 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_149, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3936 'bitselect' 'tmp_779' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3937 [1/1] (0.00ns) (grouped into LUT with out node sum_191)   --->   "%tmp_780 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_149, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3937 'bitselect' 'tmp_780' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3938 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_575)   --->   "%tmp_781 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_149, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3938 'bitselect' 'tmp_781' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3939 [1/1] (0.00ns) (grouped into LUT with out node sum_191)   --->   "%or_ln125_246 = or i1 %tmp_779, i1 %icmp_ln125_328" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3939 'or' 'or_ln125_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3940 [1/1] (0.00ns) (grouped into LUT with out node sum_191)   --->   "%and_ln125_574 = and i1 %or_ln125_246, i1 %tmp_780" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3940 'and' 'and_ln125_574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3941 [1/1] (0.00ns) (grouped into LUT with out node sum_191)   --->   "%zext_ln125_82 = zext i1 %and_ln125_574" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3941 'zext' 'zext_ln125_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3942 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_191 = add i13 %sum_190, i13 %zext_ln125_82" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3942 'add' 'sum_191' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3943 [1/1] (0.00ns)   --->   "%tmp_782 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_191, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3943 'bitselect' 'tmp_782' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3944 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_575)   --->   "%xor_ln125_328 = xor i1 %tmp_782, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3944 'xor' 'xor_ln125_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3945 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_575 = and i1 %tmp_781, i1 %xor_ln125_328" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3945 'and' 'and_ln125_575' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3946 [1/1] (0.00ns)   --->   "%tmp_296 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_149, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3946 'partselect' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3947 [1/1] (0.70ns)   --->   "%icmp_ln125_329 = icmp_eq  i5 %tmp_296, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3947 'icmp' 'icmp_ln125_329' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3948 [1/1] (0.00ns)   --->   "%tmp_298 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_149, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3948 'partselect' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3949 [1/1] (0.70ns)   --->   "%icmp_ln125_330 = icmp_eq  i6 %tmp_298, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3949 'icmp' 'icmp_ln125_330' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3950 [1/1] (0.70ns)   --->   "%icmp_ln125_331 = icmp_eq  i6 %tmp_298, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3950 'icmp' 'icmp_ln125_331' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3951 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_578)   --->   "%select_ln125_328 = select i1 %and_ln125_575, i1 %icmp_ln125_330, i1 %icmp_ln125_331" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3951 'select' 'select_ln125_328' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3952 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_579)   --->   "%tmp_783 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_149, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3952 'bitselect' 'tmp_783' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3953 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_579)   --->   "%xor_ln125_466 = xor i1 %tmp_783, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3953 'xor' 'xor_ln125_466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3954 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_579)   --->   "%and_ln125_576 = and i1 %icmp_ln125_329, i1 %xor_ln125_466" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3954 'and' 'and_ln125_576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3955 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_579)   --->   "%select_ln125_329 = select i1 %and_ln125_575, i1 %and_ln125_576, i1 %icmp_ln125_330" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3955 'select' 'select_ln125_329' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3956 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_248)   --->   "%and_ln125_577 = and i1 %and_ln125_575, i1 %icmp_ln125_330" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3956 'and' 'and_ln125_577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3957 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_578)   --->   "%xor_ln125_329 = xor i1 %select_ln125_328, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3957 'xor' 'xor_ln125_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3958 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_578)   --->   "%or_ln125_247 = or i1 %tmp_782, i1 %xor_ln125_329" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3958 'or' 'or_ln125_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3959 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_578)   --->   "%xor_ln125_330 = xor i1 %tmp_778, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3959 'xor' 'xor_ln125_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3960 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_578 = and i1 %or_ln125_247, i1 %xor_ln125_330" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3960 'and' 'and_ln125_578' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3961 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_579 = and i1 %tmp_782, i1 %select_ln125_329" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3961 'and' 'and_ln125_579' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3962 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_248)   --->   "%or_ln125_370 = or i1 %and_ln125_577, i1 %and_ln125_579" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3962 'or' 'or_ln125_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3963 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_248)   --->   "%xor_ln125_331 = xor i1 %or_ln125_370, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3963 'xor' 'xor_ln125_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3964 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_248)   --->   "%and_ln125_580 = and i1 %tmp_778, i1 %xor_ln125_331" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3964 'and' 'and_ln125_580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3965 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_248 = or i1 %and_ln125_578, i1 %and_ln125_580" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3965 'or' 'or_ln125_248' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3966 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_151)   --->   "%select_ln125_330 = select i1 %and_ln125_578, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3966 'select' 'select_ln125_330' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3967 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_151)   --->   "%select_ln125_331 = select i1 %or_ln125_248, i13 %select_ln125_330, i13 %sum_191" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3967 'select' 'select_ln125_331' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3968 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_151)   --->   "%shl_ln125_68 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_331, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3968 'bitconcatenate' 'shl_ln125_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3969 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_151)   --->   "%sext_ln125_69 = sext i22 %shl_ln125_68" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3969 'sext' 'sext_ln125_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3970 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_151 = add i28 %sext_ln125_69, i28 %mul_ln126_83" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3970 'add' 'add_ln125_151' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3971 [1/1] (0.00ns)   --->   "%tmp_784 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_151, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3971 'bitselect' 'tmp_784' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3972 [1/1] (0.00ns) (grouped into LUT with out node sum_193)   --->   "%sum_192 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_151, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3972 'partselect' 'sum_192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3973 [1/1] (0.00ns) (grouped into LUT with out node sum_193)   --->   "%tmp_785 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_151, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3973 'bitselect' 'tmp_785' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3974 [1/1] (0.00ns) (grouped into LUT with out node sum_193)   --->   "%tmp_786 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_151, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3974 'bitselect' 'tmp_786' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3975 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_582)   --->   "%tmp_787 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_151, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3975 'bitselect' 'tmp_787' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3976 [1/1] (0.00ns) (grouped into LUT with out node sum_193)   --->   "%or_ln125_249 = or i1 %tmp_785, i1 %icmp_ln125_332" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3976 'or' 'or_ln125_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3977 [1/1] (0.00ns) (grouped into LUT with out node sum_193)   --->   "%and_ln125_581 = and i1 %or_ln125_249, i1 %tmp_786" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3977 'and' 'and_ln125_581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3978 [1/1] (0.00ns) (grouped into LUT with out node sum_193)   --->   "%zext_ln125_83 = zext i1 %and_ln125_581" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3978 'zext' 'zext_ln125_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3979 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_193 = add i13 %sum_192, i13 %zext_ln125_83" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3979 'add' 'sum_193' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3980 [1/1] (0.00ns)   --->   "%tmp_788 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_193, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3980 'bitselect' 'tmp_788' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3981 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_582)   --->   "%xor_ln125_332 = xor i1 %tmp_788, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3981 'xor' 'xor_ln125_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3982 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_582 = and i1 %tmp_787, i1 %xor_ln125_332" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3982 'and' 'and_ln125_582' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3983 [1/1] (0.00ns)   --->   "%tmp_299 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_151, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3983 'partselect' 'tmp_299' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3984 [1/1] (0.70ns)   --->   "%icmp_ln125_333 = icmp_eq  i5 %tmp_299, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3984 'icmp' 'icmp_ln125_333' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3985 [1/1] (0.00ns)   --->   "%tmp_301 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_151, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3985 'partselect' 'tmp_301' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3986 [1/1] (0.70ns)   --->   "%icmp_ln125_334 = icmp_eq  i6 %tmp_301, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3986 'icmp' 'icmp_ln125_334' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3987 [1/1] (0.70ns)   --->   "%icmp_ln125_335 = icmp_eq  i6 %tmp_301, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3987 'icmp' 'icmp_ln125_335' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3988 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_585)   --->   "%select_ln125_332 = select i1 %and_ln125_582, i1 %icmp_ln125_334, i1 %icmp_ln125_335" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3988 'select' 'select_ln125_332' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3989 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_586)   --->   "%tmp_789 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_151, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3989 'bitselect' 'tmp_789' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3990 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_586)   --->   "%xor_ln125_467 = xor i1 %tmp_789, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3990 'xor' 'xor_ln125_467' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3991 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_586)   --->   "%and_ln125_583 = and i1 %icmp_ln125_333, i1 %xor_ln125_467" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3991 'and' 'and_ln125_583' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3992 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_586)   --->   "%select_ln125_333 = select i1 %and_ln125_582, i1 %and_ln125_583, i1 %icmp_ln125_334" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3992 'select' 'select_ln125_333' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3993 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_251)   --->   "%and_ln125_584 = and i1 %and_ln125_582, i1 %icmp_ln125_334" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3993 'and' 'and_ln125_584' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3994 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_585)   --->   "%xor_ln125_333 = xor i1 %select_ln125_332, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3994 'xor' 'xor_ln125_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3995 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_585)   --->   "%or_ln125_250 = or i1 %tmp_788, i1 %xor_ln125_333" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3995 'or' 'or_ln125_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3996 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_585)   --->   "%xor_ln125_334 = xor i1 %tmp_784, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3996 'xor' 'xor_ln125_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3997 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_585 = and i1 %or_ln125_250, i1 %xor_ln125_334" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3997 'and' 'and_ln125_585' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3998 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_586 = and i1 %tmp_788, i1 %select_ln125_333" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3998 'and' 'and_ln125_586' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3999 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_251)   --->   "%or_ln125_371 = or i1 %and_ln125_584, i1 %and_ln125_586" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3999 'or' 'or_ln125_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4000 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_251)   --->   "%xor_ln125_335 = xor i1 %or_ln125_371, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4000 'xor' 'xor_ln125_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4001 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_251)   --->   "%and_ln125_587 = and i1 %tmp_784, i1 %xor_ln125_335" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4001 'and' 'and_ln125_587' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4002 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_251 = or i1 %and_ln125_585, i1 %and_ln125_587" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4002 'or' 'or_ln125_251' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4003 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_160)   --->   "%select_ln125_350 = select i1 %and_ln125_613, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4003 'select' 'select_ln125_350' <Predicate = (or_ln125_263)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4004 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_160)   --->   "%select_ln125_351 = select i1 %or_ln125_263, i13 %select_ln125_350, i13 %sum_203" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4004 'select' 'select_ln125_351' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4005 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_160)   --->   "%shl_ln125_72 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_351, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4005 'bitconcatenate' 'shl_ln125_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4006 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_160)   --->   "%sext_ln125_73 = sext i22 %shl_ln125_72" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4006 'sext' 'sext_ln125_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4007 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_160 = add i28 %sext_ln125_73, i28 %mul_ln126_88" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4007 'add' 'add_ln125_160' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4008 [1/1] (0.00ns)   --->   "%tmp_820 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_160, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4008 'bitselect' 'tmp_820' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4009 [1/1] (0.00ns) (grouped into LUT with out node sum_205)   --->   "%sum_204 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_160, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4009 'partselect' 'sum_204' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4010 [1/1] (0.00ns) (grouped into LUT with out node sum_205)   --->   "%tmp_821 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_160, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4010 'bitselect' 'tmp_821' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4011 [1/1] (0.00ns) (grouped into LUT with out node sum_205)   --->   "%tmp_822 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_160, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4011 'bitselect' 'tmp_822' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4012 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_617)   --->   "%tmp_823 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_160, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4012 'bitselect' 'tmp_823' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4013 [1/1] (0.00ns) (grouped into LUT with out node sum_205)   --->   "%or_ln125_264 = or i1 %tmp_821, i1 %icmp_ln125_352" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4013 'or' 'or_ln125_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4014 [1/1] (0.00ns) (grouped into LUT with out node sum_205)   --->   "%and_ln125_616 = and i1 %or_ln125_264, i1 %tmp_822" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4014 'and' 'and_ln125_616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4015 [1/1] (0.00ns) (grouped into LUT with out node sum_205)   --->   "%zext_ln125_88 = zext i1 %and_ln125_616" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4015 'zext' 'zext_ln125_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4016 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_205 = add i13 %sum_204, i13 %zext_ln125_88" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4016 'add' 'sum_205' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4017 [1/1] (0.00ns)   --->   "%tmp_824 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_205, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4017 'bitselect' 'tmp_824' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4018 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_617)   --->   "%xor_ln125_352 = xor i1 %tmp_824, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4018 'xor' 'xor_ln125_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4019 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_617 = and i1 %tmp_823, i1 %xor_ln125_352" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4019 'and' 'and_ln125_617' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4020 [1/1] (0.00ns)   --->   "%tmp_318 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_160, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4020 'partselect' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4021 [1/1] (0.70ns)   --->   "%icmp_ln125_353 = icmp_eq  i5 %tmp_318, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4021 'icmp' 'icmp_ln125_353' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4022 [1/1] (0.00ns)   --->   "%tmp_320 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_160, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4022 'partselect' 'tmp_320' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4023 [1/1] (0.70ns)   --->   "%icmp_ln125_354 = icmp_eq  i6 %tmp_320, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4023 'icmp' 'icmp_ln125_354' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4024 [1/1] (0.70ns)   --->   "%icmp_ln125_355 = icmp_eq  i6 %tmp_320, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4024 'icmp' 'icmp_ln125_355' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4025 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_620)   --->   "%select_ln125_352 = select i1 %and_ln125_617, i1 %icmp_ln125_354, i1 %icmp_ln125_355" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4025 'select' 'select_ln125_352' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4026 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_621)   --->   "%tmp_825 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_160, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4026 'bitselect' 'tmp_825' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4027 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_621)   --->   "%xor_ln125_472 = xor i1 %tmp_825, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4027 'xor' 'xor_ln125_472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4028 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_621)   --->   "%and_ln125_618 = and i1 %icmp_ln125_353, i1 %xor_ln125_472" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4028 'and' 'and_ln125_618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4029 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_621)   --->   "%select_ln125_353 = select i1 %and_ln125_617, i1 %and_ln125_618, i1 %icmp_ln125_354" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4029 'select' 'select_ln125_353' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4030 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_266)   --->   "%and_ln125_619 = and i1 %and_ln125_617, i1 %icmp_ln125_354" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4030 'and' 'and_ln125_619' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4031 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_620)   --->   "%xor_ln125_353 = xor i1 %select_ln125_352, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4031 'xor' 'xor_ln125_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4032 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_620)   --->   "%or_ln125_265 = or i1 %tmp_824, i1 %xor_ln125_353" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4032 'or' 'or_ln125_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4033 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_620)   --->   "%xor_ln125_354 = xor i1 %tmp_820, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4033 'xor' 'xor_ln125_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4034 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_620 = and i1 %or_ln125_265, i1 %xor_ln125_354" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4034 'and' 'and_ln125_620' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4035 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_621 = and i1 %tmp_824, i1 %select_ln125_353" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4035 'and' 'and_ln125_621' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4036 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_266)   --->   "%or_ln125_376 = or i1 %and_ln125_619, i1 %and_ln125_621" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4036 'or' 'or_ln125_376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4037 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_266)   --->   "%xor_ln125_355 = xor i1 %or_ln125_376, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4037 'xor' 'xor_ln125_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4038 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_266)   --->   "%and_ln125_622 = and i1 %tmp_820, i1 %xor_ln125_355" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4038 'and' 'and_ln125_622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4039 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_266 = or i1 %and_ln125_620, i1 %and_ln125_622" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4039 'or' 'or_ln125_266' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4040 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_162)   --->   "%select_ln125_354 = select i1 %and_ln125_620, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4040 'select' 'select_ln125_354' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4041 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_162)   --->   "%select_ln125_355 = select i1 %or_ln125_266, i13 %select_ln125_354, i13 %sum_205" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4041 'select' 'select_ln125_355' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4042 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_162)   --->   "%shl_ln125_73 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_355, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4042 'bitconcatenate' 'shl_ln125_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4043 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_162)   --->   "%sext_ln125_74 = sext i22 %shl_ln125_73" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4043 'sext' 'sext_ln125_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4044 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_162 = add i28 %sext_ln125_74, i28 %mul_ln126_89" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4044 'add' 'add_ln125_162' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4045 [1/1] (0.00ns)   --->   "%tmp_826 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_162, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4045 'bitselect' 'tmp_826' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4046 [1/1] (0.00ns) (grouped into LUT with out node sum_207)   --->   "%sum_206 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_162, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4046 'partselect' 'sum_206' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4047 [1/1] (0.00ns) (grouped into LUT with out node sum_207)   --->   "%tmp_827 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_162, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4047 'bitselect' 'tmp_827' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4048 [1/1] (0.00ns) (grouped into LUT with out node sum_207)   --->   "%tmp_828 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_162, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4048 'bitselect' 'tmp_828' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4049 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_624)   --->   "%tmp_829 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_162, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4049 'bitselect' 'tmp_829' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4050 [1/1] (0.00ns) (grouped into LUT with out node sum_207)   --->   "%or_ln125_267 = or i1 %tmp_827, i1 %icmp_ln125_356" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4050 'or' 'or_ln125_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4051 [1/1] (0.00ns) (grouped into LUT with out node sum_207)   --->   "%and_ln125_623 = and i1 %or_ln125_267, i1 %tmp_828" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4051 'and' 'and_ln125_623' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4052 [1/1] (0.00ns) (grouped into LUT with out node sum_207)   --->   "%zext_ln125_89 = zext i1 %and_ln125_623" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4052 'zext' 'zext_ln125_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4053 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_207 = add i13 %sum_206, i13 %zext_ln125_89" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4053 'add' 'sum_207' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4054 [1/1] (0.00ns)   --->   "%tmp_830 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_207, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4054 'bitselect' 'tmp_830' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4055 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_624)   --->   "%xor_ln125_356 = xor i1 %tmp_830, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4055 'xor' 'xor_ln125_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4056 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_624 = and i1 %tmp_829, i1 %xor_ln125_356" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4056 'and' 'and_ln125_624' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4057 [1/1] (0.00ns)   --->   "%tmp_321 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_162, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4057 'partselect' 'tmp_321' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4058 [1/1] (0.70ns)   --->   "%icmp_ln125_357 = icmp_eq  i5 %tmp_321, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4058 'icmp' 'icmp_ln125_357' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4059 [1/1] (0.00ns)   --->   "%tmp_323 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_162, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4059 'partselect' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4060 [1/1] (0.70ns)   --->   "%icmp_ln125_358 = icmp_eq  i6 %tmp_323, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4060 'icmp' 'icmp_ln125_358' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4061 [1/1] (0.70ns)   --->   "%icmp_ln125_359 = icmp_eq  i6 %tmp_323, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4061 'icmp' 'icmp_ln125_359' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4062 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_627)   --->   "%select_ln125_356 = select i1 %and_ln125_624, i1 %icmp_ln125_358, i1 %icmp_ln125_359" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4062 'select' 'select_ln125_356' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4063 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_628)   --->   "%tmp_831 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_162, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4063 'bitselect' 'tmp_831' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4064 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_628)   --->   "%xor_ln125_473 = xor i1 %tmp_831, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4064 'xor' 'xor_ln125_473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4065 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_628)   --->   "%and_ln125_625 = and i1 %icmp_ln125_357, i1 %xor_ln125_473" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4065 'and' 'and_ln125_625' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4066 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_628)   --->   "%select_ln125_357 = select i1 %and_ln125_624, i1 %and_ln125_625, i1 %icmp_ln125_358" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4066 'select' 'select_ln125_357' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4067 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_269)   --->   "%and_ln125_626 = and i1 %and_ln125_624, i1 %icmp_ln125_358" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4067 'and' 'and_ln125_626' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4068 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_627)   --->   "%xor_ln125_357 = xor i1 %select_ln125_356, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4068 'xor' 'xor_ln125_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4069 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_627)   --->   "%or_ln125_268 = or i1 %tmp_830, i1 %xor_ln125_357" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4069 'or' 'or_ln125_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4070 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_627)   --->   "%xor_ln125_358 = xor i1 %tmp_826, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4070 'xor' 'xor_ln125_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4071 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_627 = and i1 %or_ln125_268, i1 %xor_ln125_358" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4071 'and' 'and_ln125_627' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4072 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_628 = and i1 %tmp_830, i1 %select_ln125_357" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4072 'and' 'and_ln125_628' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4073 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_269)   --->   "%or_ln125_377 = or i1 %and_ln125_626, i1 %and_ln125_628" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4073 'or' 'or_ln125_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4074 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_269)   --->   "%xor_ln125_359 = xor i1 %or_ln125_377, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4074 'xor' 'xor_ln125_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4075 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_269)   --->   "%and_ln125_629 = and i1 %tmp_826, i1 %xor_ln125_359" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4075 'and' 'and_ln125_629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4076 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_269 = or i1 %and_ln125_627, i1 %and_ln125_629" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4076 'or' 'or_ln125_269' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4077 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_171)   --->   "%select_ln125_374 = select i1 %and_ln125_655, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4077 'select' 'select_ln125_374' <Predicate = (or_ln125_281)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4078 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_171)   --->   "%select_ln125_375 = select i1 %or_ln125_281, i13 %select_ln125_374, i13 %sum_217" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4078 'select' 'select_ln125_375' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4079 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_171)   --->   "%shl_ln125_77 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_375, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4079 'bitconcatenate' 'shl_ln125_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4080 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_171)   --->   "%sext_ln125_78 = sext i22 %shl_ln125_77" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4080 'sext' 'sext_ln125_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4081 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_171 = add i28 %sext_ln125_78, i28 %mul_ln126_94" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4081 'add' 'add_ln125_171' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4082 [1/1] (0.00ns)   --->   "%tmp_862 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_171, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4082 'bitselect' 'tmp_862' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4083 [1/1] (0.00ns) (grouped into LUT with out node sum_219)   --->   "%sum_218 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_171, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4083 'partselect' 'sum_218' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4084 [1/1] (0.00ns) (grouped into LUT with out node sum_219)   --->   "%tmp_863 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_171, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4084 'bitselect' 'tmp_863' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4085 [1/1] (0.00ns) (grouped into LUT with out node sum_219)   --->   "%tmp_864 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_171, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4085 'bitselect' 'tmp_864' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4086 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_659)   --->   "%tmp_865 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_171, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4086 'bitselect' 'tmp_865' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4087 [1/1] (0.00ns) (grouped into LUT with out node sum_219)   --->   "%or_ln125_282 = or i1 %tmp_863, i1 %icmp_ln125_376" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4087 'or' 'or_ln125_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4088 [1/1] (0.00ns) (grouped into LUT with out node sum_219)   --->   "%and_ln125_658 = and i1 %or_ln125_282, i1 %tmp_864" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4088 'and' 'and_ln125_658' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4089 [1/1] (0.00ns) (grouped into LUT with out node sum_219)   --->   "%zext_ln125_94 = zext i1 %and_ln125_658" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4089 'zext' 'zext_ln125_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4090 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_219 = add i13 %sum_218, i13 %zext_ln125_94" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4090 'add' 'sum_219' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4091 [1/1] (0.00ns)   --->   "%tmp_866 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_219, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4091 'bitselect' 'tmp_866' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4092 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_659)   --->   "%xor_ln125_376 = xor i1 %tmp_866, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4092 'xor' 'xor_ln125_376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4093 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_659 = and i1 %tmp_865, i1 %xor_ln125_376" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4093 'and' 'and_ln125_659' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4094 [1/1] (0.00ns)   --->   "%tmp_340 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_171, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4094 'partselect' 'tmp_340' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4095 [1/1] (0.70ns)   --->   "%icmp_ln125_377 = icmp_eq  i5 %tmp_340, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4095 'icmp' 'icmp_ln125_377' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4096 [1/1] (0.00ns)   --->   "%tmp_342 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_171, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4096 'partselect' 'tmp_342' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4097 [1/1] (0.70ns)   --->   "%icmp_ln125_378 = icmp_eq  i6 %tmp_342, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4097 'icmp' 'icmp_ln125_378' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4098 [1/1] (0.70ns)   --->   "%icmp_ln125_379 = icmp_eq  i6 %tmp_342, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4098 'icmp' 'icmp_ln125_379' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4099 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_662)   --->   "%select_ln125_376 = select i1 %and_ln125_659, i1 %icmp_ln125_378, i1 %icmp_ln125_379" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4099 'select' 'select_ln125_376' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4100 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_663)   --->   "%tmp_867 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_171, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4100 'bitselect' 'tmp_867' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4101 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_663)   --->   "%xor_ln125_478 = xor i1 %tmp_867, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4101 'xor' 'xor_ln125_478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4102 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_663)   --->   "%and_ln125_660 = and i1 %icmp_ln125_377, i1 %xor_ln125_478" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4102 'and' 'and_ln125_660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4103 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_663)   --->   "%select_ln125_377 = select i1 %and_ln125_659, i1 %and_ln125_660, i1 %icmp_ln125_378" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4103 'select' 'select_ln125_377' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4104 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_284)   --->   "%and_ln125_661 = and i1 %and_ln125_659, i1 %icmp_ln125_378" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4104 'and' 'and_ln125_661' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4105 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_662)   --->   "%xor_ln125_377 = xor i1 %select_ln125_376, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4105 'xor' 'xor_ln125_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4106 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_662)   --->   "%or_ln125_283 = or i1 %tmp_866, i1 %xor_ln125_377" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4106 'or' 'or_ln125_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4107 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_662)   --->   "%xor_ln125_378 = xor i1 %tmp_862, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4107 'xor' 'xor_ln125_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4108 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_662 = and i1 %or_ln125_283, i1 %xor_ln125_378" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4108 'and' 'and_ln125_662' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4109 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_663 = and i1 %tmp_866, i1 %select_ln125_377" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4109 'and' 'and_ln125_663' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4110 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_284)   --->   "%or_ln125_382 = or i1 %and_ln125_661, i1 %and_ln125_663" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4110 'or' 'or_ln125_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4111 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_284)   --->   "%xor_ln125_379 = xor i1 %or_ln125_382, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4111 'xor' 'xor_ln125_379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4112 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_284)   --->   "%and_ln125_664 = and i1 %tmp_862, i1 %xor_ln125_379" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4112 'and' 'and_ln125_664' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4113 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_284 = or i1 %and_ln125_662, i1 %and_ln125_664" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4113 'or' 'or_ln125_284' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4114 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_173)   --->   "%select_ln125_378 = select i1 %and_ln125_662, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4114 'select' 'select_ln125_378' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4115 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_173)   --->   "%select_ln125_379 = select i1 %or_ln125_284, i13 %select_ln125_378, i13 %sum_219" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4115 'select' 'select_ln125_379' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4116 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_173)   --->   "%shl_ln125_78 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_379, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4116 'bitconcatenate' 'shl_ln125_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4117 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_173)   --->   "%sext_ln125_79 = sext i22 %shl_ln125_78" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4117 'sext' 'sext_ln125_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4118 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_173 = add i28 %sext_ln125_79, i28 %mul_ln126_95" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4118 'add' 'add_ln125_173' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4119 [1/1] (0.00ns)   --->   "%tmp_868 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_173, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4119 'bitselect' 'tmp_868' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4120 [1/1] (0.00ns) (grouped into LUT with out node sum_221)   --->   "%sum_220 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_173, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4120 'partselect' 'sum_220' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4121 [1/1] (0.00ns) (grouped into LUT with out node sum_221)   --->   "%tmp_869 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_173, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4121 'bitselect' 'tmp_869' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4122 [1/1] (0.00ns) (grouped into LUT with out node sum_221)   --->   "%tmp_870 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_173, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4122 'bitselect' 'tmp_870' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4123 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_666)   --->   "%tmp_871 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_173, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4123 'bitselect' 'tmp_871' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4124 [1/1] (0.00ns) (grouped into LUT with out node sum_221)   --->   "%or_ln125_285 = or i1 %tmp_869, i1 %icmp_ln125_380" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4124 'or' 'or_ln125_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4125 [1/1] (0.00ns) (grouped into LUT with out node sum_221)   --->   "%and_ln125_665 = and i1 %or_ln125_285, i1 %tmp_870" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4125 'and' 'and_ln125_665' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4126 [1/1] (0.00ns) (grouped into LUT with out node sum_221)   --->   "%zext_ln125_95 = zext i1 %and_ln125_665" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4126 'zext' 'zext_ln125_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4127 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_221 = add i13 %sum_220, i13 %zext_ln125_95" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4127 'add' 'sum_221' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4128 [1/1] (0.00ns)   --->   "%tmp_872 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_221, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4128 'bitselect' 'tmp_872' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4129 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_666)   --->   "%xor_ln125_380 = xor i1 %tmp_872, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4129 'xor' 'xor_ln125_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4130 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_666 = and i1 %tmp_871, i1 %xor_ln125_380" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4130 'and' 'and_ln125_666' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4131 [1/1] (0.00ns)   --->   "%tmp_343 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_173, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4131 'partselect' 'tmp_343' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4132 [1/1] (0.70ns)   --->   "%icmp_ln125_381 = icmp_eq  i5 %tmp_343, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4132 'icmp' 'icmp_ln125_381' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4133 [1/1] (0.00ns)   --->   "%tmp_345 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_173, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4133 'partselect' 'tmp_345' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4134 [1/1] (0.70ns)   --->   "%icmp_ln125_382 = icmp_eq  i6 %tmp_345, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4134 'icmp' 'icmp_ln125_382' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4135 [1/1] (0.70ns)   --->   "%icmp_ln125_383 = icmp_eq  i6 %tmp_345, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4135 'icmp' 'icmp_ln125_383' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4136 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_669)   --->   "%select_ln125_380 = select i1 %and_ln125_666, i1 %icmp_ln125_382, i1 %icmp_ln125_383" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4136 'select' 'select_ln125_380' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4137 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_670)   --->   "%tmp_873 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_173, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4137 'bitselect' 'tmp_873' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4138 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_670)   --->   "%xor_ln125_479 = xor i1 %tmp_873, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4138 'xor' 'xor_ln125_479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4139 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_670)   --->   "%and_ln125_667 = and i1 %icmp_ln125_381, i1 %xor_ln125_479" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4139 'and' 'and_ln125_667' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4140 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_670)   --->   "%select_ln125_381 = select i1 %and_ln125_666, i1 %and_ln125_667, i1 %icmp_ln125_382" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4140 'select' 'select_ln125_381' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4141 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_287)   --->   "%and_ln125_668 = and i1 %and_ln125_666, i1 %icmp_ln125_382" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4141 'and' 'and_ln125_668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4142 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_669)   --->   "%xor_ln125_381 = xor i1 %select_ln125_380, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4142 'xor' 'xor_ln125_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4143 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_669)   --->   "%or_ln125_286 = or i1 %tmp_872, i1 %xor_ln125_381" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4143 'or' 'or_ln125_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4144 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_669)   --->   "%xor_ln125_382 = xor i1 %tmp_868, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4144 'xor' 'xor_ln125_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4145 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_669 = and i1 %or_ln125_286, i1 %xor_ln125_382" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4145 'and' 'and_ln125_669' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4146 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_670 = and i1 %tmp_872, i1 %select_ln125_381" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4146 'and' 'and_ln125_670' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4147 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_287)   --->   "%or_ln125_383 = or i1 %and_ln125_668, i1 %and_ln125_670" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4147 'or' 'or_ln125_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4148 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_287)   --->   "%xor_ln125_383 = xor i1 %or_ln125_383, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4148 'xor' 'xor_ln125_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4149 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_287)   --->   "%and_ln125_671 = and i1 %tmp_868, i1 %xor_ln125_383" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4149 'and' 'and_ln125_671' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4150 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_287 = or i1 %and_ln125_669, i1 %and_ln125_671" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4150 'or' 'or_ln125_287' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.08>
ST_5 : Operation 4151 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129)   --->   "%select_ln125_22 = select i1 %and_ln125_39, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4151 'select' 'select_ln125_22' <Predicate = (or_ln125_17)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4152 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129)   --->   "%select_ln125_23 = select i1 %or_ln125_17, i13 %select_ln125_22, i13 %sum_11" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4152 'select' 'select_ln125_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4153 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129)   --->   "%shl_ln1 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_23, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4153 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4154 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129)   --->   "%sext_ln129 = sext i21 %shl_ln1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4154 'sext' 'sext_ln129' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4155 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129 = sub i22 0, i22 %sext_ln129" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4155 'sub' 'sub_ln129' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4156 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i22 %sub_ln129" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4156 'trunc' 'trunc_ln129' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4157 [1/1] (0.00ns)   --->   "%tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4157 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4158 [1/1] (0.00ns) (grouped into LUT with out node sum_13)   --->   "%sum_12 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4158 'partselect' 'sum_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4159 [1/1] (0.00ns) (grouped into LUT with out node sum_13)   --->   "%tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4159 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4160 [1/1] (0.71ns)   --->   "%icmp_ln129 = icmp_ne  i9 %trunc_ln129, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4160 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4161 [1/1] (0.00ns) (grouped into LUT with out node sum_13)   --->   "%and_ln129 = and i1 %tmp_93, i1 %icmp_ln129" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4161 'and' 'and_ln129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4162 [1/1] (0.00ns) (grouped into LUT with out node sum_13)   --->   "%zext_ln129 = zext i1 %and_ln129" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4162 'zext' 'zext_ln129' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4163 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_13 = add i13 %sum_12, i13 %zext_ln129" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4163 'add' 'sum_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4164 [1/1] (0.00ns)   --->   "%tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_13, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4164 'bitselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4165 [1/1] (0.12ns)   --->   "%xor_ln129 = xor i1 %tmp_90, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4165 'xor' 'xor_ln129' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4166 [1/1] (0.00ns) (grouped into LUT with out node select_ln130)   --->   "%or_ln129 = or i1 %tmp_96, i1 %xor_ln129" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4166 'or' 'or_ln129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4167 [1/1] (0.00ns) (grouped into LUT with out node select_ln130)   --->   "%xor_ln129_1 = xor i1 %tmp_90, i1 %or_ln129" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4167 'xor' 'xor_ln129_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4168 [1/1] (0.00ns) (grouped into LUT with out node select_ln130)   --->   "%xor_ln129_2 = xor i1 %xor_ln129_1, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4168 'xor' 'xor_ln129_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4169 [1/1] (0.00ns) (grouped into LUT with out node select_ln130)   --->   "%or_ln129_1 = or i1 %tmp_96, i1 %xor_ln129_2" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4169 'or' 'or_ln129_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4170 [1/1] (0.00ns) (grouped into LUT with out node select_ln130)   --->   "%and_ln129_1 = and i1 %or_ln129_1, i1 %xor_ln129" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4170 'and' 'and_ln129_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4171 [1/1] (0.00ns) (grouped into LUT with out node select_ln130)   --->   "%xor_ln130_16 = xor i13 %sum_13, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4171 'xor' 'xor_ln130_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4172 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130 = select i1 %and_ln129_1, i13 8191, i13 %xor_ln130_16" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4172 'select' 'select_ln130' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4173 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4173 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4174 [1/1] (0.00ns)   --->   "%tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 4174 'bitselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4175 [1/1] (0.30ns)   --->   "%index = select i1 %tmp_99, i10 1023, i10 %trunc_ln2" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 4175 'select' 'index' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4176 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i10 %index" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4176 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4177 [1/1] (0.00ns)   --->   "%exp_table_addr = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4177 'getelementptr' 'exp_table_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4178 [2/2] (1.17ns)   --->   "%exp_table_load = load i10 %exp_table_addr" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4178 'load' 'exp_table_load' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 4179 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_1)   --->   "%select_ln125_46 = select i1 %and_ln125_81, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4179 'select' 'select_ln125_46' <Predicate = (or_ln125_35)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4180 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_1)   --->   "%select_ln125_47 = select i1 %or_ln125_35, i13 %select_ln125_46, i13 %sum_25" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4180 'select' 'select_ln125_47' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4181 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_1)   --->   "%shl_ln129_1 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_47, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4181 'bitconcatenate' 'shl_ln129_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4182 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_1)   --->   "%sext_ln129_1 = sext i21 %shl_ln129_1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4182 'sext' 'sext_ln129_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4183 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_1 = sub i22 0, i22 %sext_ln129_1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4183 'sub' 'sub_ln129_1' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4184 [1/1] (0.00ns)   --->   "%trunc_ln129_1 = trunc i22 %sub_ln129_1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4184 'trunc' 'trunc_ln129_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4185 [1/1] (0.00ns)   --->   "%tmp_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_1, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4185 'bitselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4186 [1/1] (0.00ns) (grouped into LUT with out node sum_27)   --->   "%sum_26 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_1, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4186 'partselect' 'sum_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4187 [1/1] (0.00ns) (grouped into LUT with out node sum_27)   --->   "%tmp_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_1, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4187 'bitselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4188 [1/1] (0.71ns)   --->   "%icmp_ln129_1 = icmp_ne  i9 %trunc_ln129_1, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4188 'icmp' 'icmp_ln129_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4189 [1/1] (0.00ns) (grouped into LUT with out node sum_27)   --->   "%and_ln129_2 = and i1 %tmp_197, i1 %icmp_ln129_1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4189 'and' 'and_ln129_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4190 [1/1] (0.00ns) (grouped into LUT with out node sum_27)   --->   "%zext_ln129_1 = zext i1 %and_ln129_2" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4190 'zext' 'zext_ln129_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4191 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_27 = add i13 %sum_26, i13 %zext_ln129_1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4191 'add' 'sum_27' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4192 [1/1] (0.00ns)   --->   "%tmp_198 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_27, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4192 'bitselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4193 [1/1] (0.12ns)   --->   "%xor_ln129_3 = xor i1 %tmp_194, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4193 'xor' 'xor_ln129_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4194 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_1)   --->   "%or_ln129_2 = or i1 %tmp_198, i1 %xor_ln129_3" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4194 'or' 'or_ln129_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4195 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_1)   --->   "%xor_ln129_4 = xor i1 %tmp_194, i1 %or_ln129_2" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4195 'xor' 'xor_ln129_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4196 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_1)   --->   "%xor_ln129_5 = xor i1 %xor_ln129_4, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4196 'xor' 'xor_ln129_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4197 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_1)   --->   "%or_ln129_3 = or i1 %tmp_198, i1 %xor_ln129_5" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4197 'or' 'or_ln129_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4198 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_1)   --->   "%and_ln129_3 = and i1 %or_ln129_3, i1 %xor_ln129_3" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4198 'and' 'and_ln129_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4199 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_1)   --->   "%xor_ln130 = xor i13 %sum_27, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4199 'xor' 'xor_ln130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4200 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_1 = select i1 %and_ln129_3, i13 8191, i13 %xor_ln130" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4200 'select' 'select_ln130_1' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4201 [1/1] (0.00ns)   --->   "%trunc_ln130_1 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_1, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4201 'partselect' 'trunc_ln130_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4202 [1/1] (0.00ns)   --->   "%tmp_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_1, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 4202 'bitselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4203 [1/1] (0.30ns)   --->   "%index_1 = select i1 %tmp_200, i10 1023, i10 %trunc_ln130_1" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 4203 'select' 'index_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4204 [1/1] (0.00ns)   --->   "%zext_ln133_2 = zext i10 %index_1" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4204 'zext' 'zext_ln133_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4205 [1/1] (0.00ns)   --->   "%exp_table_addr_1 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_2" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4205 'getelementptr' 'exp_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4206 [2/2] (1.17ns)   --->   "%exp_table_load_1 = load i10 %exp_table_addr_1" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4206 'load' 'exp_table_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 4207 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_2)   --->   "%select_ln125_70 = select i1 %and_ln125_123, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4207 'select' 'select_ln125_70' <Predicate = (or_ln125_53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4208 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_2)   --->   "%select_ln125_71 = select i1 %or_ln125_53, i13 %select_ln125_70, i13 %sum_39" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4208 'select' 'select_ln125_71' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4209 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_2)   --->   "%shl_ln129_2 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_71, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4209 'bitconcatenate' 'shl_ln129_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4210 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_2)   --->   "%sext_ln129_2 = sext i21 %shl_ln129_2" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4210 'sext' 'sext_ln129_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4211 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_2 = sub i22 0, i22 %sext_ln129_2" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4211 'sub' 'sub_ln129_2' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4212 [1/1] (0.00ns)   --->   "%trunc_ln129_2 = trunc i22 %sub_ln129_2" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4212 'trunc' 'trunc_ln129_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4213 [1/1] (0.00ns)   --->   "%tmp_297 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_2, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4213 'bitselect' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4214 [1/1] (0.00ns) (grouped into LUT with out node sum_41)   --->   "%sum_40 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_2, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4214 'partselect' 'sum_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4215 [1/1] (0.00ns) (grouped into LUT with out node sum_41)   --->   "%tmp_300 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_2, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4215 'bitselect' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4216 [1/1] (0.71ns)   --->   "%icmp_ln129_2 = icmp_ne  i9 %trunc_ln129_2, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4216 'icmp' 'icmp_ln129_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4217 [1/1] (0.00ns) (grouped into LUT with out node sum_41)   --->   "%and_ln129_4 = and i1 %tmp_300, i1 %icmp_ln129_2" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4217 'and' 'and_ln129_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4218 [1/1] (0.00ns) (grouped into LUT with out node sum_41)   --->   "%zext_ln129_2 = zext i1 %and_ln129_4" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4218 'zext' 'zext_ln129_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4219 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_41 = add i13 %sum_40, i13 %zext_ln129_2" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4219 'add' 'sum_41' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4220 [1/1] (0.00ns)   --->   "%tmp_303 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_41, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4220 'bitselect' 'tmp_303' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4221 [1/1] (0.12ns)   --->   "%xor_ln129_6 = xor i1 %tmp_297, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4221 'xor' 'xor_ln129_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4222 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_2)   --->   "%or_ln129_4 = or i1 %tmp_303, i1 %xor_ln129_6" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4222 'or' 'or_ln129_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4223 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_2)   --->   "%xor_ln129_7 = xor i1 %tmp_297, i1 %or_ln129_4" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4223 'xor' 'xor_ln129_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4224 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_2)   --->   "%xor_ln129_8 = xor i1 %xor_ln129_7, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4224 'xor' 'xor_ln129_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4225 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_2)   --->   "%or_ln129_5 = or i1 %tmp_303, i1 %xor_ln129_8" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4225 'or' 'or_ln129_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4226 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_2)   --->   "%and_ln129_5 = and i1 %or_ln129_5, i1 %xor_ln129_6" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4226 'and' 'and_ln129_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4227 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_2)   --->   "%xor_ln130_17 = xor i13 %sum_41, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4227 'xor' 'xor_ln130_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4228 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_2 = select i1 %and_ln129_5, i13 8191, i13 %xor_ln130_17" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4228 'select' 'select_ln130_2' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4229 [1/1] (0.00ns)   --->   "%trunc_ln130_2 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_2, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4229 'partselect' 'trunc_ln130_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4230 [1/1] (0.00ns)   --->   "%tmp_304 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_2, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 4230 'bitselect' 'tmp_304' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4231 [1/1] (0.30ns)   --->   "%index_2 = select i1 %tmp_304, i10 1023, i10 %trunc_ln130_2" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 4231 'select' 'index_2' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4232 [1/1] (0.00ns)   --->   "%zext_ln133_4 = zext i10 %index_2" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4232 'zext' 'zext_ln133_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4233 [1/1] (0.00ns)   --->   "%exp_table_addr_2 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_4" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4233 'getelementptr' 'exp_table_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4234 [2/2] (1.17ns)   --->   "%exp_table_load_2 = load i10 %exp_table_addr_2" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4234 'load' 'exp_table_load_2' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 4235 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_3)   --->   "%select_ln125_94 = select i1 %and_ln125_165, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4235 'select' 'select_ln125_94' <Predicate = (or_ln125_71)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4236 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_3)   --->   "%select_ln125_95 = select i1 %or_ln125_71, i13 %select_ln125_94, i13 %sum_53" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4236 'select' 'select_ln125_95' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4237 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_3)   --->   "%shl_ln129_3 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_95, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4237 'bitconcatenate' 'shl_ln129_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4238 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_3)   --->   "%sext_ln129_3 = sext i21 %shl_ln129_3" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4238 'sext' 'sext_ln129_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4239 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_3 = sub i22 0, i22 %sext_ln129_3" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4239 'sub' 'sub_ln129_3' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4240 [1/1] (0.00ns)   --->   "%trunc_ln129_3 = trunc i22 %sub_ln129_3" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4240 'trunc' 'trunc_ln129_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4241 [1/1] (0.00ns)   --->   "%tmp_370 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_3, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4241 'bitselect' 'tmp_370' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4242 [1/1] (0.00ns) (grouped into LUT with out node sum_55)   --->   "%sum_54 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_3, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4242 'partselect' 'sum_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4243 [1/1] (0.00ns) (grouped into LUT with out node sum_55)   --->   "%tmp_371 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_3, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4243 'bitselect' 'tmp_371' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4244 [1/1] (0.71ns)   --->   "%icmp_ln129_3 = icmp_ne  i9 %trunc_ln129_3, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4244 'icmp' 'icmp_ln129_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4245 [1/1] (0.00ns) (grouped into LUT with out node sum_55)   --->   "%and_ln129_6 = and i1 %tmp_371, i1 %icmp_ln129_3" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4245 'and' 'and_ln129_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4246 [1/1] (0.00ns) (grouped into LUT with out node sum_55)   --->   "%zext_ln129_3 = zext i1 %and_ln129_6" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4246 'zext' 'zext_ln129_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4247 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_55 = add i13 %sum_54, i13 %zext_ln129_3" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4247 'add' 'sum_55' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4248 [1/1] (0.00ns)   --->   "%tmp_372 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_55, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4248 'bitselect' 'tmp_372' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4249 [1/1] (0.12ns)   --->   "%xor_ln129_9 = xor i1 %tmp_370, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4249 'xor' 'xor_ln129_9' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4250 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_3)   --->   "%or_ln129_6 = or i1 %tmp_372, i1 %xor_ln129_9" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4250 'or' 'or_ln129_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4251 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_3)   --->   "%xor_ln129_10 = xor i1 %tmp_370, i1 %or_ln129_6" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4251 'xor' 'xor_ln129_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4252 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_3)   --->   "%xor_ln129_11 = xor i1 %xor_ln129_10, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4252 'xor' 'xor_ln129_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4253 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_3)   --->   "%or_ln129_7 = or i1 %tmp_372, i1 %xor_ln129_11" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4253 'or' 'or_ln129_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4254 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_3)   --->   "%and_ln129_7 = and i1 %or_ln129_7, i1 %xor_ln129_9" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4254 'and' 'and_ln129_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4255 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_3)   --->   "%xor_ln130_18 = xor i13 %sum_55, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4255 'xor' 'xor_ln130_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4256 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_3 = select i1 %and_ln129_7, i13 8191, i13 %xor_ln130_18" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4256 'select' 'select_ln130_3' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4257 [1/1] (0.00ns)   --->   "%trunc_ln130_3 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_3, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4257 'partselect' 'trunc_ln130_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4258 [1/1] (0.00ns)   --->   "%tmp_373 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_3, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 4258 'bitselect' 'tmp_373' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4259 [1/1] (0.30ns)   --->   "%index_3 = select i1 %tmp_373, i10 1023, i10 %trunc_ln130_3" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 4259 'select' 'index_3' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4260 [1/1] (0.00ns)   --->   "%zext_ln133_6 = zext i10 %index_3" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4260 'zext' 'zext_ln133_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4261 [1/1] (0.00ns)   --->   "%exp_table_addr_3 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4261 'getelementptr' 'exp_table_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4262 [2/2] (1.17ns)   --->   "%exp_table_load_3 = load i10 %exp_table_addr_3" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4262 'load' 'exp_table_load_3' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 4263 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_4)   --->   "%select_ln125_118 = select i1 %and_ln125_207, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4263 'select' 'select_ln125_118' <Predicate = (or_ln125_89)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4264 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_4)   --->   "%select_ln125_119 = select i1 %or_ln125_89, i13 %select_ln125_118, i13 %sum_67" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4264 'select' 'select_ln125_119' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4265 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_4)   --->   "%shl_ln129_4 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_119, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4265 'bitconcatenate' 'shl_ln129_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4266 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_4)   --->   "%sext_ln129_4 = sext i21 %shl_ln129_4" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4266 'sext' 'sext_ln129_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4267 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_4 = sub i22 0, i22 %sext_ln129_4" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4267 'sub' 'sub_ln129_4' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4268 [1/1] (0.00ns)   --->   "%trunc_ln129_4 = trunc i22 %sub_ln129_4" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4268 'trunc' 'trunc_ln129_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4269 [1/1] (0.00ns)   --->   "%tmp_412 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_4, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4269 'bitselect' 'tmp_412' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4270 [1/1] (0.00ns) (grouped into LUT with out node sum_69)   --->   "%sum_68 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_4, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4270 'partselect' 'sum_68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4271 [1/1] (0.00ns) (grouped into LUT with out node sum_69)   --->   "%tmp_413 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_4, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4271 'bitselect' 'tmp_413' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4272 [1/1] (0.71ns)   --->   "%icmp_ln129_4 = icmp_ne  i9 %trunc_ln129_4, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4272 'icmp' 'icmp_ln129_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4273 [1/1] (0.00ns) (grouped into LUT with out node sum_69)   --->   "%and_ln129_8 = and i1 %tmp_413, i1 %icmp_ln129_4" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4273 'and' 'and_ln129_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4274 [1/1] (0.00ns) (grouped into LUT with out node sum_69)   --->   "%zext_ln129_4 = zext i1 %and_ln129_8" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4274 'zext' 'zext_ln129_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4275 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_69 = add i13 %sum_68, i13 %zext_ln129_4" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4275 'add' 'sum_69' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4276 [1/1] (0.00ns)   --->   "%tmp_414 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_69, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4276 'bitselect' 'tmp_414' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4277 [1/1] (0.12ns)   --->   "%xor_ln129_12 = xor i1 %tmp_412, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4277 'xor' 'xor_ln129_12' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4278 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_4)   --->   "%or_ln129_8 = or i1 %tmp_414, i1 %xor_ln129_12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4278 'or' 'or_ln129_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4279 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_4)   --->   "%xor_ln129_13 = xor i1 %tmp_412, i1 %or_ln129_8" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4279 'xor' 'xor_ln129_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4280 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_4)   --->   "%xor_ln129_14 = xor i1 %xor_ln129_13, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4280 'xor' 'xor_ln129_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4281 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_4)   --->   "%or_ln129_9 = or i1 %tmp_414, i1 %xor_ln129_14" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4281 'or' 'or_ln129_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4282 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_4)   --->   "%and_ln129_9 = and i1 %or_ln129_9, i1 %xor_ln129_12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4282 'and' 'and_ln129_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4283 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_4)   --->   "%xor_ln130_19 = xor i13 %sum_69, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4283 'xor' 'xor_ln130_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4284 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_4 = select i1 %and_ln129_9, i13 8191, i13 %xor_ln130_19" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4284 'select' 'select_ln130_4' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4285 [1/1] (0.00ns)   --->   "%trunc_ln130_4 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_4, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4285 'partselect' 'trunc_ln130_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4286 [1/1] (0.00ns)   --->   "%tmp_415 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_4, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 4286 'bitselect' 'tmp_415' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4287 [1/1] (0.30ns)   --->   "%index_4 = select i1 %tmp_415, i10 1023, i10 %trunc_ln130_4" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 4287 'select' 'index_4' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4288 [1/1] (0.00ns)   --->   "%zext_ln133_8 = zext i10 %index_4" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4288 'zext' 'zext_ln133_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4289 [1/1] (0.00ns)   --->   "%exp_table_addr_4 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_8" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4289 'getelementptr' 'exp_table_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4290 [2/2] (1.17ns)   --->   "%exp_table_load_4 = load i10 %exp_table_addr_4" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4290 'load' 'exp_table_load_4' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 4291 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_5)   --->   "%select_ln125_142 = select i1 %and_ln125_249, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4291 'select' 'select_ln125_142' <Predicate = (or_ln125_107)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4292 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_5)   --->   "%select_ln125_143 = select i1 %or_ln125_107, i13 %select_ln125_142, i13 %sum_81" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4292 'select' 'select_ln125_143' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4293 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_5)   --->   "%shl_ln129_5 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_143, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4293 'bitconcatenate' 'shl_ln129_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4294 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_5)   --->   "%sext_ln129_5 = sext i21 %shl_ln129_5" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4294 'sext' 'sext_ln129_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4295 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_5 = sub i22 0, i22 %sext_ln129_5" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4295 'sub' 'sub_ln129_5' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4296 [1/1] (0.00ns)   --->   "%trunc_ln129_5 = trunc i22 %sub_ln129_5" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4296 'trunc' 'trunc_ln129_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4297 [1/1] (0.00ns)   --->   "%tmp_454 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_5, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4297 'bitselect' 'tmp_454' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4298 [1/1] (0.00ns) (grouped into LUT with out node sum_83)   --->   "%sum_82 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_5, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4298 'partselect' 'sum_82' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4299 [1/1] (0.00ns) (grouped into LUT with out node sum_83)   --->   "%tmp_455 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_5, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4299 'bitselect' 'tmp_455' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4300 [1/1] (0.71ns)   --->   "%icmp_ln129_5 = icmp_ne  i9 %trunc_ln129_5, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4300 'icmp' 'icmp_ln129_5' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4301 [1/1] (0.00ns) (grouped into LUT with out node sum_83)   --->   "%and_ln129_10 = and i1 %tmp_455, i1 %icmp_ln129_5" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4301 'and' 'and_ln129_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4302 [1/1] (0.00ns) (grouped into LUT with out node sum_83)   --->   "%zext_ln129_5 = zext i1 %and_ln129_10" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4302 'zext' 'zext_ln129_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4303 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_83 = add i13 %sum_82, i13 %zext_ln129_5" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4303 'add' 'sum_83' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4304 [1/1] (0.00ns)   --->   "%tmp_456 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_83, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4304 'bitselect' 'tmp_456' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4305 [1/1] (0.12ns)   --->   "%xor_ln129_15 = xor i1 %tmp_454, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4305 'xor' 'xor_ln129_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4306 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_5)   --->   "%or_ln129_10 = or i1 %tmp_456, i1 %xor_ln129_15" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4306 'or' 'or_ln129_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4307 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_5)   --->   "%xor_ln129_16 = xor i1 %tmp_454, i1 %or_ln129_10" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4307 'xor' 'xor_ln129_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4308 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_5)   --->   "%xor_ln129_17 = xor i1 %xor_ln129_16, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4308 'xor' 'xor_ln129_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4309 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_5)   --->   "%or_ln129_11 = or i1 %tmp_456, i1 %xor_ln129_17" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4309 'or' 'or_ln129_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4310 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_5)   --->   "%and_ln129_11 = and i1 %or_ln129_11, i1 %xor_ln129_15" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4310 'and' 'and_ln129_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4311 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_5)   --->   "%xor_ln130_20 = xor i13 %sum_83, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4311 'xor' 'xor_ln130_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4312 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_5 = select i1 %and_ln129_11, i13 8191, i13 %xor_ln130_20" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4312 'select' 'select_ln130_5' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4313 [1/1] (0.00ns)   --->   "%trunc_ln130_5 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_5, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4313 'partselect' 'trunc_ln130_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4314 [1/1] (0.00ns)   --->   "%tmp_457 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_5, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 4314 'bitselect' 'tmp_457' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4315 [1/1] (0.30ns)   --->   "%index_5 = select i1 %tmp_457, i10 1023, i10 %trunc_ln130_5" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 4315 'select' 'index_5' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4316 [1/1] (0.00ns)   --->   "%zext_ln133_10 = zext i10 %index_5" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4316 'zext' 'zext_ln133_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4317 [1/1] (0.00ns)   --->   "%exp_table_addr_5 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_10" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4317 'getelementptr' 'exp_table_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4318 [2/2] (1.17ns)   --->   "%exp_table_load_5 = load i10 %exp_table_addr_5" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4318 'load' 'exp_table_load_5' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 4319 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_6)   --->   "%select_ln125_166 = select i1 %and_ln125_291, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4319 'select' 'select_ln125_166' <Predicate = (or_ln125_125)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4320 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_6)   --->   "%select_ln125_167 = select i1 %or_ln125_125, i13 %select_ln125_166, i13 %sum_95" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4320 'select' 'select_ln125_167' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4321 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_6)   --->   "%shl_ln129_6 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_167, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4321 'bitconcatenate' 'shl_ln129_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4322 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_6)   --->   "%sext_ln129_6 = sext i21 %shl_ln129_6" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4322 'sext' 'sext_ln129_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4323 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_6 = sub i22 0, i22 %sext_ln129_6" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4323 'sub' 'sub_ln129_6' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4324 [1/1] (0.00ns)   --->   "%trunc_ln129_6 = trunc i22 %sub_ln129_6" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4324 'trunc' 'trunc_ln129_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4325 [1/1] (0.00ns)   --->   "%tmp_496 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_6, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4325 'bitselect' 'tmp_496' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4326 [1/1] (0.00ns) (grouped into LUT with out node sum_97)   --->   "%sum_96 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_6, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4326 'partselect' 'sum_96' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4327 [1/1] (0.00ns) (grouped into LUT with out node sum_97)   --->   "%tmp_497 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_6, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4327 'bitselect' 'tmp_497' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4328 [1/1] (0.71ns)   --->   "%icmp_ln129_6 = icmp_ne  i9 %trunc_ln129_6, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4328 'icmp' 'icmp_ln129_6' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4329 [1/1] (0.00ns) (grouped into LUT with out node sum_97)   --->   "%and_ln129_12 = and i1 %tmp_497, i1 %icmp_ln129_6" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4329 'and' 'and_ln129_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4330 [1/1] (0.00ns) (grouped into LUT with out node sum_97)   --->   "%zext_ln129_6 = zext i1 %and_ln129_12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4330 'zext' 'zext_ln129_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4331 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_97 = add i13 %sum_96, i13 %zext_ln129_6" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4331 'add' 'sum_97' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4332 [1/1] (0.00ns)   --->   "%tmp_498 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_97, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4332 'bitselect' 'tmp_498' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4333 [1/1] (0.12ns)   --->   "%xor_ln129_18 = xor i1 %tmp_496, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4333 'xor' 'xor_ln129_18' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4334 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_6)   --->   "%or_ln129_12 = or i1 %tmp_498, i1 %xor_ln129_18" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4334 'or' 'or_ln129_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4335 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_6)   --->   "%xor_ln129_19 = xor i1 %tmp_496, i1 %or_ln129_12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4335 'xor' 'xor_ln129_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4336 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_6)   --->   "%xor_ln129_20 = xor i1 %xor_ln129_19, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4336 'xor' 'xor_ln129_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4337 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_6)   --->   "%or_ln129_13 = or i1 %tmp_498, i1 %xor_ln129_20" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4337 'or' 'or_ln129_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4338 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_6)   --->   "%and_ln129_13 = and i1 %or_ln129_13, i1 %xor_ln129_18" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4338 'and' 'and_ln129_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4339 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_6)   --->   "%xor_ln130_21 = xor i13 %sum_97, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4339 'xor' 'xor_ln130_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4340 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_6 = select i1 %and_ln129_13, i13 8191, i13 %xor_ln130_21" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4340 'select' 'select_ln130_6' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4341 [1/1] (0.00ns)   --->   "%trunc_ln130_6 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_6, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4341 'partselect' 'trunc_ln130_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4342 [1/1] (0.00ns)   --->   "%tmp_499 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_6, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 4342 'bitselect' 'tmp_499' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4343 [1/1] (0.30ns)   --->   "%index_6 = select i1 %tmp_499, i10 1023, i10 %trunc_ln130_6" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 4343 'select' 'index_6' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4344 [1/1] (0.00ns)   --->   "%zext_ln133_12 = zext i10 %index_6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4344 'zext' 'zext_ln133_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4345 [1/1] (0.00ns)   --->   "%exp_table_addr_6 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_12" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4345 'getelementptr' 'exp_table_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4346 [2/2] (1.17ns)   --->   "%exp_table_load_6 = load i10 %exp_table_addr_6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4346 'load' 'exp_table_load_6' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 4347 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_7)   --->   "%select_ln125_190 = select i1 %and_ln125_333, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4347 'select' 'select_ln125_190' <Predicate = (or_ln125_143)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4348 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_7)   --->   "%select_ln125_191 = select i1 %or_ln125_143, i13 %select_ln125_190, i13 %sum_109" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4348 'select' 'select_ln125_191' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4349 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_7)   --->   "%shl_ln129_7 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_191, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4349 'bitconcatenate' 'shl_ln129_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4350 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_7)   --->   "%sext_ln129_7 = sext i21 %shl_ln129_7" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4350 'sext' 'sext_ln129_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4351 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_7 = sub i22 0, i22 %sext_ln129_7" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4351 'sub' 'sub_ln129_7' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4352 [1/1] (0.00ns)   --->   "%trunc_ln129_7 = trunc i22 %sub_ln129_7" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4352 'trunc' 'trunc_ln129_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4353 [1/1] (0.00ns)   --->   "%tmp_538 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_7, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4353 'bitselect' 'tmp_538' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4354 [1/1] (0.00ns) (grouped into LUT with out node sum_111)   --->   "%sum_110 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_7, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4354 'partselect' 'sum_110' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4355 [1/1] (0.00ns) (grouped into LUT with out node sum_111)   --->   "%tmp_539 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_7, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4355 'bitselect' 'tmp_539' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4356 [1/1] (0.71ns)   --->   "%icmp_ln129_7 = icmp_ne  i9 %trunc_ln129_7, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4356 'icmp' 'icmp_ln129_7' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4357 [1/1] (0.00ns) (grouped into LUT with out node sum_111)   --->   "%and_ln129_14 = and i1 %tmp_539, i1 %icmp_ln129_7" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4357 'and' 'and_ln129_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4358 [1/1] (0.00ns) (grouped into LUT with out node sum_111)   --->   "%zext_ln129_7 = zext i1 %and_ln129_14" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4358 'zext' 'zext_ln129_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4359 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_111 = add i13 %sum_110, i13 %zext_ln129_7" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4359 'add' 'sum_111' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4360 [1/1] (0.00ns)   --->   "%tmp_540 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_111, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4360 'bitselect' 'tmp_540' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4361 [1/1] (0.12ns)   --->   "%xor_ln129_21 = xor i1 %tmp_538, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4361 'xor' 'xor_ln129_21' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4362 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_7)   --->   "%or_ln129_14 = or i1 %tmp_540, i1 %xor_ln129_21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4362 'or' 'or_ln129_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4363 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_7)   --->   "%xor_ln129_22 = xor i1 %tmp_538, i1 %or_ln129_14" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4363 'xor' 'xor_ln129_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4364 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_7)   --->   "%xor_ln129_23 = xor i1 %xor_ln129_22, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4364 'xor' 'xor_ln129_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4365 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_7)   --->   "%or_ln129_15 = or i1 %tmp_540, i1 %xor_ln129_23" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4365 'or' 'or_ln129_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4366 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_7)   --->   "%and_ln129_15 = and i1 %or_ln129_15, i1 %xor_ln129_21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4366 'and' 'and_ln129_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4367 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_7)   --->   "%xor_ln130_22 = xor i13 %sum_111, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4367 'xor' 'xor_ln130_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4368 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_7 = select i1 %and_ln129_15, i13 8191, i13 %xor_ln130_22" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4368 'select' 'select_ln130_7' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4369 [1/1] (0.00ns)   --->   "%trunc_ln130_7 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_7, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4369 'partselect' 'trunc_ln130_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4370 [1/1] (0.00ns)   --->   "%tmp_541 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_7, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 4370 'bitselect' 'tmp_541' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4371 [1/1] (0.30ns)   --->   "%index_7 = select i1 %tmp_541, i10 1023, i10 %trunc_ln130_7" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 4371 'select' 'index_7' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4372 [1/1] (0.00ns)   --->   "%zext_ln133_14 = zext i10 %index_7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4372 'zext' 'zext_ln133_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4373 [1/1] (0.00ns)   --->   "%exp_table_addr_7 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_14" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4373 'getelementptr' 'exp_table_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4374 [2/2] (1.17ns)   --->   "%exp_table_load_7 = load i10 %exp_table_addr_7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4374 'load' 'exp_table_load_7' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 4375 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_8)   --->   "%select_ln125_214 = select i1 %and_ln125_375, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4375 'select' 'select_ln125_214' <Predicate = (or_ln125_161)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4376 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_8)   --->   "%select_ln125_215 = select i1 %or_ln125_161, i13 %select_ln125_214, i13 %sum_123" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4376 'select' 'select_ln125_215' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4377 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_8)   --->   "%shl_ln129_8 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_215, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4377 'bitconcatenate' 'shl_ln129_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4378 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_8)   --->   "%sext_ln129_8 = sext i21 %shl_ln129_8" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4378 'sext' 'sext_ln129_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4379 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_8 = sub i22 0, i22 %sext_ln129_8" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4379 'sub' 'sub_ln129_8' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4380 [1/1] (0.00ns)   --->   "%trunc_ln129_8 = trunc i22 %sub_ln129_8" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4380 'trunc' 'trunc_ln129_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4381 [1/1] (0.00ns)   --->   "%tmp_580 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_8, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4381 'bitselect' 'tmp_580' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4382 [1/1] (0.00ns) (grouped into LUT with out node sum_125)   --->   "%sum_124 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_8, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4382 'partselect' 'sum_124' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4383 [1/1] (0.00ns) (grouped into LUT with out node sum_125)   --->   "%tmp_581 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_8, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4383 'bitselect' 'tmp_581' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4384 [1/1] (0.71ns)   --->   "%icmp_ln129_8 = icmp_ne  i9 %trunc_ln129_8, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4384 'icmp' 'icmp_ln129_8' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4385 [1/1] (0.00ns) (grouped into LUT with out node sum_125)   --->   "%and_ln129_16 = and i1 %tmp_581, i1 %icmp_ln129_8" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4385 'and' 'and_ln129_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4386 [1/1] (0.00ns) (grouped into LUT with out node sum_125)   --->   "%zext_ln129_8 = zext i1 %and_ln129_16" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4386 'zext' 'zext_ln129_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4387 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_125 = add i13 %sum_124, i13 %zext_ln129_8" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4387 'add' 'sum_125' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4388 [1/1] (0.00ns)   --->   "%tmp_582 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_125, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4388 'bitselect' 'tmp_582' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4389 [1/1] (0.12ns)   --->   "%xor_ln129_24 = xor i1 %tmp_580, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4389 'xor' 'xor_ln129_24' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4390 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_8)   --->   "%or_ln129_16 = or i1 %tmp_582, i1 %xor_ln129_24" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4390 'or' 'or_ln129_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4391 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_8)   --->   "%xor_ln129_25 = xor i1 %tmp_580, i1 %or_ln129_16" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4391 'xor' 'xor_ln129_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4392 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_8)   --->   "%xor_ln129_26 = xor i1 %xor_ln129_25, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4392 'xor' 'xor_ln129_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4393 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_8)   --->   "%or_ln129_17 = or i1 %tmp_582, i1 %xor_ln129_26" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4393 'or' 'or_ln129_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4394 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_8)   --->   "%and_ln129_17 = and i1 %or_ln129_17, i1 %xor_ln129_24" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4394 'and' 'and_ln129_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4395 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_8)   --->   "%xor_ln130_23 = xor i13 %sum_125, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4395 'xor' 'xor_ln130_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4396 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_8 = select i1 %and_ln129_17, i13 8191, i13 %xor_ln130_23" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4396 'select' 'select_ln130_8' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4397 [1/1] (0.00ns)   --->   "%trunc_ln130_8 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_8, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4397 'partselect' 'trunc_ln130_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4398 [1/1] (0.00ns)   --->   "%tmp_583 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_8, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 4398 'bitselect' 'tmp_583' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4399 [1/1] (0.30ns)   --->   "%index_8 = select i1 %tmp_583, i10 1023, i10 %trunc_ln130_8" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 4399 'select' 'index_8' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4400 [1/1] (0.00ns)   --->   "%zext_ln133_16 = zext i10 %index_8" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4400 'zext' 'zext_ln133_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4401 [1/1] (0.00ns)   --->   "%exp_table_addr_8 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_16" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4401 'getelementptr' 'exp_table_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4402 [2/2] (1.17ns)   --->   "%exp_table_load_8 = load i10 %exp_table_addr_8" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4402 'load' 'exp_table_load_8' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 4403 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_9)   --->   "%select_ln125_238 = select i1 %and_ln125_417, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4403 'select' 'select_ln125_238' <Predicate = (or_ln125_179)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4404 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_9)   --->   "%select_ln125_239 = select i1 %or_ln125_179, i13 %select_ln125_238, i13 %sum_137" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4404 'select' 'select_ln125_239' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4405 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_9)   --->   "%shl_ln129_9 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_239, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4405 'bitconcatenate' 'shl_ln129_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4406 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_9)   --->   "%sext_ln129_9 = sext i21 %shl_ln129_9" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4406 'sext' 'sext_ln129_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4407 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_9 = sub i22 0, i22 %sext_ln129_9" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4407 'sub' 'sub_ln129_9' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4408 [1/1] (0.00ns)   --->   "%trunc_ln129_9 = trunc i22 %sub_ln129_9" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4408 'trunc' 'trunc_ln129_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4409 [1/1] (0.00ns)   --->   "%tmp_622 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4409 'bitselect' 'tmp_622' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4410 [1/1] (0.00ns) (grouped into LUT with out node sum_139)   --->   "%sum_138 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_9, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4410 'partselect' 'sum_138' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4411 [1/1] (0.00ns) (grouped into LUT with out node sum_139)   --->   "%tmp_623 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_9, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4411 'bitselect' 'tmp_623' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4412 [1/1] (0.71ns)   --->   "%icmp_ln129_9 = icmp_ne  i9 %trunc_ln129_9, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4412 'icmp' 'icmp_ln129_9' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4413 [1/1] (0.00ns) (grouped into LUT with out node sum_139)   --->   "%and_ln129_18 = and i1 %tmp_623, i1 %icmp_ln129_9" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4413 'and' 'and_ln129_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4414 [1/1] (0.00ns) (grouped into LUT with out node sum_139)   --->   "%zext_ln129_9 = zext i1 %and_ln129_18" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4414 'zext' 'zext_ln129_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4415 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_139 = add i13 %sum_138, i13 %zext_ln129_9" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4415 'add' 'sum_139' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4416 [1/1] (0.00ns)   --->   "%tmp_624 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_139, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4416 'bitselect' 'tmp_624' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4417 [1/1] (0.12ns)   --->   "%xor_ln129_27 = xor i1 %tmp_622, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4417 'xor' 'xor_ln129_27' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4418 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_9)   --->   "%or_ln129_18 = or i1 %tmp_624, i1 %xor_ln129_27" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4418 'or' 'or_ln129_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4419 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_9)   --->   "%xor_ln129_28 = xor i1 %tmp_622, i1 %or_ln129_18" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4419 'xor' 'xor_ln129_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4420 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_9)   --->   "%xor_ln129_29 = xor i1 %xor_ln129_28, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4420 'xor' 'xor_ln129_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4421 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_9)   --->   "%or_ln129_19 = or i1 %tmp_624, i1 %xor_ln129_29" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4421 'or' 'or_ln129_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4422 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_9)   --->   "%and_ln129_19 = and i1 %or_ln129_19, i1 %xor_ln129_27" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4422 'and' 'and_ln129_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4423 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_9)   --->   "%xor_ln130_24 = xor i13 %sum_139, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4423 'xor' 'xor_ln130_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4424 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_9 = select i1 %and_ln129_19, i13 8191, i13 %xor_ln130_24" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4424 'select' 'select_ln130_9' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4425 [1/1] (0.00ns)   --->   "%trunc_ln130_9 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_9, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4425 'partselect' 'trunc_ln130_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4426 [1/1] (0.00ns)   --->   "%tmp_625 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_9, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 4426 'bitselect' 'tmp_625' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4427 [1/1] (0.30ns)   --->   "%index_9 = select i1 %tmp_625, i10 1023, i10 %trunc_ln130_9" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 4427 'select' 'index_9' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4428 [1/1] (0.00ns)   --->   "%zext_ln133_18 = zext i10 %index_9" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4428 'zext' 'zext_ln133_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4429 [1/1] (0.00ns)   --->   "%exp_table_addr_9 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_18" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4429 'getelementptr' 'exp_table_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4430 [2/2] (1.17ns)   --->   "%exp_table_load_9 = load i10 %exp_table_addr_9" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4430 'load' 'exp_table_load_9' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 4431 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_10)   --->   "%select_ln125_262 = select i1 %and_ln125_459, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4431 'select' 'select_ln125_262' <Predicate = (or_ln125_197)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4432 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_10)   --->   "%select_ln125_263 = select i1 %or_ln125_197, i13 %select_ln125_262, i13 %sum_151" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4432 'select' 'select_ln125_263' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4433 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_10)   --->   "%shl_ln129_s = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_263, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4433 'bitconcatenate' 'shl_ln129_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4434 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_10)   --->   "%sext_ln129_10 = sext i21 %shl_ln129_s" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4434 'sext' 'sext_ln129_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4435 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_10 = sub i22 0, i22 %sext_ln129_10" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4435 'sub' 'sub_ln129_10' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4436 [1/1] (0.00ns)   --->   "%trunc_ln129_10 = trunc i22 %sub_ln129_10" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4436 'trunc' 'trunc_ln129_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4437 [1/1] (0.00ns)   --->   "%tmp_664 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_10, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4437 'bitselect' 'tmp_664' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4438 [1/1] (0.00ns) (grouped into LUT with out node sum_153)   --->   "%sum_152 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_10, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4438 'partselect' 'sum_152' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4439 [1/1] (0.00ns) (grouped into LUT with out node sum_153)   --->   "%tmp_665 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_10, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4439 'bitselect' 'tmp_665' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4440 [1/1] (0.71ns)   --->   "%icmp_ln129_10 = icmp_ne  i9 %trunc_ln129_10, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4440 'icmp' 'icmp_ln129_10' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4441 [1/1] (0.00ns) (grouped into LUT with out node sum_153)   --->   "%and_ln129_20 = and i1 %tmp_665, i1 %icmp_ln129_10" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4441 'and' 'and_ln129_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4442 [1/1] (0.00ns) (grouped into LUT with out node sum_153)   --->   "%zext_ln129_10 = zext i1 %and_ln129_20" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4442 'zext' 'zext_ln129_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4443 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_153 = add i13 %sum_152, i13 %zext_ln129_10" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4443 'add' 'sum_153' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4444 [1/1] (0.00ns)   --->   "%tmp_666 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_153, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4444 'bitselect' 'tmp_666' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4445 [1/1] (0.12ns)   --->   "%xor_ln129_30 = xor i1 %tmp_664, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4445 'xor' 'xor_ln129_30' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4446 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_10)   --->   "%or_ln129_20 = or i1 %tmp_666, i1 %xor_ln129_30" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4446 'or' 'or_ln129_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4447 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_10)   --->   "%xor_ln129_31 = xor i1 %tmp_664, i1 %or_ln129_20" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4447 'xor' 'xor_ln129_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4448 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_10)   --->   "%xor_ln129_32 = xor i1 %xor_ln129_31, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4448 'xor' 'xor_ln129_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4449 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_10)   --->   "%or_ln129_21 = or i1 %tmp_666, i1 %xor_ln129_32" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4449 'or' 'or_ln129_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4450 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_10)   --->   "%and_ln129_21 = and i1 %or_ln129_21, i1 %xor_ln129_30" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4450 'and' 'and_ln129_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4451 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_10)   --->   "%xor_ln130_25 = xor i13 %sum_153, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4451 'xor' 'xor_ln130_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4452 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_10 = select i1 %and_ln129_21, i13 8191, i13 %xor_ln130_25" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4452 'select' 'select_ln130_10' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4453 [1/1] (0.00ns)   --->   "%trunc_ln130_s = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_10, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4453 'partselect' 'trunc_ln130_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4454 [1/1] (0.00ns)   --->   "%tmp_667 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_10, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 4454 'bitselect' 'tmp_667' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4455 [1/1] (0.30ns)   --->   "%index_10 = select i1 %tmp_667, i10 1023, i10 %trunc_ln130_s" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 4455 'select' 'index_10' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4456 [1/1] (0.00ns)   --->   "%zext_ln133_20 = zext i10 %index_10" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4456 'zext' 'zext_ln133_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4457 [1/1] (0.00ns)   --->   "%exp_table_addr_10 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_20" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4457 'getelementptr' 'exp_table_addr_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4458 [2/2] (1.17ns)   --->   "%exp_table_load_10 = load i10 %exp_table_addr_10" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4458 'load' 'exp_table_load_10' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 4459 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_11)   --->   "%select_ln125_286 = select i1 %and_ln125_501, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4459 'select' 'select_ln125_286' <Predicate = (or_ln125_215)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4460 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_11)   --->   "%select_ln125_287 = select i1 %or_ln125_215, i13 %select_ln125_286, i13 %sum_165" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4460 'select' 'select_ln125_287' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4461 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_11)   --->   "%shl_ln129_10 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_287, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4461 'bitconcatenate' 'shl_ln129_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4462 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_11)   --->   "%sext_ln129_11 = sext i21 %shl_ln129_10" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4462 'sext' 'sext_ln129_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4463 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_11 = sub i22 0, i22 %sext_ln129_11" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4463 'sub' 'sub_ln129_11' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4464 [1/1] (0.00ns)   --->   "%trunc_ln129_11 = trunc i22 %sub_ln129_11" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4464 'trunc' 'trunc_ln129_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4465 [1/1] (0.00ns)   --->   "%tmp_706 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_11, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4465 'bitselect' 'tmp_706' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4466 [1/1] (0.00ns) (grouped into LUT with out node sum_167)   --->   "%sum_166 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_11, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4466 'partselect' 'sum_166' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4467 [1/1] (0.00ns) (grouped into LUT with out node sum_167)   --->   "%tmp_707 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_11, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4467 'bitselect' 'tmp_707' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4468 [1/1] (0.71ns)   --->   "%icmp_ln129_11 = icmp_ne  i9 %trunc_ln129_11, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4468 'icmp' 'icmp_ln129_11' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4469 [1/1] (0.00ns) (grouped into LUT with out node sum_167)   --->   "%and_ln129_22 = and i1 %tmp_707, i1 %icmp_ln129_11" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4469 'and' 'and_ln129_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4470 [1/1] (0.00ns) (grouped into LUT with out node sum_167)   --->   "%zext_ln129_11 = zext i1 %and_ln129_22" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4470 'zext' 'zext_ln129_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4471 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_167 = add i13 %sum_166, i13 %zext_ln129_11" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4471 'add' 'sum_167' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4472 [1/1] (0.00ns)   --->   "%tmp_708 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_167, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4472 'bitselect' 'tmp_708' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4473 [1/1] (0.12ns)   --->   "%xor_ln129_33 = xor i1 %tmp_706, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4473 'xor' 'xor_ln129_33' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4474 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_11)   --->   "%or_ln129_22 = or i1 %tmp_708, i1 %xor_ln129_33" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4474 'or' 'or_ln129_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4475 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_11)   --->   "%xor_ln129_34 = xor i1 %tmp_706, i1 %or_ln129_22" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4475 'xor' 'xor_ln129_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4476 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_11)   --->   "%xor_ln129_35 = xor i1 %xor_ln129_34, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4476 'xor' 'xor_ln129_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4477 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_11)   --->   "%or_ln129_23 = or i1 %tmp_708, i1 %xor_ln129_35" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4477 'or' 'or_ln129_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4478 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_11)   --->   "%and_ln129_23 = and i1 %or_ln129_23, i1 %xor_ln129_33" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4478 'and' 'and_ln129_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4479 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_11)   --->   "%xor_ln130_26 = xor i13 %sum_167, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4479 'xor' 'xor_ln130_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4480 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_11 = select i1 %and_ln129_23, i13 8191, i13 %xor_ln130_26" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4480 'select' 'select_ln130_11' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4481 [1/1] (0.00ns)   --->   "%trunc_ln130_10 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_11, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4481 'partselect' 'trunc_ln130_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4482 [1/1] (0.00ns)   --->   "%tmp_709 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_11, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 4482 'bitselect' 'tmp_709' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4483 [1/1] (0.30ns)   --->   "%index_11 = select i1 %tmp_709, i10 1023, i10 %trunc_ln130_10" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 4483 'select' 'index_11' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4484 [1/1] (0.00ns)   --->   "%zext_ln133_22 = zext i10 %index_11" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4484 'zext' 'zext_ln133_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4485 [1/1] (0.00ns)   --->   "%exp_table_addr_11 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_22" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4485 'getelementptr' 'exp_table_addr_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4486 [2/2] (1.17ns)   --->   "%exp_table_load_11 = load i10 %exp_table_addr_11" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4486 'load' 'exp_table_load_11' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 4487 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_12)   --->   "%select_ln125_310 = select i1 %and_ln125_543, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4487 'select' 'select_ln125_310' <Predicate = (or_ln125_233)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4488 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_12)   --->   "%select_ln125_311 = select i1 %or_ln125_233, i13 %select_ln125_310, i13 %sum_179" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4488 'select' 'select_ln125_311' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4489 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_12)   --->   "%shl_ln129_11 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_311, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4489 'bitconcatenate' 'shl_ln129_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4490 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_12)   --->   "%sext_ln129_12 = sext i21 %shl_ln129_11" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4490 'sext' 'sext_ln129_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4491 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_12 = sub i22 0, i22 %sext_ln129_12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4491 'sub' 'sub_ln129_12' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4492 [1/1] (0.00ns)   --->   "%trunc_ln129_12 = trunc i22 %sub_ln129_12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4492 'trunc' 'trunc_ln129_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4493 [1/1] (0.00ns)   --->   "%tmp_748 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_12, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4493 'bitselect' 'tmp_748' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4494 [1/1] (0.00ns) (grouped into LUT with out node sum_181)   --->   "%sum_180 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_12, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4494 'partselect' 'sum_180' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4495 [1/1] (0.00ns) (grouped into LUT with out node sum_181)   --->   "%tmp_749 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_12, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4495 'bitselect' 'tmp_749' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4496 [1/1] (0.71ns)   --->   "%icmp_ln129_12 = icmp_ne  i9 %trunc_ln129_12, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4496 'icmp' 'icmp_ln129_12' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4497 [1/1] (0.00ns) (grouped into LUT with out node sum_181)   --->   "%and_ln129_24 = and i1 %tmp_749, i1 %icmp_ln129_12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4497 'and' 'and_ln129_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4498 [1/1] (0.00ns) (grouped into LUT with out node sum_181)   --->   "%zext_ln129_12 = zext i1 %and_ln129_24" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4498 'zext' 'zext_ln129_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4499 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_181 = add i13 %sum_180, i13 %zext_ln129_12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4499 'add' 'sum_181' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4500 [1/1] (0.00ns)   --->   "%tmp_750 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_181, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4500 'bitselect' 'tmp_750' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4501 [1/1] (0.12ns)   --->   "%xor_ln129_36 = xor i1 %tmp_748, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4501 'xor' 'xor_ln129_36' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4502 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_12)   --->   "%or_ln129_24 = or i1 %tmp_750, i1 %xor_ln129_36" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4502 'or' 'or_ln129_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4503 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_12)   --->   "%xor_ln129_37 = xor i1 %tmp_748, i1 %or_ln129_24" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4503 'xor' 'xor_ln129_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4504 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_12)   --->   "%xor_ln129_38 = xor i1 %xor_ln129_37, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4504 'xor' 'xor_ln129_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4505 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_12)   --->   "%or_ln129_25 = or i1 %tmp_750, i1 %xor_ln129_38" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4505 'or' 'or_ln129_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4506 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_12)   --->   "%and_ln129_25 = and i1 %or_ln129_25, i1 %xor_ln129_36" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4506 'and' 'and_ln129_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4507 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_12)   --->   "%xor_ln130_27 = xor i13 %sum_181, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4507 'xor' 'xor_ln130_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4508 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_12 = select i1 %and_ln129_25, i13 8191, i13 %xor_ln130_27" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4508 'select' 'select_ln130_12' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4509 [1/1] (0.00ns)   --->   "%trunc_ln130_11 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_12, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4509 'partselect' 'trunc_ln130_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4510 [1/1] (0.00ns)   --->   "%tmp_751 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_12, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 4510 'bitselect' 'tmp_751' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4511 [1/1] (0.30ns)   --->   "%index_12 = select i1 %tmp_751, i10 1023, i10 %trunc_ln130_11" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 4511 'select' 'index_12' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4512 [1/1] (0.00ns)   --->   "%zext_ln133_24 = zext i10 %index_12" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4512 'zext' 'zext_ln133_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4513 [1/1] (0.00ns)   --->   "%exp_table_addr_12 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_24" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4513 'getelementptr' 'exp_table_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4514 [2/2] (1.17ns)   --->   "%exp_table_load_12 = load i10 %exp_table_addr_12" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4514 'load' 'exp_table_load_12' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 4515 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_13)   --->   "%select_ln125_334 = select i1 %and_ln125_585, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4515 'select' 'select_ln125_334' <Predicate = (or_ln125_251)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4516 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_13)   --->   "%select_ln125_335 = select i1 %or_ln125_251, i13 %select_ln125_334, i13 %sum_193" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4516 'select' 'select_ln125_335' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4517 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_13)   --->   "%shl_ln129_12 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_335, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4517 'bitconcatenate' 'shl_ln129_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4518 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_13)   --->   "%sext_ln129_13 = sext i21 %shl_ln129_12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4518 'sext' 'sext_ln129_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4519 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_13 = sub i22 0, i22 %sext_ln129_13" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4519 'sub' 'sub_ln129_13' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4520 [1/1] (0.00ns)   --->   "%trunc_ln129_13 = trunc i22 %sub_ln129_13" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4520 'trunc' 'trunc_ln129_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4521 [1/1] (0.00ns)   --->   "%tmp_790 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_13, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4521 'bitselect' 'tmp_790' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4522 [1/1] (0.00ns) (grouped into LUT with out node sum_195)   --->   "%sum_194 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_13, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4522 'partselect' 'sum_194' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4523 [1/1] (0.00ns) (grouped into LUT with out node sum_195)   --->   "%tmp_791 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_13, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4523 'bitselect' 'tmp_791' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4524 [1/1] (0.71ns)   --->   "%icmp_ln129_13 = icmp_ne  i9 %trunc_ln129_13, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4524 'icmp' 'icmp_ln129_13' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4525 [1/1] (0.00ns) (grouped into LUT with out node sum_195)   --->   "%and_ln129_26 = and i1 %tmp_791, i1 %icmp_ln129_13" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4525 'and' 'and_ln129_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4526 [1/1] (0.00ns) (grouped into LUT with out node sum_195)   --->   "%zext_ln129_13 = zext i1 %and_ln129_26" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4526 'zext' 'zext_ln129_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4527 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_195 = add i13 %sum_194, i13 %zext_ln129_13" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4527 'add' 'sum_195' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4528 [1/1] (0.00ns)   --->   "%tmp_792 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_195, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4528 'bitselect' 'tmp_792' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4529 [1/1] (0.12ns)   --->   "%xor_ln129_39 = xor i1 %tmp_790, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4529 'xor' 'xor_ln129_39' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4530 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_13)   --->   "%or_ln129_26 = or i1 %tmp_792, i1 %xor_ln129_39" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4530 'or' 'or_ln129_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4531 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_13)   --->   "%xor_ln129_40 = xor i1 %tmp_790, i1 %or_ln129_26" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4531 'xor' 'xor_ln129_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4532 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_13)   --->   "%xor_ln129_41 = xor i1 %xor_ln129_40, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4532 'xor' 'xor_ln129_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4533 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_13)   --->   "%or_ln129_27 = or i1 %tmp_792, i1 %xor_ln129_41" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4533 'or' 'or_ln129_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4534 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_13)   --->   "%and_ln129_27 = and i1 %or_ln129_27, i1 %xor_ln129_39" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4534 'and' 'and_ln129_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4535 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_13)   --->   "%xor_ln130_28 = xor i13 %sum_195, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4535 'xor' 'xor_ln130_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4536 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_13 = select i1 %and_ln129_27, i13 8191, i13 %xor_ln130_28" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4536 'select' 'select_ln130_13' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4537 [1/1] (0.00ns)   --->   "%trunc_ln130_12 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_13, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4537 'partselect' 'trunc_ln130_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4538 [1/1] (0.00ns)   --->   "%tmp_793 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_13, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 4538 'bitselect' 'tmp_793' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4539 [1/1] (0.30ns)   --->   "%index_13 = select i1 %tmp_793, i10 1023, i10 %trunc_ln130_12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 4539 'select' 'index_13' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4540 [1/1] (0.00ns)   --->   "%zext_ln133_26 = zext i10 %index_13" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4540 'zext' 'zext_ln133_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4541 [1/1] (0.00ns)   --->   "%exp_table_addr_13 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_26" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4541 'getelementptr' 'exp_table_addr_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4542 [2/2] (1.17ns)   --->   "%exp_table_load_13 = load i10 %exp_table_addr_13" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4542 'load' 'exp_table_load_13' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 4543 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_14)   --->   "%select_ln125_358 = select i1 %and_ln125_627, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4543 'select' 'select_ln125_358' <Predicate = (or_ln125_269)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4544 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_14)   --->   "%select_ln125_359 = select i1 %or_ln125_269, i13 %select_ln125_358, i13 %sum_207" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4544 'select' 'select_ln125_359' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4545 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_14)   --->   "%shl_ln129_13 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_359, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4545 'bitconcatenate' 'shl_ln129_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4546 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_14)   --->   "%sext_ln129_14 = sext i21 %shl_ln129_13" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4546 'sext' 'sext_ln129_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4547 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_14 = sub i22 0, i22 %sext_ln129_14" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4547 'sub' 'sub_ln129_14' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4548 [1/1] (0.00ns)   --->   "%trunc_ln129_14 = trunc i22 %sub_ln129_14" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4548 'trunc' 'trunc_ln129_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4549 [1/1] (0.00ns)   --->   "%tmp_832 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_14, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4549 'bitselect' 'tmp_832' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4550 [1/1] (0.00ns) (grouped into LUT with out node sum_209)   --->   "%sum_208 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_14, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4550 'partselect' 'sum_208' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4551 [1/1] (0.00ns) (grouped into LUT with out node sum_209)   --->   "%tmp_833 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_14, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4551 'bitselect' 'tmp_833' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4552 [1/1] (0.71ns)   --->   "%icmp_ln129_14 = icmp_ne  i9 %trunc_ln129_14, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4552 'icmp' 'icmp_ln129_14' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4553 [1/1] (0.00ns) (grouped into LUT with out node sum_209)   --->   "%and_ln129_28 = and i1 %tmp_833, i1 %icmp_ln129_14" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4553 'and' 'and_ln129_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4554 [1/1] (0.00ns) (grouped into LUT with out node sum_209)   --->   "%zext_ln129_14 = zext i1 %and_ln129_28" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4554 'zext' 'zext_ln129_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4555 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_209 = add i13 %sum_208, i13 %zext_ln129_14" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4555 'add' 'sum_209' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4556 [1/1] (0.00ns)   --->   "%tmp_834 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_209, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4556 'bitselect' 'tmp_834' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4557 [1/1] (0.12ns)   --->   "%xor_ln129_42 = xor i1 %tmp_832, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4557 'xor' 'xor_ln129_42' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4558 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_14)   --->   "%or_ln129_28 = or i1 %tmp_834, i1 %xor_ln129_42" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4558 'or' 'or_ln129_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4559 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_14)   --->   "%xor_ln129_43 = xor i1 %tmp_832, i1 %or_ln129_28" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4559 'xor' 'xor_ln129_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4560 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_14)   --->   "%xor_ln129_44 = xor i1 %xor_ln129_43, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4560 'xor' 'xor_ln129_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4561 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_14)   --->   "%or_ln129_29 = or i1 %tmp_834, i1 %xor_ln129_44" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4561 'or' 'or_ln129_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4562 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_14)   --->   "%and_ln129_29 = and i1 %or_ln129_29, i1 %xor_ln129_42" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4562 'and' 'and_ln129_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4563 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_14)   --->   "%xor_ln130_29 = xor i13 %sum_209, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4563 'xor' 'xor_ln130_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4564 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_14 = select i1 %and_ln129_29, i13 8191, i13 %xor_ln130_29" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4564 'select' 'select_ln130_14' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4565 [1/1] (0.00ns)   --->   "%trunc_ln130_13 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_14, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4565 'partselect' 'trunc_ln130_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4566 [1/1] (0.00ns)   --->   "%tmp_835 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_14, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 4566 'bitselect' 'tmp_835' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4567 [1/1] (0.30ns)   --->   "%index_14 = select i1 %tmp_835, i10 1023, i10 %trunc_ln130_13" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 4567 'select' 'index_14' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4568 [1/1] (0.00ns)   --->   "%zext_ln133_28 = zext i10 %index_14" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4568 'zext' 'zext_ln133_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4569 [1/1] (0.00ns)   --->   "%exp_table_addr_14 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_28" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4569 'getelementptr' 'exp_table_addr_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4570 [2/2] (1.17ns)   --->   "%exp_table_load_14 = load i10 %exp_table_addr_14" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4570 'load' 'exp_table_load_14' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 4571 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_15)   --->   "%select_ln125_382 = select i1 %and_ln125_669, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4571 'select' 'select_ln125_382' <Predicate = (or_ln125_287)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4572 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_15)   --->   "%select_ln125_383 = select i1 %or_ln125_287, i13 %select_ln125_382, i13 %sum_221" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4572 'select' 'select_ln125_383' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4573 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_15)   --->   "%shl_ln129_14 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_383, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4573 'bitconcatenate' 'shl_ln129_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4574 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_15)   --->   "%sext_ln129_15 = sext i21 %shl_ln129_14" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4574 'sext' 'sext_ln129_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4575 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_15 = sub i22 0, i22 %sext_ln129_15" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4575 'sub' 'sub_ln129_15' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4576 [1/1] (0.00ns)   --->   "%trunc_ln129_15 = trunc i22 %sub_ln129_15" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4576 'trunc' 'trunc_ln129_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4577 [1/1] (0.00ns)   --->   "%tmp_874 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_15, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4577 'bitselect' 'tmp_874' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4578 [1/1] (0.00ns) (grouped into LUT with out node sum_223)   --->   "%sum_222 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_15, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4578 'partselect' 'sum_222' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4579 [1/1] (0.00ns) (grouped into LUT with out node sum_223)   --->   "%tmp_875 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_15, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4579 'bitselect' 'tmp_875' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4580 [1/1] (0.71ns)   --->   "%icmp_ln129_15 = icmp_ne  i9 %trunc_ln129_15, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4580 'icmp' 'icmp_ln129_15' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4581 [1/1] (0.00ns) (grouped into LUT with out node sum_223)   --->   "%and_ln129_30 = and i1 %tmp_875, i1 %icmp_ln129_15" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4581 'and' 'and_ln129_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4582 [1/1] (0.00ns) (grouped into LUT with out node sum_223)   --->   "%zext_ln129_15 = zext i1 %and_ln129_30" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4582 'zext' 'zext_ln129_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4583 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_223 = add i13 %sum_222, i13 %zext_ln129_15" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4583 'add' 'sum_223' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4584 [1/1] (0.00ns)   --->   "%tmp_876 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_223, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4584 'bitselect' 'tmp_876' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4585 [1/1] (0.12ns)   --->   "%xor_ln129_45 = xor i1 %tmp_874, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4585 'xor' 'xor_ln129_45' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4586 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_15)   --->   "%or_ln129_30 = or i1 %tmp_876, i1 %xor_ln129_45" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4586 'or' 'or_ln129_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4587 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_15)   --->   "%xor_ln129_46 = xor i1 %tmp_874, i1 %or_ln129_30" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4587 'xor' 'xor_ln129_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4588 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_15)   --->   "%xor_ln129_47 = xor i1 %xor_ln129_46, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4588 'xor' 'xor_ln129_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4589 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_15)   --->   "%or_ln129_31 = or i1 %tmp_876, i1 %xor_ln129_47" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4589 'or' 'or_ln129_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4590 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_15)   --->   "%and_ln129_31 = and i1 %or_ln129_31, i1 %xor_ln129_45" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 4590 'and' 'and_ln129_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4591 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_15)   --->   "%xor_ln130_30 = xor i13 %sum_223, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4591 'xor' 'xor_ln130_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4592 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_15 = select i1 %and_ln129_31, i13 8191, i13 %xor_ln130_30" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4592 'select' 'select_ln130_15' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4593 [1/1] (0.00ns)   --->   "%trunc_ln130_14 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_15, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 4593 'partselect' 'trunc_ln130_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4594 [1/1] (0.00ns)   --->   "%tmp_877 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_15, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 4594 'bitselect' 'tmp_877' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4595 [1/1] (0.30ns)   --->   "%index_15 = select i1 %tmp_877, i10 1023, i10 %trunc_ln130_14" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 4595 'select' 'index_15' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4596 [1/1] (0.00ns)   --->   "%zext_ln133_30 = zext i10 %index_15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4596 'zext' 'zext_ln133_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4597 [1/1] (0.00ns)   --->   "%exp_table_addr_15 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_30" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4597 'getelementptr' 'exp_table_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4598 [2/2] (1.17ns)   --->   "%exp_table_load_15 = load i10 %exp_table_addr_15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4598 'load' 'exp_table_load_15' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 2.59>
ST_6 : Operation 4599 [1/2] (1.17ns)   --->   "%exp_table_load = load i10 %exp_table_addr" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4599 'load' 'exp_table_load' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_6 : Operation 4600 [1/1] (0.00ns) (grouped into LUT with out node add_ln133)   --->   "%tmp_16 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4600 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4601 [1/1] (0.00ns) (grouped into LUT with out node add_ln133)   --->   "%zext_ln133_32 = zext i9 %tmp_16" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4601 'zext' 'zext_ln133_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4602 [1/1] (0.00ns) (grouped into LUT with out node add_ln133)   --->   "%tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4602 'bitselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4603 [1/1] (0.00ns) (grouped into LUT with out node add_ln133)   --->   "%tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4603 'bitselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4604 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i16 %exp_table_load" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4604 'trunc' 'trunc_ln133' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4605 [1/1] (0.70ns)   --->   "%icmp_ln133 = icmp_ne  i6 %trunc_ln133, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4605 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4606 [1/1] (0.00ns) (grouped into LUT with out node add_ln133)   --->   "%or_ln133 = or i1 %tmp_102, i1 %icmp_ln133" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4606 'or' 'or_ln133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4607 [1/1] (0.00ns) (grouped into LUT with out node add_ln133)   --->   "%and_ln133 = and i1 %or_ln133, i1 %tmp_105" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4607 'and' 'and_ln133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4608 [1/1] (0.00ns) (grouped into LUT with out node add_ln133)   --->   "%zext_ln133_1 = zext i1 %and_ln133" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4608 'zext' 'zext_ln133_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4609 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133 = add i10 %zext_ln133_32, i10 %zext_ln133_1" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4609 'add' 'add_ln133' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4610 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i10 %add_ln133" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4610 'zext' 'zext_ln126' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4611 [1/2] (1.17ns)   --->   "%exp_table_load_1 = load i10 %exp_table_addr_1" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4611 'load' 'exp_table_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_6 : Operation 4612 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_1)   --->   "%tmp_38 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_1, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4612 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4613 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_1)   --->   "%zext_ln133_33 = zext i9 %tmp_38" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4613 'zext' 'zext_ln133_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4614 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_1)   --->   "%tmp_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_1, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4614 'bitselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4615 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_1)   --->   "%tmp_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_1, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4615 'bitselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4616 [1/1] (0.00ns)   --->   "%trunc_ln133_1 = trunc i16 %exp_table_load_1" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4616 'trunc' 'trunc_ln133_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4617 [1/1] (0.70ns)   --->   "%icmp_ln133_1 = icmp_ne  i6 %trunc_ln133_1, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4617 'icmp' 'icmp_ln133_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4618 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_1)   --->   "%or_ln133_1 = or i1 %tmp_203, i1 %icmp_ln133_1" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4618 'or' 'or_ln133_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4619 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_1)   --->   "%and_ln133_1 = and i1 %or_ln133_1, i1 %tmp_206" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4619 'and' 'and_ln133_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4620 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_1)   --->   "%zext_ln133_3 = zext i1 %and_ln133_1" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4620 'zext' 'zext_ln133_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4621 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_1 = add i10 %zext_ln133_33, i10 %zext_ln133_3" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4621 'add' 'add_ln133_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4622 [1/1] (0.00ns)   --->   "%zext_ln126_1 = zext i10 %add_ln133_1" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4622 'zext' 'zext_ln126_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4623 [1/2] (1.17ns)   --->   "%exp_table_load_2 = load i10 %exp_table_addr_2" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4623 'load' 'exp_table_load_2' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_6 : Operation 4624 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_2)   --->   "%tmp_60 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_2, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4624 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4625 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_2)   --->   "%zext_ln133_34 = zext i9 %tmp_60" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4625 'zext' 'zext_ln133_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4626 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_2)   --->   "%tmp_307 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_2, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4626 'bitselect' 'tmp_307' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4627 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_2)   --->   "%tmp_308 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_2, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4627 'bitselect' 'tmp_308' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4628 [1/1] (0.00ns)   --->   "%trunc_ln133_2 = trunc i16 %exp_table_load_2" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4628 'trunc' 'trunc_ln133_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4629 [1/1] (0.70ns)   --->   "%icmp_ln133_2 = icmp_ne  i6 %trunc_ln133_2, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4629 'icmp' 'icmp_ln133_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4630 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_2)   --->   "%or_ln133_2 = or i1 %tmp_307, i1 %icmp_ln133_2" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4630 'or' 'or_ln133_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4631 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_2)   --->   "%and_ln133_2 = and i1 %or_ln133_2, i1 %tmp_308" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4631 'and' 'and_ln133_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4632 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_2)   --->   "%zext_ln133_5 = zext i1 %and_ln133_2" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4632 'zext' 'zext_ln133_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4633 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_2 = add i10 %zext_ln133_34, i10 %zext_ln133_5" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4633 'add' 'add_ln133_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4634 [1/1] (0.00ns)   --->   "%zext_ln126_2 = zext i10 %add_ln133_2" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4634 'zext' 'zext_ln126_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4635 [1/2] (1.17ns)   --->   "%exp_table_load_3 = load i10 %exp_table_addr_3" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4635 'load' 'exp_table_load_3' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_6 : Operation 4636 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_3)   --->   "%tmp_82 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_3, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4636 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4637 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_3)   --->   "%zext_ln133_35 = zext i9 %tmp_82" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4637 'zext' 'zext_ln133_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4638 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_3)   --->   "%tmp_374 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_3, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4638 'bitselect' 'tmp_374' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4639 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_3)   --->   "%tmp_375 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_3, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4639 'bitselect' 'tmp_375' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4640 [1/1] (0.00ns)   --->   "%trunc_ln133_3 = trunc i16 %exp_table_load_3" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4640 'trunc' 'trunc_ln133_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4641 [1/1] (0.70ns)   --->   "%icmp_ln133_3 = icmp_ne  i6 %trunc_ln133_3, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4641 'icmp' 'icmp_ln133_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4642 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_3)   --->   "%or_ln133_3 = or i1 %tmp_374, i1 %icmp_ln133_3" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4642 'or' 'or_ln133_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4643 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_3)   --->   "%and_ln133_3 = and i1 %or_ln133_3, i1 %tmp_375" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4643 'and' 'and_ln133_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4644 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_3)   --->   "%zext_ln133_7 = zext i1 %and_ln133_3" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4644 'zext' 'zext_ln133_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4645 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_3 = add i10 %zext_ln133_35, i10 %zext_ln133_7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4645 'add' 'add_ln133_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4646 [1/1] (0.00ns)   --->   "%zext_ln126_3 = zext i10 %add_ln133_3" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4646 'zext' 'zext_ln126_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4647 [1/2] (1.17ns)   --->   "%exp_table_load_4 = load i10 %exp_table_addr_4" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4647 'load' 'exp_table_load_4' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_6 : Operation 4648 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_4)   --->   "%tmp_104 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_4, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4648 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4649 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_4)   --->   "%zext_ln133_36 = zext i9 %tmp_104" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4649 'zext' 'zext_ln133_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4650 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_4)   --->   "%tmp_416 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_4, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4650 'bitselect' 'tmp_416' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4651 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_4)   --->   "%tmp_417 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_4, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4651 'bitselect' 'tmp_417' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4652 [1/1] (0.00ns)   --->   "%trunc_ln133_4 = trunc i16 %exp_table_load_4" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4652 'trunc' 'trunc_ln133_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4653 [1/1] (0.70ns)   --->   "%icmp_ln133_4 = icmp_ne  i6 %trunc_ln133_4, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4653 'icmp' 'icmp_ln133_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4654 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_4)   --->   "%or_ln133_4 = or i1 %tmp_416, i1 %icmp_ln133_4" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4654 'or' 'or_ln133_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4655 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_4)   --->   "%and_ln133_4 = and i1 %or_ln133_4, i1 %tmp_417" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4655 'and' 'and_ln133_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4656 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_4)   --->   "%zext_ln133_9 = zext i1 %and_ln133_4" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4656 'zext' 'zext_ln133_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4657 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_4 = add i10 %zext_ln133_36, i10 %zext_ln133_9" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4657 'add' 'add_ln133_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4658 [1/1] (0.00ns)   --->   "%zext_ln126_4 = zext i10 %add_ln133_4" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4658 'zext' 'zext_ln126_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4659 [1/2] (1.17ns)   --->   "%exp_table_load_5 = load i10 %exp_table_addr_5" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4659 'load' 'exp_table_load_5' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_6 : Operation 4660 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_5)   --->   "%tmp_126 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_5, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4660 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4661 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_5)   --->   "%zext_ln133_37 = zext i9 %tmp_126" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4661 'zext' 'zext_ln133_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4662 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_5)   --->   "%tmp_458 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_5, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4662 'bitselect' 'tmp_458' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4663 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_5)   --->   "%tmp_459 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_5, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4663 'bitselect' 'tmp_459' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4664 [1/1] (0.00ns)   --->   "%trunc_ln133_5 = trunc i16 %exp_table_load_5" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4664 'trunc' 'trunc_ln133_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4665 [1/1] (0.70ns)   --->   "%icmp_ln133_5 = icmp_ne  i6 %trunc_ln133_5, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4665 'icmp' 'icmp_ln133_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4666 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_5)   --->   "%or_ln133_5 = or i1 %tmp_458, i1 %icmp_ln133_5" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4666 'or' 'or_ln133_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4667 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_5)   --->   "%and_ln133_5 = and i1 %or_ln133_5, i1 %tmp_459" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4667 'and' 'and_ln133_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4668 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_5)   --->   "%zext_ln133_11 = zext i1 %and_ln133_5" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4668 'zext' 'zext_ln133_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4669 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_5 = add i10 %zext_ln133_37, i10 %zext_ln133_11" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4669 'add' 'add_ln133_5' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4670 [1/1] (0.00ns)   --->   "%zext_ln126_5 = zext i10 %add_ln133_5" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4670 'zext' 'zext_ln126_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4671 [1/2] (1.17ns)   --->   "%exp_table_load_6 = load i10 %exp_table_addr_6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4671 'load' 'exp_table_load_6' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_6 : Operation 4672 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_6)   --->   "%tmp_148 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_6, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4672 'partselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4673 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_6)   --->   "%zext_ln133_38 = zext i9 %tmp_148" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4673 'zext' 'zext_ln133_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4674 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_6)   --->   "%tmp_500 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_6, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4674 'bitselect' 'tmp_500' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4675 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_6)   --->   "%tmp_501 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_6, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4675 'bitselect' 'tmp_501' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4676 [1/1] (0.00ns)   --->   "%trunc_ln133_6 = trunc i16 %exp_table_load_6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4676 'trunc' 'trunc_ln133_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4677 [1/1] (0.70ns)   --->   "%icmp_ln133_6 = icmp_ne  i6 %trunc_ln133_6, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4677 'icmp' 'icmp_ln133_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4678 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_6)   --->   "%or_ln133_6 = or i1 %tmp_500, i1 %icmp_ln133_6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4678 'or' 'or_ln133_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4679 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_6)   --->   "%and_ln133_6 = and i1 %or_ln133_6, i1 %tmp_501" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4679 'and' 'and_ln133_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4680 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_6)   --->   "%zext_ln133_13 = zext i1 %and_ln133_6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4680 'zext' 'zext_ln133_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4681 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_6 = add i10 %zext_ln133_38, i10 %zext_ln133_13" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4681 'add' 'add_ln133_6' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4682 [1/1] (0.00ns)   --->   "%zext_ln126_6 = zext i10 %add_ln133_6" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4682 'zext' 'zext_ln126_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4683 [1/2] (1.17ns)   --->   "%exp_table_load_7 = load i10 %exp_table_addr_7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4683 'load' 'exp_table_load_7' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_6 : Operation 4684 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_7)   --->   "%tmp_170 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_7, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4684 'partselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4685 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_7)   --->   "%zext_ln133_39 = zext i9 %tmp_170" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4685 'zext' 'zext_ln133_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4686 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_7)   --->   "%tmp_542 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_7, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4686 'bitselect' 'tmp_542' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4687 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_7)   --->   "%tmp_543 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_7, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4687 'bitselect' 'tmp_543' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4688 [1/1] (0.00ns)   --->   "%trunc_ln133_7 = trunc i16 %exp_table_load_7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4688 'trunc' 'trunc_ln133_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4689 [1/1] (0.70ns)   --->   "%icmp_ln133_7 = icmp_ne  i6 %trunc_ln133_7, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4689 'icmp' 'icmp_ln133_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4690 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_7)   --->   "%or_ln133_7 = or i1 %tmp_542, i1 %icmp_ln133_7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4690 'or' 'or_ln133_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4691 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_7)   --->   "%and_ln133_7 = and i1 %or_ln133_7, i1 %tmp_543" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4691 'and' 'and_ln133_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4692 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_7)   --->   "%zext_ln133_15 = zext i1 %and_ln133_7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4692 'zext' 'zext_ln133_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4693 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_7 = add i10 %zext_ln133_39, i10 %zext_ln133_15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4693 'add' 'add_ln133_7' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4694 [1/1] (0.00ns)   --->   "%zext_ln126_7 = zext i10 %add_ln133_7" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4694 'zext' 'zext_ln126_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4695 [1/2] (1.17ns)   --->   "%exp_table_load_8 = load i10 %exp_table_addr_8" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4695 'load' 'exp_table_load_8' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_6 : Operation 4696 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_8)   --->   "%tmp_192 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_8, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4696 'partselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4697 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_8)   --->   "%zext_ln133_40 = zext i9 %tmp_192" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4697 'zext' 'zext_ln133_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4698 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_8)   --->   "%tmp_584 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_8, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4698 'bitselect' 'tmp_584' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4699 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_8)   --->   "%tmp_585 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_8, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4699 'bitselect' 'tmp_585' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4700 [1/1] (0.00ns)   --->   "%trunc_ln133_8 = trunc i16 %exp_table_load_8" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4700 'trunc' 'trunc_ln133_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4701 [1/1] (0.70ns)   --->   "%icmp_ln133_8 = icmp_ne  i6 %trunc_ln133_8, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4701 'icmp' 'icmp_ln133_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4702 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_8)   --->   "%or_ln133_8 = or i1 %tmp_584, i1 %icmp_ln133_8" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4702 'or' 'or_ln133_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4703 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_8)   --->   "%and_ln133_8 = and i1 %or_ln133_8, i1 %tmp_585" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4703 'and' 'and_ln133_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4704 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_8)   --->   "%zext_ln133_17 = zext i1 %and_ln133_8" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4704 'zext' 'zext_ln133_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4705 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_8 = add i10 %zext_ln133_40, i10 %zext_ln133_17" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4705 'add' 'add_ln133_8' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4706 [1/1] (0.00ns)   --->   "%zext_ln126_8 = zext i10 %add_ln133_8" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4706 'zext' 'zext_ln126_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4707 [1/2] (1.17ns)   --->   "%exp_table_load_9 = load i10 %exp_table_addr_9" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4707 'load' 'exp_table_load_9' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_6 : Operation 4708 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_9)   --->   "%tmp_214 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_9, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4708 'partselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4709 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_9)   --->   "%zext_ln133_41 = zext i9 %tmp_214" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4709 'zext' 'zext_ln133_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4710 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_9)   --->   "%tmp_626 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_9, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4710 'bitselect' 'tmp_626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4711 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_9)   --->   "%tmp_627 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_9, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4711 'bitselect' 'tmp_627' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4712 [1/1] (0.00ns)   --->   "%trunc_ln133_9 = trunc i16 %exp_table_load_9" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4712 'trunc' 'trunc_ln133_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4713 [1/1] (0.70ns)   --->   "%icmp_ln133_9 = icmp_ne  i6 %trunc_ln133_9, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4713 'icmp' 'icmp_ln133_9' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4714 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_9)   --->   "%or_ln133_9 = or i1 %tmp_626, i1 %icmp_ln133_9" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4714 'or' 'or_ln133_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4715 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_9)   --->   "%and_ln133_9 = and i1 %or_ln133_9, i1 %tmp_627" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4715 'and' 'and_ln133_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4716 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_9)   --->   "%zext_ln133_19 = zext i1 %and_ln133_9" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4716 'zext' 'zext_ln133_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4717 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_9 = add i10 %zext_ln133_41, i10 %zext_ln133_19" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4717 'add' 'add_ln133_9' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4718 [1/1] (0.00ns)   --->   "%zext_ln126_9 = zext i10 %add_ln133_9" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4718 'zext' 'zext_ln126_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4719 [1/2] (1.17ns)   --->   "%exp_table_load_10 = load i10 %exp_table_addr_10" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4719 'load' 'exp_table_load_10' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_6 : Operation 4720 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_10)   --->   "%tmp_236 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_10, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4720 'partselect' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4721 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_10)   --->   "%zext_ln133_42 = zext i9 %tmp_236" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4721 'zext' 'zext_ln133_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4722 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_10)   --->   "%tmp_668 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_10, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4722 'bitselect' 'tmp_668' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4723 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_10)   --->   "%tmp_669 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_10, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4723 'bitselect' 'tmp_669' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4724 [1/1] (0.00ns)   --->   "%trunc_ln133_10 = trunc i16 %exp_table_load_10" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4724 'trunc' 'trunc_ln133_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4725 [1/1] (0.70ns)   --->   "%icmp_ln133_10 = icmp_ne  i6 %trunc_ln133_10, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4725 'icmp' 'icmp_ln133_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4726 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_10)   --->   "%or_ln133_10 = or i1 %tmp_668, i1 %icmp_ln133_10" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4726 'or' 'or_ln133_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4727 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_10)   --->   "%and_ln133_10 = and i1 %or_ln133_10, i1 %tmp_669" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4727 'and' 'and_ln133_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4728 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_10)   --->   "%zext_ln133_21 = zext i1 %and_ln133_10" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4728 'zext' 'zext_ln133_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4729 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_10 = add i10 %zext_ln133_42, i10 %zext_ln133_21" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4729 'add' 'add_ln133_10' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4730 [1/1] (0.00ns)   --->   "%zext_ln126_10 = zext i10 %add_ln133_10" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4730 'zext' 'zext_ln126_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4731 [1/2] (1.17ns)   --->   "%exp_table_load_11 = load i10 %exp_table_addr_11" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4731 'load' 'exp_table_load_11' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_6 : Operation 4732 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_11)   --->   "%tmp_258 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_11, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4732 'partselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4733 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_11)   --->   "%zext_ln133_43 = zext i9 %tmp_258" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4733 'zext' 'zext_ln133_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4734 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_11)   --->   "%tmp_710 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_11, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4734 'bitselect' 'tmp_710' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4735 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_11)   --->   "%tmp_711 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_11, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4735 'bitselect' 'tmp_711' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4736 [1/1] (0.00ns)   --->   "%trunc_ln133_11 = trunc i16 %exp_table_load_11" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4736 'trunc' 'trunc_ln133_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4737 [1/1] (0.70ns)   --->   "%icmp_ln133_11 = icmp_ne  i6 %trunc_ln133_11, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4737 'icmp' 'icmp_ln133_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4738 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_11)   --->   "%or_ln133_11 = or i1 %tmp_710, i1 %icmp_ln133_11" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4738 'or' 'or_ln133_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4739 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_11)   --->   "%and_ln133_11 = and i1 %or_ln133_11, i1 %tmp_711" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4739 'and' 'and_ln133_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4740 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_11)   --->   "%zext_ln133_23 = zext i1 %and_ln133_11" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4740 'zext' 'zext_ln133_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4741 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_11 = add i10 %zext_ln133_43, i10 %zext_ln133_23" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4741 'add' 'add_ln133_11' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4742 [1/1] (0.00ns)   --->   "%zext_ln126_11 = zext i10 %add_ln133_11" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4742 'zext' 'zext_ln126_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4743 [1/2] (1.17ns)   --->   "%exp_table_load_12 = load i10 %exp_table_addr_12" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4743 'load' 'exp_table_load_12' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_6 : Operation 4744 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_12)   --->   "%tmp_280 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_12, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4744 'partselect' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4745 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_12)   --->   "%zext_ln133_44 = zext i9 %tmp_280" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4745 'zext' 'zext_ln133_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4746 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_12)   --->   "%tmp_752 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_12, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4746 'bitselect' 'tmp_752' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4747 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_12)   --->   "%tmp_753 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_12, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4747 'bitselect' 'tmp_753' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4748 [1/1] (0.00ns)   --->   "%trunc_ln133_12 = trunc i16 %exp_table_load_12" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4748 'trunc' 'trunc_ln133_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4749 [1/1] (0.70ns)   --->   "%icmp_ln133_12 = icmp_ne  i6 %trunc_ln133_12, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4749 'icmp' 'icmp_ln133_12' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4750 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_12)   --->   "%or_ln133_12 = or i1 %tmp_752, i1 %icmp_ln133_12" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4750 'or' 'or_ln133_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4751 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_12)   --->   "%and_ln133_12 = and i1 %or_ln133_12, i1 %tmp_753" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4751 'and' 'and_ln133_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4752 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_12)   --->   "%zext_ln133_25 = zext i1 %and_ln133_12" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4752 'zext' 'zext_ln133_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4753 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_12 = add i10 %zext_ln133_44, i10 %zext_ln133_25" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4753 'add' 'add_ln133_12' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4754 [1/1] (0.00ns)   --->   "%zext_ln126_12 = zext i10 %add_ln133_12" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4754 'zext' 'zext_ln126_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4755 [1/2] (1.17ns)   --->   "%exp_table_load_13 = load i10 %exp_table_addr_13" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4755 'load' 'exp_table_load_13' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_6 : Operation 4756 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_13)   --->   "%tmp_302 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_13, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4756 'partselect' 'tmp_302' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4757 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_13)   --->   "%zext_ln133_45 = zext i9 %tmp_302" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4757 'zext' 'zext_ln133_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4758 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_13)   --->   "%tmp_794 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_13, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4758 'bitselect' 'tmp_794' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4759 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_13)   --->   "%tmp_795 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_13, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4759 'bitselect' 'tmp_795' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4760 [1/1] (0.00ns)   --->   "%trunc_ln133_13 = trunc i16 %exp_table_load_13" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4760 'trunc' 'trunc_ln133_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4761 [1/1] (0.70ns)   --->   "%icmp_ln133_13 = icmp_ne  i6 %trunc_ln133_13, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4761 'icmp' 'icmp_ln133_13' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4762 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_13)   --->   "%or_ln133_13 = or i1 %tmp_794, i1 %icmp_ln133_13" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4762 'or' 'or_ln133_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4763 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_13)   --->   "%and_ln133_13 = and i1 %or_ln133_13, i1 %tmp_795" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4763 'and' 'and_ln133_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4764 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_13)   --->   "%zext_ln133_27 = zext i1 %and_ln133_13" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4764 'zext' 'zext_ln133_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4765 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_13 = add i10 %zext_ln133_45, i10 %zext_ln133_27" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4765 'add' 'add_ln133_13' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4766 [1/1] (0.00ns)   --->   "%zext_ln126_13 = zext i10 %add_ln133_13" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4766 'zext' 'zext_ln126_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4767 [1/2] (1.17ns)   --->   "%exp_table_load_14 = load i10 %exp_table_addr_14" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4767 'load' 'exp_table_load_14' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_6 : Operation 4768 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_14)   --->   "%tmp_324 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_14, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4768 'partselect' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4769 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_14)   --->   "%zext_ln133_46 = zext i9 %tmp_324" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4769 'zext' 'zext_ln133_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4770 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_14)   --->   "%tmp_836 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_14, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4770 'bitselect' 'tmp_836' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4771 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_14)   --->   "%tmp_837 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_14, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4771 'bitselect' 'tmp_837' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4772 [1/1] (0.00ns)   --->   "%trunc_ln133_14 = trunc i16 %exp_table_load_14" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4772 'trunc' 'trunc_ln133_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4773 [1/1] (0.70ns)   --->   "%icmp_ln133_14 = icmp_ne  i6 %trunc_ln133_14, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4773 'icmp' 'icmp_ln133_14' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4774 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_14)   --->   "%or_ln133_14 = or i1 %tmp_836, i1 %icmp_ln133_14" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4774 'or' 'or_ln133_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4775 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_14)   --->   "%and_ln133_14 = and i1 %or_ln133_14, i1 %tmp_837" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4775 'and' 'and_ln133_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4776 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_14)   --->   "%zext_ln133_29 = zext i1 %and_ln133_14" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4776 'zext' 'zext_ln133_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4777 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_14 = add i10 %zext_ln133_46, i10 %zext_ln133_29" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4777 'add' 'add_ln133_14' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4778 [1/1] (0.00ns)   --->   "%zext_ln126_14 = zext i10 %add_ln133_14" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4778 'zext' 'zext_ln126_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4779 [1/2] (1.17ns)   --->   "%exp_table_load_15 = load i10 %exp_table_addr_15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4779 'load' 'exp_table_load_15' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_6 : Operation 4780 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_15)   --->   "%tmp_346 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_15, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4780 'partselect' 'tmp_346' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4781 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_15)   --->   "%zext_ln133_47 = zext i9 %tmp_346" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4781 'zext' 'zext_ln133_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4782 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_15)   --->   "%tmp_878 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_15, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4782 'bitselect' 'tmp_878' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4783 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_15)   --->   "%tmp_879 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_15, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4783 'bitselect' 'tmp_879' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4784 [1/1] (0.00ns)   --->   "%trunc_ln133_15 = trunc i16 %exp_table_load_15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4784 'trunc' 'trunc_ln133_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4785 [1/1] (0.70ns)   --->   "%icmp_ln133_15 = icmp_ne  i6 %trunc_ln133_15, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4785 'icmp' 'icmp_ln133_15' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4786 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_15)   --->   "%or_ln133_15 = or i1 %tmp_878, i1 %icmp_ln133_15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4786 'or' 'or_ln133_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4787 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_15)   --->   "%and_ln133_15 = and i1 %or_ln133_15, i1 %tmp_879" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4787 'and' 'and_ln133_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4788 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_15)   --->   "%zext_ln133_31 = zext i1 %and_ln133_15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4788 'zext' 'zext_ln133_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4789 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_15 = add i10 %zext_ln133_47, i10 %zext_ln133_31" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 4789 'add' 'add_ln133_15' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4790 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i10 %add_ln133_15" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 4790 'zext' 'zext_ln137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4791 [1/1] (0.00ns)   --->   "%mrv = insertvalue i208 <undef>, i13 %zext_ln126" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 4791 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4792 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i208 %mrv, i13 %zext_ln126_1" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 4792 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4793 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i208 %mrv_1, i13 %zext_ln126_2" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 4793 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4794 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i208 %mrv_2, i13 %zext_ln126_3" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 4794 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4795 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i208 %mrv_3, i13 %zext_ln126_4" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 4795 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4796 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i208 %mrv_4, i13 %zext_ln126_5" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 4796 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4797 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i208 %mrv_5, i13 %zext_ln126_6" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 4797 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4798 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i208 %mrv_6, i13 %zext_ln126_7" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 4798 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4799 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i208 %mrv_7, i13 %zext_ln126_8" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 4799 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4800 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i208 %mrv_8, i13 %zext_ln126_9" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 4800 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4801 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i208 %mrv_9, i13 %zext_ln126_10" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 4801 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4802 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i208 %mrv_10, i13 %zext_ln126_11" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 4802 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4803 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i208 %mrv_11, i13 %zext_ln126_12" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 4803 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4804 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i208 %mrv_12, i13 %zext_ln126_13" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 4804 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4805 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i208 %mrv_13, i13 %zext_ln126_14" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 4805 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4806 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i208 %mrv_14, i13 %zext_ln137" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 4806 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4807 [1/1] (0.00ns)   --->   "%ret_ln137 = ret i208 %mrv_15" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 4807 'ret' 'ret_ln137' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 3.240ns
The critical path consists of the following:
	wire read operation ('key_0_val_read', firmware/nnet_utils/nnet_hept.h:126) on port 'key_0_val' (firmware/nnet_utils/nnet_hept.h:126) [145]  (0.000 ns)
	'sub' operation 14 bit of DSP[198] ('sub_ln126', firmware/nnet_utils/nnet_hept.h:126) [196]  (0.000 ns)
	'mul' operation 28 bit of DSP[198] ('mul_ln126', firmware/nnet_utils/nnet_hept.h:126) [198]  (2.533 ns)
	'icmp' operation 1 bit ('icmp_ln125_1', firmware/nnet_utils/nnet_hept.h:125) [214]  (0.707 ns)

 <State 2>: 3.410ns
The critical path consists of the following:
	'add' operation 13 bit ('sum', firmware/nnet_utils/nnet_hept.h:125) [209]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln125', firmware/nnet_utils/nnet_hept.h:125) [211]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_1', firmware/nnet_utils/nnet_hept.h:125) [212]  (0.122 ns)
	'select' operation 1 bit ('select_ln125', firmware/nnet_utils/nnet_hept.h:125) [218]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln125_1', firmware/nnet_utils/nnet_hept.h:125) [224]  (0.000 ns)
	'or' operation 1 bit ('or_ln125_1', firmware/nnet_utils/nnet_hept.h:125) [225]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_4', firmware/nnet_utils/nnet_hept.h:125) [227]  (0.278 ns)
	'or' operation 1 bit ('or_ln125_2', firmware/nnet_utils/nnet_hept.h:125) [232]  (0.122 ns)
	'select' operation 13 bit ('select_ln125_3', firmware/nnet_utils/nnet_hept.h:125) [239]  (0.000 ns)
	'add' operation 28 bit ('add_ln125', firmware/nnet_utils/nnet_hept.h:125) [242]  (0.856 ns)
	'and' operation 1 bit ('and_ln125_7', firmware/nnet_utils/nnet_hept.h:125) [251]  (0.000 ns)
	'add' operation 13 bit ('sum', firmware/nnet_utils/nnet_hept.h:125) [253]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln125_4', firmware/nnet_utils/nnet_hept.h:125) [255]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_8', firmware/nnet_utils/nnet_hept.h:125) [256]  (0.122 ns)
	'select' operation 1 bit ('select_ln125_5', firmware/nnet_utils/nnet_hept.h:125) [266]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_12', firmware/nnet_utils/nnet_hept.h:125) [272]  (0.278 ns)
	'or' operation 1 bit ('or_ln125_289', firmware/nnet_utils/nnet_hept.h:125) [273]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln125_7', firmware/nnet_utils/nnet_hept.h:125) [274]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_13', firmware/nnet_utils/nnet_hept.h:125) [275]  (0.000 ns)
	'or' operation 1 bit ('or_ln125_5', firmware/nnet_utils/nnet_hept.h:125) [276]  (0.122 ns)

 <State 3>: 4.266ns
The critical path consists of the following:
	'select' operation 13 bit ('select_ln125_6', firmware/nnet_utils/nnet_hept.h:125) [282]  (0.000 ns)
	'select' operation 13 bit ('select_ln125_7', firmware/nnet_utils/nnet_hept.h:125) [283]  (0.000 ns)
	'add' operation 28 bit ('add_ln125_2', firmware/nnet_utils/nnet_hept.h:125) [286]  (0.856 ns)
	'add' operation 13 bit ('sum', firmware/nnet_utils/nnet_hept.h:125) [297]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln125_8', firmware/nnet_utils/nnet_hept.h:125) [299]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_15', firmware/nnet_utils/nnet_hept.h:125) [300]  (0.122 ns)
	'select' operation 1 bit ('select_ln125_8', firmware/nnet_utils/nnet_hept.h:125) [306]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln125_9', firmware/nnet_utils/nnet_hept.h:125) [312]  (0.000 ns)
	'or' operation 1 bit ('or_ln125_7', firmware/nnet_utils/nnet_hept.h:125) [313]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_18', firmware/nnet_utils/nnet_hept.h:125) [315]  (0.278 ns)
	'or' operation 1 bit ('or_ln125_8', firmware/nnet_utils/nnet_hept.h:125) [320]  (0.122 ns)
	'select' operation 13 bit ('select_ln125_11', firmware/nnet_utils/nnet_hept.h:125) [327]  (0.000 ns)
	'add' operation 28 bit ('add_ln125_4', firmware/nnet_utils/nnet_hept.h:125) [330]  (0.856 ns)
	'add' operation 13 bit ('sum', firmware/nnet_utils/nnet_hept.h:125) [341]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln125_12', firmware/nnet_utils/nnet_hept.h:125) [343]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_22', firmware/nnet_utils/nnet_hept.h:125) [344]  (0.122 ns)
	'select' operation 1 bit ('select_ln125_13', firmware/nnet_utils/nnet_hept.h:125) [354]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_26', firmware/nnet_utils/nnet_hept.h:125) [360]  (0.278 ns)
	'or' operation 1 bit ('or_ln125_291', firmware/nnet_utils/nnet_hept.h:125) [361]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln125_15', firmware/nnet_utils/nnet_hept.h:125) [362]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_27', firmware/nnet_utils/nnet_hept.h:125) [363]  (0.000 ns)
	'or' operation 1 bit ('or_ln125_11', firmware/nnet_utils/nnet_hept.h:125) [364]  (0.122 ns)

 <State 4>: 4.266ns
The critical path consists of the following:
	'select' operation 13 bit ('select_ln125_14', firmware/nnet_utils/nnet_hept.h:125) [370]  (0.000 ns)
	'select' operation 13 bit ('select_ln125_15', firmware/nnet_utils/nnet_hept.h:125) [371]  (0.000 ns)
	'add' operation 28 bit ('add_ln125_6', firmware/nnet_utils/nnet_hept.h:125) [374]  (0.856 ns)
	'add' operation 13 bit ('sum', firmware/nnet_utils/nnet_hept.h:125) [385]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln125_16', firmware/nnet_utils/nnet_hept.h:125) [387]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_29', firmware/nnet_utils/nnet_hept.h:125) [388]  (0.122 ns)
	'select' operation 1 bit ('select_ln125_16', firmware/nnet_utils/nnet_hept.h:125) [394]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln125_17', firmware/nnet_utils/nnet_hept.h:125) [400]  (0.000 ns)
	'or' operation 1 bit ('or_ln125_13', firmware/nnet_utils/nnet_hept.h:125) [401]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_32', firmware/nnet_utils/nnet_hept.h:125) [403]  (0.278 ns)
	'or' operation 1 bit ('or_ln125_14', firmware/nnet_utils/nnet_hept.h:125) [408]  (0.122 ns)
	'select' operation 13 bit ('select_ln125_19', firmware/nnet_utils/nnet_hept.h:125) [415]  (0.000 ns)
	'add' operation 28 bit ('add_ln125_8', firmware/nnet_utils/nnet_hept.h:125) [418]  (0.856 ns)
	'add' operation 13 bit ('sum', firmware/nnet_utils/nnet_hept.h:125) [429]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln125_20', firmware/nnet_utils/nnet_hept.h:125) [431]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_36', firmware/nnet_utils/nnet_hept.h:125) [432]  (0.122 ns)
	'select' operation 1 bit ('select_ln125_20', firmware/nnet_utils/nnet_hept.h:125) [438]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln125_21', firmware/nnet_utils/nnet_hept.h:125) [444]  (0.000 ns)
	'or' operation 1 bit ('or_ln125_16', firmware/nnet_utils/nnet_hept.h:125) [445]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_39', firmware/nnet_utils/nnet_hept.h:125) [447]  (0.278 ns)
	'or' operation 1 bit ('or_ln125_17', firmware/nnet_utils/nnet_hept.h:125) [452]  (0.122 ns)

 <State 5>: 4.085ns
The critical path consists of the following:
	'select' operation 13 bit ('select_ln125_22', firmware/nnet_utils/nnet_hept.h:125) [453]  (0.000 ns)
	'select' operation 13 bit ('select_ln125_23', firmware/nnet_utils/nnet_hept.h:125) [454]  (0.000 ns)
	'sub' operation 22 bit ('sub_ln129', firmware/nnet_utils/nnet_hept.h:129) [457]  (0.815 ns)
	'icmp' operation 1 bit ('icmp_ln129', firmware/nnet_utils/nnet_hept.h:129) [462]  (0.715 ns)
	'and' operation 1 bit ('and_ln129', firmware/nnet_utils/nnet_hept.h:129) [463]  (0.000 ns)
	'add' operation 13 bit ('sum', firmware/nnet_utils/nnet_hept.h:129) [465]  (0.755 ns)
	'or' operation 1 bit ('or_ln129_1', firmware/nnet_utils/nnet_hept.h:129) [471]  (0.000 ns)
	'and' operation 1 bit ('and_ln129_1', firmware/nnet_utils/nnet_hept.h:129) [472]  (0.000 ns)
	'select' operation 13 bit ('select_ln130', firmware/nnet_utils/nnet_hept.h:130) [474]  (0.321 ns)
	'select' operation 10 bit ('index', firmware/nnet_utils/nnet_hept.h:132) [477]  (0.303 ns)
	'getelementptr' operation 10 bit ('exp_table_addr', firmware/nnet_utils/nnet_hept.h:133) [479]  (0.000 ns)
	'load' operation 16 bit ('exp_table_load', firmware/nnet_utils/nnet_hept.h:133) on array 'exp_table' [480]  (1.177 ns)

 <State 6>: 2.599ns
The critical path consists of the following:
	'load' operation 16 bit ('exp_table_load', firmware/nnet_utils/nnet_hept.h:133) on array 'exp_table' [480]  (1.177 ns)
	'icmp' operation 1 bit ('icmp_ln133', firmware/nnet_utils/nnet_hept.h:133) [486]  (0.706 ns)
	'or' operation 1 bit ('or_ln133', firmware/nnet_utils/nnet_hept.h:133) [487]  (0.000 ns)
	'and' operation 1 bit ('and_ln133', firmware/nnet_utils/nnet_hept.h:133) [488]  (0.000 ns)
	'add' operation 10 bit ('add_ln133', firmware/nnet_utils/nnet_hept.h:133) [490]  (0.715 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
