(pcb "/home/henry/kicad/LCD Driver/Lcd Booster3c.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(2012-nov-02)-testing")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer Front
      (type signal)
      (property
        (index 0)
      )
    )
    (layer Back
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  163830 -147320  252730 -147320  252730 -113030  163830 -113030
            163830 -147320)
    )
    (plane GND (polygon Back 0  163830 -113030  252730 -113030  252730 -147320  163830 -147320))
    (via "Via[0-1]_889:635_um" "Via[0-1]_889:0_um" "Via[0-1]_1143:635_um")
    (rule
      (width 304.8)
      (clearance 304.9)
      (clearance 304.9 (type default_smd))
      (clearance 76.2 (type smd_smd))
    )
  )
  (placement
    (component "SIL-10"
      (place J2 231140 -133350 front 270 (PN TI_BOOSTER_40_J2))
      (place J4 228600 -133350 front 270 (PN TI_BOOSTER_40_J4))
      (place J3 187960 -133350 front 270 (PN TI_BOOSTER_40_J3))
      (place J1 185420 -133350 front 270 (PN TI_BOOSTER_40_J1))
    )
    (component "SIL-3"
      (place RV1 233045 -116205 front 180 (PN POT))
    )
    (component INDUCTOR_V
      (place L1 167005 -123190 front 90 (PN "22 uH"))
    )
    (component hvt_TO220_GDS_VERT
      (place Q1 176530 -127000 front 90 (PN MOSFET_P))
    )
    (component "he10-14_plain"
      (place P1 213360 -118110 back 180 (PN CONN_7X2))
    )
    (component "DIP-8__300"
      (place U1 176530 -134620 front 0 (PN MAX774))
    )
    (component "DIP-20__300"
      (place U3 205740 -140970 front 180 (PN MSP430G2452))
      (place U2 205740 -130175 front 180 (PN 74LS245))
    )
    (component D3
      (place D1 178435 -117475 front 180 (PN DIODESCH))
      (place D2 169545 -146050 front 180 (PN ZENER))
    )
    (component "DIP-6__300"
      (place IC1 194945 -118745 front 180 (PN 4N26))
    )
    (component R3
      (place R4 182880 -134620 front 90 (PN 4K7))
      (place R5 179070 -140970 front 180 (PN 150K))
      (place R7 169545 -140970 front 0 (PN 2.7M))
      (place R3 179070 -114300 front 180 (PN 100))
      (place R2 224790 -140970 front 90 (PN 4K7))
      (place R1 217170 -123825 front 0 (PN 20))
      (place R9 169545 -143510 front 0 (PN 1K))
    )
    (component "SIL-4"
      (place P2 240665 -144780 front 180 (PN MSP_Debug))
    )
    (component C1V7
      (place C9 167005 -132080 front 270 (PN "47 uF"))
    )
    (component C1V5
      (place C2 186690 -116840 front 90 (PN "47 uF"))
    )
    (component C1
      (place C6 177165 -144780 front 270 (PN "0.1 uF"))
      (place C7 167640 -137795 front 0 (PN "0.1 uF"))
      (place C3 181610 -144780 front 270 (PN "0.1 uF"))
      (place C1 182880 -123190 front 270 (PN "0.1 uF"))
      (place C4 221615 -140970 front 90 (PN "0.1 uF"))
      (place C5 221615 -130175 front 90 (PN "0.1 uF"))
    )
    (component pin_array_4x2
      (place P_SDI1 240665 -130810 front 180 (PN CONN_4X2))
      (place P_SDO1 240665 -123190 front 180 (PN CONN_4X2))
      (place P_SCLK1 240665 -138430 front 180 (PN CONN_4X2))
    )
    (component m2_5_pad
      (place M2 246380 -115570 front 0 (PN CONN_1))
      (place M1 170180 -115570 front 0 (PN CONN_1))
    )
    (component R_T0220
      (place R6 176530 -121920 front 90 (PN 0.07))
    )
  )
  (library
    (image "SIL-10"
      (outline (path signal 304.8  -12700 -1270  -12700 1270))
      (outline (path signal 304.8  -12700 1270  12700 1270))
      (outline (path signal 304.8  12700 1270  12700 -1270))
      (outline (path signal 304.8  12700 -1270  -12700 -1270))
      (outline (path signal 304.8  -10160 -1270  -10160 1270))
      (pin Rect[A]Pad_1397x1397_um 1 -11430 0)
      (pin Round[A]Pad_1397_um 2 -8890 0)
      (pin Round[A]Pad_1397_um 3 -6350 0)
      (pin Round[A]Pad_1397_um 4 -3810 0)
      (pin Round[A]Pad_1397_um 5 -1270 0)
      (pin Round[A]Pad_1397_um 6 1270 0)
      (pin Round[A]Pad_1397_um 7 3810 0)
      (pin Round[A]Pad_1397_um 8 6350 0)
      (pin Round[A]Pad_1397_um 9 8890 0)
      (pin Round[A]Pad_1397_um 10 11430 0)
    )
    (image "SIL-3"
      (outline (path signal 304.8  -3810 -1270  -3810 1270))
      (outline (path signal 304.8  -3810 1270  3810 1270))
      (outline (path signal 304.8  3810 1270  3810 -1270))
      (outline (path signal 304.8  3810 -1270  -3810 -1270))
      (outline (path signal 304.8  -1270 1270  -1270 -1270))
      (pin Rect[A]Pad_1397x1397_um 1 -2540 0)
      (pin Round[A]Pad_1397_um 2 0 0)
      (pin Round[A]Pad_1397_um 3 2540 0)
    )
    (image INDUCTOR_V
      (outline (path signal 381  3810 0  3623.53 -1177.35  3082.35 -2239.46  2239.46 -3082.35
            1177.35 -3623.53  0 -3810  -1177.35 -3623.53  -2239.46 -3082.35
            -3082.35 -2239.46  -3623.53 -1177.35  -3810 0  -3623.53 1177.35
            -3082.35 2239.46  -2239.46 3082.35  -1177.35 3623.53  0 3810
            1177.35 3623.53  2239.46 3082.35  3082.35 2239.46  3623.53 1177.35))
      (pin Rect[A]Pad_1905x1905_um 1 -2540 0)
      (pin Round[A]Pad_1905_um 2 2540 0)
    )
    (image hvt_TO220_GDS_VERT
      (outline (path signal 381  1905 5080  2540 5080))
      (outline (path signal 381  2540 5080  2540 -5080))
      (outline (path signal 381  2540 -5080  1905 -5080))
      (outline (path signal 381  -1905 5080  1905 5080))
      (outline (path signal 381  1905 5080  1905 -5080))
      (outline (path signal 381  1905 -5080  -1905 -5080))
      (outline (path signal 381  -1905 -5080  -1905 5080))
      (pin Round[A]Pad_1778_um G 0 2540)
      (pin Round[A]Pad_1778_um D 0 0)
      (pin Rect[A]Pad_1778x1778_um S 0 -2540)
    )
    (image "he10-14_plain"
      (outline (path signal 304.8  -12446 4318  12446 4318))
      (outline (path signal 304.8  12446 4318  12446 -4318))
      (outline (path signal 304.8  12446 -4318  -12446 -4318))
      (outline (path signal 304.8  -2540 -4318  -2540 -3556))
      (outline (path signal 304.8  -2540 -3556  -11430 -3556))
      (outline (path signal 304.8  -11430 -3556  -11430 3556))
      (outline (path signal 304.8  -11430 3556  11430 3556))
      (outline (path signal 304.8  11430 3556  11430 -3556))
      (outline (path signal 304.8  11430 -3556  2540 -3556))
      (outline (path signal 304.8  2540 -3556  2540 -4318))
      (outline (path signal 304.8  -12446 -4318  -12446 4318))
      (outline (path signal 304.8  -9144 -1270  -10414 -508))
      (outline (path signal 304.8  -10414 -508  -10414 -2032))
      (outline (path signal 304.8  -10414 -2032  -9144 -1270))
      (pin Rect[A]Pad_1524x1524_um 1 -7620 -1270)
      (pin Round[A]Pad_1524_um 2 -7620 1270)
      (pin Round[A]Pad_1524_um 3 -5080 -1270)
      (pin Round[A]Pad_1524_um 4 -5080 1270)
      (pin Round[A]Pad_1524_um 5 -2540 -1270)
      (pin Round[A]Pad_1524_um 6 -2540 1270)
      (pin Round[A]Pad_1524_um 7 0 -1270)
      (pin Round[A]Pad_1524_um 8 0 1270)
      (pin Round[A]Pad_1524_um 9 2540 -1270)
      (pin Round[A]Pad_1524_um 10 2540 1270)
      (pin Round[A]Pad_1524_um 11 5080 -1270)
      (pin Round[A]Pad_1524_um 12 5080 1270)
      (pin Round[A]Pad_1524_um 13 7620 -1270)
      (pin Round[A]Pad_1524_um 14 7620 1270)
    )
    (image "DIP-8__300"
      (outline (path signal 254  -5080 1270  -3810 1270))
      (outline (path signal 254  -3810 1270  -3810 -1270))
      (outline (path signal 254  -3810 -1270  -5080 -1270))
      (outline (path signal 254  -5080 2540  5080 2540))
      (outline (path signal 254  5080 2540  5080 -2540))
      (outline (path signal 254  5080 -2540  -5080 -2540))
      (outline (path signal 254  -5080 -2540  -5080 2540))
      (pin Rect[A]Pad_1397x1397_um 1 -3810 -3810)
      (pin Round[A]Pad_1397_um 2 -1270 -3810)
      (pin Round[A]Pad_1397_um 3 1270 -3810)
      (pin Round[A]Pad_1397_um 4 3810 -3810)
      (pin Round[A]Pad_1397_um 5 3810 3810)
      (pin Round[A]Pad_1397_um 6 1270 3810)
      (pin Round[A]Pad_1397_um 7 -1270 3810)
      (pin Round[A]Pad_1397_um 8 -3810 3810)
    )
    (image "DIP-20__300"
      (outline (path signal 381  -13970 1270  -12700 1270))
      (outline (path signal 381  -12700 1270  -12700 -1270))
      (outline (path signal 381  -12700 -1270  -13970 -1270))
      (outline (path signal 381  -13970 2540  13970 2540))
      (outline (path signal 381  13970 2540  13970 -2540))
      (outline (path signal 381  13970 -2540  -13970 -2540))
      (outline (path signal 381  -13970 -2540  -13970 2540))
      (pin Rect[A]Pad_1397x1397_um 1 -11430 -3810)
      (pin Round[A]Pad_1397_um 2 -8890 -3810)
      (pin Round[A]Pad_1397_um 3 -6350 -3810)
      (pin Round[A]Pad_1397_um 4 -3810 -3810)
      (pin Round[A]Pad_1397_um 5 -1270 -3810)
      (pin Round[A]Pad_1397_um 6 1270 -3810)
      (pin Round[A]Pad_1397_um 7 3810 -3810)
      (pin Round[A]Pad_1397_um 8 6350 -3810)
      (pin Round[A]Pad_1397_um 9 8890 -3810)
      (pin Round[A]Pad_1397_um 10 11430 -3810)
      (pin Round[A]Pad_1397_um 11 11430 3810)
      (pin Round[A]Pad_1397_um 12 8890 3810)
      (pin Round[A]Pad_1397_um 13 6350 3810)
      (pin Round[A]Pad_1397_um 14 3810 3810)
      (pin Round[A]Pad_1397_um 15 1270 3810)
      (pin Round[A]Pad_1397_um 16 -1270 3810)
      (pin Round[A]Pad_1397_um 17 -3810 3810)
      (pin Round[A]Pad_1397_um 18 -6350 3810)
      (pin Round[A]Pad_1397_um 19 -8890 3810)
      (pin Round[A]Pad_1397_um 20 -11430 3810)
    )
    (image D3
      (outline (path signal 304.8  3810 0  3048 0))
      (outline (path signal 304.8  3048 0  3048 1016))
      (outline (path signal 304.8  3048 1016  -3048 1016))
      (outline (path signal 304.8  -3048 1016  -3048 0))
      (outline (path signal 304.8  -3048 0  -3810 0))
      (outline (path signal 304.8  -3048 0  -3048 -1016))
      (outline (path signal 304.8  -3048 -1016  3048 -1016))
      (outline (path signal 304.8  3048 -1016  3048 0))
      (outline (path signal 304.8  2540 1016  2540 -1016))
      (outline (path signal 304.8  2286 -1016  2286 1016))
      (pin Rect[A]Pad_1397x1397_um 2 3810 0)
      (pin Round[A]Pad_1397_um 1 -3810 0)
    )
    (image "DIP-6__300"
      (outline (path signal 381  -4445 2540  4445 2540))
      (outline (path signal 381  4445 2540  4445 -2540))
      (outline (path signal 381  4445 -2540  -4445 -2540))
      (outline (path signal 381  -4445 -2540  -4445 2540))
      (outline (path signal 381  -4445 635  -3175 635))
      (outline (path signal 381  -3175 635  -3175 -635))
      (outline (path signal 381  -3175 -635  -4445 -635))
      (pin Rect[A]Pad_1397x1397_um 1 -2540 -3810)
      (pin Round[A]Pad_1397_um 2 0 -3810)
      (pin Round[A]Pad_1397_um 3 2540 -3810)
      (pin Round[A]Pad_1397_um 4 2540 3810)
      (pin Round[A]Pad_1397_um 5 0 3810)
      (pin Round[A]Pad_1397_um 6 -2540 3810)
    )
    (image R3
      (outline (path signal 203.2  -3810 0  -3302 0))
      (outline (path signal 203.2  3810 0  3302 0))
      (outline (path signal 203.2  3302 0  3302 1016))
      (outline (path signal 203.2  3302 1016  -3302 1016))
      (outline (path signal 203.2  -3302 1016  -3302 -1016))
      (outline (path signal 203.2  -3302 -1016  3302 -1016))
      (outline (path signal 203.2  3302 -1016  3302 0))
      (outline (path signal 203.2  -3302 508  -2794 1016))
      (pin Round[A]Pad_1397_um 1 -3810 0)
      (pin Round[A]Pad_1397_um 2 3810 0)
    )
    (image "SIL-4"
      (outline (path signal 304.8  -5080 1270  -5080 1270))
      (outline (path signal 304.8  -5080 -1270  -5080 1270))
      (outline (path signal 304.8  -5080 1270  -5080 1270))
      (outline (path signal 304.8  -5080 1270  5080 1270))
      (outline (path signal 304.8  5080 1270  5080 -1270))
      (outline (path signal 304.8  5080 -1270  -5080 -1270))
      (outline (path signal 304.8  -2540 -1270  -2540 1270))
      (pin Rect[A]Pad_1397x1397_um 1 -3810 0)
      (pin Round[A]Pad_1397_um 2 -1270 0)
      (pin Round[A]Pad_1397_um 3 1270 0)
      (pin Round[A]Pad_1397_um 4 3810 0)
    )
    (image C1V7
      (outline (path signal 127  3175 0  3019.6 -981.128  2568.63 -1866.22  1866.22 -2568.63
            981.128 -3019.6  0 -3175  -981.128 -3019.6  -1866.22 -2568.63
            -2568.63 -1866.22  -3019.6 -981.128  -3175 0  -3019.6 981.128
            -2568.63 1866.22  -1866.22 2568.63  -981.128 3019.6  0 3175
            981.128 3019.6  1866.22 2568.63  2568.63 1866.22  3019.6 981.128))
      (pin Rect[A]Pad_1524x1524_um 1 -1270 0)
      (pin Round[A]Pad_1524_um 2 1270 0)
    )
    (image C1V5
      (outline (path signal 127  2543.17 0  2418.7 -785.883  2057.47 -1494.84  1494.84 -2057.47
            785.883 -2418.7  0 -2543.17  -785.883 -2418.7  -1494.84 -2057.47
            -2057.47 -1494.84  -2418.7 -785.883  -2543.17 0  -2418.7 785.883
            -2057.47 1494.84  -1494.84 2057.47  -785.883 2418.7  0 2543.17
            785.883 2418.7  1494.84 2057.47  2057.47 1494.84  2418.7 785.883))
      (pin Rect[A]Pad_1397x1397_um 1 -1270 0)
      (pin Round[A]Pad_1397_um 2 1270 0)
    )
    (image C1
      (outline (path signal 304.8  -2489.2 1270  2540 1270))
      (outline (path signal 304.8  2540 1270  2540 -1270))
      (outline (path signal 304.8  2540 -1270  -2540 -1270))
      (outline (path signal 304.8  -2540 -1270  -2540 1270))
      (outline (path signal 304.8  -2540 635  -1905 1270))
      (pin Round[A]Pad_1397_um 1 -1270 0)
      (pin Round[A]Pad_1397_um 2 1270 0)
    )
    (image pin_array_4x2
      (outline (path signal 304.8  -5080 2540  5080 2540))
      (outline (path signal 304.8  5080 2540  5080 -2540))
      (outline (path signal 304.8  5080 -2540  -5080 -2540))
      (outline (path signal 304.8  -5080 -2540  -5080 2540))
      (pin Rect[A]Pad_1524x1524_um 1 -3810 -1270)
      (pin Round[A]Pad_1524_um 2 -3810 1270)
      (pin Round[A]Pad_1524_um 3 -1270 -1270)
      (pin Round[A]Pad_1524_um 4 -1270 1270)
      (pin Round[A]Pad_1524_um 5 1270 -1270)
      (pin Round[A]Pad_1524_um 6 1270 1270)
      (pin Round[A]Pad_1524_um 7 3810 -1270)
      (pin Round[A]Pad_1524_um 8 3810 1270)
    )
    (image m2_5_pad
      (pin Round[A]Pad_5080_um 1 0 0)
    )
    (image R_T0220
      (outline (path signal 381  1905 5080  2540 5080))
      (outline (path signal 381  2540 5080  2540 -5080))
      (outline (path signal 381  2540 -5080  1905 -5080))
      (outline (path signal 381  -1905 5080  1905 5080))
      (outline (path signal 381  1905 5080  1905 -5080))
      (outline (path signal 381  1905 -5080  -1905 -5080))
      (outline (path signal 381  -1905 -5080  -1905 5080))
      (pin Round[A]Pad_1778_um 1 0 2540)
      (pin Rect[A]Pad_1778x1778_um 2 0 -2540)
    )
    (padstack Round[A]Pad_1397_um
      (shape (circle Front 1397))
      (shape (circle Back 1397))
      (attach off)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle Front 1524))
      (shape (circle Back 1524))
      (attach off)
    )
    (padstack Round[A]Pad_1778_um
      (shape (circle Front 1778))
      (shape (circle Back 1778))
      (attach off)
    )
    (padstack Round[A]Pad_1905_um
      (shape (circle Front 1905))
      (shape (circle Back 1905))
      (attach off)
    )
    (padstack Round[A]Pad_5080_um
      (shape (circle Front 5080))
      (shape (circle Back 5080))
      (attach off)
    )
    (padstack Rect[A]Pad_1397x1397_um
      (shape (rect Front -698.5 -698.5 698.5 698.5))
      (shape (rect Back -698.5 -698.5 698.5 698.5))
      (attach off)
    )
    (padstack Rect[A]Pad_1524x1524_um
      (shape (rect Front -762 -762 762 762))
      (shape (rect Back -762 -762 762 762))
      (attach off)
    )
    (padstack Rect[A]Pad_1778x1778_um
      (shape (rect Front -889 -889 889 889))
      (shape (rect Back -889 -889 889 889))
      (attach off)
    )
    (padstack Rect[A]Pad_1905x1905_um
      (shape (rect Front -952.5 -952.5 952.5 952.5))
      (shape (rect Back -952.5 -952.5 952.5 952.5))
      (attach off)
    )
    (padstack "Via[0-1]_889:635_um"
      (shape (circle Front 889))
      (shape (circle Back 889))
      (attach off)
    )
    (padstack "Via[0-1]_889:0_um"
      (shape (circle Front 889))
      (shape (circle Back 889))
      (attach off)
    )
    (padstack "Via[0-1]_1143:635_um"
      (shape (circle Front 1143))
      (shape (circle Back 1143))
      (attach off)
    )
  )
  (network
    (net +3.3V
      (pins J1-1 U3-1 P2-1 C4-2)
    )
    (net +5V
      (pins J3-1 U1-5 U2-20 IC1-5 R4-2 C2-1 R6-2 C1-1 C5-1)
    )
    (net /LcdDriver/5V_SW
      (pins P1-8 IC1-4 R1-1)
    )
    (net /LcdDriver/Blank
      (pins J1-6 U3-6)
    )
    (net /LcdDriver/CL1
      (pins P1-10 U2-3)
    )
    (net /LcdDriver/CL2
      (pins P1-9 U2-4)
    )
    (net /LcdDriver/CLK
      (pins U3-12 U2-16)
    )
    (net /LcdDriver/D0
      (pins U3-8 U2-12)
    )
    (net /LcdDriver/D0_out
      (pins P1-3 U2-8)
    )
    (net /LcdDriver/D1
      (pins U3-9 U2-13)
    )
    (net /LcdDriver/D1_OUT
      (pins P1-4 U2-7)
    )
    (net /LcdDriver/D2
      (pins U3-10 U2-14)
    )
    (net /LcdDriver/D2_OUT
      (pins P1-5 U2-6)
    )
    (net /LcdDriver/D3
      (pins U3-11 U2-15)
    )
    (net /LcdDriver/D3_OUT
      (pins P1-6 U2-5)
    )
    (net /LcdDriver/FLM
      (pins U3-19 U2-18)
    )
    (net /LcdDriver/FLM_
      (pins P1-11 U2-2)
    )
    (net /LcdDriver/LIGHT
      (pins U3-2 IC1-1)
    )
    (net /LcdDriver/Load
      (pins U3-13 U2-17)
    )
    (net /LcdDriver/Reset
      (pins J1-5 U3-16 R2-1 P2-3)
    )
    (net /LcdDriver/SCLK
      (pins U3-7 P_SCLK1-1 P_SCLK1-3 P_SCLK1-5 P_SCLK1-7)
    )
    (net /LcdDriver/SDI
      (pins U3-15 P_SDI1-1 P_SDI1-3 P_SDI1-5 P_SDI1-7)
    )
    (net /LcdDriver/SDO
      (pins U3-14 P_SDO1-1 P_SDO1-3 P_SDO1-5 P_SDO1-7)
    )
    (net /LcdDriver/TEST
      (pins U3-17 P2-2)
    )
    (net /LcdDriver/VEE_EN
      (pins U3-3 U2-11)
    )
    (net /LcdDriver/VEE_EN_
      (pins U1-3 U2-9 R4-1)
    )
    (net /LcdDriver/V_D
      (pins L1-2 Q1-D D1-2)
    )
    (net /LcdDriver/V_FB
      (pins U1-2 R5-2 R7-2 C6-1)
    )
    (net /LcdDriver/V_REF
      (pins U1-4 R5-1 C3-1)
    )
    (net /LcdDriver/V_S
      (pins Q1-S U1-6 R6-1)
    )
    (net /LcdDriver/V_out
      (pins U1-1 R9-2 D2-1 C7-2)
    )
    (net /SSI0Clk
      (pins J2-10 P_SCLK1-2)
    )
    (net /SSI0Rx
      (pins J2-8 P_SDO1-2)
    )
    (net /SSI0Tx
      (pins J1-8 P_SDI1-2)
    )
    (net /SSI1Clk
      (pins J4-1 P_SCLK1-4)
    )
    (net /SSI1Rx
      (pins J2-4 P_SDO1-4)
    )
    (net /SSI1Tx
      (pins J3-10 P_SDI1-4)
    )
    (net /SSI2Clk
      (pins J1-7 P_SCLK1-6)
    )
    (net /SSI2RX
      (pins J2-7 P_SDO1-6)
    )
    (net /SSI2TX
      (pins J2-6 P_SDI1-6)
    )
    (net /SSI3Clk
      (pins J3-3 P_SCLK1-8)
    )
    (net /SSI3Rx
      (pins J3-5 P_SDO1-8)
    )
    (net /SSI3Tx
      (pins J3-6 P_SDI1-8)
    )
    (net GND
      (pins J2-1 J3-2 RV1-1 L1-1 P1-7 P1-12 U1-8 U3-20 U2-1 U2-10 U2-19 R3-2 R2-2
        P2-4 C9-1 C2-2 C6-2 D2-2 C7-1 C3-2 C1-2 C4-1 C5-2)
    )
    (net "N-0000058"
      (pins P1-13 R1-2)
    )
    (net "N-0000064"
      (pins RV1-2 RV1-3 P1-1)
    )
    (net "N-0000075"
      (pins Q1-G U1-7)
    )
    (net "N-0000076"
      (pins IC1-2 R3-1)
    )
    (net VEE
      (pins P1-2 D1-1 R7-1 C9-2 R9-1)
    )
    (class kicad_default "" /LcdDriver/Blank /LcdDriver/CL1 /LcdDriver/CL2
      /LcdDriver/CLK /LcdDriver/D0 /LcdDriver/D0_out /LcdDriver/D1 /LcdDriver/D1_OUT
      /LcdDriver/D2 /LcdDriver/D2_OUT /LcdDriver/D3 /LcdDriver/D3_OUT /LcdDriver/FLM
      /LcdDriver/FLM_ /LcdDriver/LIGHT /LcdDriver/Load /LcdDriver/Reset /LcdDriver/SCLK
      /LcdDriver/SDI /LcdDriver/SDO /LcdDriver/TEST /LcdDriver/VEE_EN /LcdDriver/VEE_EN_
      /LcdDriver/V_FB /LcdDriver/V_REF /LcdDriver/V_out /SSI0Clk /SSI0Rx /SSI0Tx
      /SSI1Clk /SSI1Rx /SSI1Tx /SSI2Clk /SSI2RX /SSI2TX /SSI3Clk /SSI3Rx /SSI3Tx
      GND "N-0000058" "N-0000064" "N-0000075" "N-0000076"
      (circuit
        (use_via Via[0-1]_889:635_um)
      )
      (rule
        (width 304.8)
        (clearance 304.9)
      )
    )
    (class Power +3.3V +5V /LcdDriver/5V_SW /LcdDriver/V_D /LcdDriver/V_S
      VEE
      (circuit
        (use_via Via[0-1]_1143:635_um)
      )
      (rule
        (width 508)
        (clearance 304.9)
      )
    )
  )
  (wiring
  )
)
