Requires:
  python 2.7+
  bison 
  flex 
  Icarus Verilog 
  GNU Make 
  gcc

Optionally:
  emacs + verilog mode tools, for AUTOWIRE (http://www.veripool.org/wiki/verilog-mode)

To build tools and verilog models:

  From the top directory, type 'make'
  
Running verification tests (in verilog simulation)

  cd tests/rtl_verification
  ./runtest.py
  cd tests/randomizer
  ./runtest.py

Running 3D demo (in verilog simulation)

  cd firmware/simple-3d
  make vsim

  Output framebuffer image goes into vsim.bmp
