# UVM Testbench for UART

A complete **UVM (Universal Verification Methodology)** testbench for a **UART transmitter and receiver system** with configurable baud rate, data length, parity, and stop bits.

## Design Under Test

### Clock Generator

```systemverilog
// this is the simulation time unit with time precision
`timescale 1ns/1ps

module clk_gen(
  input clk, rst,
  input [16:0] baud,
  output reg rx_clk, tx_clk
);

  // this is to store the max time period of each clkframe
  int rx_max = 0, tx_max = 0;

  // this line is to count each step of increment
  int rx_count = 0, tx_count = 0;

  // baud selection
  always @(posedge clk) begin
    if (rst) begin
      rx_max <= 0;
      tx_max <= 0;
    end
    else begin
      case (baud)
        4800: begin
          tx_max <= 14'd10416;
          rx_max <= 11'd651;   // 10416/16
        end

        9600: begin
          tx_max <= 14'd5208;
          rx_max <= 11'd325;   // 5208/16
        end

        115200: begin
          tx_max <= 14'd434;
          rx_max <= 11'd27;    // 434/16
        end

        default: begin
          rx_max <= 11'd325;
          tx_max <= 14'd5208;
        end
      endcase
    end
  end

  // reset and rx clock generation
  always @(posedge clk) begin
    if (rst) begin
      rx_max   <= 0;
      rx_count <= 0;
      rx_clk   <= 0;
    end
    else begin
      if (rx_count <= rx_max)
        rx_count = rx_count + 1;
      else begin
        rx_clk   <= ~rx_clk;
        rx_count <= 0;
      end
    end
  end

  // transmitter clock generation
  always @(posedge clk) begin
    if (rst) begin
      tx_max   <= 0;
      tx_count <= 0;
      tx_clk   <= 0;
    end
    else begin
      if (tx_count <= tx_max)
        tx_count = tx_count + 1;
      else begin
        tx_clk   <= ~tx_clk;
        tx_count <= 0;
      end
    end
  end

endmodule
```

### UART Transmitter

```systemverilog
module uart_tx(
  input tx_clk, tx_start,
  input rst,
  input [7:0] tx_data,
  input [3:0] length,
  input parity_type, parity_en,
  input stop2,
  output reg tx, tx_done, tx_err
);

  logic [7:0] tx_reg;
  logic start_b = 0;
  logic stop_b = 1;
  logic parity_bit = 0;
  logic count = 0;

  typedef enum bit [2:0] {
    idle = 0,
    start_bit = 1,
    send_data = 2,
    send_parity = 3,
    send_first_stop = 4,
    send_sec_stop = 5,
    done = 6
  } state_type;

  state_type state = idle, next_state = idle;

  always @(posedge tx_clk) begin
    if (parity_type == 1'b1) begin
      case (length)
        4'd5: parity_bit = ^(tx_data[4:0]);
        4'd6: parity_bit = ^(tx_data[5:0]);
        4'd7: parity_bit = ^(tx_data[6:0]);
        4'd8: parity_bit = ^(tx_data[7:0]);
        default: parity_bit = 1'b0;
      endcase
    end
    else begin
      case (length)
        4'd5: parity_bit = ~^(tx_data[4:0]);
        4'd6: parity_bit = ~^(tx_data[5:0]);
        4'd7: parity_bit = ~^(tx_data[6:0]);
        4'd8: parity_bit = ~^(tx_data[7:0]);
        default: parity_bit = 1'b0;
      endcase
    end
  end

  always @(posedge tx_clk) begin
    if (rst)
      state <= idle;
    else
      state <= next_state;
  end

  always @(*) begin
    case (state)
      idle: begin
        tx_done = 1'b0;
        tx      = 1'b0;
        tx_reg  = {(8){1'b0}};
        tx_err  = 0;

        if (tx_start)
          next_state = start_bit;
        else
          next_state = idle;
      end

      start_bit: begin
        tx_reg = tx_data;
        tx     = start_b;
        next_state = send_data;
      end

      send_data: begin
        if (count < (length - 1)) begin
          next_state = send_data;
          tx = tx_reg[count];
        end
        else if (parity_en) begin
          tx = tx_reg[count];
          next_state = send_parity;
        end
        else begin
          tx = tx_reg[count];
          next_state = send_first_stop;
        end
      end

      send_parity: begin
        tx = parity_bit;
        next_state = send_first_stop;
      end

      send_first_stop: begin
        tx = stop_b;
        if (stop2)
          next_state = send_sec_stop;
        else
          next_state = done;
      end

      send_sec_stop: begin
        tx = stop_b;
        next_state = done;
      end

      done: begin
        tx_done = 1'b1;
        next_state = idle;
      end

      default: next_state = idle;
    endcase
  end

  always @(posedge tx_clk) begin
    case (state)
      idle:            count <= 0;
      start_bit:       count <= 0;
      send_data:       count <= count + 1;
      send_parity:     count <= 0;
      send_first_stop: count <= 0;
      send_sec_stop:   count <= 0;
      done:            count <= 0;
      default:         count <= 0;
    endcase
  end

endmodule
```

### UART Receiver

```systemverilog
module uart_rx(
  input rx_clk, rx_start,
  input rst, rx,
  input [3:0] length,
  input parity_type, parity_en,
  input stop2,
  output reg [7:0] rx_out,
  output logic rx_done, rx_error
);

  logic parity = 0;
  logic [7:0] datard = 0;
  int count = 0;
  int bit_count = 0;

  typedef enum bit [2:0] {
    idle = 0,
    start_bit = 1,
    recv_data = 2,
    check_parity = 3,
    check_first_stop = 4,
    check_sec_stop = 5,
    done = 6
  } state_type;

  state_type state = idle, next_state = idle;

  always @(posedge rx_clk) begin
    if (rst)
      state <= idle;
    else
      state <= next_state;
  end

  always @(*) begin
    case (state)
      idle: begin
        rx_done = 0;
        rx_error = 0;
        if (rx_start && !rx)
          next_state = start_bit;
        else
          next_state = idle;
      end

      start_bit: begin
        if (count == 7 && rx)
          next_state = idle;
        else if (count == 15)
          next_state = recv_data;
        else
          next_state = start_bit;
      end

      recv_data: begin
        if (count == 7) begin
          datard[7:0] = {rx, datard[7:1]};
        end
        else if (count == 15 && bit_count == (length - 1)) begin
          case (length)
            5: rx_out = datard[7:3];
            6: rx_out = datard[7:2];
            7: rx_out = datard[7:1];
            8: rx_out = datard[7:0];
            default: rx_out = 8'h00;
          endcase

          if (parity_type)
            parity = ^datard;
          else
            parity = ~^datard;

          if (parity_en)
            next_state = check_parity;
          else
            next_state = check_first_stop;
        end
        else begin
          next_state = recv_data;
        end
      end

      check_parity: begin
        if (count == 7) begin
          if (rx == parity)
            rx_error = 1'b0;
          else
            rx_error = 1'b1;
        end
        else if (count == 15) begin
          next_state = check_first_stop;
        end
        else begin
          next_state = check_parity;
        end
      end

      check_first_stop: begin
        if (count == 7) begin
          if (rx != 1'b1)
            rx_error = 1'b1;
          else
            rx_error = 1'b0;
        end
        else if (count == 15) begin
          if (stop2)
            next_state = check_sec_stop;
        end
        else begin
          next_state = done;
        end
      end

      check_sec_stop: begin
        if (count == 7) begin
          if (rx != 1'b1)
            rx_error = 1'b1;
          else
            rx_error = 1'b0;
        end
        else if (count == 15) begin
          next_state = done;
        end
      end

      done: begin
        rx_done = 1'b1;
        next_state = idle;
        rx_error = 1'b0;
      end
    endcase
  end

  always @(posedge rx_clk) begin
    case (state)
      idle: begin
        count <= 0;
        bit_count <= 0;
      end

      start_bit: begin
        if (count < 15)
          count <= count + 1;
        else
          count <= 0;
      end

      recv_data: begin
        if (count < 15)
          count <= count + 1;
        else begin
          count <= 0;
          bit_count <= bit_count + 1;
        end
      end

      check_parity: begin
        if (count < 15)
          count <= count + 1;
        else
          count <= 0;
      end

      check_first_stop: begin
        if (count < 15)
          count <= count + 1;
        else
          count <= 0;
      end

      check_sec_stop: begin
        if (count < 15)
          count <= count + 1;
        else
          count <= 0;
      end

      done: begin
        count <= 0;
        bit_count <= 0;
      end
    endcase
  end

endmodule
```

### Top Module

```systemverilog
module uart_top(
  input clk, rst,
  input tx_start, rx_start,
  input [7:0] tx_data,
  input [16:0] baud,
  input [3:0] length,
  input parity_type, parity_en,
  input stop2,
  output tx_done, rx_done, tx_err, rx_err,
  output [7:0] rx_out
);

  wire tx_clk, rx_clk;
  wire tx_rx;

  clk_gen clk_dut (clk, rst, baud, tx_clk, rx_clk);
  uart_tx tx_dut (tx_clk, tx_start, rst, tx_data, length, parity_type, parity_en, stop2, tx_rx, tx_done, tx_err);
  uart_rx rx_dut (rx_clk, rx_start, rst, tx_rx, length, parity_type, parity_en, stop2, rx_out, rx_done, rx_err);

endmodule
```

### Interface

```systemverilog
interface uart_if;
  logic clk, rst;
  logic tx_start, rx_start;
  logic [7:0] tx_data;
  logic [16:0] baud;
  logic [3:0] length;
  logic parity_type, parity_en;
  logic stop2;
  logic tx_done, rx_done, tx_err, rx_err;
  logic [7:0] rx_out;
endinterface
```

## UVM Environment

### Configuration Object

```systemverilog
class uart_config extends uvm_object;
  `uvm_object_utils(uart_config)

  function new(string name = "uart_config");
    super.new(name);
  endfunction

  uvm_active_passive_enum is_active = UVM_ACTIVE;
endclass
```

### Transaction

```systemverilog
typedef enum bit [3:0] {
  rand_baud_1_stop = 0,
  rand_length_1_stop = 1,
  length5wp = 2,
  length6wp = 3,
  length7wp = 4,
  length8wp = 5,
  length5wop = 6,
  length6wop = 7,
  length7wop = 8,
  length8wop = 9,
  rand_baud_2_stop = 11,
  rand_length_2_stop = 12
} oper_mode;

class transaction extends uvm_sequence_item;
  `uvm_object_utils(transaction)

  rand oper_mode op;
  logic tx_start, rx_start;
  logic rst;
  rand logic [7:0] tx_data;
  rand logic [16:0] baud;
  rand logic [3:0] length;
  rand logic parity_type, parity_en;
  logic stop2;
  logic tx_done, rx_done, tx_err, rx_err;
  logic [7:0] rx_out;

  constraint baud_c { baud inside {4800, 9600, 11520}; }
  constraint length_c { length inside {5, 6, 7, 8}; }

  function new(string name = "transaction");
    super.new(name);
  endfunction
endclass
```

### Sequences

```systemverilog
class rand_baud extends uvm_sequence #(transaction);
  `uvm_object_utils(rand_baud)

  transaction tr;

  function new(string name = "rand_baud");
    super.new(name);
  endfunction

  virtual task body();
    repeat (5) begin
      tr = transaction::type_id::create("tr");
      start_item(tr);
      assert(tr.randomize);
      tr.op = rand_baud_1_stop;
      tr.length = 8;
      tr.baud = 9600;
      tr.rst = 1'b0;
      tr.tx_start = 1'b1;
      tr.rx_start = 1'b1;
      tr.parity_en = 1'b1;
      tr.stop2 = 1'b0;
      finish_item(tr);
    end
  endtask
endclass
```

```systemverilog
class rand_baud_with_stop extends uvm_sequence #(transaction);
  `uvm_object_utils(rand_baud_with_stop)

  transaction tr;

  function new(string name = "rand_baud_with_stop");
    super.new(name);
  endfunction

  virtual task body();
    repeat (5) begin
      tr = transaction::type_id::create("tr");
      start_item(tr);
      assert(tr.randomize);
      tr.op = rand_baud_2_stop;
      tr.rst = 1'b0;
      tr.length = 8;
      tr.tx_start = 1'b1;
      tr.rx_start = 1'b1;
      tr.parity_en = 1'b1;
      tr.stop2 = 1'b1;
      finish_item(tr);
    end
  endtask
endclass
```

```systemverilog
class rand_baud_len5p extends uvm_sequence #(transaction);
  `uvm_object_utils(rand_baud_len5p)

  transaction tr;

  function new(string name = "rand_baud_len5p");
    super.new(name);
  endfunction

  virtual task body();
    repeat (5) begin
      tr = transaction::type_id::create("tr");
      start_item(tr);
      assert(tr.randomize);
      tr.op = length5wp;
      tr.rst = 1'b0;
      tr.tx_data = {3'b000, tr.tx_data[7:3]};
      tr.length = 5;
      tr.tx_start = 1'b1;
      tr.rx_start = 1'b1;
      tr.parity_en = 1'b1;
      tr.stop2 = 1'b0;
      finish_item(tr);
    end
  endtask
endclass
```

```systemverilog
class rand_baud_len6p extends uvm_sequence #(transaction);
  `uvm_object_utils(rand_baud_len6p)

  transaction tr;

  function new(string name = "rand_baud_len6p");
    super.new(name);
  endfunction

  virtual task body();
    repeat (5) begin
      tr = transaction::type_id::create("tr");
      start_item(tr);
      assert(tr.randomize);
      tr.op = length6wp;
      tr.rst = 1'b0;
      tr.length = 6;
      tr.tx_data = {2'b00, tr.tx_data[7:2]};
      tr.tx_start = 1'b1;
      tr.rx_start = 1'b1;
      tr.parity_en = 1'b1;
      tr.stop2 = 1'b0;
      finish_item(tr);
    end
  endtask
endclass
```

```systemverilog
class rand_baud_len7p extends uvm_sequence #(transaction);
  `uvm_object_utils(rand_baud_len7p)

  transaction tr;

  function new(string name = "rand_baud_len7p");
    super.new(name);
  endfunction

  virtual task body();
    repeat (5) begin
      tr = transaction::type_id::create("tr");
      start_item(tr);
      assert(tr.randomize);
      tr.op = length7wp;
      tr.rst = 1'b0;
      tr.length = 7;
      tr.tx_data = {1'b0, tr.tx_data[7:1]};
      tr.tx_start = 1'b1;
      tr.rx_start = 1'b1;
      tr.parity_en = 1'b1;
      tr.stop2 = 1'b0;
      finish_item(tr);
    end
  endtask
endclass
```

```systemverilog
class rand_baud_len8p extends uvm_sequence #(transaction);
  `uvm_object_utils(rand_baud_len8p)

  transaction tr;

  function new(string name = "rand_baud_len8p");
    super.new(name);
  endfunction

  virtual task body();
    repeat (5) begin
      tr = transaction::type_id::create("tr");
      start_item(tr);
      assert(tr.randomize);
      tr.op = length8wp;
      tr.rst = 1'b0;
      tr.length = 8;
      tr.tx_data = tr.tx_data[7:0];
      tr.tx_start = 1'b1;
      tr.rx_start = 1'b1;
      tr.parity_en = 1'b1;
      tr.stop2 = 1'b0;
      finish_item(tr);
    end
  endtask
endclass
```

```systemverilog
class rand_baud_len5 extends uvm_sequence #(transaction);
  `uvm_object_utils(rand_baud_len5)

  transaction tr;

  function new(string name = "rand_baud_len5");
    super.new(name);
  endfunction

  virtual task body();
    repeat (5) begin
      tr = transaction::type_id::create("tr");
      start_item(tr);
      assert(tr.randomize);
      tr.op = length5wop;
      tr.rst = 1'b0;
      tr.length = 5;
      tr.tx_data = {3'b000, tr.tx_data[7:3]};
      tr.tx_start = 1'b1;
      tr.rx_start = 1'b1;
      tr.parity_en = 1'b0;
      tr.stop2 = 1'b0;
      finish_item(tr);
    end
  endtask
endclass
```

```systemverilog
class rand_baud_len6 extends uvm_sequence #(transaction);
  `uvm_object_utils(rand_baud_len6)

  transaction tr;

  function new(string name = "rand_baud_len6");
    super.new(name);
  endfunction

  virtual task body();
    repeat (5) begin
      tr = transaction::type_id::create("tr");
      start_item(tr);
      assert(tr.randomize);
      tr.op = length6wop;
      tr.rst = 1'b0;
      tr.length = 6;
      tr.tx_data = {2'b00, tr.tx_data[7:2]};
      tr.tx_start = 1'b1;
      tr.rx_start = 1'b1;
      tr.parity_en = 1'b0;
      tr.stop2 = 1'b0;
      finish_item(tr);
    end
  endtask
endclass
```

```systemverilog
class rand_baud_len7 extends uvm_sequence #(transaction);
  `uvm_object_utils(rand_baud_len7)

  transaction tr;

  function new(string name = "rand_baud_len7");
    super.new(name);
  endfunction

  virtual task body();
    repeat (5) begin
      tr = transaction::type_id::create("tr");
      start_item(tr);
      assert(tr.randomize);
      tr.op = length7wop;
      tr.rst = 1'b0;
      tr.length = 7;
      tr.tx_data = {1'b0, tr.tx_data[7:1]};
      tr.tx_start = 1'b1;
      tr.rx_start = 1'b1;
      tr.parity_en = 1'b0;
      tr.stop2 = 1'b0;
      finish_item(tr);
    end
  endtask
endclass
```

```systemverilog
class rand_baud_len8 extends uvm_sequence #(transaction);
  `uvm_object_utils(rand_baud_len8)

  transaction tr;

  function new(string name = "rand_baud_len8");
    super.new(name);
  endfunction

  virtual task body();
    repeat (5) begin
      tr = transaction::type_id::create("tr");
      start_item(tr);
      assert(tr.randomize);
      tr.op = length8wop;
      tr.rst = 1'b0;
      tr.length = 8;
      tr.tx_data = tr.tx_data[7:0];
      tr.tx_start = 1'b1;
      tr.rx_start = 1'b1;
      tr.parity_en = 1'b0;
      tr.stop2 = 1'b0;
      finish_item(tr);
    end
  endtask
endclass
```

### Driver

```systemverilog
class driver extends uvm_driver #(transaction);
  `uvm_component_utils(driver)

  virtual uart_if vif;
  transaction tr;

  function new(input string path = "drv", uvm_component parent = null);
    super.new(path, parent);
  endfunction

  virtual function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    tr = transaction::type_id::create("tr");

    if (!uvm_config_db #(virtual uart_if)::get(this, "", "vif", vif))
      `uvm_error("DRV", "Unable to access Interface")
  endfunction

  task reset_dut();
    repeat (5) begin
      vif.rst         <= 1'b1;
      vif.tx_start    <= 1'b0;
      vif.rx_start    <= 1'b0;
      vif.tx_data     <= 8'h00;
      vif.baud        <= 16'h0;
      vif.length      <= 4'h0;
      vif.parity_type <= 1'b0;
      vif.parity_en   <= 1'b0;
      vif.stop2       <= 1'b0;
      `uvm_info("DRV", "System Reset : Start of Simulation", UVM_MEDIUM);
      @(posedge vif.clk);
    end
  endtask

  task drive();
    reset_dut();
    forever begin
      seq_item_port.get_next_item(tr);

      vif.rst         <= 1'b0;
      vif.tx_start    <= tr.tx_start;
      vif.rx_start    <= tr.rx_start;
      vif.tx_data     <= tr.tx_data;
      vif.baud        <= tr.baud;
      vif.length      <= tr.length;
      vif.parity_type <= tr.parity_type;
      vif.parity_en   <= tr.parity_en;
      vif.stop2       <= tr.stop2;

      `uvm_info("DRV",
                $sformatf("BAUD:%0d LEN:%0d PAR_T:%0d PAR_EN:%0d STOP:%0d TX_DATA:%0d",
                          tr.baud, tr.length, tr.parity_type, tr.parity_en, tr.stop2, tr.tx_data),
                UVM_NONE);

      @(posedge vif.clk);
      @(posedge vif.tx_done);
      @(negedge vif.rx_done);

      seq_item_port.item_done();
    end
  endtask

  virtual task run_phase(uvm_phase phase);
    drive();
  endtask
endclass
```

### Monitor

```systemverilog
class mon extends uvm_monitor;
  `uvm_component_utils(mon)

  uvm_analysis_port #(transaction) send;
  transaction tr;
  virtual uart_if vif;

  function new(input string inst = "mon", uvm_component parent = null);
    super.new(inst, parent);
  endfunction

  virtual function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    tr = transaction::type_id::create("tr");
    send = new("send", this);

    if (!uvm_config_db #(virtual uart_if)::get(this, "", "vif", vif))
      `uvm_error("MON", "Unable to access Interface");
  endfunction

  virtual task run_phase(uvm_phase phase);
    forever begin
      @(posedge vif.clk);
      if (vif.rst) begin
        tr.rst = 1'b1;
        `uvm_info("MON", "SYSTEM RESET DETECTED", UVM_NONE);
        send.write(tr);
      end
      else begin
        @(posedge vif.tx_done);
        tr.rst         = 1'b0;
        tr.tx_start    = vif.tx_start;
        tr.rx_start    = vif.rx_start;
        tr.tx_data     = vif.tx_data;
        tr.baud        = vif.baud;
        tr.length      = vif.length;
        tr.parity_type = vif.parity_type;
        tr.parity_en   = vif.parity_en;
        tr.stop2       = vif.stop2;
        @(negedge vif.rx_done);
        tr.rx_out      = vif.rx_out;

        `uvm_info("MON",
                  $sformatf("BAUD:%0d LEN:%0d PAR_T:%0d PAR_EN:%0d STOP:%0d TX_DATA:%0d RX_DATA:%0d",
                            tr.baud, tr.length, tr.parity_type, tr.parity_en, tr.stop2, tr.tx_data, tr.rx_out),
                  UVM_NONE);

        send.write(tr);
      end
    end
  endtask
endclass
```

### Scoreboard

```systemverilog
class sco extends uvm_scoreboard;
  `uvm_component_utils(sco)

  uvm_analysis_imp #(transaction, sco) recv;

  function new(input string inst = "sco", uvm_component parent = null);
    super.new(inst, parent);
  endfunction

  virtual function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    recv = new("recv", this);
  endfunction

  virtual function void write(transaction tr);
    `uvm_info("SCO",
              $sformatf("BAUD:%0d LEN:%0d PAR_T:%0d PAR_EN:%0d STOP:%0d TX_DATA:%0d RX_DATA:%0d",
                        tr.baud, tr.length, tr.parity_type, tr.parity_en, tr.stop2, tr.tx_data, tr.rx_out),
              UVM_NONE);

    if (tr.rst == 1'b1)
      `uvm_info("SCO", "System Reset", UVM_NONE)
    else if (tr.tx_data == tr.rx_out)
      `uvm_info("SCO", "Test Passed", UVM_NONE)
    else
      `uvm_info("SCO", "Test Failed", UVM_NONE)

    $display("----------------------------------------------------------------");
  endfunction
endclass
```

### Agent

```systemverilog
class agent extends uvm_agent;
  `uvm_component_utils(agent)

  uart_config cfg;

  function new(input string inst = "agent", uvm_component parent = null);
    super.new(inst, parent);
  endfunction

  driver d;
  uvm_sequencer #(transaction) seqr;
  mon m;

  virtual function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    cfg = uart_config::type_id::create("cfg");
    m = mon::type_id::create("m", this);

    if (cfg.is_active == UVM_ACTIVE) begin
      d = driver::type_id::create("d", this);
      seqr = uvm_sequencer #(transaction)::type_id::create("seqr", this);
    end
  endfunction

  virtual function void connect_phase(uvm_phase phase);
    super.connect_phase(phase);
    if (cfg.is_active == UVM_ACTIVE)
      d.seq_item_port.connect(seqr.seq_item_export);
  endfunction
endclass
```

### Environment

```systemverilog
class env extends uvm_env;
  `uvm_component_utils(env)

  function new(input string inst = "env", uvm_component c);
    super.new(inst, c);
  endfunction

  agent a;
  sco s;

  virtual function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    a = agent::type_id::create("a", this);
    s = sco::type_id::create("s", this);
  endfunction

  virtual function void connect_phase(uvm_phase phase);
    super.connect_phase(phase);
    a.m.send.connect(s.recv);
  endfunction
endclass
```

### Test

```systemverilog
class test extends uvm_test;
  `uvm_component_utils(test)

  function new(input string inst = "test", uvm_component c);
    super.new(inst, c);
  endfunction

  env e;
  rand_baud rb;
  rand_baud_with_stop rbs;
  rand_baud_len5p rb5l;
  rand_baud_len6p rb6l;
  rand_baud_len7p rb7l;
  rand_baud_len8p rb8l;
  rand_baud_len5 rb5lwop;
  rand_baud_len6 rb6lwop;
  rand_baud_len7 rb7lwop;
  rand_baud_len8 rb8lwop;

  virtual function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    e       = env::type_id::create("env", this);
    rb      = rand_baud::type_id::create("rb");
    rbs     = rand_baud_with_stop::type_id::create("rbs");
    rb5l    = rand_baud_len5p::type_id::create("rb5l");
    rb6l    = rand_baud_len6p::type_id::create("rb6l");
    rb7l    = rand_baud_len7p::type_id::create("rb7l");
    rb8l    = rand_baud_len8p::type_id::create("rb8l");
    rb5lwop = rand_baud_len5::type_id::create("rb5lwop");
    rb6lwop = rand_baud_len6::type_id::create("rb6lwop");
    rb7lwop = rand_baud_len7::type_id::create("rb7lwop");
    rb8lwop = rand_baud_len8::type_id::create("rb8lwop");
  endfunction

  virtual task run_phase(uvm_phase phase);
    phase.raise_objection(this);
    rb8lwop.start(e.a.seqr);
    #20;
    phase.drop_objection(this);
  endtask
endclass
```

## Top Module

```systemverilog
module tb;

  uart_if vif();

  uart_top dut (
    .clk(vif.clk),
    .rst(vif.rst),
    .tx_start(vif.tx_start),
    .rx_start(vif.rx_start),
    .tx_data(vif.tx_data),
    .baud(vif.baud),
    .length(vif.length),
    .parity_type(vif.parity_type),
    .parity_en(vif.parity_en),
    .stop2(vif.stop2),
    .tx_done(vif.tx_done),
    .rx_done(vif.rx_done),
    .tx_err(vif.tx_err),
    .rx_err(vif.rx_err),
    .rx_out(vif.rx_out)
  );

  initial begin
    vif.clk <= 0;
  end

  always #10 vif.clk <= ~vif.clk;

  initial begin
    uvm_config_db #(virtual uart_if)::set(null, "*", "vif", vif);
    run_test("test");
  end

  initial begin
    $dumpfile("dump.vcd");
    $dumpvars;
  end

endmodule
```

## How to Run

1. Compile with a UVM-aware simulator.
2. Run the `tb` top module.
3. Check the log for `System Reset`, `Test Passed`, or `Test Failed`.

## Notes

* The testbench supports different baud rates.
* It supports variable data lengths from 5 to 8 bits.
* Parity can be enabled or disabled.
* One or two stop bits can be selected.
* The scoreboard checks whether transmitted data matches received data.
